
../repos/inetutils/ifconfig/ifconfig:     file format elf32-littlearm


Disassembly of section .init:

000114c4 <.init>:
   114c4:	push	{r3, lr}
   114c8:	bl	11898 <ftello64@plt+0x48>
   114cc:	pop	{r3, pc}

Disassembly of section .plt:

000114d0 <calloc@plt-0x14>:
   114d0:	push	{lr}		; (str lr, [sp, #-4]!)
   114d4:	ldr	lr, [pc, #4]	; 114e0 <calloc@plt-0x4>
   114d8:	add	lr, pc, lr
   114dc:	ldr	pc, [lr, #8]!
   114e0:	andeq	r3, r2, r0, lsr #22

000114e4 <calloc@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #143360	; 0x23000
   114ec:	ldr	pc, [ip, #2848]!	; 0xb20

000114f0 <fputs_unlocked@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #143360	; 0x23000
   114f8:	ldr	pc, [ip, #2840]!	; 0xb18

000114fc <strstr@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #143360	; 0x23000
   11504:	ldr	pc, [ip, #2832]!	; 0xb10

00011508 <ether_hostton@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #143360	; 0x23000
   11510:	ldr	pc, [ip, #2824]!	; 0xb08

00011514 <__getdelim@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #143360	; 0x23000
   1151c:	ldr	pc, [ip, #2816]!	; 0xb00

00011520 <inet_aton@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #143360	; 0x23000
   11528:	ldr	pc, [ip, #2808]!	; 0xaf8

0001152c <strcmp@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #143360	; 0x23000
   11534:	ldr	pc, [ip, #2800]!	; 0xaf0

00011538 <strtol@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #143360	; 0x23000
   11540:	ldr	pc, [ip, #2792]!	; 0xae8

00011544 <printf@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #143360	; 0x23000
   1154c:	ldr	pc, [ip, #2784]!	; 0xae0

00011550 <memmove@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #143360	; 0x23000
   11558:	ldr	pc, [ip, #2776]!	; 0xad8

0001155c <strchrnul@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #143360	; 0x23000
   11564:	ldr	pc, [ip, #2768]!	; 0xad0

00011568 <free@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #143360	; 0x23000
   11570:	ldr	pc, [ip, #2760]!	; 0xac8

00011574 <gai_strerror@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #143360	; 0x23000
   1157c:	ldr	pc, [ip, #2752]!	; 0xac0

00011580 <ferror@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #143360	; 0x23000
   11588:	ldr	pc, [ip, #2744]!	; 0xab8

0001158c <strndup@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #143360	; 0x23000
   11594:	ldr	pc, [ip, #2736]!	; 0xab0

00011598 <memcpy@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #143360	; 0x23000
   115a0:	ldr	pc, [ip, #2728]!	; 0xaa8

000115a4 <fwrite_unlocked@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #143360	; 0x23000
   115ac:	ldr	pc, [ip, #2720]!	; 0xaa0

000115b0 <inet_ntoa@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #143360	; 0x23000
   115b8:	ldr	pc, [ip, #2712]!	; 0xa98

000115bc <sleep@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #143360	; 0x23000
   115c4:	ldr	pc, [ip, #2704]!	; 0xa90

000115c8 <strdup@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #143360	; 0x23000
   115d0:	ldr	pc, [ip, #2696]!	; 0xa88

000115d4 <realloc@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #143360	; 0x23000
   115dc:	ldr	pc, [ip, #2688]!	; 0xa80

000115e0 <strcasecmp@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #143360	; 0x23000
   115e8:	ldr	pc, [ip, #2680]!	; 0xa78

000115ec <funlockfile@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #143360	; 0x23000
   115f4:	ldr	pc, [ip, #2672]!	; 0xa70

000115f8 <__fxstat64@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #143360	; 0x23000
   11600:	ldr	pc, [ip, #2664]!	; 0xa68

00011604 <fwrite@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #143360	; 0x23000
   1160c:	ldr	pc, [ip, #2656]!	; 0xa60

00011610 <ioctl@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #143360	; 0x23000
   11618:	ldr	pc, [ip, #2648]!	; 0xa58

0001161c <strcpy@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #143360	; 0x23000
   11624:	ldr	pc, [ip, #2640]!	; 0xa50

00011628 <fread@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #143360	; 0x23000
   11630:	ldr	pc, [ip, #2632]!	; 0xa48

00011634 <error@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #143360	; 0x23000
   1163c:	ldr	pc, [ip, #2624]!	; 0xa40

00011640 <getenv@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #143360	; 0x23000
   11648:	ldr	pc, [ip, #2616]!	; 0xa38

0001164c <puts@plt>:
   1164c:	add	ip, pc, #0, 12
   11650:	add	ip, ip, #143360	; 0x23000
   11654:	ldr	pc, [ip, #2608]!	; 0xa30

00011658 <malloc@plt>:
   11658:	add	ip, pc, #0, 12
   1165c:	add	ip, ip, #143360	; 0x23000
   11660:	ldr	pc, [ip, #2600]!	; 0xa28

00011664 <__libc_start_main@plt>:
   11664:	add	ip, pc, #0, 12
   11668:	add	ip, ip, #143360	; 0x23000
   1166c:	ldr	pc, [ip, #2592]!	; 0xa20

00011670 <strerror@plt>:
   11670:	add	ip, pc, #0, 12
   11674:	add	ip, ip, #143360	; 0x23000
   11678:	ldr	pc, [ip, #2584]!	; 0xa18

0001167c <__ctype_tolower_loc@plt>:
   1167c:	add	ip, pc, #0, 12
   11680:	add	ip, ip, #143360	; 0x23000
   11684:	ldr	pc, [ip, #2576]!	; 0xa10

00011688 <ether_aton@plt>:
   11688:	add	ip, pc, #0, 12
   1168c:	add	ip, ip, #143360	; 0x23000
   11690:	ldr	pc, [ip, #2568]!	; 0xa08

00011694 <__gmon_start__@plt>:
   11694:	add	ip, pc, #0, 12
   11698:	add	ip, ip, #143360	; 0x23000
   1169c:	ldr	pc, [ip, #2560]!	; 0xa00

000116a0 <__ctype_b_loc@plt>:
   116a0:	add	ip, pc, #0, 12
   116a4:	add	ip, ip, #143360	; 0x23000
   116a8:	ldr	pc, [ip, #2552]!	; 0x9f8

000116ac <exit@plt>:
   116ac:	add	ip, pc, #0, 12
   116b0:	add	ip, ip, #143360	; 0x23000
   116b4:	ldr	pc, [ip, #2544]!	; 0x9f0

000116b8 <strtoul@plt>:
   116b8:	add	ip, pc, #0, 12
   116bc:	add	ip, ip, #143360	; 0x23000
   116c0:	ldr	pc, [ip, #2536]!	; 0x9e8

000116c4 <strlen@plt>:
   116c4:	add	ip, pc, #0, 12
   116c8:	add	ip, ip, #143360	; 0x23000
   116cc:	ldr	pc, [ip, #2528]!	; 0x9e0

000116d0 <strchr@plt>:
   116d0:	add	ip, pc, #0, 12
   116d4:	add	ip, ip, #143360	; 0x23000
   116d8:	ldr	pc, [ip, #2520]!	; 0x9d8

000116dc <fprintf@plt>:
   116dc:	add	ip, pc, #0, 12
   116e0:	add	ip, ip, #143360	; 0x23000
   116e4:	ldr	pc, [ip, #2512]!	; 0x9d0

000116e8 <__errno_location@plt>:
   116e8:	add	ip, pc, #0, 12
   116ec:	add	ip, ip, #143360	; 0x23000
   116f0:	ldr	pc, [ip, #2504]!	; 0x9c8

000116f4 <strncasecmp@plt>:
   116f4:	add	ip, pc, #0, 12
   116f8:	add	ip, ip, #143360	; 0x23000
   116fc:	ldr	pc, [ip, #2496]!	; 0x9c0

00011700 <strerror_r@plt>:
   11700:	add	ip, pc, #0, 12
   11704:	add	ip, ip, #143360	; 0x23000
   11708:	ldr	pc, [ip, #2488]!	; 0x9b8

0001170c <setvbuf@plt>:
   1170c:	add	ip, pc, #0, 12
   11710:	add	ip, ip, #143360	; 0x23000
   11714:	ldr	pc, [ip, #2480]!	; 0x9b0

00011718 <memset@plt>:
   11718:	add	ip, pc, #0, 12
   1171c:	add	ip, ip, #143360	; 0x23000
   11720:	ldr	pc, [ip, #2472]!	; 0x9a8

00011724 <strncpy@plt>:
   11724:	add	ip, pc, #0, 12
   11728:	add	ip, ip, #143360	; 0x23000
   1172c:	ldr	pc, [ip, #2464]!	; 0x9a0

00011730 <fileno@plt>:
   11730:	add	ip, pc, #0, 12
   11734:	add	ip, ip, #143360	; 0x23000
   11738:	ldr	pc, [ip, #2456]!	; 0x998

0001173c <memchr@plt>:
   1173c:	add	ip, pc, #0, 12
   11740:	add	ip, ip, #143360	; 0x23000
   11744:	ldr	pc, [ip, #2448]!	; 0x990

00011748 <fclose@plt>:
   11748:	add	ip, pc, #0, 12
   1174c:	add	ip, ip, #143360	; 0x23000
   11750:	ldr	pc, [ip, #2440]!	; 0x988

00011754 <ether_ntoa@plt>:
   11754:	add	ip, pc, #0, 12
   11758:	add	ip, ip, #143360	; 0x23000
   1175c:	ldr	pc, [ip, #2432]!	; 0x980

00011760 <__overflow@plt>:
   11760:	add	ip, pc, #0, 12
   11764:	add	ip, ip, #143360	; 0x23000
   11768:	ldr	pc, [ip, #2424]!	; 0x978

0001176c <getnameinfo@plt>:
   1176c:	add	ip, pc, #0, 12
   11770:	add	ip, ip, #143360	; 0x23000
   11774:	ldr	pc, [ip, #2416]!	; 0x970

00011778 <strrchr@plt>:
   11778:	add	ip, pc, #0, 12
   1177c:	add	ip, ip, #143360	; 0x23000
   11780:	ldr	pc, [ip, #2408]!	; 0x968

00011784 <vfprintf@plt>:
   11784:	add	ip, pc, #0, 12
   11788:	add	ip, ip, #143360	; 0x23000
   1178c:	ldr	pc, [ip, #2400]!	; 0x960

00011790 <fputc@plt>:
   11790:	add	ip, pc, #0, 12
   11794:	add	ip, ip, #143360	; 0x23000
   11798:	ldr	pc, [ip, #2392]!	; 0x958

0001179c <sscanf@plt>:
   1179c:	add	ip, pc, #0, 12
   117a0:	add	ip, ip, #143360	; 0x23000
   117a4:	ldr	pc, [ip, #2384]!	; 0x950

000117a8 <putc@plt>:
   117a8:	add	ip, pc, #0, 12
   117ac:	add	ip, ip, #143360	; 0x23000
   117b0:	ldr	pc, [ip, #2376]!	; 0x948

000117b4 <flockfile@plt>:
   117b4:	add	ip, pc, #0, 12
   117b8:	add	ip, ip, #143360	; 0x23000
   117bc:	ldr	pc, [ip, #2368]!	; 0x940

000117c0 <vsnprintf@plt>:
   117c0:	add	ip, pc, #0, 12
   117c4:	add	ip, ip, #143360	; 0x23000
   117c8:	ldr	pc, [ip, #2360]!	; 0x938

000117cc <fopen64@plt>:
   117cc:	add	ip, pc, #0, 12
   117d0:	add	ip, ip, #143360	; 0x23000
   117d4:	ldr	pc, [ip, #2352]!	; 0x930

000117d8 <qsort@plt>:
   117d8:	add	ip, pc, #0, 12
   117dc:	add	ip, ip, #143360	; 0x23000
   117e0:	ldr	pc, [ip, #2344]!	; 0x928

000117e4 <explicit_bzero@plt>:
   117e4:	add	ip, pc, #0, 12
   117e8:	add	ip, ip, #143360	; 0x23000
   117ec:	ldr	pc, [ip, #2336]!	; 0x920

000117f0 <freeaddrinfo@plt>:
   117f0:	add	ip, pc, #0, 12
   117f4:	add	ip, ip, #143360	; 0x23000
   117f8:	ldr	pc, [ip, #2328]!	; 0x918

000117fc <getaddrinfo@plt>:
   117fc:	add	ip, pc, #0, 12
   11800:	add	ip, ip, #143360	; 0x23000
   11804:	ldr	pc, [ip, #2320]!	; 0x910

00011808 <socket@plt>:
   11808:	add	ip, pc, #0, 12
   1180c:	add	ip, ip, #143360	; 0x23000
   11810:	ldr	pc, [ip, #2312]!	; 0x908

00011814 <if_nametoindex@plt>:
   11814:	add	ip, pc, #0, 12
   11818:	add	ip, ip, #143360	; 0x23000
   1181c:	ldr	pc, [ip, #2304]!	; 0x900

00011820 <strncmp@plt>:
   11820:	add	ip, pc, #0, 12
   11824:	add	ip, ip, #143360	; 0x23000
   11828:	ldr	pc, [ip, #2296]!	; 0x8f8

0001182c <abort@plt>:
   1182c:	add	ip, pc, #0, 12
   11830:	add	ip, ip, #143360	; 0x23000
   11834:	ldr	pc, [ip, #2288]!	; 0x8f0

00011838 <close@plt>:
   11838:	add	ip, pc, #0, 12
   1183c:	add	ip, ip, #143360	; 0x23000
   11840:	ldr	pc, [ip, #2280]!	; 0x8e8

00011844 <__assert_fail@plt>:
   11844:	add	ip, pc, #0, 12
   11848:	add	ip, ip, #143360	; 0x23000
   1184c:	ldr	pc, [ip, #2272]!	; 0x8e0

00011850 <ftello64@plt>:
   11850:	add	ip, pc, #0, 12
   11854:	add	ip, ip, #143360	; 0x23000
   11858:	ldr	pc, [ip, #2264]!	; 0x8d8

Disassembly of section .text:

0001185c <argp_parse@@Base-0x72a4>:
   1185c:	mov	fp, #0
   11860:	mov	lr, #0
   11864:	pop	{r1}		; (ldr r1, [sp], #4)
   11868:	mov	r2, sp
   1186c:	push	{r2}		; (str r2, [sp, #-4]!)
   11870:	push	{r0}		; (str r0, [sp, #-4]!)
   11874:	ldr	ip, [pc, #16]	; 1188c <ftello64@plt+0x3c>
   11878:	push	{ip}		; (str ip, [sp, #-4]!)
   1187c:	ldr	r0, [pc, #12]	; 11890 <ftello64@plt+0x40>
   11880:	ldr	r3, [pc, #12]	; 11894 <ftello64@plt+0x44>
   11884:	bl	11664 <__libc_start_main@plt>
   11888:	bl	1182c <abort@plt>
   1188c:	andeq	r0, r2, r0, asr lr
   11890:	andeq	r1, r1, ip, asr #18
   11894:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   11898:	ldr	r3, [pc, #20]	; 118b4 <ftello64@plt+0x64>
   1189c:	ldr	r2, [pc, #20]	; 118b8 <ftello64@plt+0x68>
   118a0:	add	r3, pc, r3
   118a4:	ldr	r2, [r3, r2]
   118a8:	cmp	r2, #0
   118ac:	bxeq	lr
   118b0:	b	11694 <__gmon_start__@plt>
   118b4:	andeq	r3, r2, r8, asr r7
   118b8:	andeq	r0, r0, r4, lsr r1
   118bc:	ldr	r0, [pc, #24]	; 118dc <ftello64@plt+0x8c>
   118c0:	ldr	r3, [pc, #24]	; 118e0 <ftello64@plt+0x90>
   118c4:	cmp	r3, r0
   118c8:	bxeq	lr
   118cc:	ldr	r3, [pc, #16]	; 118e4 <ftello64@plt+0x94>
   118d0:	cmp	r3, #0
   118d4:	bxeq	lr
   118d8:	bx	r3
   118dc:	andeq	r5, r3, r4, asr #21
   118e0:	andeq	r5, r3, r4, asr #21
   118e4:	andeq	r0, r0, r0
   118e8:	ldr	r0, [pc, #36]	; 11914 <ftello64@plt+0xc4>
   118ec:	ldr	r1, [pc, #36]	; 11918 <ftello64@plt+0xc8>
   118f0:	sub	r1, r1, r0
   118f4:	asr	r1, r1, #2
   118f8:	add	r1, r1, r1, lsr #31
   118fc:	asrs	r1, r1, #1
   11900:	bxeq	lr
   11904:	ldr	r3, [pc, #16]	; 1191c <ftello64@plt+0xcc>
   11908:	cmp	r3, #0
   1190c:	bxeq	lr
   11910:	bx	r3
   11914:	andeq	r5, r3, r4, asr #21
   11918:	andeq	r5, r3, r4, asr #21
   1191c:	andeq	r0, r0, r0
   11920:	push	{r4, lr}
   11924:	ldr	r4, [pc, #24]	; 11944 <ftello64@plt+0xf4>
   11928:	ldrb	r3, [r4]
   1192c:	cmp	r3, #0
   11930:	popne	{r4, pc}
   11934:	bl	118bc <ftello64@plt+0x6c>
   11938:	mov	r3, #1
   1193c:	strb	r3, [r4]
   11940:	pop	{r4, pc}
   11944:	ldrdeq	r5, [r3], -r8
   11948:	b	118e8 <ftello64@plt+0x98>
   1194c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11950:	add	fp, sp, #28
   11954:	sub	sp, sp, #4
   11958:	mov	r5, r0
   1195c:	ldr	r0, [r1]
   11960:	mov	r4, r1
   11964:	bl	1a400 <_obstack_memory_used@@Base+0x60>
   11968:	mov	r0, r5
   1196c:	mov	r1, r4
   11970:	bl	13a7c <ftello64@plt+0x222c>
   11974:	mov	r0, #2
   11978:	mov	r1, #1
   1197c:	mov	r2, #0
   11980:	mov	r5, #0
   11984:	bl	11808 <socket@plt>
   11988:	cmn	r0, #1
   1198c:	ble	11a90 <ftello64@plt+0x240>
   11990:	movw	r7, #23416	; 0x5b78
   11994:	mov	sl, r0
   11998:	movt	r7, #3
   1199c:	ldr	r0, [r7]
   119a0:	cmp	r0, #1
   119a4:	blt	11a7c <ftello64@plt+0x22c>
   119a8:	movw	r8, #23412	; 0x5b74
   119ac:	movw	r4, #23436	; 0x5b8c
   119b0:	movw	r9, #4009	; 0xfa9
   119b4:	mov	r5, #0
   119b8:	movt	r8, #3
   119bc:	movt	r4, #3
   119c0:	movt	r9, #2
   119c4:	ldr	r6, [r8]
   119c8:	ldr	r0, [r4]
   119cc:	cmp	r0, #0
   119d0:	bne	11a14 <ftello64@plt+0x1c4>
   119d4:	mov	r0, sl
   119d8:	mov	r1, r6
   119dc:	bl	12b98 <ftello64@plt+0x1348>
   119e0:	mov	r5, #0
   119e4:	cmp	r0, #0
   119e8:	bne	11a54 <ftello64@plt+0x204>
   119ec:	ldr	r1, [r7]
   119f0:	ldr	r0, [r8]
   119f4:	add	r6, r6, #56	; 0x38
   119f8:	rsb	r1, r1, r1, lsl #3
   119fc:	add	r0, r0, r1, lsl #3
   11a00:	cmp	r6, r0
   11a04:	bcs	11a58 <ftello64@plt+0x208>
   11a08:	ldr	r0, [r4]
   11a0c:	cmp	r0, #0
   11a10:	beq	119d4 <ftello64@plt+0x184>
   11a14:	ldr	r0, [r6]
   11a18:	bl	11814 <if_nametoindex@plt>
   11a1c:	cmp	r0, #0
   11a20:	beq	119ec <ftello64@plt+0x19c>
   11a24:	cmp	r5, #0
   11a28:	beq	11a40 <ftello64@plt+0x1f0>
   11a2c:	movw	r0, #23252	; 0x5ad4
   11a30:	movt	r0, #3
   11a34:	ldr	r1, [r0]
   11a38:	mov	r0, #32
   11a3c:	bl	117a8 <putc@plt>
   11a40:	ldr	r1, [r6]
   11a44:	mov	r0, r9
   11a48:	add	r5, r5, #1
   11a4c:	bl	11544 <printf@plt>
   11a50:	b	119ec <ftello64@plt+0x19c>
   11a54:	mov	r5, r0
   11a58:	cmp	r5, #0
   11a5c:	ldrne	r0, [r4]
   11a60:	cmpne	r0, #0
   11a64:	beq	11a7c <ftello64@plt+0x22c>
   11a68:	movw	r0, #23252	; 0x5ad4
   11a6c:	movt	r0, #3
   11a70:	ldr	r1, [r0]
   11a74:	mov	r0, #10
   11a78:	bl	117a8 <putc@plt>
   11a7c:	mov	r0, sl
   11a80:	bl	11838 <close@plt>
   11a84:	mov	r0, r5
   11a88:	sub	sp, fp, #28
   11a8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a90:	bl	116e8 <__errno_location@plt>
   11a94:	ldr	r1, [r0]
   11a98:	movw	r2, #3684	; 0xe64
   11a9c:	mov	r0, #0
   11aa0:	movt	r2, #2
   11aa4:	bl	11634 <error@plt>
   11aa8:	mov	r0, #1
   11aac:	bl	116ac <exit@plt>
   11ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ab4:	add	fp, sp, #28
   11ab8:	push	{r0}		; (str r0, [sp, #-4]!)
   11abc:	movw	r6, #20800	; 0x5140
   11ac0:	mov	sl, #0
   11ac4:	mov	r5, #0
   11ac8:	movt	r6, #3
   11acc:	ldr	r0, [r6]
   11ad0:	cmp	r0, #0
   11ad4:	beq	11b1c <ftello64@plt+0x2cc>
   11ad8:	add	r7, r6, #8
   11adc:	mov	r5, #0
   11ae0:	ldr	r1, [r7]
   11ae4:	cmp	r1, #0
   11ae8:	beq	11b0c <ftello64@plt+0x2bc>
   11aec:	ldr	r0, [r7, #4]
   11af0:	add	r1, r7, #12
   11af4:	mov	r7, r1
   11af8:	cmp	r0, #0
   11afc:	beq	11b1c <ftello64@plt+0x2cc>
   11b00:	ldr	r1, [r7]
   11b04:	cmp	r1, #0
   11b08:	bne	11aec <ftello64@plt+0x29c>
   11b0c:	bl	116c4 <strlen@plt>
   11b10:	add	r0, r5, r0
   11b14:	add	r5, r0, #1
   11b18:	b	11aec <ftello64@plt+0x29c>
   11b1c:	add	r0, r5, #80	; 0x50
   11b20:	bl	1ae94 <_obstack_memory_used@@Base+0xaf4>
   11b24:	mov	r9, r0
   11b28:	ldr	r0, [r6]
   11b2c:	cmp	r0, #0
   11b30:	beq	11bd4 <ftello64@plt+0x384>
   11b34:	add	r8, r9, #80	; 0x50
   11b38:	mov	sl, #0
   11b3c:	ldr	r0, [r6, #8]
   11b40:	cmp	r0, #0
   11b44:	bne	11b58 <ftello64@plt+0x308>
   11b48:	b	11b70 <ftello64@plt+0x320>
   11b4c:	mov	r0, #0
   11b50:	add	sl, sl, #1
   11b54:	strb	r0, [r8], #1
   11b58:	ldr	r0, [r6, #12]!
   11b5c:	cmp	r0, #0
   11b60:	beq	11bd4 <ftello64@plt+0x384>
   11b64:	ldr	r0, [r6, #8]
   11b68:	cmp	r0, #0
   11b6c:	bne	11b58 <ftello64@plt+0x308>
   11b70:	ldrb	r0, [r6, #4]
   11b74:	tst	r0, #72	; 0x48
   11b78:	bne	11b58 <ftello64@plt+0x308>
   11b7c:	ldr	r7, [r6]
   11b80:	movw	r1, #3828	; 0xef4
   11b84:	mov	r2, #2
   11b88:	str	r8, [r9, sl, lsl #2]
   11b8c:	movt	r1, #2
   11b90:	mov	r0, r7
   11b94:	bl	11820 <strncmp@plt>
   11b98:	cmp	r0, #0
   11b9c:	addeq	r7, r7, #2
   11ba0:	ldrb	r4, [r7]
   11ba4:	cmp	r4, #0
   11ba8:	beq	11b4c <ftello64@plt+0x2fc>
   11bac:	add	r7, r7, #1
   11bb0:	bl	1167c <__ctype_tolower_loc@plt>
   11bb4:	ldr	r1, [r0]
   11bb8:	uxtb	r2, r4
   11bbc:	ldr	r1, [r1, r2, lsl #2]
   11bc0:	strb	r1, [r8], #1
   11bc4:	ldrb	r4, [r7], #1
   11bc8:	cmp	r4, #0
   11bcc:	bne	11bb4 <ftello64@plt+0x364>
   11bd0:	b	11b4c <ftello64@plt+0x2fc>
   11bd4:	movw	r3, #7448	; 0x1d18
   11bd8:	mov	r0, r9
   11bdc:	mov	r1, sl
   11be0:	mov	r2, #4
   11be4:	movt	r3, #1
   11be8:	bl	117d8 <qsort@plt>
   11bec:	add	r4, r5, sl, lsl #1
   11bf0:	ldr	r5, [sp]
   11bf4:	cmp	r5, #0
   11bf8:	beq	11cb8 <ftello64@plt+0x468>
   11bfc:	mov	r0, r5
   11c00:	bl	116c4 <strlen@plt>
   11c04:	add	r0, r4, r0
   11c08:	add	r0, r0, #36	; 0x24
   11c0c:	bl	1ae94 <_obstack_memory_used@@Base+0xaf4>
   11c10:	mov	r1, r5
   11c14:	mov	r4, r0
   11c18:	bl	1161c <strcpy@plt>
   11c1c:	mov	r0, r5
   11c20:	bl	116c4 <strlen@plt>
   11c24:	add	r6, r4, r0
   11c28:	str	r4, [sp]
   11c2c:	cmp	sl, #0
   11c30:	beq	11cd0 <ftello64@plt+0x480>
   11c34:	mov	r4, #0
   11c38:	movw	r8, #8236	; 0x202c
   11c3c:	cmp	r4, #0
   11c40:	bne	11c7c <ftello64@plt+0x42c>
   11c44:	ldr	r7, [r9]
   11c48:	mov	r0, r6
   11c4c:	mov	r1, r7
   11c50:	bl	1161c <strcpy@plt>
   11c54:	ldr	r0, [r9, r4, lsl #2]
   11c58:	bl	116c4 <strlen@plt>
   11c5c:	add	r4, r4, #1
   11c60:	add	r6, r6, r0
   11c64:	cmp	r4, sl
   11c68:	strhcc	r8, [r6], #2
   11c6c:	cmp	r4, sl
   11c70:	beq	11cd0 <ftello64@plt+0x480>
   11c74:	cmp	r4, #0
   11c78:	beq	11c44 <ftello64@plt+0x3f4>
   11c7c:	mov	r0, r9
   11c80:	ldr	r7, [r0, r4, lsl #2]!
   11c84:	ldr	r5, [r0, #-4]
   11c88:	mov	r0, r5
   11c8c:	bl	116c4 <strlen@plt>
   11c90:	mov	r2, r0
   11c94:	mov	r0, r5
   11c98:	mov	r1, r7
   11c9c:	bl	11820 <strncmp@plt>
   11ca0:	cmp	r0, #0
   11ca4:	bne	11c48 <ftello64@plt+0x3f8>
   11ca8:	add	r4, r4, #1
   11cac:	cmp	r4, sl
   11cb0:	bne	11c74 <ftello64@plt+0x424>
   11cb4:	b	11cd0 <ftello64@plt+0x480>
   11cb8:	add	r0, r4, #36	; 0x24
   11cbc:	bl	1ae94 <_obstack_memory_used@@Base+0xaf4>
   11cc0:	mov	r6, r0
   11cc4:	str	r0, [sp]
   11cc8:	cmp	sl, #0
   11ccc:	bne	11c34 <ftello64@plt+0x3e4>
   11cd0:	movw	r0, #3840	; 0xf00
   11cd4:	movw	r1, #25445	; 0x6365
   11cd8:	movt	r0, #2
   11cdc:	movt	r1, #11892	; 0x2e74
   11ce0:	vld1.8	{d16-d17}, [r0]!
   11ce4:	str	r1, [r6, #31]
   11ce8:	add	r1, r6, #16
   11cec:	vld1.64	{d18-d19}, [r0]
   11cf0:	mov	r0, #35	; 0x23
   11cf4:	vst1.8	{d16-d17}, [r6], r0
   11cf8:	mov	r0, #0
   11cfc:	strb	r0, [r6]
   11d00:	mov	r0, r9
   11d04:	vst1.8	{d18-d19}, [r1]
   11d08:	bl	19edc <argp_parse@@Base+0x13dc>
   11d0c:	ldr	r0, [sp]
   11d10:	sub	sp, fp, #28
   11d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d18:	ldr	r1, [r1]
   11d1c:	ldr	r0, [r0]
   11d20:	b	1152c <strcmp@plt>
   11d24:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11d28:	add	fp, sp, #24
   11d2c:	movw	r5, #20800	; 0x5140
   11d30:	movt	r5, #3
   11d34:	ldr	r4, [r5]
   11d38:	cmp	r4, #0
   11d3c:	beq	11de4 <ftello64@plt+0x594>
   11d40:	mov	r8, r1
   11d44:	ldr	r1, [r5, #4]
   11d48:	cmp	r1, r0
   11d4c:	beq	11d68 <ftello64@plt+0x518>
   11d50:	ldr	r4, [r5, #12]!
   11d54:	cmp	r4, #0
   11d58:	beq	11de4 <ftello64@plt+0x594>
   11d5c:	ldr	r1, [r5, #4]
   11d60:	cmp	r1, r0
   11d64:	bne	11d50 <ftello64@plt+0x500>
   11d68:	ldr	r1, [r5, #8]
   11d6c:	cmp	r1, #0
   11d70:	bne	11d50 <ftello64@plt+0x500>
   11d74:	cmp	r8, #0
   11d78:	mov	r9, r4
   11d7c:	beq	11dd4 <ftello64@plt+0x584>
   11d80:	mov	r6, #12
   11d84:	mov	r9, r4
   11d88:	mov	r0, r8
   11d8c:	mov	r1, r9
   11d90:	bl	114fc <strstr@plt>
   11d94:	cmp	r0, #0
   11d98:	beq	11dd4 <ftello64@plt+0x584>
   11d9c:	mov	r7, r0
   11da0:	ldrb	r0, [r0, #-1]
   11da4:	cmp	r0, #58	; 0x3a
   11da8:	bne	11dd4 <ftello64@plt+0x584>
   11dac:	mov	r0, r9
   11db0:	bl	116c4 <strlen@plt>
   11db4:	ldrb	r0, [r7, r0]
   11db8:	cmp	r0, #58	; 0x3a
   11dbc:	bne	11dd4 <ftello64@plt+0x584>
   11dc0:	ldr	r9, [r5, r6]
   11dc4:	add	r6, r6, #12
   11dc8:	cmp	r9, #0
   11dcc:	bne	11d88 <ftello64@plt+0x538>
   11dd0:	mov	r9, #0
   11dd4:	cmp	r9, #0
   11dd8:	movne	r4, r9
   11ddc:	mov	r0, r4
   11de0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11de4:	mov	r4, #0
   11de8:	mov	r0, r4
   11dec:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11df0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11df4:	add	fp, sp, #24
   11df8:	mov	r8, r2
   11dfc:	mov	r7, r1
   11e00:	mov	r6, r0
   11e04:	mov	r4, #0
   11e08:	cmp	r1, #2
   11e0c:	bcc	11e60 <ftello64@plt+0x610>
   11e10:	ldrb	r0, [r6]
   11e14:	cmp	r0, #45	; 0x2d
   11e18:	bne	11e2c <ftello64@plt+0x5dc>
   11e1c:	sub	r7, r7, #1
   11e20:	add	r6, r6, #1
   11e24:	mov	r9, #1
   11e28:	b	11e64 <ftello64@plt+0x614>
   11e2c:	cmp	r7, #3
   11e30:	bcc	11e5c <ftello64@plt+0x60c>
   11e34:	movw	r1, #3828	; 0xef4
   11e38:	mov	r0, r6
   11e3c:	mov	r2, #2
   11e40:	movt	r1, #2
   11e44:	bl	116f4 <strncasecmp@plt>
   11e48:	cmp	r0, #0
   11e4c:	bne	11e60 <ftello64@plt+0x610>
   11e50:	sub	r7, r7, #2
   11e54:	add	r6, r6, #2
   11e58:	b	11e24 <ftello64@plt+0x5d4>
   11e5c:	mov	r7, #2
   11e60:	mov	r9, #0
   11e64:	movw	r1, #20800	; 0x5140
   11e68:	movt	r1, #3
   11e6c:	ldr	r0, [r1]
   11e70:	cmp	r0, #0
   11e74:	beq	11ea4 <ftello64@plt+0x654>
   11e78:	add	r5, r1, #8
   11e7c:	mov	r1, r6
   11e80:	mov	r2, r7
   11e84:	bl	116f4 <strncasecmp@plt>
   11e88:	cmp	r0, #0
   11e8c:	beq	11eac <ftello64@plt+0x65c>
   11e90:	ldr	r0, [r5, #4]
   11e94:	add	r1, r5, #12
   11e98:	mov	r5, r1
   11e9c:	cmp	r0, #0
   11ea0:	bne	11e7c <ftello64@plt+0x62c>
   11ea4:	mov	r0, r4
   11ea8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11eac:	ldr	r0, [r5]
   11eb0:	eor	r0, r0, r9
   11eb4:	str	r0, [r8]
   11eb8:	ldr	r4, [r5, #-4]
   11ebc:	mov	r0, r4
   11ec0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11ec4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   11ec8:	add	fp, sp, #24
   11ecc:	mov	r8, r1
   11ed0:	mov	r6, r0
   11ed4:	bl	116c4 <strlen@plt>
   11ed8:	mov	r7, r0
   11edc:	mov	r5, #0
   11ee0:	cmp	r0, #2
   11ee4:	bcc	11f38 <ftello64@plt+0x6e8>
   11ee8:	ldrb	r0, [r6]
   11eec:	cmp	r0, #45	; 0x2d
   11ef0:	bne	11f04 <ftello64@plt+0x6b4>
   11ef4:	sub	r7, r7, #1
   11ef8:	add	r6, r6, #1
   11efc:	mov	r9, #1
   11f00:	b	11f3c <ftello64@plt+0x6ec>
   11f04:	cmp	r7, #3
   11f08:	bcc	11f34 <ftello64@plt+0x6e4>
   11f0c:	movw	r1, #3828	; 0xef4
   11f10:	mov	r0, r6
   11f14:	mov	r2, #2
   11f18:	movt	r1, #2
   11f1c:	bl	116f4 <strncasecmp@plt>
   11f20:	cmp	r0, #0
   11f24:	bne	11f38 <ftello64@plt+0x6e8>
   11f28:	sub	r7, r7, #2
   11f2c:	add	r6, r6, #2
   11f30:	b	11efc <ftello64@plt+0x6ac>
   11f34:	mov	r7, #2
   11f38:	mov	r9, #0
   11f3c:	movw	r1, #20800	; 0x5140
   11f40:	movt	r1, #3
   11f44:	ldr	r0, [r1]
   11f48:	cmp	r0, #0
   11f4c:	beq	11f7c <ftello64@plt+0x72c>
   11f50:	add	r4, r1, #8
   11f54:	mov	r1, r6
   11f58:	mov	r2, r7
   11f5c:	bl	116f4 <strncasecmp@plt>
   11f60:	cmp	r0, #0
   11f64:	beq	11f84 <ftello64@plt+0x734>
   11f68:	ldr	r0, [r4, #4]
   11f6c:	add	r1, r4, #12
   11f70:	mov	r4, r1
   11f74:	cmp	r0, #0
   11f78:	bne	11f54 <ftello64@plt+0x704>
   11f7c:	mov	r0, r5
   11f80:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f84:	ldr	r0, [r4]
   11f88:	eor	r0, r0, r9
   11f8c:	str	r0, [r8]
   11f90:	ldr	r5, [r4, #-4]
   11f94:	mov	r0, r5
   11f98:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   11f9c:	subs	ip, r2, #1
   11fa0:	beq	11fd8 <ftello64@plt+0x788>
   11fa4:	movw	r2, #3876	; 0xf24
   11fa8:	movt	r2, #2
   11fac:	add	r3, r2, #4
   11fb0:	ldr	r2, [r3, #-4]
   11fb4:	cmp	r2, #0
   11fb8:	beq	11fd8 <ftello64@plt+0x788>
   11fbc:	tst	r2, r0
   11fc0:	ldrne	r2, [r3]
   11fc4:	subne	ip, ip, #1
   11fc8:	add	r3, r3, #8
   11fcc:	strbne	r2, [r1], #1
   11fd0:	cmp	ip, #0
   11fd4:	bne	11fb0 <ftello64@plt+0x760>
   11fd8:	mov	r0, #0
   11fdc:	strb	r0, [r1]
   11fe0:	bx	lr
   11fe4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11fe8:	add	fp, sp, #28
   11fec:	sub	sp, sp, #20
   11ff0:	cmp	r0, #0
   11ff4:	str	r2, [sp, #4]
   11ff8:	beq	12190 <ftello64@plt+0x940>
   11ffc:	mov	r2, r0
   12000:	mov	r8, r1
   12004:	mov	r0, #1
   12008:	cmp	r1, #0
   1200c:	beq	121a0 <ftello64@plt+0x950>
   12010:	movw	r3, #20800	; 0x5140
   12014:	str	r0, [sp, #12]
   12018:	mov	r0, #0
   1201c:	mov	r1, #0
   12020:	mov	r9, #1
   12024:	movt	r3, #3
   12028:	str	r0, [sp, #16]
   1202c:	tst	r2, r9
   12030:	bne	1206c <ftello64@plt+0x81c>
   12034:	b	12048 <ftello64@plt+0x7f8>
   12038:	ldr	r2, [sp, #8]
   1203c:	movw	r3, #20800	; 0x5140
   12040:	mov	r1, #0
   12044:	movt	r3, #3
   12048:	cmp	r2, #0
   1204c:	mov	r0, r2
   12050:	movwne	r0, #1
   12054:	cmp	r1, r9, lsl #1
   12058:	lslne	r9, r9, #1
   1205c:	cmpne	r2, #0
   12060:	beq	1228c <ftello64@plt+0xa3c>
   12064:	tst	r2, r9
   12068:	beq	12048 <ftello64@plt+0x7f8>
   1206c:	ldr	r6, [r3]
   12070:	cmp	r6, #0
   12074:	beq	12048 <ftello64@plt+0x7f8>
   12078:	mov	sl, r3
   1207c:	ldr	r0, [sl, #4]
   12080:	cmp	r0, r9
   12084:	beq	120a0 <ftello64@plt+0x850>
   12088:	ldr	r6, [sl, #12]!
   1208c:	cmp	r6, #0
   12090:	beq	12048 <ftello64@plt+0x7f8>
   12094:	ldr	r0, [sl, #4]
   12098:	cmp	r0, r9
   1209c:	bne	12088 <ftello64@plt+0x838>
   120a0:	ldr	r0, [sl, #8]
   120a4:	cmp	r0, #0
   120a8:	bne	12088 <ftello64@plt+0x838>
   120ac:	mov	r7, #12
   120b0:	mov	r5, r6
   120b4:	str	r2, [sp, #8]
   120b8:	mov	r0, r8
   120bc:	mov	r1, r5
   120c0:	mov	r4, r8
   120c4:	bl	114fc <strstr@plt>
   120c8:	cmp	r0, #0
   120cc:	beq	12148 <ftello64@plt+0x8f8>
   120d0:	mov	r8, r0
   120d4:	ldrb	r0, [r0, #-1]
   120d8:	cmp	r0, #58	; 0x3a
   120dc:	bne	12148 <ftello64@plt+0x8f8>
   120e0:	mov	r0, r5
   120e4:	bl	116c4 <strlen@plt>
   120e8:	ldrb	r0, [r8, r0]
   120ec:	mov	r8, r4
   120f0:	cmp	r0, #58	; 0x3a
   120f4:	bne	1210c <ftello64@plt+0x8bc>
   120f8:	ldr	r5, [sl, r7]
   120fc:	add	r7, r7, #12
   12100:	cmp	r5, #0
   12104:	bne	120b8 <ftello64@plt+0x868>
   12108:	mov	r5, #0
   1210c:	cmp	r5, #0
   12110:	movne	r6, r5
   12114:	cmp	r6, #0
   12118:	beq	12038 <ftello64@plt+0x7e8>
   1211c:	ldr	r0, [sp, #12]
   12120:	cmp	r0, #0
   12124:	bne	12160 <ftello64@plt+0x910>
   12128:	movw	r0, #23252	; 0x5ad4
   1212c:	movt	r0, #3
   12130:	ldr	r1, [r0]
   12134:	ldr	r0, [sp, #4]
   12138:	bl	117a8 <putc@plt>
   1213c:	ldr	r5, [sp, #16]
   12140:	add	r5, r5, #1
   12144:	b	12164 <ftello64@plt+0x914>
   12148:	mov	r8, r4
   1214c:	cmp	r5, #0
   12150:	movne	r6, r5
   12154:	cmp	r6, #0
   12158:	bne	1211c <ftello64@plt+0x8cc>
   1215c:	b	12038 <ftello64@plt+0x7e8>
   12160:	ldr	r5, [sp, #16]
   12164:	movw	r0, #4009	; 0xfa9
   12168:	mov	r1, r6
   1216c:	movt	r0, #2
   12170:	bl	11544 <printf@plt>
   12174:	ldr	r2, [sp, #8]
   12178:	add	r5, r0, r5
   1217c:	mov	r0, #0
   12180:	str	r5, [sp, #16]
   12184:	str	r0, [sp, #12]
   12188:	bic	r2, r2, r9
   1218c:	b	1203c <ftello64@plt+0x7ec>
   12190:	mov	r5, #0
   12194:	mov	r0, r5
   12198:	sub	sp, fp, #28
   1219c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121a0:	movw	r9, #20800	; 0x5140
   121a4:	str	r0, [sp, #12]
   121a8:	mov	r0, #0
   121ac:	mov	r6, #0
   121b0:	mov	sl, #1
   121b4:	movt	r9, #3
   121b8:	str	r0, [sp, #16]
   121bc:	add	r7, r9, #8
   121c0:	tst	r2, sl
   121c4:	beq	1226c <ftello64@plt+0xa1c>
   121c8:	ldr	r5, [r9]
   121cc:	cmp	r5, #0
   121d0:	beq	1226c <ftello64@plt+0xa1c>
   121d4:	mov	r0, r7
   121d8:	ldr	r1, [r0, #-4]
   121dc:	cmp	r1, sl
   121e0:	beq	12204 <ftello64@plt+0x9b4>
   121e4:	ldr	r5, [r0, #4]
   121e8:	add	r1, r0, #12
   121ec:	mov	r0, r1
   121f0:	cmp	r5, #0
   121f4:	beq	1226c <ftello64@plt+0xa1c>
   121f8:	ldr	r1, [r0, #-4]
   121fc:	cmp	r1, sl
   12200:	bne	121e4 <ftello64@plt+0x994>
   12204:	ldr	r1, [r0]
   12208:	cmp	r1, #0
   1220c:	bne	121e4 <ftello64@plt+0x994>
   12210:	ldr	r0, [sp, #12]
   12214:	mov	r4, r2
   12218:	cmp	r0, #0
   1221c:	bne	12240 <ftello64@plt+0x9f0>
   12220:	movw	r0, #23252	; 0x5ad4
   12224:	movt	r0, #3
   12228:	ldr	r1, [r0]
   1222c:	ldr	r0, [sp, #4]
   12230:	bl	117a8 <putc@plt>
   12234:	ldr	r8, [sp, #16]
   12238:	add	r8, r8, #1
   1223c:	b	12244 <ftello64@plt+0x9f4>
   12240:	ldr	r8, [sp, #16]
   12244:	movw	r0, #4009	; 0xfa9
   12248:	mov	r1, r5
   1224c:	movt	r0, #2
   12250:	bl	11544 <printf@plt>
   12254:	add	r8, r0, r8
   12258:	mov	r2, r4
   1225c:	bic	r2, r4, sl
   12260:	mov	r0, #0
   12264:	str	r8, [sp, #16]
   12268:	str	r0, [sp, #12]
   1226c:	cmp	r2, #0
   12270:	mov	r0, r2
   12274:	movwne	r0, #1
   12278:	cmp	r6, sl, lsl #1
   1227c:	beq	1228c <ftello64@plt+0xa3c>
   12280:	lsl	sl, sl, #1
   12284:	cmp	r2, #0
   12288:	bne	121c0 <ftello64@plt+0x970>
   1228c:	cmp	r0, #0
   12290:	beq	122e4 <ftello64@plt+0xa94>
   12294:	ldr	r0, [sp, #12]
   12298:	ldr	r5, [sp, #16]
   1229c:	cmp	r0, #0
   122a0:	bne	122c4 <ftello64@plt+0xa74>
   122a4:	movw	r0, #23252	; 0x5ad4
   122a8:	mov	r4, r2
   122ac:	movt	r0, #3
   122b0:	ldr	r1, [r0]
   122b4:	ldr	r0, [sp, #4]
   122b8:	bl	117a8 <putc@plt>
   122bc:	mov	r2, r4
   122c0:	add	r5, r5, #1
   122c4:	movw	r0, #3831	; 0xef7
   122c8:	mov	r1, r2
   122cc:	movt	r0, #2
   122d0:	bl	11544 <printf@plt>
   122d4:	add	r5, r0, r5
   122d8:	mov	r0, r5
   122dc:	sub	sp, fp, #28
   122e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122e4:	ldr	r5, [sp, #16]
   122e8:	mov	r0, r5
   122ec:	sub	sp, fp, #28
   122f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122f4:	push	{r4, r5, r6, r7, fp, lr}
   122f8:	add	fp, sp, #16
   122fc:	sub	sp, sp, #64	; 0x40
   12300:	vmov.i32	q8, #0	; 0x00000000
   12304:	mov	r5, r2
   12308:	add	r2, sp, #16
   1230c:	mov	r6, r0
   12310:	mov	r4, r1
   12314:	add	r3, sp, #12
   12318:	mov	r1, #0
   1231c:	mov	r0, r2
   12320:	vst1.64	{d16-d17}, [r0]!
   12324:	vst1.64	{d16-d17}, [r0]
   12328:	mov	r0, #2
   1232c:	str	r0, [sp, #20]
   12330:	mov	r0, r5
   12334:	bl	117fc <getaddrinfo@plt>
   12338:	cmp	r0, #0
   1233c:	beq	12370 <ftello64@plt+0xb20>
   12340:	bl	11574 <gai_strerror@plt>
   12344:	movw	r2, #3988	; 0xf94
   12348:	str	r0, [sp]
   1234c:	mov	r0, #0
   12350:	mov	r1, #0
   12354:	mov	r3, r5
   12358:	movt	r2, #2
   1235c:	bl	11634 <error@plt>
   12360:	mvn	r5, #0
   12364:	mov	r0, r5
   12368:	sub	sp, fp, #16
   1236c:	pop	{r4, r5, r6, r7, fp, pc}
   12370:	ldr	r0, [sp, #12]
   12374:	cmp	r0, #0
   12378:	beq	12394 <ftello64@plt+0xb44>
   1237c:	ldr	r1, [r0, #4]
   12380:	cmp	r1, #2
   12384:	beq	123c4 <ftello64@plt+0xb74>
   12388:	ldr	r0, [r0, #28]
   1238c:	cmp	r0, #0
   12390:	bne	1237c <ftello64@plt+0xb2c>
   12394:	movw	r2, #4012	; 0xfac
   12398:	mov	r0, #0
   1239c:	mov	r1, #0
   123a0:	mov	r3, r5
   123a4:	movt	r2, #2
   123a8:	bl	11634 <error@plt>
   123ac:	ldr	r0, [sp, #12]
   123b0:	bl	117f0 <freeaddrinfo@plt>
   123b4:	mvn	r5, #0
   123b8:	mov	r0, r5
   123bc:	sub	sp, fp, #16
   123c0:	pop	{r4, r5, r6, r7, fp, pc}
   123c4:	ldr	r1, [r0, #16]
   123c8:	ldr	r0, [r0, #20]
   123cc:	mov	r3, #0
   123d0:	mov	r2, #1
   123d4:	str	r2, [sp, #8]
   123d8:	str	r3, [sp]
   123dc:	str	r3, [sp, #4]
   123e0:	sub	r2, fp, #32
   123e4:	mov	r3, #16
   123e8:	bl	1176c <getnameinfo@plt>
   123ec:	mov	r7, r0
   123f0:	ldr	r0, [sp, #12]
   123f4:	bl	117f0 <freeaddrinfo@plt>
   123f8:	cmp	r7, #0
   123fc:	beq	12408 <ftello64@plt+0xbb8>
   12400:	mov	r0, r7
   12404:	b	12340 <ftello64@plt+0xaf0>
   12408:	mov	r0, #2
   1240c:	add	r1, r4, #20
   12410:	strh	r0, [r4, #16]
   12414:	sub	r0, fp, #32
   12418:	bl	11520 <inet_aton@plt>
   1241c:	cmp	r0, #0
   12420:	beq	1247c <ftello64@plt+0xc2c>
   12424:	mov	r0, r6
   12428:	movw	r1, #35094	; 0x8916
   1242c:	mov	r2, r4
   12430:	bl	19fcc <argp_parse@@Base+0x14cc>
   12434:	cmn	r0, #1
   12438:	ble	12494 <ftello64@plt+0xc44>
   1243c:	movw	r0, #23432	; 0x5b88
   12440:	mov	r5, #0
   12444:	movt	r0, #3
   12448:	ldr	r0, [r0]
   1244c:	cmp	r0, #0
   12450:	beq	123b8 <ftello64@plt+0xb68>
   12454:	ldr	r0, [r4, #20]
   12458:	bl	115b0 <inet_ntoa@plt>
   1245c:	mov	r2, r0
   12460:	movw	r0, #4101	; 0x1005
   12464:	mov	r1, r4
   12468:	movt	r0, #2
   1246c:	bl	11544 <printf@plt>
   12470:	mov	r0, r5
   12474:	sub	sp, fp, #16
   12478:	pop	{r4, r5, r6, r7, fp, pc}
   1247c:	movw	r2, #4051	; 0xfd3
   12480:	sub	r3, fp, #32
   12484:	mov	r0, #0
   12488:	mov	r1, #0
   1248c:	movt	r2, #2
   12490:	b	1235c <ftello64@plt+0xb0c>
   12494:	bl	116e8 <__errno_location@plt>
   12498:	ldr	r1, [r0]
   1249c:	movw	r2, #4079	; 0xfef
   124a0:	movw	r3, #4089	; 0xff9
   124a4:	mov	r0, #0
   124a8:	movt	r2, #2
   124ac:	movt	r3, #2
   124b0:	b	1235c <ftello64@plt+0xb0c>
   124b4:	push	{r4, r5, r6, sl, fp, lr}
   124b8:	add	fp, sp, #16
   124bc:	mov	r6, r0
   124c0:	mov	r0, #2
   124c4:	mov	r4, r1
   124c8:	mov	r5, r2
   124cc:	strh	r0, [r1, #16]
   124d0:	add	r1, r1, #20
   124d4:	mov	r0, r2
   124d8:	bl	11520 <inet_aton@plt>
   124dc:	cmp	r0, #0
   124e0:	beq	12538 <ftello64@plt+0xce8>
   124e4:	mov	r0, r6
   124e8:	movw	r1, #35100	; 0x891c
   124ec:	mov	r2, r4
   124f0:	bl	19fcc <argp_parse@@Base+0x14cc>
   124f4:	cmn	r0, #1
   124f8:	ble	1255c <ftello64@plt+0xd0c>
   124fc:	movw	r0, #23432	; 0x5b88
   12500:	mov	r5, #0
   12504:	movt	r0, #3
   12508:	ldr	r0, [r0]
   1250c:	cmp	r0, #0
   12510:	beq	12530 <ftello64@plt+0xce0>
   12514:	ldr	r0, [r4, #20]
   12518:	bl	115b0 <inet_ntoa@plt>
   1251c:	mov	r2, r0
   12520:	movw	r0, #4154	; 0x103a
   12524:	mov	r1, r4
   12528:	movt	r0, #2
   1252c:	bl	11544 <printf@plt>
   12530:	mov	r0, r5
   12534:	pop	{r4, r5, r6, sl, fp, pc}
   12538:	movw	r2, #4051	; 0xfd3
   1253c:	mov	r0, #0
   12540:	mov	r1, #0
   12544:	mov	r3, r5
   12548:	movt	r2, #2
   1254c:	bl	11634 <error@plt>
   12550:	mvn	r5, #0
   12554:	mov	r0, r5
   12558:	pop	{r4, r5, r6, sl, fp, pc}
   1255c:	bl	116e8 <__errno_location@plt>
   12560:	ldr	r1, [r0]
   12564:	movw	r2, #4079	; 0xfef
   12568:	movw	r3, #4139	; 0x102b
   1256c:	mov	r0, #0
   12570:	movt	r2, #2
   12574:	movt	r3, #2
   12578:	bl	11634 <error@plt>
   1257c:	mvn	r5, #0
   12580:	mov	r0, r5
   12584:	pop	{r4, r5, r6, sl, fp, pc}
   12588:	push	{r4, r5, r6, r7, fp, lr}
   1258c:	add	fp, sp, #16
   12590:	sub	sp, sp, #64	; 0x40
   12594:	vmov.i32	q8, #0	; 0x00000000
   12598:	mov	r5, r2
   1259c:	add	r2, sp, #16
   125a0:	mov	r6, r0
   125a4:	mov	r4, r1
   125a8:	add	r3, sp, #12
   125ac:	mov	r1, #0
   125b0:	mov	r0, r2
   125b4:	vst1.64	{d16-d17}, [r0]!
   125b8:	vst1.64	{d16-d17}, [r0]
   125bc:	mov	r0, #2
   125c0:	str	r0, [sp, #20]
   125c4:	mov	r0, r5
   125c8:	bl	117fc <getaddrinfo@plt>
   125cc:	cmp	r0, #0
   125d0:	beq	12604 <ftello64@plt+0xdb4>
   125d4:	bl	11574 <gai_strerror@plt>
   125d8:	movw	r2, #3988	; 0xf94
   125dc:	str	r0, [sp]
   125e0:	mov	r0, #0
   125e4:	mov	r1, #0
   125e8:	mov	r3, r5
   125ec:	movt	r2, #2
   125f0:	bl	11634 <error@plt>
   125f4:	mvn	r5, #0
   125f8:	mov	r0, r5
   125fc:	sub	sp, fp, #16
   12600:	pop	{r4, r5, r6, r7, fp, pc}
   12604:	ldr	r0, [sp, #12]
   12608:	cmp	r0, #0
   1260c:	beq	12628 <ftello64@plt+0xdd8>
   12610:	ldr	r1, [r0, #4]
   12614:	cmp	r1, #2
   12618:	beq	12658 <ftello64@plt+0xe08>
   1261c:	ldr	r0, [r0, #28]
   12620:	cmp	r0, #0
   12624:	bne	12610 <ftello64@plt+0xdc0>
   12628:	movw	r2, #4012	; 0xfac
   1262c:	mov	r0, #0
   12630:	mov	r1, #0
   12634:	mov	r3, r5
   12638:	movt	r2, #2
   1263c:	bl	11634 <error@plt>
   12640:	ldr	r0, [sp, #12]
   12644:	bl	117f0 <freeaddrinfo@plt>
   12648:	mvn	r5, #0
   1264c:	mov	r0, r5
   12650:	sub	sp, fp, #16
   12654:	pop	{r4, r5, r6, r7, fp, pc}
   12658:	ldr	r1, [r0, #16]
   1265c:	ldr	r0, [r0, #20]
   12660:	mov	r3, #0
   12664:	mov	r2, #1
   12668:	str	r2, [sp, #8]
   1266c:	str	r3, [sp]
   12670:	str	r3, [sp, #4]
   12674:	sub	r2, fp, #32
   12678:	mov	r3, #16
   1267c:	bl	1176c <getnameinfo@plt>
   12680:	mov	r7, r0
   12684:	ldr	r0, [sp, #12]
   12688:	bl	117f0 <freeaddrinfo@plt>
   1268c:	cmp	r7, #0
   12690:	beq	1269c <ftello64@plt+0xe4c>
   12694:	mov	r0, r7
   12698:	b	125d4 <ftello64@plt+0xd84>
   1269c:	mov	r0, #2
   126a0:	add	r1, r4, #20
   126a4:	strh	r0, [r4, #16]
   126a8:	sub	r0, fp, #32
   126ac:	bl	11520 <inet_aton@plt>
   126b0:	cmp	r0, #0
   126b4:	beq	12710 <ftello64@plt+0xec0>
   126b8:	mov	r0, r6
   126bc:	movw	r1, #35096	; 0x8918
   126c0:	mov	r2, r4
   126c4:	bl	19fcc <argp_parse@@Base+0x14cc>
   126c8:	cmn	r0, #1
   126cc:	ble	12728 <ftello64@plt+0xed8>
   126d0:	movw	r0, #23432	; 0x5b88
   126d4:	mov	r5, #0
   126d8:	movt	r0, #3
   126dc:	ldr	r0, [r0]
   126e0:	cmp	r0, #0
   126e4:	beq	1264c <ftello64@plt+0xdfc>
   126e8:	ldr	r0, [r4, #20]
   126ec:	bl	115b0 <inet_ntoa@plt>
   126f0:	mov	r2, r0
   126f4:	movw	r0, #4207	; 0x106f
   126f8:	mov	r1, r4
   126fc:	movt	r0, #2
   12700:	bl	11544 <printf@plt>
   12704:	mov	r0, r5
   12708:	sub	sp, fp, #16
   1270c:	pop	{r4, r5, r6, r7, fp, pc}
   12710:	movw	r2, #4051	; 0xfd3
   12714:	sub	r3, fp, #32
   12718:	mov	r0, #0
   1271c:	mov	r1, #0
   12720:	movt	r2, #2
   12724:	b	125f0 <ftello64@plt+0xda0>
   12728:	bl	116e8 <__errno_location@plt>
   1272c:	ldr	r1, [r0]
   12730:	movw	r2, #4079	; 0xfef
   12734:	movw	r3, #4192	; 0x1060
   12738:	mov	r0, #0
   1273c:	movt	r2, #2
   12740:	movt	r3, #2
   12744:	b	125f0 <ftello64@plt+0xda0>
   12748:	push	{r4, r5, r6, sl, fp, lr}
   1274c:	add	fp, sp, #16
   12750:	mov	r6, r0
   12754:	mov	r0, #2
   12758:	mov	r4, r1
   1275c:	mov	r5, r2
   12760:	strh	r0, [r1, #16]
   12764:	add	r1, r1, #20
   12768:	mov	r0, r2
   1276c:	bl	11520 <inet_aton@plt>
   12770:	cmp	r0, #0
   12774:	beq	127cc <ftello64@plt+0xf7c>
   12778:	mov	r0, r6
   1277c:	movw	r1, #35098	; 0x891a
   12780:	mov	r2, r4
   12784:	bl	19fcc <argp_parse@@Base+0x14cc>
   12788:	cmn	r0, #1
   1278c:	ble	127f0 <ftello64@plt+0xfa0>
   12790:	movw	r0, #23432	; 0x5b88
   12794:	mov	r5, #0
   12798:	movt	r0, #3
   1279c:	ldr	r0, [r0]
   127a0:	cmp	r0, #0
   127a4:	beq	127c4 <ftello64@plt+0xf74>
   127a8:	ldr	r0, [r4, #20]
   127ac:	bl	115b0 <inet_ntoa@plt>
   127b0:	mov	r2, r0
   127b4:	movw	r0, #4265	; 0x10a9
   127b8:	mov	r1, r4
   127bc:	movt	r0, #2
   127c0:	bl	11544 <printf@plt>
   127c4:	mov	r0, r5
   127c8:	pop	{r4, r5, r6, sl, fp, pc}
   127cc:	movw	r2, #4051	; 0xfd3
   127d0:	mov	r0, #0
   127d4:	mov	r1, #0
   127d8:	mov	r3, r5
   127dc:	movt	r2, #2
   127e0:	bl	11634 <error@plt>
   127e4:	mvn	r5, #0
   127e8:	mov	r0, r5
   127ec:	pop	{r4, r5, r6, sl, fp, pc}
   127f0:	bl	116e8 <__errno_location@plt>
   127f4:	ldr	r1, [r0]
   127f8:	movw	r2, #4079	; 0xfef
   127fc:	movw	r3, #4250	; 0x109a
   12800:	mov	r0, #0
   12804:	movt	r2, #2
   12808:	movt	r3, #2
   1280c:	bl	11634 <error@plt>
   12810:	mvn	r5, #0
   12814:	mov	r0, r5
   12818:	pop	{r4, r5, r6, sl, fp, pc}
   1281c:	push	{r4, r5, r6, r7, fp, lr}
   12820:	add	fp, sp, #16
   12824:	sub	sp, sp, #8
   12828:	mov	r6, r0
   1282c:	mov	r0, r2
   12830:	mov	r7, r2
   12834:	mov	r4, r1
   12838:	bl	11688 <ether_aton@plt>
   1283c:	mov	r5, r0
   12840:	cmp	r0, #0
   12844:	beq	128c4 <ftello64@plt+0x1074>
   12848:	mov	r0, r6
   1284c:	movw	r1, #35111	; 0x8927
   12850:	mov	r2, r4
   12854:	add	r7, r4, #16
   12858:	bl	19fcc <argp_parse@@Base+0x14cc>
   1285c:	ldr	r0, [r5]
   12860:	movw	r1, #35108	; 0x8924
   12864:	mov	r2, r4
   12868:	str	r0, [r7, #2]
   1286c:	ldrh	r0, [r5, #4]
   12870:	strh	r0, [r7, #6]
   12874:	mov	r0, r6
   12878:	bl	19fcc <argp_parse@@Base+0x14cc>
   1287c:	cmn	r0, #1
   12880:	ble	128f4 <ftello64@plt+0x10a4>
   12884:	movw	r0, #23432	; 0x5b88
   12888:	mov	r6, #0
   1288c:	movt	r0, #3
   12890:	ldr	r0, [r0]
   12894:	cmp	r0, #0
   12898:	beq	128b8 <ftello64@plt+0x1068>
   1289c:	mov	r0, r5
   128a0:	bl	11754 <ether_ntoa@plt>
   128a4:	mov	r2, r0
   128a8:	movw	r0, #4364	; 0x110c
   128ac:	mov	r1, r4
   128b0:	movt	r0, #2
   128b4:	bl	11544 <printf@plt>
   128b8:	mov	r0, r6
   128bc:	sub	sp, fp, #16
   128c0:	pop	{r4, r5, r6, r7, fp, pc}
   128c4:	mov	r5, sp
   128c8:	mov	r0, r7
   128cc:	mov	r1, r5
   128d0:	bl	11508 <ether_hostton@plt>
   128d4:	cmp	r0, #0
   128d8:	beq	12848 <ftello64@plt+0xff8>
   128dc:	movw	r2, #4313	; 0x10d9
   128e0:	mov	r0, #0
   128e4:	mov	r1, #0
   128e8:	mov	r3, r7
   128ec:	movt	r2, #2
   128f0:	b	12910 <ftello64@plt+0x10c0>
   128f4:	bl	116e8 <__errno_location@plt>
   128f8:	ldr	r1, [r0]
   128fc:	movw	r2, #4079	; 0xfef
   12900:	movw	r3, #4350	; 0x10fe
   12904:	mov	r0, #0
   12908:	movt	r2, #2
   1290c:	movt	r3, #2
   12910:	bl	11634 <error@plt>
   12914:	mvn	r6, #0
   12918:	mov	r0, r6
   1291c:	sub	sp, fp, #16
   12920:	pop	{r4, r5, r6, r7, fp, pc}
   12924:	push	{r4, r5, fp, lr}
   12928:	add	fp, sp, #8
   1292c:	mov	r4, r1
   12930:	str	r2, [r1, #16]
   12934:	movw	r1, #35106	; 0x8922
   12938:	mov	r2, r4
   1293c:	bl	19fcc <argp_parse@@Base+0x14cc>
   12940:	cmn	r0, #1
   12944:	ble	1297c <ftello64@plt+0x112c>
   12948:	movw	r0, #23432	; 0x5b88
   1294c:	mov	r5, #0
   12950:	movt	r0, #3
   12954:	ldr	r0, [r0]
   12958:	cmp	r0, #0
   1295c:	beq	12974 <ftello64@plt+0x1124>
   12960:	ldr	r2, [r4, #16]
   12964:	movw	r0, #4429	; 0x114d
   12968:	mov	r1, r4
   1296c:	movt	r0, #2
   12970:	bl	11544 <printf@plt>
   12974:	mov	r0, r5
   12978:	pop	{r4, r5, fp, pc}
   1297c:	bl	116e8 <__errno_location@plt>
   12980:	ldr	r1, [r0]
   12984:	movw	r2, #4411	; 0x113b
   12988:	mov	r0, #0
   1298c:	movt	r2, #2
   12990:	bl	11634 <error@plt>
   12994:	mvn	r5, #0
   12998:	mov	r0, r5
   1299c:	pop	{r4, r5, fp, pc}
   129a0:	push	{r4, r5, fp, lr}
   129a4:	add	fp, sp, #8
   129a8:	mov	r4, r1
   129ac:	str	r2, [r1, #16]
   129b0:	movw	r1, #35102	; 0x891e
   129b4:	mov	r2, r4
   129b8:	bl	19fcc <argp_parse@@Base+0x14cc>
   129bc:	cmn	r0, #1
   129c0:	ble	129f8 <ftello64@plt+0x11a8>
   129c4:	movw	r0, #23432	; 0x5b88
   129c8:	mov	r5, #0
   129cc:	movt	r0, #3
   129d0:	ldr	r0, [r0]
   129d4:	cmp	r0, #0
   129d8:	beq	129f0 <ftello64@plt+0x11a0>
   129dc:	ldr	r2, [r4, #16]
   129e0:	movw	r0, #4482	; 0x1182
   129e4:	mov	r1, r4
   129e8:	movt	r0, #2
   129ec:	bl	11544 <printf@plt>
   129f0:	mov	r0, r5
   129f4:	pop	{r4, r5, fp, pc}
   129f8:	bl	116e8 <__errno_location@plt>
   129fc:	ldr	r1, [r0]
   12a00:	movw	r2, #4461	; 0x116d
   12a04:	mov	r0, #0
   12a08:	movt	r2, #2
   12a0c:	bl	11634 <error@plt>
   12a10:	mvn	r5, #0
   12a14:	mov	r0, r5
   12a18:	pop	{r4, r5, fp, pc}
   12a1c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12a20:	add	fp, sp, #24
   12a24:	sub	sp, sp, #32
   12a28:	mov	r5, r0
   12a2c:	mov	r0, r1
   12a30:	mov	r7, r2
   12a34:	mov	r2, sp
   12a38:	mov	r6, r1
   12a3c:	movw	r1, #35091	; 0x8913
   12a40:	mov	r4, r3
   12a44:	vld1.32	{d16-d17}, [r0]!
   12a48:	vld1.32	{d18-d19}, [r0]
   12a4c:	mov	r0, r2
   12a50:	vst1.64	{d16-d17}, [r0]!
   12a54:	vst1.64	{d18-d19}, [r0]
   12a58:	mov	r0, r5
   12a5c:	bl	19fcc <argp_parse@@Base+0x14cc>
   12a60:	cmn	r0, #1
   12a64:	ble	12b5c <ftello64@plt+0x130c>
   12a68:	ldrh	r0, [sp, #16]
   12a6c:	movw	r1, #35092	; 0x8914
   12a70:	mov	r2, r6
   12a74:	orr	r0, r0, r7
   12a78:	bic	r0, r0, r4
   12a7c:	strh	r0, [r6, #16]
   12a80:	mov	r0, r5
   12a84:	bl	19fcc <argp_parse@@Base+0x14cc>
   12a88:	cmn	r0, #1
   12a8c:	ble	12b70 <ftello64@plt+0x1320>
   12a90:	movw	r0, #23432	; 0x5b88
   12a94:	mov	r5, #0
   12a98:	movt	r0, #3
   12a9c:	ldr	r0, [r0]
   12aa0:	cmp	r0, #0
   12aa4:	beq	12b50 <ftello64@plt+0x1300>
   12aa8:	movw	r0, #16059	; 0x3ebb
   12aac:	movw	r1, #4573	; 0x11dd
   12ab0:	cmp	r7, #0
   12ab4:	movt	r0, #2
   12ab8:	movt	r1, #2
   12abc:	movne	r1, r0
   12ac0:	movw	r0, #4557	; 0x11cd
   12ac4:	movt	r0, #2
   12ac8:	bl	11544 <printf@plt>
   12acc:	movw	r8, #23252	; 0x5ad4
   12ad0:	cmp	r7, #0
   12ad4:	movt	r8, #3
   12ad8:	beq	12b04 <ftello64@plt+0x12b4>
   12adc:	movw	r0, #4596	; 0x11f4
   12ae0:	movt	r0, #2
   12ae4:	bl	11544 <printf@plt>
   12ae8:	mov	r0, r7
   12aec:	mov	r1, #0
   12af0:	mov	r2, #44	; 0x2c
   12af4:	bl	11fe4 <ftello64@plt+0x794>
   12af8:	ldr	r1, [r8]
   12afc:	mov	r0, #39	; 0x27
   12b00:	bl	117a8 <putc@plt>
   12b04:	movw	r0, #4577	; 0x11e1
   12b08:	mov	r1, r6
   12b0c:	movt	r0, #2
   12b10:	bl	11544 <printf@plt>
   12b14:	cmp	r4, #0
   12b18:	beq	12b44 <ftello64@plt+0x12f4>
   12b1c:	movw	r0, #4586	; 0x11ea
   12b20:	movt	r0, #2
   12b24:	bl	11544 <printf@plt>
   12b28:	mov	r0, r4
   12b2c:	mov	r1, #0
   12b30:	mov	r2, #44	; 0x2c
   12b34:	bl	11fe4 <ftello64@plt+0x794>
   12b38:	ldr	r1, [r8]
   12b3c:	mov	r0, #39	; 0x27
   12b40:	bl	117a8 <putc@plt>
   12b44:	movw	r0, #6949	; 0x1b25
   12b48:	movt	r0, #2
   12b4c:	bl	1164c <puts@plt>
   12b50:	mov	r0, r5
   12b54:	sub	sp, fp, #24
   12b58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12b5c:	bl	116e8 <__errno_location@plt>
   12b60:	ldr	r1, [r0]
   12b64:	movw	r2, #4517	; 0x11a5
   12b68:	movt	r2, #2
   12b6c:	b	12b80 <ftello64@plt+0x1330>
   12b70:	bl	116e8 <__errno_location@plt>
   12b74:	ldr	r1, [r0]
   12b78:	movw	r2, #4537	; 0x11b9
   12b7c:	movt	r2, #2
   12b80:	mov	r0, #0
   12b84:	bl	11634 <error@plt>
   12b88:	mvn	r5, #0
   12b8c:	mov	r0, r5
   12b90:	sub	sp, fp, #24
   12b94:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   12b98:	push	{r4, r5, r6, sl, fp, lr}
   12b9c:	add	fp, sp, #16
   12ba0:	sub	sp, sp, #32
   12ba4:	vmov.i32	q8, #0	; 0x00000000
   12ba8:	mov	r4, r0
   12bac:	mov	r0, sp
   12bb0:	mov	r5, r1
   12bb4:	mov	r2, #16
   12bb8:	add	r1, r0, #16
   12bbc:	mov	r6, r0
   12bc0:	vst1.64	{d16-d17}, [r1]
   12bc4:	mov	r1, #15
   12bc8:	vst1.64	{d16-d17}, [r6], r1
   12bcc:	ldr	r1, [r5]
   12bd0:	bl	11724 <strncpy@plt>
   12bd4:	mov	r0, #0
   12bd8:	strb	r0, [r6]
   12bdc:	ldr	r0, [r5, #4]
   12be0:	tst	r0, #8
   12be4:	beq	12c08 <ftello64@plt+0x13b8>
   12be8:	ldr	r2, [r5, #20]
   12bec:	mov	r1, sp
   12bf0:	mov	r0, r4
   12bf4:	bl	122f4 <ftello64@plt+0xaa4>
   12bf8:	mov	r6, r0
   12bfc:	cmp	r0, #0
   12c00:	bne	12dc0 <ftello64@plt+0x1570>
   12c04:	ldr	r0, [r5, #4]
   12c08:	tst	r0, #16
   12c0c:	beq	12c30 <ftello64@plt+0x13e0>
   12c10:	ldr	r2, [r5, #24]
   12c14:	mov	r1, sp
   12c18:	mov	r0, r4
   12c1c:	bl	124b4 <ftello64@plt+0xc64>
   12c20:	mov	r6, r0
   12c24:	cmp	r0, #0
   12c28:	bne	12dc0 <ftello64@plt+0x1570>
   12c2c:	ldr	r0, [r5, #4]
   12c30:	tst	r0, #32
   12c34:	beq	12c58 <ftello64@plt+0x1408>
   12c38:	ldr	r2, [r5, #28]
   12c3c:	mov	r1, sp
   12c40:	mov	r0, r4
   12c44:	bl	12588 <ftello64@plt+0xd38>
   12c48:	mov	r6, r0
   12c4c:	cmp	r0, #0
   12c50:	bne	12dc0 <ftello64@plt+0x1570>
   12c54:	ldr	r0, [r5, #4]
   12c58:	tst	r0, #64	; 0x40
   12c5c:	beq	12c80 <ftello64@plt+0x1430>
   12c60:	ldr	r2, [r5, #32]
   12c64:	mov	r1, sp
   12c68:	mov	r0, r4
   12c6c:	bl	12748 <ftello64@plt+0xef8>
   12c70:	mov	r6, r0
   12c74:	cmp	r0, #0
   12c78:	bne	12dc0 <ftello64@plt+0x1570>
   12c7c:	ldr	r0, [r5, #4]
   12c80:	tst	r0, #1024	; 0x400
   12c84:	beq	12ca8 <ftello64@plt+0x1458>
   12c88:	ldr	r2, [r5, #52]	; 0x34
   12c8c:	mov	r1, sp
   12c90:	mov	r0, r4
   12c94:	bl	1281c <ftello64@plt+0xfcc>
   12c98:	mov	r6, r0
   12c9c:	cmp	r0, #0
   12ca0:	bne	12dc0 <ftello64@plt+0x1570>
   12ca4:	ldr	r0, [r5, #4]
   12ca8:	tst	r0, #128	; 0x80
   12cac:	beq	12cf8 <ftello64@plt+0x14a8>
   12cb0:	ldr	r0, [r5, #36]	; 0x24
   12cb4:	mov	r2, sp
   12cb8:	movw	r1, #35106	; 0x8922
   12cbc:	str	r0, [sp, #16]
   12cc0:	mov	r0, r4
   12cc4:	bl	19fcc <argp_parse@@Base+0x14cc>
   12cc8:	cmn	r0, #1
   12ccc:	ble	12dcc <ftello64@plt+0x157c>
   12cd0:	movw	r0, #23432	; 0x5b88
   12cd4:	movt	r0, #3
   12cd8:	ldr	r0, [r0]
   12cdc:	cmp	r0, #0
   12ce0:	beq	12cf8 <ftello64@plt+0x14a8>
   12ce4:	ldr	r2, [sp, #16]
   12ce8:	movw	r0, #4429	; 0x114d
   12cec:	mov	r1, sp
   12cf0:	movt	r0, #2
   12cf4:	bl	11544 <printf@plt>
   12cf8:	ldrb	r0, [r5, #5]
   12cfc:	tst	r0, #1
   12d00:	beq	12d4c <ftello64@plt+0x14fc>
   12d04:	ldr	r0, [r5, #40]	; 0x28
   12d08:	mov	r2, sp
   12d0c:	movw	r1, #35102	; 0x891e
   12d10:	str	r0, [sp, #16]
   12d14:	mov	r0, r4
   12d18:	bl	19fcc <argp_parse@@Base+0x14cc>
   12d1c:	cmn	r0, #1
   12d20:	ble	12de0 <ftello64@plt+0x1590>
   12d24:	movw	r0, #23432	; 0x5b88
   12d28:	movt	r0, #3
   12d2c:	ldr	r0, [r0]
   12d30:	cmp	r0, #0
   12d34:	beq	12d4c <ftello64@plt+0x14fc>
   12d38:	ldr	r2, [sp, #16]
   12d3c:	movw	r0, #4482	; 0x1182
   12d40:	mov	r1, sp
   12d44:	movt	r0, #2
   12d48:	bl	11544 <printf@plt>
   12d4c:	ldrb	r0, [r5, #4]
   12d50:	tst	r0, #1
   12d54:	beq	12d74 <ftello64@plt+0x1524>
   12d58:	ldr	r2, [r5, #8]
   12d5c:	mov	r1, sp
   12d60:	mov	r0, r4
   12d64:	bl	186e8 <ftello64@plt+0x6e98>
   12d68:	mov	r6, r0
   12d6c:	cmp	r0, #0
   12d70:	bne	12dc0 <ftello64@plt+0x1570>
   12d74:	ldr	r2, [r5, #44]	; 0x2c
   12d78:	ldr	r3, [r5, #48]	; 0x30
   12d7c:	orrs	r0, r2, r3
   12d80:	beq	12d9c <ftello64@plt+0x154c>
   12d84:	mov	r1, sp
   12d88:	mov	r0, r4
   12d8c:	bl	12a1c <ftello64@plt+0x11cc>
   12d90:	mov	r6, r0
   12d94:	cmp	r0, #0
   12d98:	bne	12dc0 <ftello64@plt+0x1570>
   12d9c:	ldrb	r0, [r5, #4]
   12da0:	mov	r6, #0
   12da4:	tst	r0, #2
   12da8:	beq	12dc0 <ftello64@plt+0x1570>
   12dac:	ldr	r1, [r5]
   12db0:	ldr	r3, [r5, #12]
   12db4:	mov	r2, sp
   12db8:	mov	r0, r4
   12dbc:	bl	17000 <ftello64@plt+0x57b0>
   12dc0:	mov	r0, r6
   12dc4:	sub	sp, fp, #16
   12dc8:	pop	{r4, r5, r6, sl, fp, pc}
   12dcc:	bl	116e8 <__errno_location@plt>
   12dd0:	ldr	r1, [r0]
   12dd4:	movw	r2, #4411	; 0x113b
   12dd8:	movt	r2, #2
   12ddc:	b	12df0 <ftello64@plt+0x15a0>
   12de0:	bl	116e8 <__errno_location@plt>
   12de4:	ldr	r1, [r0]
   12de8:	movw	r2, #4461	; 0x116d
   12dec:	movt	r2, #2
   12df0:	mov	r0, #0
   12df4:	bl	11634 <error@plt>
   12df8:	mvn	r6, #0
   12dfc:	mov	r0, r6
   12e00:	sub	sp, fp, #16
   12e04:	pop	{r4, r5, r6, sl, fp, pc}
   12e08:	push	{r4, r5, r6, sl, fp, lr}
   12e0c:	add	fp, sp, #16
   12e10:	movw	r6, #21052	; 0x523c
   12e14:	mov	r5, r0
   12e18:	mov	r4, #0
   12e1c:	movt	r6, #3
   12e20:	ldr	r0, [r6]
   12e24:	cmp	r0, #0
   12e28:	beq	12e48 <ftello64@plt+0x15f8>
   12e2c:	mov	r1, r5
   12e30:	bl	1152c <strcmp@plt>
   12e34:	cmp	r0, #0
   12e38:	beq	12e50 <ftello64@plt+0x1600>
   12e3c:	ldr	r0, [r6, #12]!
   12e40:	cmp	r0, #0
   12e44:	bne	12e2c <ftello64@plt+0x15dc>
   12e48:	mov	r0, r4
   12e4c:	pop	{r4, r5, r6, sl, fp, pc}
   12e50:	mov	r4, r6
   12e54:	mov	r0, r4
   12e58:	pop	{r4, r5, r6, sl, fp, pc}
   12e5c:	push	{r4, r5, r6, sl, fp, lr}
   12e60:	add	fp, sp, #16
   12e64:	movw	r5, #23416	; 0x5b78
   12e68:	mov	r4, r0
   12e6c:	movw	r0, #23428	; 0x5b84
   12e70:	mov	r1, #1
   12e74:	movw	r6, #23412	; 0x5b74
   12e78:	movt	r0, #3
   12e7c:	movt	r5, #3
   12e80:	movt	r6, #3
   12e84:	str	r1, [r0]
   12e88:	ldr	r0, [r5]
   12e8c:	add	r1, r0, #1
   12e90:	ldr	r0, [r6]
   12e94:	str	r1, [r5]
   12e98:	rsb	r1, r1, r1, lsl #3
   12e9c:	lsl	r1, r1, #3
   12ea0:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   12ea4:	cmp	r0, #0
   12ea8:	str	r0, [r6]
   12eac:	bne	12ecc <ftello64@plt+0x167c>
   12eb0:	bl	116e8 <__errno_location@plt>
   12eb4:	ldr	r1, [r0]
   12eb8:	movw	r2, #9009	; 0x2331
   12ebc:	mov	r0, #1
   12ec0:	movt	r2, #2
   12ec4:	bl	11634 <error@plt>
   12ec8:	ldr	r0, [r6]
   12ecc:	ldr	r1, [r5]
   12ed0:	vmov.i32	q8, #0	; 0x00000000
   12ed4:	rsb	r1, r1, r1, lsl #3
   12ed8:	add	r0, r0, r1, lsl #3
   12edc:	mov	r1, #0
   12ee0:	str	r4, [r0, #-56]!	; 0xffffffc8
   12ee4:	str	r1, [r0, #52]	; 0x34
   12ee8:	add	r1, r0, #36	; 0x24
   12eec:	vst1.32	{d16-d17}, [r1]
   12ef0:	add	r1, r0, #20
   12ef4:	vst1.32	{d16-d17}, [r1]
   12ef8:	add	r1, r0, #4
   12efc:	vst1.32	{d16-d17}, [r1]
   12f00:	pop	{r4, r5, r6, sl, fp, pc}
   12f04:	push	{r4, r5, fp, lr}
   12f08:	add	fp, sp, #8
   12f0c:	sub	sp, sp, #8
   12f10:	mov	r5, r1
   12f14:	mov	r4, r0
   12f18:	cmp	r0, #0
   12f1c:	beq	12f68 <ftello64@plt+0x1718>
   12f20:	ldr	r0, [r4, #4]
   12f24:	tst	r0, #8
   12f28:	beq	12f54 <ftello64@plt+0x1704>
   12f2c:	ldr	r0, [r4]
   12f30:	movw	r2, #9089	; 0x2381
   12f34:	movw	r3, #4071	; 0xfe7
   12f38:	mov	r1, #0
   12f3c:	movt	r2, #2
   12f40:	movt	r3, #2
   12f44:	str	r0, [sp]
   12f48:	mov	r0, #1
   12f4c:	bl	11634 <error@plt>
   12f50:	ldr	r0, [r4, #4]
   12f54:	orr	r0, r0, #8
   12f58:	str	r5, [r4, #20]
   12f5c:	str	r0, [r4, #4]
   12f60:	sub	sp, fp, #8
   12f64:	pop	{r4, r5, fp, pc}
   12f68:	movw	r2, #9054	; 0x235e
   12f6c:	movw	r3, #4071	; 0xfe7
   12f70:	mov	r0, #1
   12f74:	mov	r1, #0
   12f78:	str	r5, [sp]
   12f7c:	movt	r2, #2
   12f80:	movt	r3, #2
   12f84:	bl	11634 <error@plt>
   12f88:	ldr	r0, [r4, #4]
   12f8c:	tst	r0, #8
   12f90:	bne	12f2c <ftello64@plt+0x16dc>
   12f94:	b	12f54 <ftello64@plt+0x1704>
   12f98:	push	{r4, r5, fp, lr}
   12f9c:	add	fp, sp, #8
   12fa0:	sub	sp, sp, #8
   12fa4:	mov	r5, r1
   12fa8:	mov	r4, r0
   12fac:	cmp	r0, #0
   12fb0:	beq	12ffc <ftello64@plt+0x17ac>
   12fb4:	ldr	r0, [r4, #4]
   12fb8:	tst	r0, #16
   12fbc:	beq	12fe8 <ftello64@plt+0x1798>
   12fc0:	ldr	r0, [r4]
   12fc4:	movw	r2, #9089	; 0x2381
   12fc8:	movw	r3, #9128	; 0x23a8
   12fcc:	mov	r1, #0
   12fd0:	movt	r2, #2
   12fd4:	movt	r3, #2
   12fd8:	str	r0, [sp]
   12fdc:	mov	r0, #1
   12fe0:	bl	11634 <error@plt>
   12fe4:	ldr	r0, [r4, #4]
   12fe8:	orr	r0, r0, #16
   12fec:	str	r5, [r4, #24]
   12ff0:	str	r0, [r4, #4]
   12ff4:	sub	sp, fp, #8
   12ff8:	pop	{r4, r5, fp, pc}
   12ffc:	movw	r2, #9054	; 0x235e
   13000:	movw	r3, #9128	; 0x23a8
   13004:	mov	r0, #1
   13008:	mov	r1, #0
   1300c:	str	r5, [sp]
   13010:	movt	r2, #2
   13014:	movt	r3, #2
   13018:	bl	11634 <error@plt>
   1301c:	ldr	r0, [r4, #4]
   13020:	tst	r0, #16
   13024:	bne	12fc0 <ftello64@plt+0x1770>
   13028:	b	12fe8 <ftello64@plt+0x1798>
   1302c:	push	{r4, r5, fp, lr}
   13030:	add	fp, sp, #8
   13034:	sub	sp, sp, #8
   13038:	mov	r5, r1
   1303c:	mov	r4, r0
   13040:	cmp	r0, #0
   13044:	beq	13090 <ftello64@plt+0x1840>
   13048:	ldr	r0, [r4, #4]
   1304c:	tst	r0, #32
   13050:	beq	1307c <ftello64@plt+0x182c>
   13054:	ldr	r0, [r4]
   13058:	movw	r2, #9089	; 0x2381
   1305c:	movw	r3, #9136	; 0x23b0
   13060:	mov	r1, #0
   13064:	movt	r2, #2
   13068:	movt	r3, #2
   1306c:	str	r0, [sp]
   13070:	mov	r0, #1
   13074:	bl	11634 <error@plt>
   13078:	ldr	r0, [r4, #4]
   1307c:	orr	r0, r0, #32
   13080:	str	r5, [r4, #28]
   13084:	str	r0, [r4, #4]
   13088:	sub	sp, fp, #8
   1308c:	pop	{r4, r5, fp, pc}
   13090:	movw	r2, #9054	; 0x235e
   13094:	movw	r3, #9136	; 0x23b0
   13098:	mov	r0, #1
   1309c:	mov	r1, #0
   130a0:	str	r5, [sp]
   130a4:	movt	r2, #2
   130a8:	movt	r3, #2
   130ac:	bl	11634 <error@plt>
   130b0:	ldr	r0, [r4, #4]
   130b4:	tst	r0, #32
   130b8:	bne	13054 <ftello64@plt+0x1804>
   130bc:	b	1307c <ftello64@plt+0x182c>
   130c0:	push	{r4, r5, fp, lr}
   130c4:	add	fp, sp, #8
   130c8:	sub	sp, sp, #8
   130cc:	mov	r5, r1
   130d0:	mov	r4, r0
   130d4:	cmp	r0, #0
   130d8:	beq	13124 <ftello64@plt+0x18d4>
   130dc:	ldr	r0, [r4, #4]
   130e0:	tst	r0, #64	; 0x40
   130e4:	beq	13110 <ftello64@plt+0x18c0>
   130e8:	ldr	r0, [r4]
   130ec:	movw	r2, #9089	; 0x2381
   130f0:	movw	r3, #9163	; 0x23cb
   130f4:	mov	r1, #0
   130f8:	movt	r2, #2
   130fc:	movt	r3, #2
   13100:	str	r0, [sp]
   13104:	mov	r0, #1
   13108:	bl	11634 <error@plt>
   1310c:	ldr	r0, [r4, #4]
   13110:	orr	r0, r0, #64	; 0x40
   13114:	str	r5, [r4, #32]
   13118:	str	r0, [r4, #4]
   1311c:	sub	sp, fp, #8
   13120:	pop	{r4, r5, fp, pc}
   13124:	movw	r2, #9054	; 0x235e
   13128:	movw	r3, #9163	; 0x23cb
   1312c:	mov	r0, #1
   13130:	mov	r1, #0
   13134:	str	r5, [sp]
   13138:	movt	r2, #2
   1313c:	movt	r3, #2
   13140:	bl	11634 <error@plt>
   13144:	ldr	r0, [r4, #4]
   13148:	tst	r0, #64	; 0x40
   1314c:	bne	130e8 <ftello64@plt+0x1898>
   13150:	b	13110 <ftello64@plt+0x18c0>
   13154:	push	{r4, r5, fp, lr}
   13158:	add	fp, sp, #8
   1315c:	sub	sp, sp, #8
   13160:	mov	r5, r1
   13164:	mov	r4, r0
   13168:	cmp	r0, #0
   1316c:	beq	131b8 <ftello64@plt+0x1968>
   13170:	ldr	r0, [r4, #4]
   13174:	tst	r0, #1024	; 0x400
   13178:	beq	131a4 <ftello64@plt+0x1954>
   1317c:	ldr	r0, [r4]
   13180:	movw	r2, #9089	; 0x2381
   13184:	movw	r3, #4333	; 0x10ed
   13188:	mov	r1, #0
   1318c:	movt	r2, #2
   13190:	movt	r3, #2
   13194:	str	r0, [sp]
   13198:	mov	r0, #1
   1319c:	bl	11634 <error@plt>
   131a0:	ldr	r0, [r4, #4]
   131a4:	orr	r0, r0, #1024	; 0x400
   131a8:	str	r5, [r4, #52]	; 0x34
   131ac:	str	r0, [r4, #4]
   131b0:	sub	sp, fp, #8
   131b4:	pop	{r4, r5, fp, pc}
   131b8:	movw	r2, #9054	; 0x235e
   131bc:	movw	r3, #4333	; 0x10ed
   131c0:	mov	r0, #1
   131c4:	mov	r1, #0
   131c8:	str	r5, [sp]
   131cc:	movt	r2, #2
   131d0:	movt	r3, #2
   131d4:	bl	11634 <error@plt>
   131d8:	ldr	r0, [r4, #4]
   131dc:	tst	r0, #1024	; 0x400
   131e0:	bne	1317c <ftello64@plt+0x192c>
   131e4:	b	131a4 <ftello64@plt+0x1954>
   131e8:	push	{r4, r5, fp, lr}
   131ec:	add	fp, sp, #8
   131f0:	sub	sp, sp, #8
   131f4:	mov	r5, r1
   131f8:	mov	r4, r0
   131fc:	cmp	r0, #0
   13200:	beq	13298 <ftello64@plt+0x1a48>
   13204:	ldrb	r0, [r4, #4]
   13208:	tst	r0, #128	; 0x80
   1320c:	beq	13234 <ftello64@plt+0x19e4>
   13210:	ldr	r0, [r4]
   13214:	movw	r2, #9089	; 0x2381
   13218:	movw	r3, #9217	; 0x2401
   1321c:	mov	r1, #0
   13220:	movt	r2, #2
   13224:	movt	r3, #2
   13228:	str	r0, [sp]
   1322c:	mov	r0, #1
   13230:	bl	11634 <error@plt>
   13234:	add	r1, sp, #4
   13238:	mov	r0, r5
   1323c:	mov	r2, #0
   13240:	bl	11538 <strtol@plt>
   13244:	str	r0, [r4, #36]	; 0x24
   13248:	ldrb	r0, [r5]
   1324c:	cmp	r0, #0
   13250:	beq	13264 <ftello64@plt+0x1a14>
   13254:	ldr	r0, [sp, #4]
   13258:	ldrb	r0, [r0]
   1325c:	cmp	r0, #0
   13260:	beq	13284 <ftello64@plt+0x1a34>
   13264:	ldr	r0, [r4]
   13268:	movw	r2, #9227	; 0x240b
   1326c:	mov	r1, #0
   13270:	mov	r3, r5
   13274:	movt	r2, #2
   13278:	str	r0, [sp]
   1327c:	mov	r0, #1
   13280:	bl	11634 <error@plt>
   13284:	ldr	r0, [r4, #4]
   13288:	orr	r0, r0, #128	; 0x80
   1328c:	str	r0, [r4, #4]
   13290:	sub	sp, fp, #8
   13294:	pop	{r4, r5, fp, pc}
   13298:	movw	r2, #9181	; 0x23dd
   1329c:	movw	r3, #9217	; 0x2401
   132a0:	mov	r0, #1
   132a4:	mov	r1, #0
   132a8:	str	r5, [sp]
   132ac:	movt	r2, #2
   132b0:	movt	r3, #2
   132b4:	bl	11634 <error@plt>
   132b8:	ldrb	r0, [r4, #4]
   132bc:	tst	r0, #128	; 0x80
   132c0:	bne	13210 <ftello64@plt+0x19c0>
   132c4:	b	13234 <ftello64@plt+0x19e4>
   132c8:	push	{r4, r5, fp, lr}
   132cc:	add	fp, sp, #8
   132d0:	sub	sp, sp, #8
   132d4:	mov	r5, r1
   132d8:	mov	r4, r0
   132dc:	cmp	r0, #0
   132e0:	beq	13378 <ftello64@plt+0x1b28>
   132e4:	ldrb	r0, [r4, #5]
   132e8:	tst	r0, #1
   132ec:	beq	13314 <ftello64@plt+0x1ac4>
   132f0:	ldr	r0, [r4]
   132f4:	movw	r2, #9089	; 0x2381
   132f8:	movw	r3, #9277	; 0x243d
   132fc:	mov	r1, #0
   13300:	movt	r2, #2
   13304:	movt	r3, #2
   13308:	str	r0, [sp]
   1330c:	mov	r0, #1
   13310:	bl	11634 <error@plt>
   13314:	add	r1, sp, #4
   13318:	mov	r0, r5
   1331c:	mov	r2, #0
   13320:	bl	11538 <strtol@plt>
   13324:	str	r0, [r4, #40]	; 0x28
   13328:	ldrb	r0, [r5]
   1332c:	cmp	r0, #0
   13330:	beq	13344 <ftello64@plt+0x1af4>
   13334:	ldr	r0, [sp, #4]
   13338:	ldrb	r0, [r0]
   1333c:	cmp	r0, #0
   13340:	beq	13364 <ftello64@plt+0x1b14>
   13344:	ldr	r0, [r4]
   13348:	movw	r2, #9227	; 0x240b
   1334c:	mov	r1, #0
   13350:	mov	r3, r5
   13354:	movt	r2, #2
   13358:	str	r0, [sp]
   1335c:	mov	r0, #1
   13360:	bl	11634 <error@plt>
   13364:	ldr	r0, [r4, #4]
   13368:	orr	r0, r0, #256	; 0x100
   1336c:	str	r0, [r4, #4]
   13370:	sub	sp, fp, #8
   13374:	pop	{r4, r5, fp, pc}
   13378:	movw	r2, #9181	; 0x23dd
   1337c:	movw	r3, #9277	; 0x243d
   13380:	mov	r0, #1
   13384:	mov	r1, #0
   13388:	str	r5, [sp]
   1338c:	movt	r2, #2
   13390:	movt	r3, #2
   13394:	bl	11634 <error@plt>
   13398:	ldrb	r0, [r4, #5]
   1339c:	tst	r0, #1
   133a0:	bne	132f0 <ftello64@plt+0x1aa0>
   133a4:	b	13314 <ftello64@plt+0x1ac4>
   133a8:	push	{r4, r5, fp, lr}
   133ac:	add	fp, sp, #8
   133b0:	sub	sp, sp, #8
   133b4:	mov	r5, r1
   133b8:	mov	r4, r0
   133bc:	cmp	r0, #0
   133c0:	bne	133dc <ftello64@plt+0x1b8c>
   133c4:	movw	r2, #9290	; 0x244a
   133c8:	mov	r0, #1
   133cc:	mov	r1, #0
   133d0:	mov	r3, r5
   133d4:	movt	r2, #2
   133d8:	bl	11634 <error@plt>
   133dc:	movw	r1, #9337	; 0x2479
   133e0:	mov	r0, r5
   133e4:	movt	r1, #2
   133e8:	bl	115e0 <strcasecmp@plt>
   133ec:	cmp	r0, #0
   133f0:	beq	13418 <ftello64@plt+0x1bc8>
   133f4:	ldr	r0, [r4]
   133f8:	movw	r2, #9342	; 0x247e
   133fc:	mov	r1, #0
   13400:	mov	r3, r5
   13404:	movt	r2, #2
   13408:	str	r0, [sp]
   1340c:	mov	r0, #1
   13410:	bl	11634 <error@plt>
   13414:	b	13420 <ftello64@plt+0x1bd0>
   13418:	mov	r0, #2
   1341c:	strh	r0, [r4, #16]
   13420:	ldr	r0, [r4, #4]
   13424:	orr	r0, r0, #4
   13428:	str	r0, [r4, #4]
   1342c:	sub	sp, fp, #8
   13430:	pop	{r4, r5, fp, pc}
   13434:	movw	ip, #23304	; 0x5b08
   13438:	cmp	r0, #0
   1343c:	movt	ip, #3
   13440:	mov	r3, ip
   13444:	addne	r3, r0, #4
   13448:	cmp	r2, #0
   1344c:	ldr	r0, [r3]
   13450:	orr	r0, r0, #512	; 0x200
   13454:	str	r0, [r3]
   13458:	mov	r0, #4
   1345c:	movweq	r0, #8
   13460:	cmp	r2, #0
   13464:	ldr	r3, [ip, r0]
   13468:	orr	r3, r3, r1
   1346c:	str	r3, [ip, r0]
   13470:	mov	r0, #8
   13474:	movweq	r0, #4
   13478:	ldr	r2, [ip, r0]
   1347c:	bic	r1, r2, r1
   13480:	str	r1, [ip, r0]
   13484:	bx	lr
   13488:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1348c:	add	fp, sp, #28
   13490:	sub	sp, sp, #12
   13494:	mov	r5, r0
   13498:	ldrb	r0, [r1]
   1349c:	cmp	r0, #0
   134a0:	beq	13664 <ftello64@plt+0x1e14>
   134a4:	movw	r8, #9406	; 0x24be
   134a8:	mov	r4, r1
   134ac:	add	r9, sp, #8
   134b0:	cmp	r5, #0
   134b4:	movt	r8, #2
   134b8:	beq	13590 <ftello64@plt+0x1d40>
   134bc:	movw	sl, #23304	; 0x5b08
   134c0:	movt	sl, #3
   134c4:	b	13508 <ftello64@plt+0x1cb8>
   134c8:	mov	r0, #1
   134cc:	mov	r1, #0
   134d0:	mov	r2, r8
   134d4:	mov	r3, r6
   134d8:	str	r6, [sp]
   134dc:	str	r4, [sp, #4]
   134e0:	bl	11634 <error@plt>
   134e4:	ldr	r0, [r5, #4]
   134e8:	orr	r0, r0, #512	; 0x200
   134ec:	str	r0, [r5, #4]
   134f0:	add	r4, r4, r6
   134f4:	cmp	r7, #0
   134f8:	addne	r4, r4, #1
   134fc:	ldrb	r0, [r4]
   13500:	cmp	r0, #0
   13504:	beq	13664 <ftello64@plt+0x1e14>
   13508:	mov	r0, r4
   1350c:	mov	r1, #44	; 0x2c
   13510:	bl	116d0 <strchr@plt>
   13514:	mov	r7, r0
   13518:	cmp	r0, #0
   1351c:	beq	13528 <ftello64@plt+0x1cd8>
   13520:	sub	r6, r7, r4
   13524:	b	13534 <ftello64@plt+0x1ce4>
   13528:	mov	r0, r4
   1352c:	bl	116c4 <strlen@plt>
   13530:	mov	r6, r0
   13534:	mov	r0, r4
   13538:	mov	r1, r6
   1353c:	mov	r2, r9
   13540:	bl	11df0 <ftello64@plt+0x5a0>
   13544:	cmp	r0, #0
   13548:	beq	134c8 <ftello64@plt+0x1c78>
   1354c:	ldr	r1, [r5, #4]
   13550:	ldr	r2, [sp, #8]
   13554:	orr	r1, r1, #512	; 0x200
   13558:	cmp	r2, #0
   1355c:	str	r1, [r5, #4]
   13560:	beq	1357c <ftello64@plt+0x1d2c>
   13564:	ldmib	sl, {r1, r2}
   13568:	orr	r1, r1, r0
   1356c:	bic	r0, r2, r0
   13570:	str	r1, [sl, #4]
   13574:	str	r0, [sl, #8]
   13578:	b	134f0 <ftello64@plt+0x1ca0>
   1357c:	ldmib	sl, {r1, r2}
   13580:	orr	r2, r2, r0
   13584:	bic	r0, r1, r0
   13588:	stmib	sl, {r0, r2}
   1358c:	b	134f0 <ftello64@plt+0x1ca0>
   13590:	movw	r5, #23304	; 0x5b08
   13594:	movt	r5, #3
   13598:	b	135dc <ftello64@plt+0x1d8c>
   1359c:	mov	r0, #1
   135a0:	mov	r1, #0
   135a4:	mov	r2, r8
   135a8:	mov	r3, r6
   135ac:	str	r6, [sp]
   135b0:	str	r4, [sp, #4]
   135b4:	bl	11634 <error@plt>
   135b8:	ldr	r0, [r5]
   135bc:	orr	r0, r0, #512	; 0x200
   135c0:	str	r0, [r5]
   135c4:	add	r4, r4, r6
   135c8:	cmp	r7, #0
   135cc:	addne	r4, r4, #1
   135d0:	ldrb	r0, [r4]
   135d4:	cmp	r0, #0
   135d8:	beq	13664 <ftello64@plt+0x1e14>
   135dc:	mov	r0, r4
   135e0:	mov	r1, #44	; 0x2c
   135e4:	bl	116d0 <strchr@plt>
   135e8:	mov	r7, r0
   135ec:	cmp	r0, #0
   135f0:	beq	135fc <ftello64@plt+0x1dac>
   135f4:	sub	r6, r7, r4
   135f8:	b	13608 <ftello64@plt+0x1db8>
   135fc:	mov	r0, r4
   13600:	bl	116c4 <strlen@plt>
   13604:	mov	r6, r0
   13608:	mov	r0, r4
   1360c:	mov	r1, r6
   13610:	mov	r2, r9
   13614:	bl	11df0 <ftello64@plt+0x5a0>
   13618:	cmp	r0, #0
   1361c:	beq	1359c <ftello64@plt+0x1d4c>
   13620:	ldr	r1, [r5]
   13624:	orr	r1, r1, #512	; 0x200
   13628:	str	r1, [r5]
   1362c:	ldr	r1, [sp, #8]
   13630:	cmp	r1, #0
   13634:	beq	13650 <ftello64@plt+0x1e00>
   13638:	ldmib	r5, {r1, r2}
   1363c:	orr	r1, r1, r0
   13640:	bic	r0, r2, r0
   13644:	str	r1, [r5, #4]
   13648:	str	r0, [r5, #8]
   1364c:	b	135c4 <ftello64@plt+0x1d74>
   13650:	ldmib	r5, {r1, r2}
   13654:	orr	r2, r2, r0
   13658:	bic	r0, r1, r0
   1365c:	stmib	r5, {r0, r2}
   13660:	b	135c4 <ftello64@plt+0x1d74>
   13664:	sub	sp, fp, #28
   13668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1366c:	push	{r4, r5, fp, lr}
   13670:	add	fp, sp, #8
   13674:	sub	sp, sp, #8
   13678:	mov	r5, r1
   1367c:	mov	r4, r0
   13680:	cmp	r0, #0
   13684:	beq	136e8 <ftello64@plt+0x1e98>
   13688:	ldr	r0, [r4, #4]
   1368c:	tst	r0, #32
   13690:	beq	136bc <ftello64@plt+0x1e6c>
   13694:	ldr	r0, [r4]
   13698:	movw	r2, #9089	; 0x2381
   1369c:	movw	r3, #9136	; 0x23b0
   136a0:	mov	r1, #0
   136a4:	movt	r2, #2
   136a8:	movt	r3, #2
   136ac:	str	r0, [sp]
   136b0:	mov	r0, #1
   136b4:	bl	11634 <error@plt>
   136b8:	ldr	r0, [r4, #4]
   136bc:	orr	r0, r0, #544	; 0x220
   136c0:	str	r5, [r4, #28]
   136c4:	str	r0, [r4, #4]
   136c8:	movw	r0, #23304	; 0x5b08
   136cc:	movt	r0, #3
   136d0:	ldmib	r0, {r1, r2}
   136d4:	orr	r2, r2, #16
   136d8:	bic	r1, r1, #16
   136dc:	stmib	r0, {r1, r2}
   136e0:	sub	sp, fp, #8
   136e4:	pop	{r4, r5, fp, pc}
   136e8:	movw	r2, #9054	; 0x235e
   136ec:	movw	r3, #9136	; 0x23b0
   136f0:	mov	r0, #1
   136f4:	mov	r1, #0
   136f8:	str	r5, [sp]
   136fc:	movt	r2, #2
   13700:	movt	r3, #2
   13704:	bl	11634 <error@plt>
   13708:	ldr	r0, [r4, #4]
   1370c:	tst	r0, #32
   13710:	bne	13694 <ftello64@plt+0x1e44>
   13714:	b	136bc <ftello64@plt+0x1e6c>
   13718:	push	{r4, r5, fp, lr}
   1371c:	add	fp, sp, #8
   13720:	mov	r4, r0
   13724:	cmp	r0, #0
   13728:	bne	13748 <ftello64@plt+0x1ef8>
   1372c:	movw	r0, #23068	; 0x5a1c
   13730:	movw	r4, #4599	; 0x11f7
   13734:	movt	r0, #3
   13738:	movt	r4, #2
   1373c:	ldr	r0, [r0]
   13740:	cmp	r0, #0
   13744:	movne	r4, r0
   13748:	movw	r5, #21052	; 0x523c
   1374c:	movt	r5, #3
   13750:	ldr	r1, [r5]
   13754:	cmp	r1, #0
   13758:	beq	1377c <ftello64@plt+0x1f2c>
   1375c:	movw	r5, #21052	; 0x523c
   13760:	movt	r5, #3
   13764:	mov	r0, r4
   13768:	bl	1152c <strcmp@plt>
   1376c:	cmp	r0, #0
   13770:	ldrne	r1, [r5, #12]!
   13774:	cmpne	r1, #0
   13778:	bne	13764 <ftello64@plt+0x1f14>
   1377c:	ldr	r0, [r5, #8]
   13780:	cmp	r0, #0
   13784:	beq	13798 <ftello64@plt+0x1f48>
   13788:	movw	r1, #23420	; 0x5b7c
   1378c:	movt	r1, #3
   13790:	str	r0, [r1]
   13794:	pop	{r4, r5, fp, pc}
   13798:	movw	r2, #9425	; 0x24d1
   1379c:	mov	r0, #1
   137a0:	mov	r1, #0
   137a4:	mov	r3, r4
   137a8:	movt	r2, #2
   137ac:	bl	11634 <error@plt>
   137b0:	ldr	r0, [r5, #8]
   137b4:	movw	r1, #23420	; 0x5b7c
   137b8:	movt	r1, #3
   137bc:	str	r0, [r1]
   137c0:	pop	{r4, r5, fp, pc}
   137c4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   137c8:	add	fp, sp, #24
   137cc:	sub	sp, sp, #16
   137d0:	movw	r1, #9836	; 0x266c
   137d4:	mov	r4, r0
   137d8:	mov	r0, #0
   137dc:	movt	r1, #2
   137e0:	str	r0, [sp, #12]
   137e4:	str	r0, [sp, #8]
   137e8:	mov	r0, r4
   137ec:	bl	117cc <fopen64@plt>
   137f0:	mov	r5, r0
   137f4:	cmp	r0, #0
   137f8:	bne	13818 <ftello64@plt+0x1fc8>
   137fc:	bl	116e8 <__errno_location@plt>
   13800:	ldr	r1, [r0]
   13804:	movw	r2, #9451	; 0x24eb
   13808:	mov	r0, #1
   1380c:	mov	r3, r4
   13810:	movt	r2, #2
   13814:	bl	11634 <error@plt>
   13818:	movw	r0, #40668	; 0x9edc
   1381c:	movw	r4, #23260	; 0x5adc
   13820:	movw	r3, #46164	; 0xb454
   13824:	mov	r1, #0
   13828:	mov	r2, #0
   1382c:	movt	r0, #1
   13830:	movt	r4, #3
   13834:	movt	r3, #1
   13838:	str	r0, [sp]
   1383c:	mov	r0, r4
   13840:	bl	1a004 <_obstack_begin@@Base>
   13844:	add	r0, sp, #12
   13848:	add	r1, sp, #8
   1384c:	mov	r2, #10
   13850:	mov	r3, r5
   13854:	bl	11514 <__getdelim@plt>
   13858:	ldr	r6, [sp, #12]
   1385c:	cmp	r0, #1
   13860:	blt	13940 <ftello64@plt+0x20f0>
   13864:	add	r8, sp, #12
   13868:	add	r9, sp, #8
   1386c:	mov	r0, r6
   13870:	bl	116c4 <strlen@plt>
   13874:	cmp	r0, #0
   13878:	bne	138c8 <ftello64@plt+0x2078>
   1387c:	b	13898 <ftello64@plt+0x2048>
   13880:	mov	r1, r6
   13884:	mov	r2, r7
   13888:	bl	11598 <memcpy@plt>
   1388c:	ldr	r0, [r4, #12]
   13890:	add	r0, r0, r7
   13894:	str	r0, [r4, #12]
   13898:	mov	r0, r8
   1389c:	mov	r1, r9
   138a0:	mov	r2, #10
   138a4:	mov	r3, r5
   138a8:	bl	11514 <__getdelim@plt>
   138ac:	ldr	r6, [sp, #12]
   138b0:	cmp	r0, #0
   138b4:	ble	13940 <ftello64@plt+0x20f0>
   138b8:	mov	r0, r6
   138bc:	bl	116c4 <strlen@plt>
   138c0:	cmp	r0, #0
   138c4:	beq	13898 <ftello64@plt+0x2048>
   138c8:	mov	r7, r0
   138cc:	sub	r0, r0, #1
   138d0:	ldrb	r1, [r6, r0]
   138d4:	cmp	r1, #10
   138d8:	bne	138e8 <ftello64@plt+0x2098>
   138dc:	cmp	r0, #0
   138e0:	mov	r7, r0
   138e4:	beq	13898 <ftello64@plt+0x2048>
   138e8:	mov	r0, #0
   138ec:	ldrb	r1, [r6, r0]
   138f0:	cmp	r1, #9
   138f4:	cmpne	r1, #32
   138f8:	bne	1390c <ftello64@plt+0x20bc>
   138fc:	add	r0, r0, #1
   13900:	cmp	r7, r0
   13904:	bne	138ec <ftello64@plt+0x209c>
   13908:	b	13914 <ftello64@plt+0x20c4>
   1390c:	cmp	r1, #35	; 0x23
   13910:	beq	13898 <ftello64@plt+0x2048>
   13914:	ldr	r0, [r4, #12]
   13918:	ldr	r1, [r4, #16]
   1391c:	sub	r1, r1, r0
   13920:	cmp	r1, r7
   13924:	bcs	13880 <ftello64@plt+0x2030>
   13928:	mov	r0, r4
   1392c:	mov	r1, r7
   13930:	bl	1a158 <_obstack_newchunk@@Base>
   13934:	ldr	r0, [r4, #12]
   13938:	ldr	r6, [sp, #12]
   1393c:	b	13880 <ftello64@plt+0x2030>
   13940:	mov	r0, r6
   13944:	bl	19edc <argp_parse@@Base+0x13dc>
   13948:	mov	r0, r5
   1394c:	bl	11748 <fclose@plt>
   13950:	ldr	r0, [r4, #12]
   13954:	ldr	r1, [r4, #16]
   13958:	cmp	r1, r0
   1395c:	bne	13970 <ftello64@plt+0x2120>
   13960:	mov	r0, r4
   13964:	mov	r1, #1
   13968:	bl	1a158 <_obstack_newchunk@@Base>
   1396c:	ldr	r0, [r4, #12]
   13970:	add	r1, r0, #1
   13974:	str	r1, [r4, #12]
   13978:	mov	r1, #0
   1397c:	strb	r1, [r0]
   13980:	ldr	r1, [r4, #8]
   13984:	ldr	r0, [r4, #12]
   13988:	cmp	r0, r1
   1398c:	bne	1399c <ftello64@plt+0x214c>
   13990:	ldrb	r2, [r4, #40]	; 0x28
   13994:	orr	r2, r2, #2
   13998:	strb	r2, [r4, #40]	; 0x28
   1399c:	movw	r2, #23420	; 0x5b7c
   139a0:	ldr	r3, [r4, #24]
   139a4:	movt	r2, #3
   139a8:	str	r1, [r2]
   139ac:	ldr	r1, [r4, #4]
   139b0:	ldr	r2, [r4, #16]
   139b4:	add	r0, r3, r0
   139b8:	bic	r0, r0, r3
   139bc:	sub	r3, r0, r1
   139c0:	sub	r1, r2, r1
   139c4:	cmp	r3, r1
   139c8:	movhi	r0, r2
   139cc:	str	r0, [r4, #8]
   139d0:	str	r0, [r4, #12]
   139d4:	sub	sp, fp, #24
   139d8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   139dc:	push	{fp, lr}
   139e0:	mov	fp, sp
   139e4:	movw	ip, #23304	; 0x5b08
   139e8:	cmp	r0, #0
   139ec:	movt	ip, #3
   139f0:	ldrne	r2, [ip]
   139f4:	cmpne	r2, #0
   139f8:	bne	13a5c <ftello64@plt+0x220c>
   139fc:	cmp	r0, #0
   13a00:	beq	13a58 <ftello64@plt+0x2208>
   13a04:	ldr	r2, [r0, #4]
   13a08:	cmp	r2, #0
   13a0c:	bne	13a28 <ftello64@plt+0x21d8>
   13a10:	mov	r2, #2
   13a14:	str	r2, [r0, #4]
   13a18:	movw	r2, #23420	; 0x5b7c
   13a1c:	movt	r2, #3
   13a20:	ldr	r2, [r2]
   13a24:	str	r2, [r0, #12]
   13a28:	ldmib	ip, {r2, r3}
   13a2c:	orrs	r1, r2, r3
   13a30:	popeq	{fp, pc}
   13a34:	ldr	r1, [r0, #44]	; 0x2c
   13a38:	ldr	lr, [r0, #48]	; 0x30
   13a3c:	orr	r1, r1, r3
   13a40:	orr	r2, lr, r2
   13a44:	str	r1, [r0, #44]	; 0x2c
   13a48:	str	r2, [r0, #48]	; 0x30
   13a4c:	mov	r0, #0
   13a50:	str	r0, [ip, #4]
   13a54:	str	r0, [ip, #8]
   13a58:	pop	{fp, pc}
   13a5c:	ldr	r3, [r0, #4]
   13a60:	orr	r2, r3, r2
   13a64:	str	r2, [r0, #4]
   13a68:	mov	r2, #0
   13a6c:	str	r2, [ip]
   13a70:	cmp	r0, #0
   13a74:	bne	13a04 <ftello64@plt+0x21b4>
   13a78:	b	13a58 <ftello64@plt+0x2208>
   13a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13a80:	add	fp, sp, #28
   13a84:	sub	sp, sp, #4
   13a88:	vpush	{d8-d9}
   13a8c:	sub	sp, sp, #16
   13a90:	movw	r9, #23412	; 0x5b74
   13a94:	mov	r5, r0
   13a98:	movw	r4, #21052	; 0x523c
   13a9c:	mov	r8, r1
   13aa0:	movw	r6, #4599	; 0x11f7
   13aa4:	movt	r9, #3
   13aa8:	movt	r4, #3
   13aac:	movt	r6, #2
   13ab0:	ldr	r0, [r9]
   13ab4:	ldr	r1, [r4]
   13ab8:	str	r0, [sp, #8]
   13abc:	movw	r0, #23068	; 0x5a1c
   13ac0:	movt	r0, #3
   13ac4:	ldr	r0, [r0]
   13ac8:	cmp	r0, #0
   13acc:	movne	r6, r0
   13ad0:	cmp	r1, #0
   13ad4:	beq	13af8 <ftello64@plt+0x22a8>
   13ad8:	movw	r4, #21052	; 0x523c
   13adc:	movt	r4, #3
   13ae0:	mov	r0, r6
   13ae4:	bl	1152c <strcmp@plt>
   13ae8:	cmp	r0, #0
   13aec:	ldrne	r1, [r4, #12]!
   13af0:	cmpne	r1, #0
   13af4:	bne	13ae0 <ftello64@plt+0x2290>
   13af8:	ldr	r0, [r4, #8]
   13afc:	cmp	r0, #0
   13b00:	bne	13b20 <ftello64@plt+0x22d0>
   13b04:	movw	r2, #9425	; 0x24d1
   13b08:	mov	r0, #1
   13b0c:	mov	r1, #0
   13b10:	mov	r3, r6
   13b14:	movt	r2, #2
   13b18:	bl	11634 <error@plt>
   13b1c:	ldr	r0, [r4, #8]
   13b20:	movw	sl, #23420	; 0x5b7c
   13b24:	movw	r1, #23464	; 0x5ba8
   13b28:	movw	r2, #9478	; 0x2506
   13b2c:	movw	r6, #21628	; 0x547c
   13b30:	movt	sl, #3
   13b34:	movt	r1, #3
   13b38:	movt	r2, #2
   13b3c:	movt	r6, #3
   13b40:	str	r0, [sl]
   13b44:	movw	r0, #9502	; 0x251e
   13b48:	str	r2, [r1]
   13b4c:	mov	r1, r6
   13b50:	movt	r0, #2
   13b54:	bl	19de8 <argp_parse@@Base+0x12e8>
   13b58:	movw	r0, #23104	; 0x5a40
   13b5c:	movw	r4, #23304	; 0x5b08
   13b60:	add	r1, sp, #12
   13b64:	mov	r2, r8
   13b68:	mov	r3, #8
   13b6c:	movt	r0, #3
   13b70:	movt	r4, #3
   13b74:	str	r1, [sp]
   13b78:	mov	r1, r5
   13b7c:	vld1.32	{d16-d17}, [r0]
   13b80:	add	r0, r4, #12
   13b84:	str	r0, [r6, #24]
   13b88:	vst1.32	{d16-d17}, [r0]
   13b8c:	movw	r0, #23072	; 0x5a20
   13b90:	movt	r0, #3
   13b94:	ldr	r0, [r0]
   13b98:	str	r0, [r6, #16]
   13b9c:	add	r0, sp, #8
   13ba0:	str	r0, [sp, #4]
   13ba4:	add	r0, r6, #8
   13ba8:	bl	18b00 <argp_parse@@Base>
   13bac:	ldr	r0, [sp, #8]
   13bb0:	cmp	r0, #0
   13bb4:	ldrne	r1, [r4]
   13bb8:	cmpne	r1, #0
   13bbc:	bne	13c24 <ftello64@plt+0x23d4>
   13bc0:	cmp	r0, #0
   13bc4:	beq	13c40 <ftello64@plt+0x23f0>
   13bc8:	ldr	r1, [r0, #4]
   13bcc:	cmp	r1, #0
   13bd0:	bne	13be4 <ftello64@plt+0x2394>
   13bd4:	mov	r1, #2
   13bd8:	str	r1, [r0, #4]
   13bdc:	ldr	r1, [sl]
   13be0:	str	r1, [r0, #12]
   13be4:	ldmib	r4, {r1, r2}
   13be8:	orrs	r3, r1, r2
   13bec:	beq	13c40 <ftello64@plt+0x23f0>
   13bf0:	ldr	r3, [r0, #44]	; 0x2c
   13bf4:	ldr	r7, [r0, #48]	; 0x30
   13bf8:	orr	r2, r3, r2
   13bfc:	orr	r1, r7, r1
   13c00:	str	r2, [r0, #44]	; 0x2c
   13c04:	str	r1, [r0, #48]	; 0x30
   13c08:	mov	r0, #0
   13c0c:	str	r0, [r4, #4]
   13c10:	str	r0, [r4, #8]
   13c14:	ldr	r0, [sp, #12]
   13c18:	cmp	r0, r5
   13c1c:	blt	13c4c <ftello64@plt+0x23fc>
   13c20:	b	13d0c <ftello64@plt+0x24bc>
   13c24:	ldr	r2, [r0, #4]
   13c28:	orr	r1, r2, r1
   13c2c:	str	r1, [r0, #4]
   13c30:	mov	r1, #0
   13c34:	str	r1, [r4]
   13c38:	cmp	r0, #0
   13c3c:	bne	13bc8 <ftello64@plt+0x2378>
   13c40:	ldr	r0, [sp, #12]
   13c44:	cmp	r0, r5
   13c48:	bge	13d0c <ftello64@plt+0x24bc>
   13c4c:	add	r2, r8, r0, lsl #2
   13c50:	sub	r1, r5, r0
   13c54:	add	r0, sp, #8
   13c58:	bl	182ec <ftello64@plt+0x6a9c>
   13c5c:	cmp	r0, #0
   13c60:	bne	13c78 <ftello64@plt+0x2428>
   13c64:	movw	r2, #9511	; 0x2527
   13c68:	mov	r0, #1
   13c6c:	mov	r1, #0
   13c70:	movt	r2, #2
   13c74:	bl	11634 <error@plt>
   13c78:	ldr	r0, [sp, #8]
   13c7c:	cmp	r0, #0
   13c80:	ldrne	r1, [r4]
   13c84:	cmpne	r1, #0
   13c88:	bne	13cf0 <ftello64@plt+0x24a0>
   13c8c:	cmp	r0, #0
   13c90:	beq	13d0c <ftello64@plt+0x24bc>
   13c94:	ldr	r1, [r0, #4]
   13c98:	cmp	r1, #0
   13c9c:	bne	13cb0 <ftello64@plt+0x2460>
   13ca0:	mov	r1, #2
   13ca4:	str	r1, [r0, #4]
   13ca8:	ldr	r1, [sl]
   13cac:	str	r1, [r0, #12]
   13cb0:	ldmib	r4, {r1, r2}
   13cb4:	orrs	r3, r1, r2
   13cb8:	beq	13d0c <ftello64@plt+0x24bc>
   13cbc:	ldr	r3, [r0, #44]	; 0x2c
   13cc0:	ldr	r7, [r0, #48]	; 0x30
   13cc4:	orr	r2, r3, r2
   13cc8:	orr	r1, r7, r1
   13ccc:	str	r2, [r0, #44]	; 0x2c
   13cd0:	str	r1, [r0, #48]	; 0x30
   13cd4:	mov	r0, #0
   13cd8:	str	r0, [r4, #4]
   13cdc:	str	r0, [r4, #8]
   13ce0:	ldr	r0, [r9]
   13ce4:	cmp	r0, #0
   13ce8:	bne	13d18 <ftello64@plt+0x24c8>
   13cec:	b	13d28 <ftello64@plt+0x24d8>
   13cf0:	ldr	r2, [r0, #4]
   13cf4:	orr	r1, r2, r1
   13cf8:	str	r1, [r0, #4]
   13cfc:	mov	r1, #0
   13d00:	str	r1, [r4]
   13d04:	cmp	r0, #0
   13d08:	bne	13c94 <ftello64@plt+0x2444>
   13d0c:	ldr	r0, [r9]
   13d10:	cmp	r0, #0
   13d14:	beq	13d28 <ftello64@plt+0x24d8>
   13d18:	sub	sp, fp, #48	; 0x30
   13d1c:	vpop	{d8-d9}
   13d20:	add	sp, sp, #4
   13d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d28:	movw	r0, #23120	; 0x5a50
   13d2c:	movt	r0, #3
   13d30:	ldr	r0, [r0]
   13d34:	blx	r0
   13d38:	mov	r4, r0
   13d3c:	cmp	r0, #0
   13d40:	bne	13d58 <ftello64@plt+0x2508>
   13d44:	movw	r2, #9529	; 0x2539
   13d48:	mov	r0, #1
   13d4c:	mov	r1, #0
   13d50:	movt	r2, #2
   13d54:	bl	11634 <error@plt>
   13d58:	movw	r6, #23416	; 0x5b78
   13d5c:	movw	r8, #9009	; 0x2331
   13d60:	vmov.i32	q4, #0	; 0x00000000
   13d64:	add	r5, r4, #4
   13d68:	mov	r4, #0
   13d6c:	mov	r7, #2
   13d70:	movt	r6, #3
   13d74:	movt	r8, #2
   13d78:	ldr	r0, [r5, #-4]
   13d7c:	cmp	r0, #0
   13d80:	bne	13ddc <ftello64@plt+0x258c>
   13d84:	b	13dd0 <ftello64@plt+0x2580>
   13d88:	ldr	r1, [r6]
   13d8c:	rsb	r1, r1, r1, lsl #3
   13d90:	add	r0, r0, r1, lsl #3
   13d94:	sub	r1, r0, #20
   13d98:	str	r4, [r0, #-4]
   13d9c:	vst1.32	{d8-d9}, [r1]
   13da0:	sub	r1, r0, #36	; 0x24
   13da4:	vst1.32	{d8-d9}, [r1]
   13da8:	sub	r1, r0, #52	; 0x34
   13dac:	vst1.32	{d8-d9}, [r1]
   13db0:	ldr	r1, [r5], #8
   13db4:	str	r1, [r0, #-56]	; 0xffffffc8
   13db8:	str	r7, [r0, #-52]	; 0xffffffcc
   13dbc:	ldr	r1, [sl]
   13dc0:	str	r1, [r0, #-44]	; 0xffffffd4
   13dc4:	ldr	r0, [r5, #-4]
   13dc8:	cmp	r0, #0
   13dcc:	bne	13ddc <ftello64@plt+0x258c>
   13dd0:	ldr	r0, [r5]
   13dd4:	cmp	r0, #0
   13dd8:	beq	13e20 <ftello64@plt+0x25d0>
   13ddc:	ldr	r0, [r6]
   13de0:	add	r1, r0, #1
   13de4:	ldr	r0, [r9]
   13de8:	str	r1, [r6]
   13dec:	rsb	r1, r1, r1, lsl #3
   13df0:	lsl	r1, r1, #3
   13df4:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   13df8:	cmp	r0, #0
   13dfc:	str	r0, [r9]
   13e00:	bne	13d88 <ftello64@plt+0x2538>
   13e04:	bl	116e8 <__errno_location@plt>
   13e08:	ldr	r1, [r0]
   13e0c:	mov	r0, #1
   13e10:	mov	r2, r8
   13e14:	bl	11634 <error@plt>
   13e18:	ldr	r0, [r9]
   13e1c:	b	13d88 <ftello64@plt+0x2538>
   13e20:	ldr	r1, [r6]
   13e24:	ldr	r0, [r9]
   13e28:	movw	r3, #15944	; 0x3e48
   13e2c:	mov	r2, #56	; 0x38
   13e30:	movt	r3, #1
   13e34:	bl	117d8 <qsort@plt>
   13e38:	sub	sp, fp, #48	; 0x30
   13e3c:	vpop	{d8-d9}
   13e40:	add	sp, sp, #4
   13e44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e48:	ldr	r1, [r1]
   13e4c:	ldr	r0, [r0]
   13e50:	b	1152c <strcmp@plt>
   13e54:	push	{r4, r5, r6, r7, fp, lr}
   13e58:	add	fp, sp, #16
   13e5c:	sub	sp, sp, #8
   13e60:	mov	r6, r2
   13e64:	ldr	r2, [r2, #28]
   13e68:	sub	r3, r0, #65	; 0x41
   13e6c:	mov	r4, r1
   13e70:	mov	r1, r0
   13e74:	mov	r0, #7
   13e78:	cmp	r3, #53	; 0x35
   13e7c:	ldr	r5, [r2]
   13e80:	bhi	13fd0 <ftello64@plt+0x2780>
   13e84:	add	r1, pc, #0
   13e88:	ldr	pc, [r1, r3, lsl #2]
   13e8c:	andeq	r4, r1, r0, lsr #1
   13e90:	andeq	r3, r1, r4, ror #30
   13e94:	andeq	r4, r1, ip, lsr #9
   13e98:	andeq	r4, r1, ip, lsr #9
   13e9c:	andeq	r4, r1, ip, lsr #9
   13ea0:	andeq	r4, r1, ip, lsl #2
   13ea4:	andeq	r4, r1, ip, lsr #9
   13ea8:	andeq	r4, r1, ip, lsr #9
   13eac:	andeq	r4, r1, ip, lsr #9
   13eb0:	andeq	r4, r1, ip, lsr #9
   13eb4:	andeq	r4, r1, ip, lsr #9
   13eb8:	andeq	r4, r1, ip, lsr #9
   13ebc:	andeq	r4, r1, ip, lsl r1
   13ec0:	andeq	r4, r1, ip, lsr #9
   13ec4:	andeq	r4, r1, ip, lsr #9
   13ec8:	andeq	r4, r1, ip, lsr #9
   13ecc:	andeq	r4, r1, ip, lsr #9
   13ed0:	andeq	r4, r1, ip, lsr #9
   13ed4:	andeq	r4, r1, ip, lsr #9
   13ed8:	andeq	r4, r1, ip, lsr #9
   13edc:	andeq	r4, r1, ip, lsr #9
   13ee0:	andeq	r4, r1, ip, lsr #9
   13ee4:	andeq	r4, r1, ip, lsr #9
   13ee8:	andeq	r4, r1, ip, lsr #9
   13eec:	andeq	r4, r1, ip, lsr #9
   13ef0:	andeq	r4, r1, ip, lsr #9
   13ef4:	andeq	r4, r1, ip, lsr #9
   13ef8:	andeq	r4, r1, ip, lsr #9
   13efc:	andeq	r4, r1, ip, lsr #9
   13f00:	andeq	r4, r1, ip, lsr #9
   13f04:	andeq	r4, r1, ip, lsr #9
   13f08:	andeq	r4, r1, ip, lsr #9
   13f0c:	andeq	r4, r1, ip, lsr #2
   13f10:	andeq	r3, r1, r4, ror #30
   13f14:	andeq	r4, r1, ip, lsr #9
   13f18:	andeq	r4, r1, r4
   13f1c:	andeq	r4, r1, ip, lsr #9
   13f20:	andeq	r4, r1, ip, lsr #9
   13f24:	andeq	r4, r1, ip, lsr #9
   13f28:	andeq	r4, r1, ip, lsr #9
   13f2c:	andeq	r4, r1, r0, asr #2
   13f30:	andeq	r4, r1, ip, lsr #9
   13f34:	andeq	r4, r1, ip, lsr #9
   13f38:	andeq	r4, r1, r0, ror r2
   13f3c:	andeq	r4, r1, ip, ror r2
   13f40:	andeq	r4, r1, ip, lsr #9
   13f44:	andeq	r4, r1, ip, lsr #9
   13f48:	andeq	r4, r1, r4
   13f4c:	andeq	r4, r1, ip, lsr #9
   13f50:	andeq	r4, r1, ip, lsr #9
   13f54:	andeq	r4, r1, r8, ror #5
   13f58:	andeq	r4, r1, ip, lsr #9
   13f5c:	andeq	r4, r1, ip, lsr #9
   13f60:	andeq	r4, r1, ip, asr #6
   13f64:	cmp	r5, #0
   13f68:	bne	13f8c <ftello64@plt+0x273c>
   13f6c:	movw	r2, #9054	; 0x235e
   13f70:	movw	r3, #9163	; 0x23cb
   13f74:	mov	r0, #1
   13f78:	mov	r1, #0
   13f7c:	str	r4, [sp]
   13f80:	movt	r2, #2
   13f84:	movt	r3, #2
   13f88:	bl	11634 <error@plt>
   13f8c:	ldr	r0, [r5, #4]
   13f90:	tst	r0, #64	; 0x40
   13f94:	beq	13fc0 <ftello64@plt+0x2770>
   13f98:	ldr	r0, [r5]
   13f9c:	movw	r2, #9089	; 0x2381
   13fa0:	movw	r3, #9163	; 0x23cb
   13fa4:	mov	r1, #0
   13fa8:	movt	r2, #2
   13fac:	movt	r3, #2
   13fb0:	str	r0, [sp]
   13fb4:	mov	r0, #1
   13fb8:	bl	11634 <error@plt>
   13fbc:	ldr	r0, [r5, #4]
   13fc0:	orr	r0, r0, #64	; 0x40
   13fc4:	str	r4, [r5, #32]
   13fc8:	str	r0, [r5, #4]
   13fcc:	b	144a8 <ftello64@plt+0x2c58>
   13fd0:	sub	r3, r1, #256	; 0x100
   13fd4:	cmp	r3, #3
   13fd8:	bhi	14084 <ftello64@plt+0x2834>
   13fdc:	add	r0, pc, #0
   13fe0:	ldr	pc, [r0, r3, lsl #2]
   13fe4:	strdeq	r3, [r1], -r4
   13fe8:	andeq	r4, r1, r4, ror #6
   13fec:	andeq	r4, r1, r4, lsl #7
   13ff0:			; <UNDEFINED> instruction: 0x000143b4
   13ff4:	mov	r0, r5
   13ff8:	mov	r1, r4
   13ffc:	bl	132c8 <ftello64@plt+0x1a78>
   14000:	b	144a8 <ftello64@plt+0x2c58>
   14004:	cmp	r5, #0
   14008:	bne	1402c <ftello64@plt+0x27dc>
   1400c:	movw	r2, #9054	; 0x235e
   14010:	movw	r3, #9136	; 0x23b0
   14014:	mov	r0, #1
   14018:	mov	r1, #0
   1401c:	str	r4, [sp]
   14020:	movt	r2, #2
   14024:	movt	r3, #2
   14028:	bl	11634 <error@plt>
   1402c:	ldr	r0, [r5, #4]
   14030:	tst	r0, #32
   14034:	beq	14060 <ftello64@plt+0x2810>
   14038:	ldr	r0, [r5]
   1403c:	movw	r2, #9089	; 0x2381
   14040:	movw	r3, #9136	; 0x23b0
   14044:	mov	r1, #0
   14048:	movt	r2, #2
   1404c:	movt	r3, #2
   14050:	str	r0, [sp]
   14054:	mov	r0, #1
   14058:	bl	11634 <error@plt>
   1405c:	ldr	r0, [r5, #4]
   14060:	orr	r0, r0, #544	; 0x220
   14064:	str	r4, [r5, #28]
   14068:	str	r0, [r5, #4]
   1406c:	movw	r0, #23304	; 0x5b08
   14070:	movt	r0, #3
   14074:	ldmib	r0, {r1, r2}
   14078:	orr	r2, r2, #16
   1407c:	bic	r1, r1, #16
   14080:	b	143e0 <ftello64@plt+0x2b90>
   14084:	movw	r3, #3
   14088:	movt	r3, #256	; 0x100
   1408c:	cmp	r1, r3
   14090:	bne	144ac <ftello64@plt+0x2c5c>
   14094:	ldr	r0, [r6, #32]
   14098:	str	r2, [r0]
   1409c:	b	144a8 <ftello64@plt+0x2c58>
   140a0:	cmp	r5, #0
   140a4:	bne	140c8 <ftello64@plt+0x2878>
   140a8:	movw	r2, #9054	; 0x235e
   140ac:	movw	r3, #4071	; 0xfe7
   140b0:	mov	r0, #1
   140b4:	mov	r1, #0
   140b8:	str	r4, [sp]
   140bc:	movt	r2, #2
   140c0:	movt	r3, #2
   140c4:	bl	11634 <error@plt>
   140c8:	ldr	r0, [r5, #4]
   140cc:	tst	r0, #8
   140d0:	beq	140fc <ftello64@plt+0x28ac>
   140d4:	ldr	r0, [r5]
   140d8:	movw	r2, #9089	; 0x2381
   140dc:	movw	r3, #4071	; 0xfe7
   140e0:	mov	r1, #0
   140e4:	movt	r2, #2
   140e8:	movt	r3, #2
   140ec:	str	r0, [sp]
   140f0:	mov	r0, #1
   140f4:	bl	11634 <error@plt>
   140f8:	ldr	r0, [r5, #4]
   140fc:	orr	r0, r0, #8
   14100:	str	r4, [r5, #20]
   14104:	str	r0, [r5, #4]
   14108:	b	144a8 <ftello64@plt+0x2c58>
   1410c:	mov	r0, r5
   14110:	mov	r1, r4
   14114:	bl	13488 <ftello64@plt+0x1c38>
   14118:	b	144a8 <ftello64@plt+0x2c58>
   1411c:	mov	r0, r5
   14120:	mov	r1, r4
   14124:	bl	131e8 <ftello64@plt+0x1998>
   14128:	b	144a8 <ftello64@plt+0x2c58>
   1412c:	movw	r0, #23424	; 0x5b80
   14130:	mov	r1, #1
   14134:	movt	r0, #3
   14138:	str	r1, [r0]
   1413c:	b	144a8 <ftello64@plt+0x2c58>
   14140:	movw	r0, #23304	; 0x5b08
   14144:	cmp	r5, #0
   14148:	movt	r0, #3
   1414c:	ldrne	r1, [r0]
   14150:	cmpne	r1, #0
   14154:	beq	1416c <ftello64@plt+0x291c>
   14158:	ldr	r2, [r5, #4]
   1415c:	orr	r1, r2, r1
   14160:	str	r1, [r5, #4]
   14164:	mov	r1, #0
   14168:	str	r1, [r0]
   1416c:	cmp	r5, #0
   14170:	beq	141c8 <ftello64@plt+0x2978>
   14174:	ldr	r1, [r5, #4]
   14178:	cmp	r1, #0
   1417c:	bne	14198 <ftello64@plt+0x2948>
   14180:	mov	r1, #2
   14184:	str	r1, [r5, #4]
   14188:	movw	r1, #23420	; 0x5b7c
   1418c:	movt	r1, #3
   14190:	ldr	r1, [r1]
   14194:	str	r1, [r5, #12]
   14198:	ldmib	r0, {r1, r2}
   1419c:	orrs	r3, r1, r2
   141a0:	beq	141c8 <ftello64@plt+0x2978>
   141a4:	ldr	r3, [r5, #44]	; 0x2c
   141a8:	ldr	r7, [r5, #48]	; 0x30
   141ac:	orr	r2, r3, r2
   141b0:	orr	r1, r7, r1
   141b4:	str	r2, [r5, #44]	; 0x2c
   141b8:	str	r1, [r5, #48]	; 0x30
   141bc:	mov	r1, #0
   141c0:	str	r1, [r0, #4]
   141c4:	str	r1, [r0, #8]
   141c8:	movw	r0, #23428	; 0x5b84
   141cc:	movw	r5, #23416	; 0x5b78
   141d0:	mov	r1, #1
   141d4:	movw	r7, #23412	; 0x5b74
   141d8:	movt	r0, #3
   141dc:	movt	r5, #3
   141e0:	movt	r7, #3
   141e4:	str	r1, [r0]
   141e8:	ldr	r0, [r5]
   141ec:	add	r1, r0, #1
   141f0:	ldr	r0, [r7]
   141f4:	str	r1, [r5]
   141f8:	rsb	r1, r1, r1, lsl #3
   141fc:	lsl	r1, r1, #3
   14200:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   14204:	cmp	r0, #0
   14208:	str	r0, [r7]
   1420c:	bne	1422c <ftello64@plt+0x29dc>
   14210:	bl	116e8 <__errno_location@plt>
   14214:	ldr	r1, [r0]
   14218:	movw	r2, #9009	; 0x2331
   1421c:	mov	r0, #1
   14220:	movt	r2, #2
   14224:	bl	11634 <error@plt>
   14228:	ldr	r0, [r7]
   1422c:	ldr	r1, [r5]
   14230:	vmov.i32	q8, #0	; 0x00000000
   14234:	rsb	r1, r1, r1, lsl #3
   14238:	add	r1, r0, r1, lsl #3
   1423c:	mov	r0, #0
   14240:	str	r4, [r1, #-56]!	; 0xffffffc8
   14244:	add	r2, r1, #36	; 0x24
   14248:	str	r0, [r1, #52]	; 0x34
   1424c:	vst1.32	{d16-d17}, [r2]
   14250:	add	r2, r1, #20
   14254:	vst1.32	{d16-d17}, [r2]
   14258:	add	r2, r1, #4
   1425c:	vst1.32	{d16-d17}, [r2]
   14260:	ldr	r2, [r6, #28]
   14264:	str	r1, [r2]
   14268:	sub	sp, fp, #16
   1426c:	pop	{r4, r5, r6, r7, fp, pc}
   14270:	movw	r0, #23436	; 0x5b8c
   14274:	movt	r0, #3
   14278:	b	14354 <ftello64@plt+0x2b04>
   1427c:	cmp	r5, #0
   14280:	bne	142a4 <ftello64@plt+0x2a54>
   14284:	movw	r2, #9054	; 0x235e
   14288:	movw	r3, #9128	; 0x23a8
   1428c:	mov	r0, #1
   14290:	mov	r1, #0
   14294:	str	r4, [sp]
   14298:	movt	r2, #2
   1429c:	movt	r3, #2
   142a0:	bl	11634 <error@plt>
   142a4:	ldr	r0, [r5, #4]
   142a8:	tst	r0, #16
   142ac:	beq	142d8 <ftello64@plt+0x2a88>
   142b0:	ldr	r0, [r5]
   142b4:	movw	r2, #9089	; 0x2381
   142b8:	movw	r3, #9128	; 0x23a8
   142bc:	mov	r1, #0
   142c0:	movt	r2, #2
   142c4:	movt	r3, #2
   142c8:	str	r0, [sp]
   142cc:	mov	r0, #1
   142d0:	bl	11634 <error@plt>
   142d4:	ldr	r0, [r5, #4]
   142d8:	orr	r0, r0, #16
   142dc:	str	r4, [r5, #24]
   142e0:	str	r0, [r5, #4]
   142e4:	b	144a8 <ftello64@plt+0x2c58>
   142e8:	movw	r5, #21052	; 0x523c
   142ec:	movt	r5, #3
   142f0:	ldr	r1, [r5]
   142f4:	cmp	r1, #0
   142f8:	beq	14324 <ftello64@plt+0x2ad4>
   142fc:	movw	r5, #21052	; 0x523c
   14300:	movw	r4, #6896	; 0x1af0
   14304:	movt	r5, #3
   14308:	movt	r4, #2
   1430c:	mov	r0, r4
   14310:	bl	1152c <strcmp@plt>
   14314:	cmp	r0, #0
   14318:	ldrne	r1, [r5, #12]!
   1431c:	cmpne	r1, #0
   14320:	bne	1430c <ftello64@plt+0x2abc>
   14324:	ldr	r0, [r5, #8]
   14328:	cmp	r0, #0
   1432c:	bne	1449c <ftello64@plt+0x2c4c>
   14330:	movw	r2, #9425	; 0x24d1
   14334:	movw	r3, #6896	; 0x1af0
   14338:	mov	r0, #1
   1433c:	mov	r1, #0
   14340:	movt	r2, #2
   14344:	movt	r3, #2
   14348:	b	14494 <ftello64@plt+0x2c44>
   1434c:	movw	r0, #23432	; 0x5b88
   14350:	movt	r0, #3
   14354:	ldr	r1, [r0]
   14358:	add	r1, r1, #1
   1435c:	str	r1, [r0]
   14360:	b	144a8 <ftello64@plt+0x2c58>
   14364:	cmp	r4, #0
   14368:	beq	143e8 <ftello64@plt+0x2b98>
   1436c:	ldrb	r0, [r4]
   14370:	cmp	r0, #64	; 0x40
   14374:	bne	1443c <ftello64@plt+0x2bec>
   14378:	add	r0, r4, #1
   1437c:	bl	137c4 <ftello64@plt+0x1f74>
   14380:	b	144a8 <ftello64@plt+0x2c58>
   14384:	movw	r0, #23304	; 0x5b08
   14388:	cmp	r5, #0
   1438c:	movt	r0, #3
   14390:	mov	r1, r0
   14394:	addne	r1, r5, #4
   14398:	ldr	r2, [r1]
   1439c:	orr	r2, r2, #512	; 0x200
   143a0:	str	r2, [r1]
   143a4:	ldmib	r0, {r1, r2}
   143a8:	orr	r2, r2, #65	; 0x41
   143ac:	bic	r1, r1, #65	; 0x41
   143b0:	b	143e0 <ftello64@plt+0x2b90>
   143b4:	movw	r0, #23304	; 0x5b08
   143b8:	cmp	r5, #0
   143bc:	movt	r0, #3
   143c0:	mov	r1, r0
   143c4:	addne	r1, r5, #4
   143c8:	ldr	r2, [r1]
   143cc:	orr	r2, r2, #512	; 0x200
   143d0:	str	r2, [r1]
   143d4:	ldmib	r0, {r1, r2}
   143d8:	bic	r2, r2, #1
   143dc:	orr	r1, r1, #1
   143e0:	stmib	r0, {r1, r2}
   143e4:	b	144a8 <ftello64@plt+0x2c58>
   143e8:	movw	r0, #23068	; 0x5a1c
   143ec:	movw	r5, #21052	; 0x523c
   143f0:	movw	r4, #4599	; 0x11f7
   143f4:	movt	r0, #3
   143f8:	movt	r5, #3
   143fc:	movt	r4, #2
   14400:	ldr	r0, [r0]
   14404:	ldr	r1, [r5]
   14408:	cmp	r0, #0
   1440c:	movne	r4, r0
   14410:	cmp	r1, #0
   14414:	beq	14474 <ftello64@plt+0x2c24>
   14418:	movw	r5, #21052	; 0x523c
   1441c:	movt	r5, #3
   14420:	mov	r0, r4
   14424:	bl	1152c <strcmp@plt>
   14428:	cmp	r0, #0
   1442c:	ldrne	r1, [r5, #12]!
   14430:	cmpne	r1, #0
   14434:	bne	14420 <ftello64@plt+0x2bd0>
   14438:	b	14474 <ftello64@plt+0x2c24>
   1443c:	movw	r5, #21052	; 0x523c
   14440:	movt	r5, #3
   14444:	ldr	r1, [r5]
   14448:	cmp	r1, #0
   1444c:	beq	14474 <ftello64@plt+0x2c24>
   14450:	movw	r5, #21052	; 0x523c
   14454:	movt	r5, #3
   14458:	mov	r0, r4
   1445c:	bl	1152c <strcmp@plt>
   14460:	cmp	r0, #0
   14464:	beq	14474 <ftello64@plt+0x2c24>
   14468:	ldr	r1, [r5, #12]!
   1446c:	cmp	r1, #0
   14470:	bne	14458 <ftello64@plt+0x2c08>
   14474:	ldr	r0, [r5, #8]
   14478:	cmp	r0, #0
   1447c:	bne	1449c <ftello64@plt+0x2c4c>
   14480:	movw	r2, #9425	; 0x24d1
   14484:	mov	r0, #1
   14488:	mov	r1, #0
   1448c:	mov	r3, r4
   14490:	movt	r2, #2
   14494:	bl	11634 <error@plt>
   14498:	ldr	r0, [r5, #8]
   1449c:	movw	r1, #23420	; 0x5b7c
   144a0:	movt	r1, #3
   144a4:	str	r0, [r1]
   144a8:	mov	r0, #0
   144ac:	sub	sp, fp, #16
   144b0:	pop	{r4, r5, r6, r7, fp, pc}
   144b4:	movw	r2, #4
   144b8:	movt	r2, #512	; 0x200
   144bc:	cmp	r0, r2
   144c0:	movne	r0, r1
   144c4:	bxne	lr
   144c8:	movw	r0, #10127	; 0x278f
   144cc:	movt	r0, #2
   144d0:	b	11ab0 <ftello64@plt+0x260>
   144d4:	bx	lr
   144d8:	push	{r4, r5, r6, sl, fp, lr}
   144dc:	add	fp, sp, #16
   144e0:	cmp	r1, #1
   144e4:	blt	14528 <ftello64@plt+0x2cd8>
   144e8:	mov	r4, r0
   144ec:	ldr	r0, [r2]
   144f0:	mov	r5, r2
   144f4:	mov	r6, r1
   144f8:	bl	12e08 <ftello64@plt+0x15b8>
   144fc:	cmp	r0, #0
   14500:	mov	r1, #1
   14504:	movweq	r1, #2
   14508:	cmp	r1, r6
   1450c:	popge	{r4, r5, r6, sl, fp, pc}
   14510:	ldr	r0, [r5, r1, lsl #2]
   14514:	mov	r1, #0
   14518:	str	r0, [r4, #16]
   1451c:	mov	r0, r4
   14520:	pop	{r4, r5, r6, sl, fp, lr}
   14524:	b	16394 <ftello64@plt+0x4b44>
   14528:	pop	{r4, r5, r6, sl, fp, pc}
   1452c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14530:	add	fp, sp, #24
   14534:	cmp	r1, #0
   14538:	movne	r0, r2
   1453c:	ldr	r4, [r0]
   14540:	mov	r0, r4
   14544:	bl	12e08 <ftello64@plt+0x15b8>
   14548:	mov	r5, r0
   1454c:	cmp	r0, #0
   14550:	beq	14568 <ftello64@plt+0x2d18>
   14554:	ldr	r1, [r5, #4]
   14558:	ldrb	r0, [r1]
   1455c:	cmp	r0, #0
   14560:	bne	14594 <ftello64@plt+0x2d44>
   14564:	b	1462c <ftello64@plt+0x2ddc>
   14568:	bl	116e8 <__errno_location@plt>
   1456c:	ldr	r1, [r0]
   14570:	movw	r2, #10739	; 0x29f3
   14574:	mov	r0, #1
   14578:	mov	r3, r4
   1457c:	movt	r2, #2
   14580:	bl	11634 <error@plt>
   14584:	ldr	r1, [r5, #4]
   14588:	ldrb	r0, [r1]
   1458c:	cmp	r0, #0
   14590:	beq	1462c <ftello64@plt+0x2ddc>
   14594:	movw	r8, #21664	; 0x54a0
   14598:	movw	r6, #23452	; 0x5b9c
   1459c:	movw	r7, #23440	; 0x5b90
   145a0:	add	r4, r1, #1
   145a4:	mov	r5, #1
   145a8:	mov	r9, #0
   145ac:	movt	r8, #3
   145b0:	movt	r6, #3
   145b4:	movt	r7, #3
   145b8:	uxtb	r0, r0
   145bc:	cmp	r0, #9
   145c0:	bne	145fc <ftello64@plt+0x2dac>
   145c4:	b	14610 <ftello64@plt+0x2dc0>
   145c8:	ldr	r1, [r8]
   145cc:	ldr	r2, [r1]
   145d0:	add	r2, r2, #1
   145d4:	str	r2, [r1]
   145d8:	ldr	r1, [r6]
   145dc:	bl	117a8 <putc@plt>
   145e0:	str	r5, [r7]
   145e4:	ldrb	r0, [r4], #1
   145e8:	cmp	r0, #0
   145ec:	beq	1462c <ftello64@plt+0x2ddc>
   145f0:	uxtb	r0, r0
   145f4:	cmp	r0, #9
   145f8:	beq	14610 <ftello64@plt+0x2dc0>
   145fc:	cmp	r0, #10
   14600:	bne	145c8 <ftello64@plt+0x2d78>
   14604:	ldr	r1, [r8]
   14608:	str	r9, [r1]
   1460c:	b	145d8 <ftello64@plt+0x2d88>
   14610:	ldr	r1, [r8]
   14614:	ldr	r2, [r1]
   14618:	asr	r3, r2, #31
   1461c:	add	r2, r2, r3, lsr #29
   14620:	bic	r2, r2, #7
   14624:	add	r2, r2, #8
   14628:	b	145d4 <ftello64@plt+0x2d84>
   1462c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14630:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14634:	add	fp, sp, #24
   14638:	cmp	r1, #0
   1463c:	movne	r0, r2
   14640:	ldr	r4, [r0]
   14644:	mov	r0, r4
   14648:	bl	12e08 <ftello64@plt+0x15b8>
   1464c:	mov	r5, r0
   14650:	cmp	r0, #0
   14654:	beq	1466c <ftello64@plt+0x2e1c>
   14658:	ldr	r1, [r5, #8]
   1465c:	ldrb	r0, [r1]
   14660:	cmp	r0, #0
   14664:	bne	14698 <ftello64@plt+0x2e48>
   14668:	b	14730 <ftello64@plt+0x2ee0>
   1466c:	bl	116e8 <__errno_location@plt>
   14670:	ldr	r1, [r0]
   14674:	movw	r2, #10739	; 0x29f3
   14678:	mov	r0, #1
   1467c:	mov	r3, r4
   14680:	movt	r2, #2
   14684:	bl	11634 <error@plt>
   14688:	ldr	r1, [r5, #8]
   1468c:	ldrb	r0, [r1]
   14690:	cmp	r0, #0
   14694:	beq	14730 <ftello64@plt+0x2ee0>
   14698:	movw	r8, #21664	; 0x54a0
   1469c:	movw	r6, #23452	; 0x5b9c
   146a0:	movw	r7, #23440	; 0x5b90
   146a4:	add	r4, r1, #1
   146a8:	mov	r5, #1
   146ac:	mov	r9, #0
   146b0:	movt	r8, #3
   146b4:	movt	r6, #3
   146b8:	movt	r7, #3
   146bc:	uxtb	r0, r0
   146c0:	cmp	r0, #9
   146c4:	bne	14700 <ftello64@plt+0x2eb0>
   146c8:	b	14714 <ftello64@plt+0x2ec4>
   146cc:	ldr	r1, [r8]
   146d0:	ldr	r2, [r1]
   146d4:	add	r2, r2, #1
   146d8:	str	r2, [r1]
   146dc:	ldr	r1, [r6]
   146e0:	bl	117a8 <putc@plt>
   146e4:	str	r5, [r7]
   146e8:	ldrb	r0, [r4], #1
   146ec:	cmp	r0, #0
   146f0:	beq	14730 <ftello64@plt+0x2ee0>
   146f4:	uxtb	r0, r0
   146f8:	cmp	r0, #9
   146fc:	beq	14714 <ftello64@plt+0x2ec4>
   14700:	cmp	r0, #10
   14704:	bne	146cc <ftello64@plt+0x2e7c>
   14708:	ldr	r1, [r8]
   1470c:	str	r9, [r1]
   14710:	b	146dc <ftello64@plt+0x2e8c>
   14714:	ldr	r1, [r8]
   14718:	ldr	r2, [r1]
   1471c:	asr	r3, r2, #31
   14720:	add	r2, r2, r3, lsr #29
   14724:	bic	r2, r2, #7
   14728:	add	r2, r2, #8
   1472c:	b	146d8 <ftello64@plt+0x2e88>
   14730:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14734:	cmp	r1, #0
   14738:	bxeq	lr
   1473c:	push	{r4, r5, r6, r7, fp, lr}
   14740:	add	fp, sp, #16
   14744:	movw	r1, #21052	; 0x523c
   14748:	mov	r5, r0
   1474c:	movt	r1, #3
   14750:	ldr	r6, [r5]
   14754:	ldr	r0, [r1]
   14758:	cmp	r0, #0
   1475c:	beq	1478c <ftello64@plt+0x2f3c>
   14760:	mov	r4, r2
   14764:	add	r7, r1, #12
   14768:	str	r0, [r5]
   1476c:	mov	r1, #0
   14770:	ldr	r0, [r4]
   14774:	str	r0, [r5, #16]
   14778:	mov	r0, r5
   1477c:	bl	16394 <ftello64@plt+0x4b44>
   14780:	ldr	r0, [r7], #12
   14784:	cmp	r0, #0
   14788:	bne	14768 <ftello64@plt+0x2f18>
   1478c:	str	r6, [r5]
   14790:	pop	{r4, r5, r6, r7, fp, lr}
   14794:	bx	lr
   14798:	movw	r3, #23432	; 0x5b88
   1479c:	movt	r3, #3
   147a0:	ldr	r3, [r3]
   147a4:	clz	r3, r3
   147a8:	lsr	r3, r3, #5
   147ac:	cmp	r3, r1
   147b0:	bxge	lr
   147b4:	ldr	r1, [r2, r3, lsl #2]
   147b8:	str	r1, [r0, #16]
   147bc:	mov	r1, #0
   147c0:	b	16394 <ftello64@plt+0x4b44>
   147c4:	push	{fp, lr}
   147c8:	mov	fp, sp
   147cc:	movw	r0, #21664	; 0x54a0
   147d0:	mov	r1, #0
   147d4:	movt	r0, #3
   147d8:	ldr	r0, [r0]
   147dc:	str	r1, [r0]
   147e0:	movw	r0, #23452	; 0x5b9c
   147e4:	movt	r0, #3
   147e8:	ldr	r1, [r0]
   147ec:	mov	r0, #10
   147f0:	bl	117a8 <putc@plt>
   147f4:	movw	r0, #23440	; 0x5b90
   147f8:	mov	r1, #1
   147fc:	movt	r0, #3
   14800:	str	r1, [r0]
   14804:	pop	{fp, pc}
   14808:	push	{fp, lr}
   1480c:	mov	fp, sp
   14810:	movw	r0, #21664	; 0x54a0
   14814:	movt	r0, #3
   14818:	ldr	r0, [r0]
   1481c:	ldr	r1, [r0]
   14820:	asr	r2, r1, #31
   14824:	add	r1, r1, r2, lsr #29
   14828:	bic	r1, r1, #7
   1482c:	add	r1, r1, #8
   14830:	str	r1, [r0]
   14834:	movw	r0, #23452	; 0x5b9c
   14838:	movt	r0, #3
   1483c:	ldr	r1, [r0]
   14840:	mov	r0, #9
   14844:	bl	117a8 <putc@plt>
   14848:	movw	r0, #23440	; 0x5b90
   1484c:	mov	r1, #1
   14850:	movt	r0, #3
   14854:	str	r1, [r0]
   14858:	pop	{fp, pc}
   1485c:	push	{r4, r5, r6, sl, fp, lr}
   14860:	add	fp, sp, #16
   14864:	sub	sp, sp, #8
   14868:	cmp	r1, #2
   1486c:	blt	148d4 <ftello64@plt+0x3084>
   14870:	mov	r5, r0
   14874:	ldr	r0, [r2]
   14878:	mov	r4, r2
   1487c:	add	r1, sp, #4
   14880:	mov	r2, #10
   14884:	bl	116b8 <strtoul@plt>
   14888:	mov	r6, r0
   1488c:	ldr	r0, [sp, #4]
   14890:	ldrb	r0, [r0]
   14894:	cmp	r0, #0
   14898:	beq	148b0 <ftello64@plt+0x3060>
   1489c:	movw	r2, #10760	; 0x2a08
   148a0:	mov	r0, #1
   148a4:	mov	r1, #0
   148a8:	movt	r2, #2
   148ac:	bl	11634 <error@plt>
   148b0:	cmp	r6, #0
   148b4:	beq	148d4 <ftello64@plt+0x3084>
   148b8:	ldr	r0, [r4, #4]
   148bc:	mov	r1, #0
   148c0:	str	r0, [r5, #16]
   148c4:	mov	r0, r5
   148c8:	bl	16394 <ftello64@plt+0x4b44>
   148cc:	subs	r6, r6, #1
   148d0:	bne	148b8 <ftello64@plt+0x3068>
   148d4:	sub	sp, fp, #16
   148d8:	pop	{r4, r5, r6, sl, fp, pc}
   148dc:	ldr	r3, [r0, #12]
   148e0:	clz	r3, r3
   148e4:	lsr	r3, r3, #5
   148e8:	cmp	r3, r1
   148ec:	bxge	lr
   148f0:	ldr	r1, [r2, r3, lsl #2]
   148f4:	str	r1, [r0, #16]
   148f8:	mov	r1, #0
   148fc:	b	16394 <ftello64@plt+0x4b44>
   14900:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14904:	add	fp, sp, #24
   14908:	sub	sp, sp, #8
   1490c:	mov	r6, r1
   14910:	movw	r1, #23428	; 0x5b84
   14914:	mov	r4, r0
   14918:	movw	r0, #23424	; 0x5b80
   1491c:	mov	r8, r2
   14920:	mov	r5, #1
   14924:	movt	r0, #3
   14928:	movt	r1, #3
   1492c:	ldr	r0, [r0]
   14930:	ldr	r1, [r1]
   14934:	orrs	r0, r1, r0
   14938:	beq	14964 <ftello64@plt+0x3114>
   1493c:	eor	r0, r5, #1
   14940:	cmp	r0, r6
   14944:	bge	1495c <ftello64@plt+0x310c>
   14948:	ldr	r0, [r8, r0, lsl #2]
   1494c:	mov	r1, #0
   14950:	str	r0, [r4, #16]
   14954:	mov	r0, r4
   14958:	bl	16394 <ftello64@plt+0x4b44>
   1495c:	sub	sp, fp, #24
   14960:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14964:	movw	r0, #3697	; 0xe71
   14968:	mov	r5, #0
   1496c:	add	r1, sp, #4
   14970:	movt	r0, #2
   14974:	str	r5, [sp, #4]
   14978:	bl	11ec4 <ftello64@plt+0x674>
   1497c:	cmp	r0, #0
   14980:	beq	1493c <ftello64@plt+0x30ec>
   14984:	mov	r7, r0
   14988:	ldr	r2, [r4, #4]
   1498c:	ldr	r0, [r4, #8]
   14990:	movw	r1, #35091	; 0x8913
   14994:	bl	19fcc <argp_parse@@Base+0x14cc>
   14998:	cmp	r0, #0
   1499c:	bne	1493c <ftello64@plt+0x30ec>
   149a0:	ldr	r0, [r4, #4]
   149a4:	ldrh	r0, [r0, #16]
   149a8:	ands	r5, r7, r0
   149ac:	movwne	r5, #1
   149b0:	eor	r0, r5, #1
   149b4:	cmp	r0, r6
   149b8:	blt	14948 <ftello64@plt+0x30f8>
   149bc:	b	1495c <ftello64@plt+0x310c>
   149c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   149c4:	add	fp, sp, #24
   149c8:	mov	r4, r2
   149cc:	mov	r5, r1
   149d0:	bl	116e8 <__errno_location@plt>
   149d4:	movw	r8, #21664	; 0x54a0
   149d8:	mov	r1, #0
   149dc:	cmp	r5, #1
   149e0:	movt	r8, #3
   149e4:	str	r1, [r0]
   149e8:	blt	14a1c <ftello64@plt+0x31cc>
   149ec:	ldr	r0, [r4]
   149f0:	mov	r1, #0
   149f4:	mov	r2, #0
   149f8:	bl	11538 <strtol@plt>
   149fc:	cmp	r0, #1
   14a00:	blt	14a1c <ftello64@plt+0x31cc>
   14a04:	mov	r4, r0
   14a08:	ldr	r0, [r8]
   14a0c:	ldr	r1, [r0]
   14a10:	cmp	r1, r4
   14a14:	blt	14a3c <ftello64@plt+0x31ec>
   14a18:	b	14a78 <ftello64@plt+0x3228>
   14a1c:	ldr	r0, [r8]
   14a20:	ldr	r1, [r0]
   14a24:	asr	r2, r1, #31
   14a28:	add	r2, r1, r2, lsr #29
   14a2c:	bic	r2, r2, #7
   14a30:	add	r4, r2, #8
   14a34:	cmp	r1, r4
   14a38:	bge	14a78 <ftello64@plt+0x3228>
   14a3c:	movw	r6, #23452	; 0x5b9c
   14a40:	movw	r7, #23440	; 0x5b90
   14a44:	mov	r5, #1
   14a48:	movt	r6, #3
   14a4c:	movt	r7, #3
   14a50:	add	r1, r1, #1
   14a54:	str	r1, [r0]
   14a58:	mov	r0, #32
   14a5c:	ldr	r1, [r6]
   14a60:	bl	117a8 <putc@plt>
   14a64:	ldr	r0, [r8]
   14a68:	str	r5, [r7]
   14a6c:	ldr	r1, [r0]
   14a70:	cmp	r1, r4
   14a74:	blt	14a50 <ftello64@plt+0x3200>
   14a78:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a80:	add	fp, sp, #28
   14a84:	push	{r0, r1, r2}
   14a88:	cmp	r1, #2
   14a8c:	blt	14b98 <ftello64@plt+0x3348>
   14a90:	movw	r7, #23440	; 0x5b90
   14a94:	movw	r6, #21664	; 0x54a0
   14a98:	movw	r8, #23452	; 0x5b9c
   14a9c:	mov	r5, #0
   14aa0:	mov	r4, #1
   14aa4:	mov	r0, #0
   14aa8:	mov	r9, #1
   14aac:	movt	r7, #3
   14ab0:	movt	r6, #3
   14ab4:	movt	r8, #3
   14ab8:	ldr	sl, [r7]
   14abc:	str	r5, [r7]
   14ac0:	cmp	r0, #0
   14ac4:	beq	14b5c <ftello64@plt+0x330c>
   14ac8:	ldr	r0, [sp, #8]
   14acc:	ldr	r1, [r0]
   14ad0:	ldrb	r0, [r1]
   14ad4:	cmp	r0, #0
   14ad8:	beq	14b54 <ftello64@plt+0x3304>
   14adc:	add	sl, r1, #1
   14ae0:	uxtb	r0, r0
   14ae4:	cmp	r0, #9
   14ae8:	bne	14b24 <ftello64@plt+0x32d4>
   14aec:	b	14b38 <ftello64@plt+0x32e8>
   14af0:	ldr	r1, [r6]
   14af4:	ldr	r2, [r1]
   14af8:	add	r2, r2, #1
   14afc:	str	r2, [r1]
   14b00:	ldr	r1, [r8]
   14b04:	bl	117a8 <putc@plt>
   14b08:	str	r4, [r7]
   14b0c:	ldrb	r0, [sl], #1
   14b10:	cmp	r0, #0
   14b14:	beq	14b54 <ftello64@plt+0x3304>
   14b18:	uxtb	r0, r0
   14b1c:	cmp	r0, #9
   14b20:	beq	14b38 <ftello64@plt+0x32e8>
   14b24:	cmp	r0, #10
   14b28:	bne	14af0 <ftello64@plt+0x32a0>
   14b2c:	ldr	r1, [r6]
   14b30:	str	r5, [r1]
   14b34:	b	14b00 <ftello64@plt+0x32b0>
   14b38:	ldr	r1, [r6]
   14b3c:	ldr	r2, [r1]
   14b40:	asr	r3, r2, #31
   14b44:	add	r2, r2, r3, lsr #29
   14b48:	bic	r2, r2, #7
   14b4c:	add	r2, r2, #8
   14b50:	b	14afc <ftello64@plt+0x32ac>
   14b54:	mov	sl, #1
   14b58:	str	r5, [r7]
   14b5c:	ldr	r0, [sp, #8]
   14b60:	ldr	r1, [r0, r9, lsl #2]
   14b64:	ldr	r0, [sp]
   14b68:	str	r1, [r0, #16]
   14b6c:	mov	r1, #0
   14b70:	bl	16394 <ftello64@plt+0x4b44>
   14b74:	ldr	r0, [sp, #4]
   14b78:	add	r9, r9, #1
   14b7c:	cmp	r9, r0
   14b80:	beq	14b94 <ftello64@plt+0x3344>
   14b84:	ldr	r0, [r7]
   14b88:	cmp	r0, #0
   14b8c:	bne	14ac8 <ftello64@plt+0x3278>
   14b90:	b	14b5c <ftello64@plt+0x330c>
   14b94:	str	sl, [r7]
   14b98:	sub	sp, fp, #28
   14b9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ba0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   14ba4:	add	fp, sp, #24
   14ba8:	cmp	r1, #1
   14bac:	blt	14c24 <ftello64@plt+0x33d4>
   14bb0:	mov	r6, r1
   14bb4:	movw	r1, #21668	; 0x54a4
   14bb8:	mov	r8, r0
   14bbc:	mov	r5, r2
   14bc0:	movt	r1, #3
   14bc4:	ldr	r0, [r1]
   14bc8:	cmp	r0, #0
   14bcc:	beq	14bf4 <ftello64@plt+0x33a4>
   14bd0:	ldr	r7, [r5]
   14bd4:	add	r4, r1, #8
   14bd8:	mov	r1, r7
   14bdc:	bl	1152c <strcmp@plt>
   14be0:	cmp	r0, #0
   14be4:	beq	14c04 <ftello64@plt+0x33b4>
   14be8:	ldr	r0, [r4], #8
   14bec:	cmp	r0, #0
   14bf0:	bne	14bd8 <ftello64@plt+0x3388>
   14bf4:	cmp	r6, #3
   14bf8:	blt	14c24 <ftello64@plt+0x33d4>
   14bfc:	ldr	r0, [r5, #8]
   14c00:	b	14c10 <ftello64@plt+0x33c0>
   14c04:	cmp	r6, #2
   14c08:	blt	14c24 <ftello64@plt+0x33d4>
   14c0c:	ldr	r0, [r5, #4]
   14c10:	str	r0, [r8, #16]
   14c14:	mov	r0, r8
   14c18:	mov	r1, #0
   14c1c:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   14c20:	b	16394 <ftello64@plt+0x4b44>
   14c24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   14c28:	push	{r4, r5, r6, sl, fp, lr}
   14c2c:	add	fp, sp, #16
   14c30:	cmp	r1, #1
   14c34:	blt	14c60 <ftello64@plt+0x3410>
   14c38:	mov	r5, r2
   14c3c:	mov	r6, r1
   14c40:	mov	r4, r0
   14c44:	ldr	r0, [r5]
   14c48:	bl	12e08 <ftello64@plt+0x15b8>
   14c4c:	cmp	r0, #0
   14c50:	bne	14c64 <ftello64@plt+0x3414>
   14c54:	add	r5, r5, #4
   14c58:	subs	r6, r6, #1
   14c5c:	bne	14c44 <ftello64@plt+0x33f4>
   14c60:	pop	{r4, r5, r6, sl, fp, pc}
   14c64:	ldr	r0, [r0, #8]
   14c68:	mov	r1, #0
   14c6c:	str	r0, [r4, #16]
   14c70:	mov	r0, r4
   14c74:	pop	{r4, r5, r6, sl, fp, lr}
   14c78:	b	16394 <ftello64@plt+0x4b44>
   14c7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c80:	add	fp, sp, #28
   14c84:	sub	sp, sp, #4
   14c88:	movw	r8, #21664	; 0x54a0
   14c8c:	mov	r6, r0
   14c90:	movw	r0, #23444	; 0x5b94
   14c94:	movw	sl, #23452	; 0x5b9c
   14c98:	cmp	r1, #1
   14c9c:	movt	r8, #3
   14ca0:	movt	r0, #3
   14ca4:	movt	sl, #3
   14ca8:	ldr	r9, [r8]
   14cac:	str	r0, [r8]
   14cb0:	movw	r0, #23248	; 0x5ad0
   14cb4:	ldr	r7, [sl]
   14cb8:	movt	r0, #3
   14cbc:	ldr	r0, [r0]
   14cc0:	str	r0, [sl]
   14cc4:	blt	14cec <ftello64@plt+0x349c>
   14cc8:	mov	r4, r2
   14ccc:	mov	r5, r1
   14cd0:	ldr	r0, [r4], #4
   14cd4:	mov	r1, #0
   14cd8:	str	r0, [r6, #16]
   14cdc:	mov	r0, r6
   14ce0:	bl	16394 <ftello64@plt+0x4b44>
   14ce4:	subs	r5, r5, #1
   14ce8:	bne	14cd0 <ftello64@plt+0x3480>
   14cec:	str	r9, [r8]
   14cf0:	str	r7, [sl]
   14cf4:	sub	sp, fp, #28
   14cf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14cfc:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14d00:	add	fp, sp, #24
   14d04:	movw	r0, #23372	; 0x5b4c
   14d08:	movt	r0, #3
   14d0c:	ldr	r1, [r0]
   14d10:	ldrb	r0, [r1]
   14d14:	cmp	r0, #0
   14d18:	beq	14db4 <ftello64@plt+0x3564>
   14d1c:	movw	r8, #21664	; 0x54a0
   14d20:	movw	r6, #23452	; 0x5b9c
   14d24:	movw	r7, #23440	; 0x5b90
   14d28:	add	r4, r1, #1
   14d2c:	mov	r5, #1
   14d30:	mov	r9, #0
   14d34:	movt	r8, #3
   14d38:	movt	r6, #3
   14d3c:	movt	r7, #3
   14d40:	uxtb	r0, r0
   14d44:	cmp	r0, #9
   14d48:	bne	14d84 <ftello64@plt+0x3534>
   14d4c:	b	14d98 <ftello64@plt+0x3548>
   14d50:	ldr	r1, [r8]
   14d54:	ldr	r2, [r1]
   14d58:	add	r2, r2, #1
   14d5c:	str	r2, [r1]
   14d60:	ldr	r1, [r6]
   14d64:	bl	117a8 <putc@plt>
   14d68:	str	r5, [r7]
   14d6c:	ldrb	r0, [r4], #1
   14d70:	cmp	r0, #0
   14d74:	beq	14db4 <ftello64@plt+0x3564>
   14d78:	uxtb	r0, r0
   14d7c:	cmp	r0, #9
   14d80:	beq	14d98 <ftello64@plt+0x3548>
   14d84:	cmp	r0, #10
   14d88:	bne	14d50 <ftello64@plt+0x3500>
   14d8c:	ldr	r1, [r8]
   14d90:	str	r9, [r1]
   14d94:	b	14d60 <ftello64@plt+0x3510>
   14d98:	ldr	r1, [r8]
   14d9c:	ldr	r2, [r1]
   14da0:	asr	r3, r2, #31
   14da4:	add	r2, r2, r3, lsr #29
   14da8:	bic	r2, r2, #7
   14dac:	add	r2, r2, #8
   14db0:	b	14d5c <ftello64@plt+0x350c>
   14db4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14db8:	push	{fp, lr}
   14dbc:	mov	fp, sp
   14dc0:	mov	r0, #0
   14dc4:	cmp	r1, #1
   14dc8:	blt	14ddc <ftello64@plt+0x358c>
   14dcc:	ldr	r0, [r2]
   14dd0:	mov	r1, #0
   14dd4:	mov	r2, #0
   14dd8:	bl	116b8 <strtoul@plt>
   14ddc:	bl	116ac <exit@plt>
   14de0:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   14de4:	add	fp, sp, #24
   14de8:	ldr	r1, [r0]
   14dec:	ldrb	r0, [r1]
   14df0:	cmp	r0, #0
   14df4:	beq	14e90 <ftello64@plt+0x3640>
   14df8:	movw	r8, #21664	; 0x54a0
   14dfc:	movw	r6, #23452	; 0x5b9c
   14e00:	movw	r7, #23440	; 0x5b90
   14e04:	add	r4, r1, #1
   14e08:	mov	r5, #1
   14e0c:	mov	r9, #0
   14e10:	movt	r8, #3
   14e14:	movt	r6, #3
   14e18:	movt	r7, #3
   14e1c:	uxtb	r0, r0
   14e20:	cmp	r0, #9
   14e24:	bne	14e60 <ftello64@plt+0x3610>
   14e28:	b	14e74 <ftello64@plt+0x3624>
   14e2c:	ldr	r1, [r8]
   14e30:	ldr	r2, [r1]
   14e34:	add	r2, r2, #1
   14e38:	str	r2, [r1]
   14e3c:	ldr	r1, [r6]
   14e40:	bl	117a8 <putc@plt>
   14e44:	str	r5, [r7]
   14e48:	ldrb	r0, [r4], #1
   14e4c:	cmp	r0, #0
   14e50:	beq	14e90 <ftello64@plt+0x3640>
   14e54:	uxtb	r0, r0
   14e58:	cmp	r0, #9
   14e5c:	beq	14e74 <ftello64@plt+0x3624>
   14e60:	cmp	r0, #10
   14e64:	bne	14e2c <ftello64@plt+0x35dc>
   14e68:	ldr	r1, [r8]
   14e6c:	str	r9, [r1]
   14e70:	b	14e3c <ftello64@plt+0x35ec>
   14e74:	ldr	r1, [r8]
   14e78:	ldr	r2, [r1]
   14e7c:	asr	r3, r2, #31
   14e80:	add	r2, r2, r3, lsr #29
   14e84:	bic	r2, r2, #7
   14e88:	add	r2, r2, #8
   14e8c:	b	14e38 <ftello64@plt+0x35e8>
   14e90:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   14e94:	push	{r4, r5, r6, sl, fp, lr}
   14e98:	add	fp, sp, #16
   14e9c:	mov	r4, r0
   14ea0:	ldr	r0, [r0]
   14ea4:	mov	r5, r2
   14ea8:	mov	r6, r1
   14eac:	bl	11814 <if_nametoindex@plt>
   14eb0:	clz	r0, r0
   14eb4:	lsr	r0, r0, #5
   14eb8:	cmp	r0, r6
   14ebc:	popge	{r4, r5, r6, sl, fp, pc}
   14ec0:	ldr	r0, [r5, r0, lsl #2]
   14ec4:	mov	r1, #0
   14ec8:	str	r0, [r4, #16]
   14ecc:	mov	r0, r4
   14ed0:	pop	{r4, r5, r6, sl, fp, lr}
   14ed4:	b	16394 <ftello64@plt+0x4b44>
   14ed8:	push	{r4, r5, fp, lr}
   14edc:	add	fp, sp, #8
   14ee0:	mov	r5, r0
   14ee4:	ldr	r0, [r0]
   14ee8:	bl	11814 <if_nametoindex@plt>
   14eec:	mov	r4, r0
   14ef0:	cmp	r0, #0
   14ef4:	bne	14f14 <ftello64@plt+0x36c4>
   14ef8:	bl	116e8 <__errno_location@plt>
   14efc:	ldr	r1, [r0]
   14f00:	ldr	r3, [r5]
   14f04:	movw	r2, #10781	; 0x2a1d
   14f08:	mov	r0, #1
   14f0c:	movt	r2, #2
   14f10:	bl	11634 <error@plt>
   14f14:	movw	r0, #13331	; 0x3413
   14f18:	mov	r1, r4
   14f1c:	movt	r0, #2
   14f20:	bl	11544 <printf@plt>
   14f24:	movw	r1, #21664	; 0x54a0
   14f28:	movt	r1, #3
   14f2c:	ldr	r1, [r1]
   14f30:	ldr	r2, [r1]
   14f34:	add	r0, r2, r0
   14f38:	str	r0, [r1]
   14f3c:	movw	r0, #23440	; 0x5b90
   14f40:	mov	r1, #1
   14f44:	movt	r0, #3
   14f48:	str	r1, [r0]
   14f4c:	pop	{r4, r5, fp, pc}
   14f50:	push	{r4, r5, r6, sl, fp, lr}
   14f54:	add	fp, sp, #16
   14f58:	mov	r5, r2
   14f5c:	mov	r4, r0
   14f60:	ldr	r2, [r0, #4]
   14f64:	ldr	r0, [r0, #8]
   14f68:	mov	r6, r1
   14f6c:	movw	r1, #35093	; 0x8915
   14f70:	bl	19fcc <argp_parse@@Base+0x14cc>
   14f74:	cmp	r0, #0
   14f78:	bmi	14f8c <ftello64@plt+0x373c>
   14f7c:	cmp	r6, #1
   14f80:	blt	14fac <ftello64@plt+0x375c>
   14f84:	ldr	r0, [r5]
   14f88:	b	14f98 <ftello64@plt+0x3748>
   14f8c:	cmp	r6, #2
   14f90:	poplt	{r4, r5, r6, sl, fp, pc}
   14f94:	ldr	r0, [r5, #4]
   14f98:	str	r0, [r4, #16]
   14f9c:	mov	r0, r4
   14fa0:	mov	r1, #0
   14fa4:	pop	{r4, r5, r6, sl, fp, lr}
   14fa8:	b	16394 <ftello64@plt+0x4b44>
   14fac:	pop	{r4, r5, r6, sl, fp, pc}
   14fb0:	push	{r4, r5, r6, sl, fp, lr}
   14fb4:	add	fp, sp, #16
   14fb8:	mov	r5, r2
   14fbc:	mov	r4, r0
   14fc0:	ldr	r2, [r0, #4]
   14fc4:	ldr	r0, [r0, #8]
   14fc8:	mov	r6, r1
   14fcc:	movw	r1, #35093	; 0x8915
   14fd0:	bl	19fcc <argp_parse@@Base+0x14cc>
   14fd4:	cmn	r0, #1
   14fd8:	ble	14ff4 <ftello64@plt+0x37a4>
   14fdc:	ldr	r0, [r4, #4]
   14fe0:	mov	r1, r6
   14fe4:	mov	r2, r5
   14fe8:	add	r3, r0, #16
   14fec:	pop	{r4, r5, r6, sl, fp, lr}
   14ff0:	b	1684c <ftello64@plt+0x4ffc>
   14ff4:	bl	116e8 <__errno_location@plt>
   14ff8:	ldr	r1, [r0]
   14ffc:	ldr	r3, [r4, #4]
   15000:	movw	r2, #10822	; 0x2a46
   15004:	mov	r0, #1
   15008:	movt	r2, #2
   1500c:	pop	{r4, r5, r6, sl, fp, lr}
   15010:	b	11634 <error@plt>
   15014:	push	{r4, r5, r6, sl, fp, lr}
   15018:	add	fp, sp, #16
   1501c:	mov	r5, r2
   15020:	mov	r4, r0
   15024:	ldr	r2, [r0, #4]
   15028:	ldr	r0, [r0, #8]
   1502c:	mov	r6, r1
   15030:	movw	r1, #35099	; 0x891b
   15034:	bl	19fcc <argp_parse@@Base+0x14cc>
   15038:	cmp	r0, #0
   1503c:	bmi	15050 <ftello64@plt+0x3800>
   15040:	cmp	r6, #1
   15044:	blt	15070 <ftello64@plt+0x3820>
   15048:	ldr	r0, [r5]
   1504c:	b	1505c <ftello64@plt+0x380c>
   15050:	cmp	r6, #2
   15054:	poplt	{r4, r5, r6, sl, fp, pc}
   15058:	ldr	r0, [r5, #4]
   1505c:	str	r0, [r4, #16]
   15060:	mov	r0, r4
   15064:	mov	r1, #0
   15068:	pop	{r4, r5, r6, sl, fp, lr}
   1506c:	b	16394 <ftello64@plt+0x4b44>
   15070:	pop	{r4, r5, r6, sl, fp, pc}
   15074:	push	{r4, r5, r6, sl, fp, lr}
   15078:	add	fp, sp, #16
   1507c:	mov	r5, r2
   15080:	mov	r4, r0
   15084:	ldr	r2, [r0, #4]
   15088:	ldr	r0, [r0, #8]
   1508c:	mov	r6, r1
   15090:	movw	r1, #35099	; 0x891b
   15094:	bl	19fcc <argp_parse@@Base+0x14cc>
   15098:	cmn	r0, #1
   1509c:	ble	150b8 <ftello64@plt+0x3868>
   150a0:	ldr	r0, [r4, #4]
   150a4:	mov	r1, r6
   150a8:	mov	r2, r5
   150ac:	add	r3, r0, #16
   150b0:	pop	{r4, r5, r6, sl, fp, lr}
   150b4:	b	1684c <ftello64@plt+0x4ffc>
   150b8:	bl	116e8 <__errno_location@plt>
   150bc:	ldr	r1, [r0]
   150c0:	ldr	r3, [r4, #4]
   150c4:	movw	r2, #10860	; 0x2a6c
   150c8:	mov	r0, #1
   150cc:	movt	r2, #2
   150d0:	pop	{r4, r5, r6, sl, fp, lr}
   150d4:	b	11634 <error@plt>
   150d8:	push	{r4, r5, r6, r7, fp, lr}
   150dc:	add	fp, sp, #16
   150e0:	sub	sp, sp, #8
   150e4:	mov	r4, r0
   150e8:	movw	r0, #3700	; 0xe74
   150ec:	mov	r6, r1
   150f0:	add	r1, sp, #4
   150f4:	mov	r5, r2
   150f8:	movt	r0, #2
   150fc:	bl	11ec4 <ftello64@plt+0x674>
   15100:	cmp	r0, #0
   15104:	beq	15158 <ftello64@plt+0x3908>
   15108:	mov	r7, r0
   1510c:	ldr	r2, [r4, #4]
   15110:	ldr	r0, [r4, #8]
   15114:	movw	r1, #35091	; 0x8913
   15118:	bl	19fcc <argp_parse@@Base+0x14cc>
   1511c:	cmn	r0, #1
   15120:	ble	15158 <ftello64@plt+0x3908>
   15124:	ldr	r2, [r4, #4]
   15128:	ldrh	r0, [r2, #16]
   1512c:	tst	r7, r0
   15130:	beq	15158 <ftello64@plt+0x3908>
   15134:	ldr	r0, [r4, #8]
   15138:	movw	r1, #35097	; 0x8919
   1513c:	bl	19fcc <argp_parse@@Base+0x14cc>
   15140:	cmp	r0, #0
   15144:	bmi	15158 <ftello64@plt+0x3908>
   15148:	cmp	r6, #1
   1514c:	blt	15174 <ftello64@plt+0x3924>
   15150:	ldr	r0, [r5]
   15154:	b	15164 <ftello64@plt+0x3914>
   15158:	cmp	r6, #2
   1515c:	blt	15174 <ftello64@plt+0x3924>
   15160:	ldr	r0, [r5, #4]
   15164:	str	r0, [r4, #16]
   15168:	mov	r0, r4
   1516c:	mov	r1, #0
   15170:	bl	16394 <ftello64@plt+0x4b44>
   15174:	sub	sp, fp, #16
   15178:	pop	{r4, r5, r6, r7, fp, pc}
   1517c:	push	{r4, r5, r6, sl, fp, lr}
   15180:	add	fp, sp, #16
   15184:	mov	r5, r2
   15188:	mov	r4, r0
   1518c:	ldr	r2, [r0, #4]
   15190:	ldr	r0, [r0, #8]
   15194:	mov	r6, r1
   15198:	movw	r1, #35097	; 0x8919
   1519c:	bl	19fcc <argp_parse@@Base+0x14cc>
   151a0:	cmn	r0, #1
   151a4:	ble	151c0 <ftello64@plt+0x3970>
   151a8:	ldr	r0, [r4, #4]
   151ac:	mov	r1, r6
   151b0:	mov	r2, r5
   151b4:	add	r3, r0, #16
   151b8:	pop	{r4, r5, r6, sl, fp, lr}
   151bc:	b	1684c <ftello64@plt+0x4ffc>
   151c0:	bl	116e8 <__errno_location@plt>
   151c4:	ldr	r1, [r0]
   151c8:	ldr	r3, [r4, #4]
   151cc:	movw	r2, #10901	; 0x2a95
   151d0:	mov	r0, #1
   151d4:	movt	r2, #2
   151d8:	pop	{r4, r5, r6, sl, fp, lr}
   151dc:	b	11634 <error@plt>
   151e0:	push	{r4, r5, r6, r7, fp, lr}
   151e4:	add	fp, sp, #16
   151e8:	sub	sp, sp, #8
   151ec:	mov	r4, r0
   151f0:	movw	r0, #3725	; 0xe8d
   151f4:	mov	r6, r1
   151f8:	add	r1, sp, #4
   151fc:	mov	r5, r2
   15200:	movt	r0, #2
   15204:	bl	11ec4 <ftello64@plt+0x674>
   15208:	cmp	r0, #0
   1520c:	beq	15260 <ftello64@plt+0x3a10>
   15210:	mov	r7, r0
   15214:	ldr	r2, [r4, #4]
   15218:	ldr	r0, [r4, #8]
   1521c:	movw	r1, #35091	; 0x8913
   15220:	bl	19fcc <argp_parse@@Base+0x14cc>
   15224:	cmn	r0, #1
   15228:	ble	15260 <ftello64@plt+0x3a10>
   1522c:	ldr	r2, [r4, #4]
   15230:	ldrh	r0, [r2, #16]
   15234:	tst	r7, r0
   15238:	beq	15260 <ftello64@plt+0x3a10>
   1523c:	ldr	r0, [r4, #8]
   15240:	movw	r1, #35095	; 0x8917
   15244:	bl	19fcc <argp_parse@@Base+0x14cc>
   15248:	cmp	r0, #0
   1524c:	bmi	15260 <ftello64@plt+0x3a10>
   15250:	cmp	r6, #1
   15254:	blt	1527c <ftello64@plt+0x3a2c>
   15258:	ldr	r0, [r5]
   1525c:	b	1526c <ftello64@plt+0x3a1c>
   15260:	cmp	r6, #2
   15264:	blt	1527c <ftello64@plt+0x3a2c>
   15268:	ldr	r0, [r5, #4]
   1526c:	str	r0, [r4, #16]
   15270:	mov	r0, r4
   15274:	mov	r1, #0
   15278:	bl	16394 <ftello64@plt+0x4b44>
   1527c:	sub	sp, fp, #16
   15280:	pop	{r4, r5, r6, r7, fp, pc}
   15284:	push	{r4, r5, r6, sl, fp, lr}
   15288:	add	fp, sp, #16
   1528c:	mov	r5, r2
   15290:	mov	r4, r0
   15294:	ldr	r2, [r0, #4]
   15298:	ldr	r0, [r0, #8]
   1529c:	mov	r6, r1
   152a0:	movw	r1, #35095	; 0x8917
   152a4:	bl	19fcc <argp_parse@@Base+0x14cc>
   152a8:	cmn	r0, #1
   152ac:	ble	152c8 <ftello64@plt+0x3a78>
   152b0:	ldr	r0, [r4, #4]
   152b4:	mov	r1, r6
   152b8:	mov	r2, r5
   152bc:	add	r3, r0, #16
   152c0:	pop	{r4, r5, r6, sl, fp, lr}
   152c4:	b	1684c <ftello64@plt+0x4ffc>
   152c8:	bl	116e8 <__errno_location@plt>
   152cc:	ldr	r1, [r0]
   152d0:	ldr	r3, [r4, #4]
   152d4:	movw	r2, #10942	; 0x2abe
   152d8:	mov	r0, #1
   152dc:	movt	r2, #2
   152e0:	pop	{r4, r5, r6, sl, fp, lr}
   152e4:	b	11634 <error@plt>
   152e8:	push	{r4, r5, r6, sl, fp, lr}
   152ec:	add	fp, sp, #16
   152f0:	mov	r5, r2
   152f4:	mov	r4, r0
   152f8:	ldr	r2, [r0, #4]
   152fc:	ldr	r0, [r0, #8]
   15300:	mov	r6, r1
   15304:	movw	r1, #35091	; 0x8913
   15308:	bl	19fcc <argp_parse@@Base+0x14cc>
   1530c:	cmp	r0, #0
   15310:	bmi	15324 <ftello64@plt+0x3ad4>
   15314:	cmp	r6, #1
   15318:	blt	15344 <ftello64@plt+0x3af4>
   1531c:	ldr	r0, [r5]
   15320:	b	15330 <ftello64@plt+0x3ae0>
   15324:	cmp	r6, #2
   15328:	poplt	{r4, r5, r6, sl, fp, pc}
   1532c:	ldr	r0, [r5, #4]
   15330:	str	r0, [r4, #16]
   15334:	mov	r0, r4
   15338:	mov	r1, #0
   1533c:	pop	{r4, r5, r6, sl, fp, lr}
   15340:	b	16394 <ftello64@plt+0x4b44>
   15344:	pop	{r4, r5, r6, sl, fp, pc}
   15348:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1534c:	add	fp, sp, #24
   15350:	sub	sp, sp, #16
   15354:	mov	r4, r2
   15358:	mov	r6, r0
   1535c:	ldr	r2, [r0, #4]
   15360:	ldr	r0, [r0, #8]
   15364:	mov	r5, r1
   15368:	movw	r1, #35091	; 0x8913
   1536c:	bl	19fcc <argp_parse@@Base+0x14cc>
   15370:	cmn	r0, #1
   15374:	ble	153ec <ftello64@plt+0x3b9c>
   15378:	ldr	r0, [r6, #4]
   1537c:	cmp	r5, #1
   15380:	ldrh	r6, [r0, #16]
   15384:	blt	15410 <ftello64@plt+0x3bc0>
   15388:	ldr	r7, [r4]
   1538c:	movw	r1, #12884	; 0x3254
   15390:	movt	r1, #2
   15394:	mov	r0, r7
   15398:	bl	1152c <strcmp@plt>
   1539c:	cmp	r0, #0
   153a0:	beq	15428 <ftello64@plt+0x3bd8>
   153a4:	movw	r1, #10101	; 0x2775
   153a8:	mov	r0, r7
   153ac:	movt	r1, #2
   153b0:	bl	1152c <strcmp@plt>
   153b4:	cmp	r0, #0
   153b8:	beq	15440 <ftello64@plt+0x3bf0>
   153bc:	movw	r1, #11099	; 0x2b5b
   153c0:	mov	r0, r7
   153c4:	movt	r1, #2
   153c8:	bl	1152c <strcmp@plt>
   153cc:	cmp	r0, #0
   153d0:	bne	154f8 <ftello64@plt+0x3ca8>
   153d4:	sub	r1, r5, #1
   153d8:	add	r2, r4, #4
   153dc:	mov	r3, r6
   153e0:	sub	sp, fp, #24
   153e4:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   153e8:	b	169ec <ftello64@plt+0x519c>
   153ec:	bl	116e8 <__errno_location@plt>
   153f0:	ldr	r1, [r0]
   153f4:	ldr	r3, [r6, #4]
   153f8:	movw	r2, #11060	; 0x2b34
   153fc:	mov	r0, #1
   15400:	movt	r2, #2
   15404:	sub	sp, fp, #24
   15408:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1540c:	b	11634 <error@plt>
   15410:	mov	r1, r5
   15414:	mov	r2, r4
   15418:	mov	r3, r6
   1541c:	sub	sp, fp, #24
   15420:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   15424:	b	169ec <ftello64@plt+0x519c>
   15428:	sub	r1, r5, #1
   1542c:	add	r2, r4, #4
   15430:	mov	r3, r6
   15434:	sub	sp, fp, #24
   15438:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   1543c:	b	16030 <ftello64@plt+0x47e0>
   15440:	add	r4, sp, #1
   15444:	mov	r0, r6
   15448:	mov	r2, #15
   1544c:	mov	r1, r4
   15450:	bl	11f9c <ftello64@plt+0x74c>
   15454:	ldrb	r0, [sp, #1]
   15458:	cmp	r0, #0
   1545c:	beq	154f8 <ftello64@plt+0x3ca8>
   15460:	movw	r8, #21664	; 0x54a0
   15464:	movw	r6, #23452	; 0x5b9c
   15468:	movw	r7, #23440	; 0x5b90
   1546c:	add	r4, r4, #1
   15470:	mov	r5, #1
   15474:	mov	r9, #0
   15478:	movt	r8, #3
   1547c:	movt	r6, #3
   15480:	movt	r7, #3
   15484:	uxtb	r0, r0
   15488:	cmp	r0, #9
   1548c:	bne	154c8 <ftello64@plt+0x3c78>
   15490:	b	154dc <ftello64@plt+0x3c8c>
   15494:	ldr	r1, [r8]
   15498:	ldr	r2, [r1]
   1549c:	add	r2, r2, #1
   154a0:	str	r2, [r1]
   154a4:	ldr	r1, [r6]
   154a8:	bl	117a8 <putc@plt>
   154ac:	ldrb	r0, [r4], #1
   154b0:	str	r5, [r7]
   154b4:	cmp	r0, #0
   154b8:	beq	154f8 <ftello64@plt+0x3ca8>
   154bc:	uxtb	r0, r0
   154c0:	cmp	r0, #9
   154c4:	beq	154dc <ftello64@plt+0x3c8c>
   154c8:	cmp	r0, #10
   154cc:	bne	15494 <ftello64@plt+0x3c44>
   154d0:	ldr	r1, [r8]
   154d4:	str	r9, [r1]
   154d8:	b	154a4 <ftello64@plt+0x3c54>
   154dc:	ldr	r1, [r8]
   154e0:	ldr	r2, [r1]
   154e4:	asr	r3, r2, #31
   154e8:	add	r2, r2, r3, lsr #29
   154ec:	bic	r2, r2, #7
   154f0:	add	r2, r2, #8
   154f4:	b	154a0 <ftello64@plt+0x3c50>
   154f8:	sub	sp, fp, #24
   154fc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   15500:	push	{r4, r5, r6, sl, fp, lr}
   15504:	add	fp, sp, #16
   15508:	mov	r5, r2
   1550c:	mov	r4, r0
   15510:	ldr	r2, [r0, #4]
   15514:	ldr	r0, [r0, #8]
   15518:	mov	r6, r1
   1551c:	movw	r1, #35105	; 0x8921
   15520:	bl	19fcc <argp_parse@@Base+0x14cc>
   15524:	cmp	r0, #0
   15528:	bmi	1553c <ftello64@plt+0x3cec>
   1552c:	cmp	r6, #1
   15530:	blt	1555c <ftello64@plt+0x3d0c>
   15534:	ldr	r0, [r5]
   15538:	b	15548 <ftello64@plt+0x3cf8>
   1553c:	cmp	r6, #2
   15540:	poplt	{r4, r5, r6, sl, fp, pc}
   15544:	ldr	r0, [r5, #4]
   15548:	str	r0, [r4, #16]
   1554c:	mov	r0, r4
   15550:	mov	r1, #0
   15554:	pop	{r4, r5, r6, sl, fp, lr}
   15558:	b	16394 <ftello64@plt+0x4b44>
   1555c:	pop	{r4, r5, r6, sl, fp, pc}
   15560:	push	{r4, r5, r6, sl, fp, lr}
   15564:	add	fp, sp, #16
   15568:	mov	r5, r2
   1556c:	mov	r4, r0
   15570:	ldr	r2, [r0, #4]
   15574:	ldr	r0, [r0, #8]
   15578:	mov	r6, r1
   1557c:	movw	r1, #35105	; 0x8921
   15580:	bl	19fcc <argp_parse@@Base+0x14cc>
   15584:	cmn	r0, #1
   15588:	ble	155a4 <ftello64@plt+0x3d54>
   1558c:	ldr	r0, [r4, #4]
   15590:	mov	r1, r6
   15594:	mov	r2, r5
   15598:	ldr	r3, [r0, #16]
   1559c:	pop	{r4, r5, r6, sl, fp, lr}
   155a0:	b	16030 <ftello64@plt+0x47e0>
   155a4:	bl	116e8 <__errno_location@plt>
   155a8:	ldr	r1, [r0]
   155ac:	ldr	r3, [r4, #4]
   155b0:	movw	r2, #10983	; 0x2ae7
   155b4:	mov	r0, #1
   155b8:	movt	r2, #2
   155bc:	pop	{r4, r5, r6, sl, fp, lr}
   155c0:	b	11634 <error@plt>
   155c4:	push	{r4, r5, r6, sl, fp, lr}
   155c8:	add	fp, sp, #16
   155cc:	mov	r5, r2
   155d0:	mov	r4, r0
   155d4:	ldr	r2, [r0, #4]
   155d8:	ldr	r0, [r0, #8]
   155dc:	mov	r6, r1
   155e0:	movw	r1, #35101	; 0x891d
   155e4:	bl	19fcc <argp_parse@@Base+0x14cc>
   155e8:	cmp	r0, #0
   155ec:	bmi	15610 <ftello64@plt+0x3dc0>
   155f0:	ldr	r0, [r4, #4]
   155f4:	ldr	r0, [r0, #16]
   155f8:	cmp	r0, #1
   155fc:	blt	15610 <ftello64@plt+0x3dc0>
   15600:	cmp	r6, #1
   15604:	blt	15630 <ftello64@plt+0x3de0>
   15608:	ldr	r0, [r5]
   1560c:	b	1561c <ftello64@plt+0x3dcc>
   15610:	cmp	r6, #2
   15614:	poplt	{r4, r5, r6, sl, fp, pc}
   15618:	ldr	r0, [r5, #4]
   1561c:	str	r0, [r4, #16]
   15620:	mov	r0, r4
   15624:	mov	r1, #0
   15628:	pop	{r4, r5, r6, sl, fp, lr}
   1562c:	b	16394 <ftello64@plt+0x4b44>
   15630:	pop	{r4, r5, r6, sl, fp, pc}
   15634:	push	{r4, r5, r6, sl, fp, lr}
   15638:	add	fp, sp, #16
   1563c:	mov	r5, r2
   15640:	mov	r4, r0
   15644:	ldr	r2, [r0, #4]
   15648:	ldr	r0, [r0, #8]
   1564c:	mov	r6, r1
   15650:	movw	r1, #35101	; 0x891d
   15654:	bl	19fcc <argp_parse@@Base+0x14cc>
   15658:	cmn	r0, #1
   1565c:	ble	15678 <ftello64@plt+0x3e28>
   15660:	ldr	r0, [r4, #4]
   15664:	mov	r1, r6
   15668:	mov	r2, r5
   1566c:	ldr	r3, [r0, #16]
   15670:	pop	{r4, r5, r6, sl, fp, lr}
   15674:	b	16030 <ftello64@plt+0x47e0>
   15678:	bl	116e8 <__errno_location@plt>
   1567c:	ldr	r1, [r0]
   15680:	ldr	r3, [r4, #4]
   15684:	movw	r2, #11020	; 0x2b0c
   15688:	mov	r0, #1
   1568c:	movt	r2, #2
   15690:	pop	{r4, r5, r6, sl, fp, lr}
   15694:	b	11634 <error@plt>
   15698:	cmp	r1, #2
   1569c:	bxlt	lr
   156a0:	ldr	r1, [r2, #4]
   156a4:	str	r1, [r0, #16]
   156a8:	mov	r1, #0
   156ac:	b	16394 <ftello64@plt+0x4b44>
   156b0:	push	{r4, r5, r6, r7, fp, lr}
   156b4:	add	fp, sp, #16
   156b8:	movw	r4, #21664	; 0x54a0
   156bc:	movw	r5, #23452	; 0x5b9c
   156c0:	movt	r4, #3
   156c4:	movt	r5, #3
   156c8:	ldr	r0, [r4]
   156cc:	ldr	r1, [r0]
   156d0:	add	r1, r1, #1
   156d4:	str	r1, [r0]
   156d8:	mov	r0, #40	; 0x28
   156dc:	ldr	r1, [r5]
   156e0:	bl	117a8 <putc@plt>
   156e4:	movw	r6, #23440	; 0x5b90
   156e8:	ldr	r0, [r4]
   156ec:	mov	r7, #1
   156f0:	movt	r6, #3
   156f4:	str	r7, [r6]
   156f8:	ldr	r1, [r0]
   156fc:	add	r1, r1, #1
   15700:	str	r1, [r0]
   15704:	mov	r0, #110	; 0x6e
   15708:	ldr	r1, [r5]
   1570c:	bl	117a8 <putc@plt>
   15710:	ldr	r0, [r4]
   15714:	str	r7, [r6]
   15718:	ldr	r1, [r0]
   1571c:	add	r1, r1, #1
   15720:	str	r1, [r0]
   15724:	mov	r0, #111	; 0x6f
   15728:	ldr	r1, [r5]
   1572c:	bl	117a8 <putc@plt>
   15730:	ldr	r0, [r4]
   15734:	str	r7, [r6]
   15738:	ldr	r1, [r0]
   1573c:	add	r1, r1, #1
   15740:	str	r1, [r0]
   15744:	mov	r0, #116	; 0x74
   15748:	ldr	r1, [r5]
   1574c:	bl	117a8 <putc@plt>
   15750:	ldr	r0, [r4]
   15754:	str	r7, [r6]
   15758:	ldr	r1, [r0]
   1575c:	add	r1, r1, #1
   15760:	str	r1, [r0]
   15764:	mov	r0, #32
   15768:	ldr	r1, [r5]
   1576c:	bl	117a8 <putc@plt>
   15770:	ldr	r0, [r4]
   15774:	str	r7, [r6]
   15778:	ldr	r1, [r0]
   1577c:	add	r1, r1, #1
   15780:	str	r1, [r0]
   15784:	mov	r0, #107	; 0x6b
   15788:	ldr	r1, [r5]
   1578c:	bl	117a8 <putc@plt>
   15790:	ldr	r0, [r4]
   15794:	str	r7, [r6]
   15798:	ldr	r1, [r0]
   1579c:	add	r1, r1, #1
   157a0:	str	r1, [r0]
   157a4:	mov	r0, #110	; 0x6e
   157a8:	ldr	r1, [r5]
   157ac:	bl	117a8 <putc@plt>
   157b0:	ldr	r0, [r4]
   157b4:	str	r7, [r6]
   157b8:	ldr	r1, [r0]
   157bc:	add	r1, r1, #1
   157c0:	str	r1, [r0]
   157c4:	mov	r0, #111	; 0x6f
   157c8:	ldr	r1, [r5]
   157cc:	bl	117a8 <putc@plt>
   157d0:	ldr	r0, [r4]
   157d4:	str	r7, [r6]
   157d8:	ldr	r1, [r0]
   157dc:	add	r1, r1, #1
   157e0:	str	r1, [r0]
   157e4:	mov	r0, #119	; 0x77
   157e8:	ldr	r1, [r5]
   157ec:	bl	117a8 <putc@plt>
   157f0:	ldr	r0, [r4]
   157f4:	str	r7, [r6]
   157f8:	ldr	r1, [r0]
   157fc:	add	r1, r1, #1
   15800:	str	r1, [r0]
   15804:	mov	r0, #110	; 0x6e
   15808:	ldr	r1, [r5]
   1580c:	bl	117a8 <putc@plt>
   15810:	ldr	r0, [r4]
   15814:	str	r7, [r6]
   15818:	ldr	r1, [r0]
   1581c:	add	r1, r1, #1
   15820:	str	r1, [r0]
   15824:	mov	r0, #41	; 0x29
   15828:	ldr	r1, [r5]
   1582c:	bl	117a8 <putc@plt>
   15830:	str	r7, [r6]
   15834:	pop	{r4, r5, r6, r7, fp, pc}
   15838:	cmp	r1, #2
   1583c:	bxlt	lr
   15840:	ldr	r1, [r2, #4]
   15844:	str	r1, [r0, #16]
   15848:	mov	r1, #0
   1584c:	b	16394 <ftello64@plt+0x4b44>
   15850:	push	{r4, r5, r6, r7, fp, lr}
   15854:	add	fp, sp, #16
   15858:	movw	r4, #21664	; 0x54a0
   1585c:	movw	r5, #23452	; 0x5b9c
   15860:	movt	r4, #3
   15864:	movt	r5, #3
   15868:	ldr	r0, [r4]
   1586c:	ldr	r1, [r0]
   15870:	add	r1, r1, #1
   15874:	str	r1, [r0]
   15878:	mov	r0, #40	; 0x28
   1587c:	ldr	r1, [r5]
   15880:	bl	117a8 <putc@plt>
   15884:	movw	r6, #23440	; 0x5b90
   15888:	ldr	r0, [r4]
   1588c:	mov	r7, #1
   15890:	movt	r6, #3
   15894:	str	r7, [r6]
   15898:	ldr	r1, [r0]
   1589c:	add	r1, r1, #1
   158a0:	str	r1, [r0]
   158a4:	mov	r0, #110	; 0x6e
   158a8:	ldr	r1, [r5]
   158ac:	bl	117a8 <putc@plt>
   158b0:	ldr	r0, [r4]
   158b4:	str	r7, [r6]
   158b8:	ldr	r1, [r0]
   158bc:	add	r1, r1, #1
   158c0:	str	r1, [r0]
   158c4:	mov	r0, #111	; 0x6f
   158c8:	ldr	r1, [r5]
   158cc:	bl	117a8 <putc@plt>
   158d0:	ldr	r0, [r4]
   158d4:	str	r7, [r6]
   158d8:	ldr	r1, [r0]
   158dc:	add	r1, r1, #1
   158e0:	str	r1, [r0]
   158e4:	mov	r0, #116	; 0x74
   158e8:	ldr	r1, [r5]
   158ec:	bl	117a8 <putc@plt>
   158f0:	ldr	r0, [r4]
   158f4:	str	r7, [r6]
   158f8:	ldr	r1, [r0]
   158fc:	add	r1, r1, #1
   15900:	str	r1, [r0]
   15904:	mov	r0, #32
   15908:	ldr	r1, [r5]
   1590c:	bl	117a8 <putc@plt>
   15910:	ldr	r0, [r4]
   15914:	str	r7, [r6]
   15918:	ldr	r1, [r0]
   1591c:	add	r1, r1, #1
   15920:	str	r1, [r0]
   15924:	mov	r0, #107	; 0x6b
   15928:	ldr	r1, [r5]
   1592c:	bl	117a8 <putc@plt>
   15930:	ldr	r0, [r4]
   15934:	str	r7, [r6]
   15938:	ldr	r1, [r0]
   1593c:	add	r1, r1, #1
   15940:	str	r1, [r0]
   15944:	mov	r0, #110	; 0x6e
   15948:	ldr	r1, [r5]
   1594c:	bl	117a8 <putc@plt>
   15950:	ldr	r0, [r4]
   15954:	str	r7, [r6]
   15958:	ldr	r1, [r0]
   1595c:	add	r1, r1, #1
   15960:	str	r1, [r0]
   15964:	mov	r0, #111	; 0x6f
   15968:	ldr	r1, [r5]
   1596c:	bl	117a8 <putc@plt>
   15970:	ldr	r0, [r4]
   15974:	str	r7, [r6]
   15978:	ldr	r1, [r0]
   1597c:	add	r1, r1, #1
   15980:	str	r1, [r0]
   15984:	mov	r0, #119	; 0x77
   15988:	ldr	r1, [r5]
   1598c:	bl	117a8 <putc@plt>
   15990:	ldr	r0, [r4]
   15994:	str	r7, [r6]
   15998:	ldr	r1, [r0]
   1599c:	add	r1, r1, #1
   159a0:	str	r1, [r0]
   159a4:	mov	r0, #110	; 0x6e
   159a8:	ldr	r1, [r5]
   159ac:	bl	117a8 <putc@plt>
   159b0:	ldr	r0, [r4]
   159b4:	str	r7, [r6]
   159b8:	ldr	r1, [r0]
   159bc:	add	r1, r1, #1
   159c0:	str	r1, [r0]
   159c4:	mov	r0, #41	; 0x29
   159c8:	ldr	r1, [r5]
   159cc:	bl	117a8 <putc@plt>
   159d0:	str	r7, [r6]
   159d4:	pop	{r4, r5, r6, r7, fp, pc}
   159d8:	push	{r4, r5, r6, sl, fp, lr}
   159dc:	add	fp, sp, #16
   159e0:	mov	r5, r2
   159e4:	mov	r4, r0
   159e8:	ldr	r2, [r0, #4]
   159ec:	ldr	r0, [r0, #8]
   159f0:	mov	r6, r1
   159f4:	movw	r1, #35184	; 0x8970
   159f8:	bl	19fcc <argp_parse@@Base+0x14cc>
   159fc:	cmp	r0, #0
   15a00:	bmi	15a14 <ftello64@plt+0x41c4>
   15a04:	cmp	r6, #1
   15a08:	blt	15a34 <ftello64@plt+0x41e4>
   15a0c:	ldr	r0, [r5]
   15a10:	b	15a20 <ftello64@plt+0x41d0>
   15a14:	cmp	r6, #2
   15a18:	poplt	{r4, r5, r6, sl, fp, pc}
   15a1c:	ldr	r0, [r5, #4]
   15a20:	str	r0, [r4, #16]
   15a24:	mov	r0, r4
   15a28:	mov	r1, #0
   15a2c:	pop	{r4, r5, r6, sl, fp, lr}
   15a30:	b	16394 <ftello64@plt+0x4b44>
   15a34:	pop	{r4, r5, r6, sl, fp, pc}
   15a38:	ldr	r3, [r0, #4]
   15a3c:	ldrb	r3, [r3, #26]
   15a40:	cmp	r3, #0
   15a44:	beq	15a60 <ftello64@plt+0x4210>
   15a48:	cmp	r1, #1
   15a4c:	blt	15a78 <ftello64@plt+0x4228>
   15a50:	ldr	r1, [r2]
   15a54:	str	r1, [r0, #16]
   15a58:	mov	r1, #0
   15a5c:	b	16394 <ftello64@plt+0x4b44>
   15a60:	cmp	r1, #2
   15a64:	bxlt	lr
   15a68:	ldr	r1, [r2, #4]
   15a6c:	str	r1, [r0, #16]
   15a70:	mov	r1, #0
   15a74:	b	16394 <ftello64@plt+0x4b44>
   15a78:	bx	lr
   15a7c:	ldr	r0, [r0, #4]
   15a80:	ldrb	r3, [r0, #26]
   15a84:	b	16030 <ftello64@plt+0x47e0>
   15a88:	ldr	r3, [r0, #4]
   15a8c:	ldrh	r3, [r3, #24]
   15a90:	cmp	r3, #256	; 0x100
   15a94:	bcc	15ab0 <ftello64@plt+0x4260>
   15a98:	cmp	r1, #1
   15a9c:	blt	15ac8 <ftello64@plt+0x4278>
   15aa0:	ldr	r1, [r2]
   15aa4:	str	r1, [r0, #16]
   15aa8:	mov	r1, #0
   15aac:	b	16394 <ftello64@plt+0x4b44>
   15ab0:	cmp	r1, #2
   15ab4:	bxlt	lr
   15ab8:	ldr	r1, [r2, #4]
   15abc:	str	r1, [r0, #16]
   15ac0:	mov	r1, #0
   15ac4:	b	16394 <ftello64@plt+0x4b44>
   15ac8:	bx	lr
   15acc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ad0:	add	fp, sp, #28
   15ad4:	sub	sp, sp, #4
   15ad8:	ldr	r0, [r0, #4]
   15adc:	ldrh	r3, [r0, #24]
   15ae0:	cmp	r3, #255	; 0xff
   15ae4:	bls	15af4 <ftello64@plt+0x42a4>
   15ae8:	sub	sp, fp, #28
   15aec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15af0:	b	16030 <ftello64@plt+0x47e0>
   15af4:	movw	sl, #21664	; 0x54a0
   15af8:	movw	r6, #23452	; 0x5b9c
   15afc:	movw	r7, #23440	; 0x5b90
   15b00:	movw	r4, #11106	; 0x2b62
   15b04:	mov	r0, #40	; 0x28
   15b08:	mov	r8, #1
   15b0c:	mov	r9, #0
   15b10:	mov	r5, #1
   15b14:	movt	sl, #3
   15b18:	movt	r6, #3
   15b1c:	movt	r7, #3
   15b20:	movt	r4, #2
   15b24:	uxtb	r0, r0
   15b28:	cmp	r0, #9
   15b2c:	bne	15b6c <ftello64@plt+0x431c>
   15b30:	b	15b80 <ftello64@plt+0x4330>
   15b34:	ldr	r1, [sl]
   15b38:	ldr	r2, [r1]
   15b3c:	add	r2, r2, #1
   15b40:	str	r2, [r1]
   15b44:	ldr	r1, [r6]
   15b48:	bl	117a8 <putc@plt>
   15b4c:	ldrb	r0, [r4, r5]
   15b50:	add	r5, r5, #1
   15b54:	str	r8, [r7]
   15b58:	cmp	r5, #16
   15b5c:	beq	15b9c <ftello64@plt+0x434c>
   15b60:	uxtb	r0, r0
   15b64:	cmp	r0, #9
   15b68:	beq	15b80 <ftello64@plt+0x4330>
   15b6c:	cmp	r0, #10
   15b70:	bne	15b34 <ftello64@plt+0x42e4>
   15b74:	ldr	r1, [sl]
   15b78:	str	r9, [r1]
   15b7c:	b	15b44 <ftello64@plt+0x42f4>
   15b80:	ldr	r1, [sl]
   15b84:	ldr	r2, [r1]
   15b88:	asr	r3, r2, #31
   15b8c:	add	r2, r2, r3, lsr #29
   15b90:	bic	r2, r2, #7
   15b94:	add	r2, r2, #8
   15b98:	b	15b40 <ftello64@plt+0x42f0>
   15b9c:	sub	sp, fp, #28
   15ba0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ba4:	ldr	r3, [r0, #4]
   15ba8:	ldr	r3, [r3, #16]
   15bac:	cmp	r3, #0
   15bb0:	beq	15bcc <ftello64@plt+0x437c>
   15bb4:	cmp	r1, #1
   15bb8:	blt	15be4 <ftello64@plt+0x4394>
   15bbc:	ldr	r1, [r2]
   15bc0:	str	r1, [r0, #16]
   15bc4:	mov	r1, #0
   15bc8:	b	16394 <ftello64@plt+0x4b44>
   15bcc:	cmp	r1, #2
   15bd0:	bxlt	lr
   15bd4:	ldr	r1, [r2, #4]
   15bd8:	str	r1, [r0, #16]
   15bdc:	mov	r1, #0
   15be0:	b	16394 <ftello64@plt+0x4b44>
   15be4:	bx	lr
   15be8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bec:	add	fp, sp, #28
   15bf0:	sub	sp, sp, #4
   15bf4:	ldr	r0, [r0, #4]
   15bf8:	ldr	r3, [r0, #16]
   15bfc:	cmp	r3, #0
   15c00:	beq	15c10 <ftello64@plt+0x43c0>
   15c04:	sub	sp, fp, #28
   15c08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c0c:	b	161dc <ftello64@plt+0x498c>
   15c10:	movw	sl, #21664	; 0x54a0
   15c14:	movw	r6, #23452	; 0x5b9c
   15c18:	movw	r7, #23440	; 0x5b90
   15c1c:	movw	r4, #11106	; 0x2b62
   15c20:	mov	r0, #40	; 0x28
   15c24:	mov	r8, #1
   15c28:	mov	r9, #0
   15c2c:	mov	r5, #1
   15c30:	movt	sl, #3
   15c34:	movt	r6, #3
   15c38:	movt	r7, #3
   15c3c:	movt	r4, #2
   15c40:	uxtb	r0, r0
   15c44:	cmp	r0, #9
   15c48:	bne	15c88 <ftello64@plt+0x4438>
   15c4c:	b	15c9c <ftello64@plt+0x444c>
   15c50:	ldr	r1, [sl]
   15c54:	ldr	r2, [r1]
   15c58:	add	r2, r2, #1
   15c5c:	str	r2, [r1]
   15c60:	ldr	r1, [r6]
   15c64:	bl	117a8 <putc@plt>
   15c68:	ldrb	r0, [r4, r5]
   15c6c:	add	r5, r5, #1
   15c70:	str	r8, [r7]
   15c74:	cmp	r5, #16
   15c78:	beq	15cb8 <ftello64@plt+0x4468>
   15c7c:	uxtb	r0, r0
   15c80:	cmp	r0, #9
   15c84:	beq	15c9c <ftello64@plt+0x444c>
   15c88:	cmp	r0, #10
   15c8c:	bne	15c50 <ftello64@plt+0x4400>
   15c90:	ldr	r1, [sl]
   15c94:	str	r9, [r1]
   15c98:	b	15c60 <ftello64@plt+0x4410>
   15c9c:	ldr	r1, [sl]
   15ca0:	ldr	r2, [r1]
   15ca4:	asr	r3, r2, #31
   15ca8:	add	r2, r2, r3, lsr #29
   15cac:	bic	r2, r2, #7
   15cb0:	add	r2, r2, #8
   15cb4:	b	15c5c <ftello64@plt+0x440c>
   15cb8:	sub	sp, fp, #28
   15cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15cc0:	ldr	r3, [r0, #4]
   15cc4:	ldr	r3, [r3, #20]
   15cc8:	cmp	r3, #0
   15ccc:	beq	15ce8 <ftello64@plt+0x4498>
   15cd0:	cmp	r1, #1
   15cd4:	blt	15d00 <ftello64@plt+0x44b0>
   15cd8:	ldr	r1, [r2]
   15cdc:	str	r1, [r0, #16]
   15ce0:	mov	r1, #0
   15ce4:	b	16394 <ftello64@plt+0x4b44>
   15ce8:	cmp	r1, #2
   15cec:	bxlt	lr
   15cf0:	ldr	r1, [r2, #4]
   15cf4:	str	r1, [r0, #16]
   15cf8:	mov	r1, #0
   15cfc:	b	16394 <ftello64@plt+0x4b44>
   15d00:	bx	lr
   15d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d08:	add	fp, sp, #28
   15d0c:	sub	sp, sp, #4
   15d10:	ldr	r0, [r0, #4]
   15d14:	ldr	r3, [r0, #20]
   15d18:	cmp	r3, #0
   15d1c:	beq	15d2c <ftello64@plt+0x44dc>
   15d20:	sub	sp, fp, #28
   15d24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15d28:	b	161dc <ftello64@plt+0x498c>
   15d2c:	movw	sl, #21664	; 0x54a0
   15d30:	movw	r6, #23452	; 0x5b9c
   15d34:	movw	r7, #23440	; 0x5b90
   15d38:	movw	r4, #11106	; 0x2b62
   15d3c:	mov	r0, #40	; 0x28
   15d40:	mov	r8, #1
   15d44:	mov	r9, #0
   15d48:	mov	r5, #1
   15d4c:	movt	sl, #3
   15d50:	movt	r6, #3
   15d54:	movt	r7, #3
   15d58:	movt	r4, #2
   15d5c:	uxtb	r0, r0
   15d60:	cmp	r0, #9
   15d64:	bne	15da4 <ftello64@plt+0x4554>
   15d68:	b	15db8 <ftello64@plt+0x4568>
   15d6c:	ldr	r1, [sl]
   15d70:	ldr	r2, [r1]
   15d74:	add	r2, r2, #1
   15d78:	str	r2, [r1]
   15d7c:	ldr	r1, [r6]
   15d80:	bl	117a8 <putc@plt>
   15d84:	ldrb	r0, [r4, r5]
   15d88:	add	r5, r5, #1
   15d8c:	str	r8, [r7]
   15d90:	cmp	r5, #16
   15d94:	beq	15dd4 <ftello64@plt+0x4584>
   15d98:	uxtb	r0, r0
   15d9c:	cmp	r0, #9
   15da0:	beq	15db8 <ftello64@plt+0x4568>
   15da4:	cmp	r0, #10
   15da8:	bne	15d6c <ftello64@plt+0x451c>
   15dac:	ldr	r1, [sl]
   15db0:	str	r9, [r1]
   15db4:	b	15d7c <ftello64@plt+0x452c>
   15db8:	ldr	r1, [sl]
   15dbc:	ldr	r2, [r1]
   15dc0:	asr	r3, r2, #31
   15dc4:	add	r2, r2, r3, lsr #29
   15dc8:	bic	r2, r2, #7
   15dcc:	add	r2, r2, #8
   15dd0:	b	15d78 <ftello64@plt+0x4528>
   15dd4:	sub	sp, fp, #28
   15dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ddc:	ldr	r3, [r0, #4]
   15de0:	ldrb	r3, [r3, #27]
   15de4:	cmp	r3, #0
   15de8:	beq	15e04 <ftello64@plt+0x45b4>
   15dec:	cmp	r1, #1
   15df0:	blt	15e1c <ftello64@plt+0x45cc>
   15df4:	ldr	r1, [r2]
   15df8:	str	r1, [r0, #16]
   15dfc:	mov	r1, #0
   15e00:	b	16394 <ftello64@plt+0x4b44>
   15e04:	cmp	r1, #2
   15e08:	bxlt	lr
   15e0c:	ldr	r1, [r2, #4]
   15e10:	str	r1, [r0, #16]
   15e14:	mov	r1, #0
   15e18:	b	16394 <ftello64@plt+0x4b44>
   15e1c:	bx	lr
   15e20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e24:	add	fp, sp, #28
   15e28:	sub	sp, sp, #4
   15e2c:	ldr	r0, [r0, #4]
   15e30:	ldrb	r3, [r0, #27]
   15e34:	cmp	r3, #0
   15e38:	beq	15e48 <ftello64@plt+0x45f8>
   15e3c:	sub	sp, fp, #28
   15e40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e44:	b	16030 <ftello64@plt+0x47e0>
   15e48:	movw	sl, #21664	; 0x54a0
   15e4c:	movw	r6, #23452	; 0x5b9c
   15e50:	movw	r7, #23440	; 0x5b90
   15e54:	movw	r4, #11106	; 0x2b62
   15e58:	mov	r0, #40	; 0x28
   15e5c:	mov	r8, #1
   15e60:	mov	r9, #0
   15e64:	mov	r5, #1
   15e68:	movt	sl, #3
   15e6c:	movt	r6, #3
   15e70:	movt	r7, #3
   15e74:	movt	r4, #2
   15e78:	uxtb	r0, r0
   15e7c:	cmp	r0, #9
   15e80:	bne	15ec0 <ftello64@plt+0x4670>
   15e84:	b	15ed4 <ftello64@plt+0x4684>
   15e88:	ldr	r1, [sl]
   15e8c:	ldr	r2, [r1]
   15e90:	add	r2, r2, #1
   15e94:	str	r2, [r1]
   15e98:	ldr	r1, [r6]
   15e9c:	bl	117a8 <putc@plt>
   15ea0:	ldrb	r0, [r4, r5]
   15ea4:	add	r5, r5, #1
   15ea8:	str	r8, [r7]
   15eac:	cmp	r5, #16
   15eb0:	beq	15ef0 <ftello64@plt+0x46a0>
   15eb4:	uxtb	r0, r0
   15eb8:	cmp	r0, #9
   15ebc:	beq	15ed4 <ftello64@plt+0x4684>
   15ec0:	cmp	r0, #10
   15ec4:	bne	15e88 <ftello64@plt+0x4638>
   15ec8:	ldr	r1, [sl]
   15ecc:	str	r9, [r1]
   15ed0:	b	15e98 <ftello64@plt+0x4648>
   15ed4:	ldr	r1, [sl]
   15ed8:	ldr	r2, [r1]
   15edc:	asr	r3, r2, #31
   15ee0:	add	r2, r2, r3, lsr #29
   15ee4:	bic	r2, r2, #7
   15ee8:	add	r2, r2, #8
   15eec:	b	15e94 <ftello64@plt+0x4644>
   15ef0:	sub	sp, fp, #28
   15ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ef8:	push	{fp, lr}
   15efc:	mov	fp, sp
   15f00:	mov	r0, r1
   15f04:	cmp	r1, #9
   15f08:	beq	15f28 <ftello64@plt+0x46d8>
   15f0c:	movw	r1, #21664	; 0x54a0
   15f10:	cmp	r0, #10
   15f14:	movt	r1, #3
   15f18:	bne	15f4c <ftello64@plt+0x46fc>
   15f1c:	ldr	r1, [r1]
   15f20:	mov	r2, #0
   15f24:	b	15f58 <ftello64@plt+0x4708>
   15f28:	movw	r1, #21664	; 0x54a0
   15f2c:	movt	r1, #3
   15f30:	ldr	r1, [r1]
   15f34:	ldr	r2, [r1]
   15f38:	asr	r3, r2, #31
   15f3c:	add	r2, r2, r3, lsr #29
   15f40:	bic	r2, r2, #7
   15f44:	add	r2, r2, #8
   15f48:	b	15f58 <ftello64@plt+0x4708>
   15f4c:	ldr	r1, [r1]
   15f50:	ldr	r2, [r1]
   15f54:	add	r2, r2, #1
   15f58:	str	r2, [r1]
   15f5c:	movw	r1, #23452	; 0x5b9c
   15f60:	movt	r1, #3
   15f64:	ldr	r1, [r1]
   15f68:	bl	117a8 <putc@plt>
   15f6c:	movw	r0, #23440	; 0x5b90
   15f70:	mov	r1, #1
   15f74:	movt	r0, #3
   15f78:	str	r1, [r0]
   15f7c:	pop	{fp, pc}
   15f80:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   15f84:	add	fp, sp, #24
   15f88:	ldrb	r0, [r1]
   15f8c:	cmp	r0, #0
   15f90:	beq	1602c <ftello64@plt+0x47dc>
   15f94:	movw	r8, #21664	; 0x54a0
   15f98:	movw	r6, #23452	; 0x5b9c
   15f9c:	movw	r7, #23440	; 0x5b90
   15fa0:	add	r4, r1, #1
   15fa4:	mov	r5, #1
   15fa8:	mov	r9, #0
   15fac:	movt	r8, #3
   15fb0:	movt	r6, #3
   15fb4:	movt	r7, #3
   15fb8:	uxtb	r0, r0
   15fbc:	cmp	r0, #9
   15fc0:	bne	15ffc <ftello64@plt+0x47ac>
   15fc4:	b	16010 <ftello64@plt+0x47c0>
   15fc8:	ldr	r1, [r8]
   15fcc:	ldr	r2, [r1]
   15fd0:	add	r2, r2, #1
   15fd4:	str	r2, [r1]
   15fd8:	ldr	r1, [r6]
   15fdc:	bl	117a8 <putc@plt>
   15fe0:	str	r5, [r7]
   15fe4:	ldrb	r0, [r4], #1
   15fe8:	cmp	r0, #0
   15fec:	beq	1602c <ftello64@plt+0x47dc>
   15ff0:	uxtb	r0, r0
   15ff4:	cmp	r0, #9
   15ff8:	beq	16010 <ftello64@plt+0x47c0>
   15ffc:	cmp	r0, #10
   16000:	bne	15fc8 <ftello64@plt+0x4778>
   16004:	ldr	r1, [r8]
   16008:	str	r9, [r1]
   1600c:	b	15fd8 <ftello64@plt+0x4788>
   16010:	ldr	r1, [r8]
   16014:	ldr	r2, [r1]
   16018:	asr	r3, r2, #31
   1601c:	add	r2, r2, r3, lsr #29
   16020:	bic	r2, r2, #7
   16024:	add	r2, r2, #8
   16028:	b	15fd4 <ftello64@plt+0x4784>
   1602c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16030:	push	{r4, r5, r6, sl, fp, lr}
   16034:	add	fp, sp, #16
   16038:	movw	r0, #13331	; 0x3413
   1603c:	mov	r4, r3
   16040:	cmp	r1, #1
   16044:	movt	r0, #2
   16048:	blt	161a8 <ftello64@plt+0x4958>
   1604c:	ldr	r6, [r2]
   16050:	mov	r5, r2
   16054:	ldrb	r1, [r6]
   16058:	cmp	r1, #37	; 0x25
   1605c:	bne	161a8 <ftello64@plt+0x4958>
   16060:	ldrb	r0, [r6, #1]!
   16064:	cmp	r0, #35	; 0x23
   16068:	addeq	r6, r6, #1
   1606c:	bl	116a0 <__ctype_b_loc@plt>
   16070:	ldr	r0, [r0]
   16074:	ldrb	r1, [r6], #1
   16078:	add	r2, r0, r1, lsl #1
   1607c:	ldrb	r2, [r2, #1]
   16080:	tst	r2, #8
   16084:	bne	16074 <ftello64@plt+0x4824>
   16088:	orr	r2, r1, #32
   1608c:	sub	r0, r6, #1
   16090:	cmp	r2, #104	; 0x68
   16094:	bne	160a8 <ftello64@plt+0x4858>
   16098:	ldrb	r1, [r6]
   1609c:	cmp	r1, #0
   160a0:	movne	r0, r6
   160a4:	ldrb	r1, [r0]
   160a8:	sub	r2, r1, #72	; 0x48
   160ac:	mov	r1, #105	; 0x69
   160b0:	cmp	r2, #48	; 0x30
   160b4:	bhi	16198 <ftello64@plt+0x4948>
   160b8:	add	r3, pc, #0
   160bc:	ldr	pc, [r3, r2, lsl #2]
   160c0:	andeq	r6, r1, r4, lsl #3
   160c4:	muleq	r1, r8, r1
   160c8:	muleq	r1, r8, r1
   160cc:	muleq	r1, r8, r1
   160d0:	muleq	r1, r8, r1
   160d4:	muleq	r1, r8, r1
   160d8:	muleq	r1, r8, r1
   160dc:	andeq	r6, r1, ip, lsl #3
   160e0:	muleq	r1, r8, r1
   160e4:	muleq	r1, r8, r1
   160e8:	muleq	r1, r8, r1
   160ec:	muleq	r1, r8, r1
   160f0:	muleq	r1, r8, r1
   160f4:	muleq	r1, r8, r1
   160f8:	muleq	r1, r8, r1
   160fc:	muleq	r1, r8, r1
   16100:	andeq	r6, r1, r4, lsl #3
   16104:	muleq	r1, r8, r1
   16108:	muleq	r1, r8, r1
   1610c:	muleq	r1, r8, r1
   16110:	muleq	r1, r8, r1
   16114:	muleq	r1, r8, r1
   16118:	muleq	r1, r8, r1
   1611c:	muleq	r1, r8, r1
   16120:	muleq	r1, r8, r1
   16124:	muleq	r1, r8, r1
   16128:	muleq	r1, r8, r1
   1612c:	muleq	r1, r8, r1
   16130:	muleq	r1, r8, r1
   16134:	muleq	r1, r8, r1
   16138:	muleq	r1, r8, r1
   1613c:	muleq	r1, r8, r1
   16140:	muleq	r1, r4, r1
   16144:	muleq	r1, r8, r1
   16148:	muleq	r1, r8, r1
   1614c:	muleq	r1, r8, r1
   16150:	muleq	r1, r8, r1
   16154:	muleq	r1, r8, r1
   16158:	muleq	r1, r8, r1
   1615c:	andeq	r6, r1, ip, lsl #3
   16160:	muleq	r1, r8, r1
   16164:	muleq	r1, r8, r1
   16168:	muleq	r1, r8, r1
   1616c:	muleq	r1, r8, r1
   16170:	muleq	r1, r8, r1
   16174:	muleq	r1, r8, r1
   16178:	muleq	r1, r8, r1
   1617c:	muleq	r1, r8, r1
   16180:	muleq	r1, r4, r1
   16184:	mov	r1, #88	; 0x58
   16188:	b	16198 <ftello64@plt+0x4948>
   1618c:	mov	r1, #111	; 0x6f
   16190:	b	16198 <ftello64@plt+0x4948>
   16194:	mov	r1, #120	; 0x78
   16198:	mov	r2, #0
   1619c:	strb	r2, [r0, #1]
   161a0:	strb	r1, [r0]
   161a4:	ldr	r0, [r5]
   161a8:	mov	r1, r4
   161ac:	bl	11544 <printf@plt>
   161b0:	movw	r1, #21664	; 0x54a0
   161b4:	movt	r1, #3
   161b8:	ldr	r1, [r1]
   161bc:	ldr	r2, [r1]
   161c0:	add	r0, r2, r0
   161c4:	str	r0, [r1]
   161c8:	movw	r0, #23440	; 0x5b90
   161cc:	mov	r1, #1
   161d0:	movt	r0, #3
   161d4:	str	r1, [r0]
   161d8:	pop	{r4, r5, r6, sl, fp, pc}
   161dc:	push	{r4, r5, r6, sl, fp, lr}
   161e0:	add	fp, sp, #16
   161e4:	movw	r0, #13593	; 0x3519
   161e8:	mov	r4, r3
   161ec:	cmp	r1, #1
   161f0:	movt	r0, #2
   161f4:	blt	16348 <ftello64@plt+0x4af8>
   161f8:	ldr	r1, [r2]
   161fc:	mov	r5, r2
   16200:	ldrb	r2, [r1]
   16204:	cmp	r2, #37	; 0x25
   16208:	bne	16348 <ftello64@plt+0x4af8>
   1620c:	add	r6, r1, #1
   16210:	bl	116a0 <__ctype_b_loc@plt>
   16214:	ldr	r0, [r0]
   16218:	ldrb	r1, [r6], #1
   1621c:	add	r2, r0, r1, lsl #1
   16220:	ldrb	r2, [r2, #1]
   16224:	tst	r2, #8
   16228:	bne	16218 <ftello64@plt+0x49c8>
   1622c:	cmp	r1, #35	; 0x23
   16230:	subne	r6, r6, #1
   16234:	mov	r0, r6
   16238:	ldrb	r1, [r0], #1
   1623c:	cmp	r1, #108	; 0x6c
   16240:	movne	r0, r6
   16244:	ldrb	r1, [r0]
   16248:	sub	r2, r1, #72	; 0x48
   1624c:	mov	r1, #105	; 0x69
   16250:	cmp	r2, #48	; 0x30
   16254:	bhi	16338 <ftello64@plt+0x4ae8>
   16258:	add	r3, pc, #0
   1625c:	ldr	pc, [r3, r2, lsl #2]
   16260:	andeq	r6, r1, r4, lsr #6
   16264:	andeq	r6, r1, r8, lsr r3
   16268:	andeq	r6, r1, r8, lsr r3
   1626c:	andeq	r6, r1, r8, lsr r3
   16270:	andeq	r6, r1, r8, lsr r3
   16274:	andeq	r6, r1, r8, lsr r3
   16278:	andeq	r6, r1, r8, lsr r3
   1627c:	andeq	r6, r1, ip, lsr #6
   16280:	andeq	r6, r1, r8, lsr r3
   16284:	andeq	r6, r1, r8, lsr r3
   16288:	andeq	r6, r1, r8, lsr r3
   1628c:	andeq	r6, r1, r8, lsr r3
   16290:	andeq	r6, r1, r8, lsr r3
   16294:	andeq	r6, r1, r8, lsr r3
   16298:	andeq	r6, r1, r8, lsr r3
   1629c:	andeq	r6, r1, r8, lsr r3
   162a0:	andeq	r6, r1, r4, lsr #6
   162a4:	andeq	r6, r1, r8, lsr r3
   162a8:	andeq	r6, r1, r8, lsr r3
   162ac:	andeq	r6, r1, r8, lsr r3
   162b0:	andeq	r6, r1, r8, lsr r3
   162b4:	andeq	r6, r1, r8, lsr r3
   162b8:	andeq	r6, r1, r8, lsr r3
   162bc:	andeq	r6, r1, r8, lsr r3
   162c0:	andeq	r6, r1, r8, lsr r3
   162c4:	andeq	r6, r1, r8, lsr r3
   162c8:	andeq	r6, r1, r8, lsr r3
   162cc:	andeq	r6, r1, r8, lsr r3
   162d0:	andeq	r6, r1, r8, lsr r3
   162d4:	andeq	r6, r1, r8, lsr r3
   162d8:	andeq	r6, r1, r8, lsr r3
   162dc:	andeq	r6, r1, r8, lsr r3
   162e0:	andeq	r6, r1, r4, lsr r3
   162e4:	andeq	r6, r1, r8, lsr r3
   162e8:	andeq	r6, r1, r8, lsr r3
   162ec:	andeq	r6, r1, r8, lsr r3
   162f0:	andeq	r6, r1, r8, lsr r3
   162f4:	andeq	r6, r1, r8, lsr r3
   162f8:	andeq	r6, r1, r8, lsr r3
   162fc:	andeq	r6, r1, ip, lsr #6
   16300:	andeq	r6, r1, r8, lsr r3
   16304:	andeq	r6, r1, r8, lsr r3
   16308:	andeq	r6, r1, r8, lsr r3
   1630c:	andeq	r6, r1, r8, lsr r3
   16310:	andeq	r6, r1, r8, lsr r3
   16314:	andeq	r6, r1, r8, lsr r3
   16318:	andeq	r6, r1, r8, lsr r3
   1631c:	andeq	r6, r1, r8, lsr r3
   16320:	andeq	r6, r1, r4, lsr r3
   16324:	mov	r1, #88	; 0x58
   16328:	b	16338 <ftello64@plt+0x4ae8>
   1632c:	mov	r1, #111	; 0x6f
   16330:	b	16338 <ftello64@plt+0x4ae8>
   16334:	mov	r1, #120	; 0x78
   16338:	mov	r2, #0
   1633c:	strb	r2, [r0, #1]
   16340:	strb	r1, [r0]
   16344:	ldr	r0, [r5]
   16348:	mov	r1, r4
   1634c:	bl	11544 <printf@plt>
   16350:	movw	r1, #21664	; 0x54a0
   16354:	movt	r1, #3
   16358:	ldr	r1, [r1]
   1635c:	ldr	r2, [r1]
   16360:	add	r0, r2, r0
   16364:	str	r0, [r1]
   16368:	movw	r0, #23440	; 0x5b90
   1636c:	mov	r1, #1
   16370:	movt	r0, #3
   16374:	str	r1, [r0]
   16378:	pop	{r4, r5, r6, sl, fp, pc}
   1637c:	cmp	r3, r1
   16380:	bxge	lr
   16384:	ldr	r1, [r2, r3, lsl #2]
   16388:	str	r1, [r0, #16]
   1638c:	mov	r1, #0
   16390:	b	16394 <ftello64@plt+0x4b44>
   16394:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16398:	add	fp, sp, #28
   1639c:	sub	sp, sp, #20
   163a0:	ldr	r2, [r0, #20]
   163a4:	ldr	r6, [r0, #16]
   163a8:	mov	r4, r0
   163ac:	add	r0, r2, #1
   163b0:	str	r0, [r4, #20]
   163b4:	ldrb	r0, [r6]
   163b8:	cmp	r0, #0
   163bc:	beq	16834 <ftello64@plt+0x4fe4>
   163c0:	cmp	r2, #0
   163c4:	mov	r8, r1
   163c8:	mov	r1, #0
   163cc:	mov	r7, #0
   163d0:	movwgt	r1, #1
   163d4:	cmp	r0, #125	; 0x7d
   163d8:	bne	163e4 <ftello64@plt+0x4b94>
   163dc:	cmp	r2, #0
   163e0:	bgt	16834 <ftello64@plt+0x4fe4>
   163e4:	movw	sl, #21664	; 0x54a0
   163e8:	movw	r5, #23452	; 0x5b9c
   163ec:	mvn	r9, #124	; 0x7c
   163f0:	movt	sl, #3
   163f4:	movt	r5, #3
   163f8:	cmp	r8, #0
   163fc:	beq	16468 <ftello64@plt+0x4c18>
   16400:	uxtb	r2, r0
   16404:	cmp	r2, #0
   16408:	beq	16834 <ftello64@plt+0x4fe4>
   1640c:	cmp	r2, #36	; 0x24
   16410:	beq	164c8 <ftello64@plt+0x4c78>
   16414:	uxtab	r0, r9, r0
   16418:	clz	r0, r0
   1641c:	lsr	r0, r0, #5
   16420:	tst	r0, r1
   16424:	bne	16834 <ftello64@plt+0x4fe4>
   16428:	ldrb	r0, [r6, #1]!
   1642c:	uxtb	r2, r0
   16430:	cmp	r2, #0
   16434:	bne	1640c <ftello64@plt+0x4bbc>
   16438:	b	16834 <ftello64@plt+0x4fe4>
   1643c:	ldr	r1, [sl]
   16440:	ldr	r2, [r1]
   16444:	add	r2, r2, #1
   16448:	str	r2, [r1]
   1644c:	ldr	r1, [r5]
   16450:	bl	117a8 <putc@plt>
   16454:	movw	r0, #23440	; 0x5b90
   16458:	mov	r1, #1
   1645c:	movt	r0, #3
   16460:	str	r1, [r0]
   16464:	ldrb	r0, [r6, #1]!
   16468:	uxtb	r0, r0
   1646c:	cmp	r0, #0
   16470:	beq	16834 <ftello64@plt+0x4fe4>
   16474:	cmp	r0, #36	; 0x24
   16478:	beq	164c8 <ftello64@plt+0x4c78>
   1647c:	cmp	r0, #125	; 0x7d
   16480:	bne	16490 <ftello64@plt+0x4c40>
   16484:	ldr	r1, [r4, #20]
   16488:	cmp	r1, #1
   1648c:	bgt	16834 <ftello64@plt+0x4fe4>
   16490:	cmp	r0, #10
   16494:	beq	164bc <ftello64@plt+0x4c6c>
   16498:	cmp	r0, #9
   1649c:	bne	1643c <ftello64@plt+0x4bec>
   164a0:	ldr	r1, [sl]
   164a4:	ldr	r2, [r1]
   164a8:	asr	r3, r2, #31
   164ac:	add	r2, r2, r3, lsr #29
   164b0:	bic	r2, r2, #7
   164b4:	add	r2, r2, #8
   164b8:	b	16448 <ftello64@plt+0x4bf8>
   164bc:	ldr	r1, [sl]
   164c0:	str	r7, [r1]
   164c4:	b	1644c <ftello64@plt+0x4bfc>
   164c8:	ldrb	r0, [r6, #1]
   164cc:	cmp	r0, #36	; 0x24
   164d0:	beq	164e4 <ftello64@plt+0x4c94>
   164d4:	cmp	r0, #123	; 0x7b
   164d8:	beq	164f0 <ftello64@plt+0x4ca0>
   164dc:	cmp	r0, #125	; 0x7d
   164e0:	bne	165ac <ftello64@plt+0x4d5c>
   164e4:	cmp	r8, #0
   164e8:	bne	166e0 <ftello64@plt+0x4e90>
   164ec:	b	165e4 <ftello64@plt+0x4d94>
   164f0:	add	r5, r6, #2
   164f4:	mov	r1, #125	; 0x7d
   164f8:	mov	r0, r5
   164fc:	bl	116d0 <strchr@plt>
   16500:	cmp	r0, #0
   16504:	beq	16600 <ftello64@plt+0x4db0>
   16508:	sub	r6, r0, r5
   1650c:	mov	sl, r0
   16510:	add	r0, r6, #8
   16514:	bic	r0, r0, #7
   16518:	sub	r0, sp, r0
   1651c:	mov	sp, r0
   16520:	mov	r1, r5
   16524:	mov	r2, r6
   16528:	mov	r5, r0
   1652c:	bl	11598 <memcpy@plt>
   16530:	strb	r7, [r5, r6]
   16534:	add	r6, sl, #1
   16538:	cmp	r8, #0
   1653c:	beq	16724 <ftello64@plt+0x4ed4>
   16540:	str	r6, [r4, #16]
   16544:	movw	sl, #21664	; 0x54a0
   16548:	movw	r5, #23452	; 0x5b9c
   1654c:	ldrb	r0, [r6]
   16550:	movt	sl, #3
   16554:	movt	r5, #3
   16558:	cmp	r0, #123	; 0x7b
   1655c:	beq	16578 <ftello64@plt+0x4d28>
   16560:	b	166e8 <ftello64@plt+0x4e98>
   16564:	add	r6, r1, #1
   16568:	str	r6, [r4, #16]
   1656c:	ldrb	r0, [r1, #1]
   16570:	cmp	r0, #123	; 0x7b
   16574:	bne	166e4 <ftello64@plt+0x4e94>
   16578:	add	r0, r6, #1
   1657c:	mov	r1, #1
   16580:	str	r0, [r4, #16]
   16584:	mov	r0, r4
   16588:	bl	16394 <ftello64@plt+0x4b44>
   1658c:	ldr	r1, [r4, #16]
   16590:	ldrb	r0, [r1]
   16594:	cmp	r0, #125	; 0x7d
   16598:	beq	16564 <ftello64@plt+0x4d14>
   1659c:	mov	r6, r1
   165a0:	cmp	r0, #123	; 0x7b
   165a4:	beq	16578 <ftello64@plt+0x4d28>
   165a8:	b	166e4 <ftello64@plt+0x4e94>
   165ac:	cmp	r8, #0
   165b0:	bne	166e0 <ftello64@plt+0x4e90>
   165b4:	ldr	r0, [sl]
   165b8:	ldr	r1, [r0]
   165bc:	add	r1, r1, #1
   165c0:	str	r1, [r0]
   165c4:	mov	r0, #36	; 0x24
   165c8:	ldr	r1, [r5]
   165cc:	bl	117a8 <putc@plt>
   165d0:	movw	r0, #23440	; 0x5b90
   165d4:	mov	r1, #1
   165d8:	movt	r0, #3
   165dc:	str	r1, [r0]
   165e0:	ldrb	r0, [r6, #1]
   165e4:	cmp	r0, #9
   165e8:	beq	1669c <ftello64@plt+0x4e4c>
   165ec:	cmp	r0, #10
   165f0:	bne	166b8 <ftello64@plt+0x4e68>
   165f4:	ldr	r1, [sl]
   165f8:	str	r7, [r1]
   165fc:	b	166c8 <ftello64@plt+0x4e78>
   16600:	movw	sl, #21664	; 0x54a0
   16604:	mov	r0, #36	; 0x24
   16608:	mov	r5, #1
   1660c:	movt	sl, #3
   16610:	uxtb	r0, r0
   16614:	cmp	r0, #9
   16618:	bne	1666c <ftello64@plt+0x4e1c>
   1661c:	b	16680 <ftello64@plt+0x4e30>
   16620:	ldr	r1, [sl]
   16624:	ldr	r2, [r1]
   16628:	add	r2, r2, #1
   1662c:	str	r2, [r1]
   16630:	movw	r1, #23452	; 0x5b9c
   16634:	movt	r1, #3
   16638:	ldr	r1, [r1]
   1663c:	bl	117a8 <putc@plt>
   16640:	movw	r0, #23440	; 0x5b90
   16644:	mov	r1, #1
   16648:	movt	r0, #3
   1664c:	str	r1, [r0]
   16650:	ldrb	r0, [r6, r5]
   16654:	add	r5, r5, #1
   16658:	cmp	r0, #0
   1665c:	beq	16714 <ftello64@plt+0x4ec4>
   16660:	uxtb	r0, r0
   16664:	cmp	r0, #9
   16668:	beq	16680 <ftello64@plt+0x4e30>
   1666c:	cmp	r0, #10
   16670:	bne	16620 <ftello64@plt+0x4dd0>
   16674:	ldr	r1, [sl]
   16678:	str	r7, [r1]
   1667c:	b	16630 <ftello64@plt+0x4de0>
   16680:	ldr	r1, [sl]
   16684:	ldr	r2, [r1]
   16688:	asr	r3, r2, #31
   1668c:	add	r2, r2, r3, lsr #29
   16690:	bic	r2, r2, #7
   16694:	add	r2, r2, #8
   16698:	b	1662c <ftello64@plt+0x4ddc>
   1669c:	ldr	r1, [sl]
   166a0:	ldr	r2, [r1]
   166a4:	asr	r3, r2, #31
   166a8:	add	r2, r2, r3, lsr #29
   166ac:	bic	r2, r2, #7
   166b0:	add	r2, r2, #8
   166b4:	b	166c4 <ftello64@plt+0x4e74>
   166b8:	ldr	r1, [sl]
   166bc:	ldr	r2, [r1]
   166c0:	add	r2, r2, #1
   166c4:	str	r2, [r1]
   166c8:	ldr	r1, [r5]
   166cc:	bl	117a8 <putc@plt>
   166d0:	movw	r0, #23440	; 0x5b90
   166d4:	mov	r1, #1
   166d8:	movt	r0, #3
   166dc:	str	r1, [r0]
   166e0:	add	r6, r6, #2
   166e4:	ldrb	r0, [r6]
   166e8:	cmp	r0, #0
   166ec:	beq	16834 <ftello64@plt+0x4fe4>
   166f0:	ldr	r2, [r4, #20]
   166f4:	mov	r1, #0
   166f8:	cmp	r2, #1
   166fc:	movwgt	r1, #1
   16700:	cmp	r0, #125	; 0x7d
   16704:	bne	163f8 <ftello64@plt+0x4ba8>
   16708:	cmp	r2, #1
   1670c:	ble	163f8 <ftello64@plt+0x4ba8>
   16710:	b	16834 <ftello64@plt+0x4fe4>
   16714:	mov	r0, r6
   16718:	bl	116c4 <strlen@plt>
   1671c:	add	r6, r6, r0
   16720:	b	16828 <ftello64@plt+0x4fd8>
   16724:	mov	r0, sl
   16728:	bl	116c4 <strlen@plt>
   1672c:	mov	r1, #7
   16730:	add	r0, r1, r0, lsr #1
   16734:	bic	r0, r0, #7
   16738:	sub	r3, sp, r0
   1673c:	mov	sp, r3
   16740:	ldrb	r0, [sl, #1]
   16744:	cmp	r0, #123	; 0x7b
   16748:	bne	1680c <ftello64@plt+0x4fbc>
   1674c:	mov	r7, #0
   16750:	str	r5, [fp, #-44]	; 0xffffffd4
   16754:	str	r8, [fp, #-40]	; 0xffffffd8
   16758:	str	r3, [fp, #-36]	; 0xffffffdc
   1675c:	add	sl, r6, #1
   16760:	mov	r0, r4
   16764:	mov	r1, #1
   16768:	str	sl, [r4, #16]
   1676c:	bl	16394 <ftello64@plt+0x4b44>
   16770:	ldr	r8, [r4, #16]
   16774:	sub	r5, r8, sl
   16778:	add	r0, r5, #1
   1677c:	bl	1ae94 <_obstack_memory_used@@Base+0xaf4>
   16780:	mov	r6, r0
   16784:	ldr	r0, [fp, #-36]	; 0xffffffdc
   16788:	mov	r1, sl
   1678c:	mov	r2, r5
   16790:	str	r6, [r0, r7, lsl #2]
   16794:	mov	r0, r6
   16798:	bl	11598 <memcpy@plt>
   1679c:	mov	r0, #0
   167a0:	add	r7, r7, #1
   167a4:	strb	r0, [r6, r5]
   167a8:	mov	r6, r8
   167ac:	ldrb	r0, [r6], #1
   167b0:	cmp	r0, #125	; 0x7d
   167b4:	movne	r6, r8
   167b8:	ldrb	r0, [r6]
   167bc:	cmp	r0, #123	; 0x7b
   167c0:	beq	1675c <ftello64@plt+0x4f0c>
   167c4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   167c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   167cc:	mov	r1, r4
   167d0:	mov	r2, r7
   167d4:	mov	r3, r5
   167d8:	bl	16ea4 <ftello64@plt+0x5654>
   167dc:	movw	sl, #21664	; 0x54a0
   167e0:	sub	r5, r5, #4
   167e4:	str	r6, [r4, #16]
   167e8:	movt	sl, #3
   167ec:	ldr	r0, [r5, r7, lsl #2]
   167f0:	bl	19edc <argp_parse@@Base+0x13dc>
   167f4:	sub	r7, r7, #1
   167f8:	cmp	r7, #0
   167fc:	bgt	167ec <ftello64@plt+0x4f9c>
   16800:	ldr	r8, [fp, #-40]	; 0xffffffd8
   16804:	mov	r7, #0
   16808:	b	16828 <ftello64@plt+0x4fd8>
   1680c:	mov	r0, r5
   16810:	mov	r1, r4
   16814:	mov	r2, #0
   16818:	bl	16ea4 <ftello64@plt+0x5654>
   1681c:	movw	sl, #21664	; 0x54a0
   16820:	str	r6, [r4, #16]
   16824:	movt	sl, #3
   16828:	movw	r5, #23452	; 0x5b9c
   1682c:	movt	r5, #3
   16830:	b	166e4 <ftello64@plt+0x4e94>
   16834:	str	r6, [r4, #16]
   16838:	ldr	r0, [r4, #20]
   1683c:	sub	r0, r0, #1
   16840:	str	r0, [r4, #20]
   16844:	sub	sp, fp, #28
   16848:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1684c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16850:	add	fp, sp, #24
   16854:	sub	sp, sp, #16
   16858:	ldr	r0, [r3, #4]
   1685c:	mov	r6, r3
   16860:	mov	r8, r2
   16864:	mov	r9, r1
   16868:	bl	115b0 <inet_ntoa@plt>
   1686c:	mov	r1, #46	; 0x2e
   16870:	mov	r7, r0
   16874:	bl	116d0 <strchr@plt>
   16878:	mov	r4, r0
   1687c:	mov	r5, #0
   16880:	mov	r0, r7
   16884:	mov	r1, #0
   16888:	mov	r2, #0
   1688c:	strb	r5, [r4], #1
   16890:	bl	11538 <strtol@plt>
   16894:	str	r0, [sp]
   16898:	mov	r0, r4
   1689c:	mov	r1, #46	; 0x2e
   168a0:	bl	116d0 <strchr@plt>
   168a4:	mov	r7, r0
   168a8:	mov	r0, r4
   168ac:	mov	r1, #0
   168b0:	mov	r2, #0
   168b4:	strb	r5, [r7], #1
   168b8:	bl	11538 <strtol@plt>
   168bc:	str	r0, [sp, #4]
   168c0:	mov	r0, r7
   168c4:	mov	r1, #46	; 0x2e
   168c8:	bl	116d0 <strchr@plt>
   168cc:	mov	r4, r0
   168d0:	mov	r0, r7
   168d4:	mov	r1, #0
   168d8:	mov	r2, #0
   168dc:	strb	r5, [r4], #1
   168e0:	bl	11538 <strtol@plt>
   168e4:	str	r0, [sp, #8]
   168e8:	mov	r0, r4
   168ec:	mov	r1, #0
   168f0:	mov	r2, #0
   168f4:	bl	11538 <strtol@plt>
   168f8:	str	r0, [sp, #12]
   168fc:	ldr	r0, [r6, #4]
   16900:	bl	115b0 <inet_ntoa@plt>
   16904:	cmp	r9, #1
   16908:	blt	16940 <ftello64@plt+0x50f0>
   1690c:	ldr	r0, [r8]
   16910:	mov	r1, #0
   16914:	mov	r2, #0
   16918:	bl	11538 <strtol@plt>
   1691c:	cmp	r0, #3
   16920:	bhi	169e4 <ftello64@plt+0x5194>
   16924:	mov	r1, sp
   16928:	add	r2, r8, #4
   1692c:	ldr	r3, [r1, r0, lsl #2]
   16930:	sub	r1, r9, #1
   16934:	bl	16030 <ftello64@plt+0x47e0>
   16938:	sub	sp, fp, #24
   1693c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16940:	ldrb	r1, [r0]
   16944:	cmp	r1, #0
   16948:	beq	169e4 <ftello64@plt+0x5194>
   1694c:	movw	r8, #21664	; 0x54a0
   16950:	movw	r6, #23452	; 0x5b9c
   16954:	movw	r7, #23440	; 0x5b90
   16958:	add	r4, r0, #1
   1695c:	mov	r5, #1
   16960:	mov	r9, #0
   16964:	movt	r8, #3
   16968:	movt	r6, #3
   1696c:	movt	r7, #3
   16970:	uxtb	r0, r1
   16974:	cmp	r0, #9
   16978:	bne	169b4 <ftello64@plt+0x5164>
   1697c:	b	169c8 <ftello64@plt+0x5178>
   16980:	ldr	r1, [r8]
   16984:	ldr	r2, [r1]
   16988:	add	r2, r2, #1
   1698c:	str	r2, [r1]
   16990:	ldr	r1, [r6]
   16994:	bl	117a8 <putc@plt>
   16998:	str	r5, [r7]
   1699c:	ldrb	r1, [r4], #1
   169a0:	cmp	r1, #0
   169a4:	beq	169e4 <ftello64@plt+0x5194>
   169a8:	uxtb	r0, r1
   169ac:	cmp	r0, #9
   169b0:	beq	169c8 <ftello64@plt+0x5178>
   169b4:	cmp	r0, #10
   169b8:	bne	16980 <ftello64@plt+0x5130>
   169bc:	ldr	r1, [r8]
   169c0:	str	r9, [r1]
   169c4:	b	16990 <ftello64@plt+0x5140>
   169c8:	ldr	r1, [r8]
   169cc:	ldr	r2, [r1]
   169d0:	asr	r3, r2, #31
   169d4:	add	r2, r2, r3, lsr #29
   169d8:	bic	r2, r2, #7
   169dc:	add	r2, r2, #8
   169e0:	b	1698c <ftello64@plt+0x513c>
   169e4:	sub	sp, fp, #24
   169e8:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   169ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169f0:	add	fp, sp, #28
   169f4:	sub	sp, sp, #20
   169f8:	cmp	r3, #0
   169fc:	stmib	sp, {r1, r2}
   16a00:	beq	16d08 <ftello64@plt+0x54b8>
   16a04:	ldr	r0, [sp, #4]
   16a08:	movw	r8, #21664	; 0x54a0
   16a0c:	movw	r5, #23452	; 0x5b9c
   16a10:	movw	r4, #23440	; 0x5b90
   16a14:	mov	sl, r3
   16a18:	mov	r9, #1
   16a1c:	movt	r8, #3
   16a20:	movt	r5, #3
   16a24:	movt	r4, #3
   16a28:	cmp	r0, #0
   16a2c:	mov	r0, #1
   16a30:	ble	16bb4 <ftello64@plt+0x5364>
   16a34:	mov	r7, #1
   16a38:	str	r0, [sp, #16]
   16a3c:	tst	sl, r7
   16a40:	beq	16b8c <ftello64@plt+0x533c>
   16a44:	mov	r0, r7
   16a48:	mov	r1, #0
   16a4c:	bl	11d24 <ftello64@plt+0x4d4>
   16a50:	cmp	r0, #0
   16a54:	beq	16b8c <ftello64@plt+0x533c>
   16a58:	str	sl, [sp, #12]
   16a5c:	mov	r6, r0
   16a60:	ldr	r0, [sp, #16]
   16a64:	cmp	r0, #0
   16a68:	bne	16af8 <ftello64@plt+0x52a8>
   16a6c:	ldr	r0, [sp, #8]
   16a70:	ldr	r1, [r0]
   16a74:	ldrb	r0, [r1]
   16a78:	cmp	r0, #0
   16a7c:	beq	16af8 <ftello64@plt+0x52a8>
   16a80:	add	sl, r1, #1
   16a84:	uxtb	r0, r0
   16a88:	cmp	r0, #10
   16a8c:	bne	16ac8 <ftello64@plt+0x5278>
   16a90:	b	16aec <ftello64@plt+0x529c>
   16a94:	ldr	r1, [r8]
   16a98:	ldr	r2, [r1]
   16a9c:	add	r2, r2, #1
   16aa0:	str	r2, [r1]
   16aa4:	ldr	r1, [r5]
   16aa8:	bl	117a8 <putc@plt>
   16aac:	str	r9, [r4]
   16ab0:	ldrb	r0, [sl], #1
   16ab4:	cmp	r0, #0
   16ab8:	beq	16af8 <ftello64@plt+0x52a8>
   16abc:	uxtb	r0, r0
   16ac0:	cmp	r0, #10
   16ac4:	beq	16aec <ftello64@plt+0x529c>
   16ac8:	cmp	r0, #9
   16acc:	bne	16a94 <ftello64@plt+0x5244>
   16ad0:	ldr	r1, [r8]
   16ad4:	ldr	r2, [r1]
   16ad8:	asr	r3, r2, #31
   16adc:	add	r2, r2, r3, lsr #29
   16ae0:	bic	r2, r2, #7
   16ae4:	add	r2, r2, #8
   16ae8:	b	16aa0 <ftello64@plt+0x5250>
   16aec:	ldr	r1, [r8]
   16af0:	mov	r2, #0
   16af4:	b	16aa0 <ftello64@plt+0x5250>
   16af8:	ldrb	r0, [r6]
   16afc:	ldr	sl, [sp, #12]
   16b00:	cmp	r0, #0
   16b04:	beq	16b80 <ftello64@plt+0x5330>
   16b08:	add	r6, r6, #1
   16b0c:	uxtb	r0, r0
   16b10:	cmp	r0, #10
   16b14:	bne	16b50 <ftello64@plt+0x5300>
   16b18:	b	16b74 <ftello64@plt+0x5324>
   16b1c:	ldr	r1, [r8]
   16b20:	ldr	r2, [r1]
   16b24:	add	r2, r2, #1
   16b28:	str	r2, [r1]
   16b2c:	ldr	r1, [r5]
   16b30:	bl	117a8 <putc@plt>
   16b34:	str	r9, [r4]
   16b38:	ldrb	r0, [r6], #1
   16b3c:	cmp	r0, #0
   16b40:	beq	16b80 <ftello64@plt+0x5330>
   16b44:	uxtb	r0, r0
   16b48:	cmp	r0, #10
   16b4c:	beq	16b74 <ftello64@plt+0x5324>
   16b50:	cmp	r0, #9
   16b54:	bne	16b1c <ftello64@plt+0x52cc>
   16b58:	ldr	r1, [r8]
   16b5c:	ldr	r2, [r1]
   16b60:	asr	r3, r2, #31
   16b64:	add	r2, r2, r3, lsr #29
   16b68:	bic	r2, r2, #7
   16b6c:	add	r2, r2, #8
   16b70:	b	16b28 <ftello64@plt+0x52d8>
   16b74:	ldr	r1, [r8]
   16b78:	mov	r2, #0
   16b7c:	b	16b28 <ftello64@plt+0x52d8>
   16b80:	bic	sl, sl, r7
   16b84:	mov	r0, #0
   16b88:	str	r0, [sp, #16]
   16b8c:	cmp	sl, #0
   16b90:	mov	r1, #0
   16b94:	mov	r0, sl
   16b98:	movwne	r0, #1
   16b9c:	cmp	r1, r7, lsl #1
   16ba0:	beq	16cd4 <ftello64@plt+0x5484>
   16ba4:	lsl	r7, r7, #1
   16ba8:	cmp	sl, #0
   16bac:	bne	16a3c <ftello64@plt+0x51ec>
   16bb0:	b	16cd4 <ftello64@plt+0x5484>
   16bb4:	mov	r7, #1
   16bb8:	str	r0, [sp, #16]
   16bbc:	tst	sl, r7
   16bc0:	bne	16bfc <ftello64@plt+0x53ac>
   16bc4:	b	16bd4 <ftello64@plt+0x5384>
   16bc8:	bic	sl, sl, r7
   16bcc:	mov	r0, #0
   16bd0:	str	r0, [sp, #16]
   16bd4:	cmp	sl, #0
   16bd8:	mov	r1, #0
   16bdc:	mov	r0, sl
   16be0:	movwne	r0, #1
   16be4:	cmp	r1, r7, lsl #1
   16be8:	lslne	r7, r7, #1
   16bec:	cmpne	sl, #0
   16bf0:	beq	16cd4 <ftello64@plt+0x5484>
   16bf4:	tst	sl, r7
   16bf8:	beq	16bd4 <ftello64@plt+0x5384>
   16bfc:	mov	r0, r7
   16c00:	mov	r1, #0
   16c04:	bl	11d24 <ftello64@plt+0x4d4>
   16c08:	cmp	r0, #0
   16c0c:	beq	16bd4 <ftello64@plt+0x5384>
   16c10:	mov	r6, r0
   16c14:	ldr	r0, [sp, #16]
   16c18:	cmp	r0, #0
   16c1c:	beq	16ca4 <ftello64@plt+0x5454>
   16c20:	ldrb	r0, [r6]
   16c24:	cmp	r0, #0
   16c28:	beq	16bc8 <ftello64@plt+0x5378>
   16c2c:	add	r6, r6, #1
   16c30:	uxtb	r0, r0
   16c34:	cmp	r0, #9
   16c38:	bne	16c74 <ftello64@plt+0x5424>
   16c3c:	b	16c88 <ftello64@plt+0x5438>
   16c40:	ldr	r1, [r8]
   16c44:	ldr	r2, [r1]
   16c48:	add	r2, r2, #1
   16c4c:	str	r2, [r1]
   16c50:	ldr	r1, [r5]
   16c54:	bl	117a8 <putc@plt>
   16c58:	str	r9, [r4]
   16c5c:	ldrb	r0, [r6], #1
   16c60:	cmp	r0, #0
   16c64:	beq	16bc8 <ftello64@plt+0x5378>
   16c68:	uxtb	r0, r0
   16c6c:	cmp	r0, #9
   16c70:	beq	16c88 <ftello64@plt+0x5438>
   16c74:	cmp	r0, #10
   16c78:	bne	16c40 <ftello64@plt+0x53f0>
   16c7c:	ldr	r1, [r8]
   16c80:	mov	r2, #0
   16c84:	b	16c4c <ftello64@plt+0x53fc>
   16c88:	ldr	r1, [r8]
   16c8c:	ldr	r2, [r1]
   16c90:	asr	r3, r2, #31
   16c94:	add	r2, r2, r3, lsr #29
   16c98:	bic	r2, r2, #7
   16c9c:	add	r2, r2, #8
   16ca0:	b	16c4c <ftello64@plt+0x53fc>
   16ca4:	ldr	r0, [r8]
   16ca8:	ldr	r1, [r0]
   16cac:	add	r1, r1, #1
   16cb0:	str	r1, [r0]
   16cb4:	mov	r0, #32
   16cb8:	ldr	r1, [r5]
   16cbc:	bl	117a8 <putc@plt>
   16cc0:	str	r9, [r4]
   16cc4:	ldrb	r0, [r6]
   16cc8:	cmp	r0, #0
   16ccc:	bne	16c2c <ftello64@plt+0x53dc>
   16cd0:	b	16bc8 <ftello64@plt+0x5378>
   16cd4:	cmp	r0, #0
   16cd8:	beq	16d08 <ftello64@plt+0x54b8>
   16cdc:	ldr	r0, [sp, #16]
   16ce0:	cmp	r0, #0
   16ce4:	beq	16d10 <ftello64@plt+0x54c0>
   16ce8:	ldr	r0, [sp, #4]
   16cec:	mov	r3, sl
   16cf0:	sub	r1, r0, #1
   16cf4:	ldr	r0, [sp, #8]
   16cf8:	add	r2, r0, #4
   16cfc:	sub	sp, fp, #28
   16d00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d04:	b	16030 <ftello64@plt+0x47e0>
   16d08:	sub	sp, fp, #28
   16d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16d10:	ldr	r0, [sp, #4]
   16d14:	cmp	r0, #1
   16d18:	blt	16db0 <ftello64@plt+0x5560>
   16d1c:	ldr	r0, [sp, #8]
   16d20:	ldr	r1, [r0]
   16d24:	ldrb	r0, [r1]
   16d28:	cmp	r0, #0
   16d2c:	beq	16ce8 <ftello64@plt+0x5498>
   16d30:	add	r6, r1, #1
   16d34:	mov	r7, #1
   16d38:	mov	r9, #0
   16d3c:	uxtb	r0, r0
   16d40:	cmp	r0, #9
   16d44:	bne	16d80 <ftello64@plt+0x5530>
   16d48:	b	16d94 <ftello64@plt+0x5544>
   16d4c:	ldr	r1, [r8]
   16d50:	ldr	r2, [r1]
   16d54:	add	r2, r2, #1
   16d58:	str	r2, [r1]
   16d5c:	ldr	r1, [r5]
   16d60:	bl	117a8 <putc@plt>
   16d64:	str	r7, [r4]
   16d68:	ldrb	r0, [r6], #1
   16d6c:	cmp	r0, #0
   16d70:	beq	16ce8 <ftello64@plt+0x5498>
   16d74:	uxtb	r0, r0
   16d78:	cmp	r0, #9
   16d7c:	beq	16d94 <ftello64@plt+0x5544>
   16d80:	cmp	r0, #10
   16d84:	bne	16d4c <ftello64@plt+0x54fc>
   16d88:	ldr	r1, [r8]
   16d8c:	str	r9, [r1]
   16d90:	b	16d5c <ftello64@plt+0x550c>
   16d94:	ldr	r1, [r8]
   16d98:	ldr	r2, [r1]
   16d9c:	asr	r3, r2, #31
   16da0:	add	r2, r2, r3, lsr #29
   16da4:	bic	r2, r2, #7
   16da8:	add	r2, r2, #8
   16dac:	b	16d58 <ftello64@plt+0x5508>
   16db0:	ldr	r0, [r8]
   16db4:	ldr	r1, [r0]
   16db8:	add	r1, r1, #1
   16dbc:	str	r1, [r0]
   16dc0:	mov	r0, #32
   16dc4:	ldr	r1, [r5]
   16dc8:	bl	117a8 <putc@plt>
   16dcc:	mov	r0, #1
   16dd0:	str	r0, [r4]
   16dd4:	b	16ce8 <ftello64@plt+0x5498>
   16dd8:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16ddc:	add	fp, sp, #24
   16de0:	sub	sp, sp, #16
   16de4:	add	r4, sp, #1
   16de8:	mov	r0, r3
   16dec:	mov	r2, #15
   16df0:	mov	r1, r4
   16df4:	bl	11f9c <ftello64@plt+0x74c>
   16df8:	ldrb	r0, [sp, #1]
   16dfc:	cmp	r0, #0
   16e00:	beq	16e9c <ftello64@plt+0x564c>
   16e04:	movw	r8, #21664	; 0x54a0
   16e08:	movw	r6, #23452	; 0x5b9c
   16e0c:	movw	r7, #23440	; 0x5b90
   16e10:	add	r4, r4, #1
   16e14:	mov	r5, #1
   16e18:	mov	r9, #0
   16e1c:	movt	r8, #3
   16e20:	movt	r6, #3
   16e24:	movt	r7, #3
   16e28:	uxtb	r0, r0
   16e2c:	cmp	r0, #9
   16e30:	bne	16e6c <ftello64@plt+0x561c>
   16e34:	b	16e80 <ftello64@plt+0x5630>
   16e38:	ldr	r1, [r8]
   16e3c:	ldr	r2, [r1]
   16e40:	add	r2, r2, #1
   16e44:	str	r2, [r1]
   16e48:	ldr	r1, [r6]
   16e4c:	bl	117a8 <putc@plt>
   16e50:	ldrb	r0, [r4], #1
   16e54:	str	r5, [r7]
   16e58:	cmp	r0, #0
   16e5c:	beq	16e9c <ftello64@plt+0x564c>
   16e60:	uxtb	r0, r0
   16e64:	cmp	r0, #9
   16e68:	beq	16e80 <ftello64@plt+0x5630>
   16e6c:	cmp	r0, #10
   16e70:	bne	16e38 <ftello64@plt+0x55e8>
   16e74:	ldr	r1, [r8]
   16e78:	str	r9, [r1]
   16e7c:	b	16e48 <ftello64@plt+0x55f8>
   16e80:	ldr	r1, [r8]
   16e84:	ldr	r2, [r1]
   16e88:	asr	r3, r2, #31
   16e8c:	add	r2, r2, r3, lsr #29
   16e90:	bic	r2, r2, #7
   16e94:	add	r2, r2, #8
   16e98:	b	16e44 <ftello64@plt+0x55f4>
   16e9c:	sub	sp, fp, #24
   16ea0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16ea4:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   16ea8:	add	fp, sp, #24
   16eac:	mov	r7, r1
   16eb0:	movw	r1, #21668	; 0x54a4
   16eb4:	mov	r4, r0
   16eb8:	movt	r1, #3
   16ebc:	ldr	r0, [r1]
   16ec0:	cmp	r0, #0
   16ec4:	beq	16ef8 <ftello64@plt+0x56a8>
   16ec8:	mov	r8, r3
   16ecc:	mov	r6, r2
   16ed0:	add	r5, r1, #4
   16ed4:	mov	r1, r4
   16ed8:	bl	1152c <strcmp@plt>
   16edc:	cmp	r0, #0
   16ee0:	beq	16fe0 <ftello64@plt+0x5790>
   16ee4:	ldr	r0, [r5, #4]
   16ee8:	add	r1, r5, #8
   16eec:	mov	r5, r1
   16ef0:	cmp	r0, #0
   16ef4:	bne	16ed4 <ftello64@plt+0x5684>
   16ef8:	movw	r0, #10737	; 0x29f1
   16efc:	movt	r0, #2
   16f00:	bl	11544 <printf@plt>
   16f04:	movw	r5, #21664	; 0x54a0
   16f08:	movw	r8, #23440	; 0x5b90
   16f0c:	movt	r5, #3
   16f10:	movt	r8, #3
   16f14:	ldr	r1, [r5]
   16f18:	ldr	r2, [r1]
   16f1c:	add	r0, r2, r0
   16f20:	str	r0, [r1]
   16f24:	ldrb	r0, [r4]
   16f28:	cmp	r0, #0
   16f2c:	beq	16fb8 <ftello64@plt+0x5768>
   16f30:	movw	r7, #23452	; 0x5b9c
   16f34:	add	r4, r4, #1
   16f38:	mov	r6, #1
   16f3c:	mov	r9, #0
   16f40:	movt	r7, #3
   16f44:	uxtb	r0, r0
   16f48:	cmp	r0, #9
   16f4c:	bne	16f88 <ftello64@plt+0x5738>
   16f50:	b	16f9c <ftello64@plt+0x574c>
   16f54:	ldr	r1, [r5]
   16f58:	ldr	r2, [r1]
   16f5c:	add	r2, r2, #1
   16f60:	str	r2, [r1]
   16f64:	ldr	r1, [r7]
   16f68:	bl	117a8 <putc@plt>
   16f6c:	str	r6, [r8]
   16f70:	ldrb	r0, [r4], #1
   16f74:	cmp	r0, #0
   16f78:	beq	16fb8 <ftello64@plt+0x5768>
   16f7c:	uxtb	r0, r0
   16f80:	cmp	r0, #9
   16f84:	beq	16f9c <ftello64@plt+0x574c>
   16f88:	cmp	r0, #10
   16f8c:	bne	16f54 <ftello64@plt+0x5704>
   16f90:	ldr	r1, [r5]
   16f94:	str	r9, [r1]
   16f98:	b	16f64 <ftello64@plt+0x5714>
   16f9c:	ldr	r1, [r5]
   16fa0:	ldr	r2, [r1]
   16fa4:	asr	r3, r2, #31
   16fa8:	add	r2, r2, r3, lsr #29
   16fac:	bic	r2, r2, #7
   16fb0:	add	r2, r2, #8
   16fb4:	b	16f60 <ftello64@plt+0x5710>
   16fb8:	movw	r0, #12015	; 0x2eef
   16fbc:	movt	r0, #2
   16fc0:	bl	11544 <printf@plt>
   16fc4:	ldr	r1, [r5]
   16fc8:	ldr	r2, [r1]
   16fcc:	add	r0, r2, r0
   16fd0:	str	r0, [r1]
   16fd4:	mov	r0, #1
   16fd8:	str	r0, [r8]
   16fdc:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   16fe0:	ldr	r3, [r5]
   16fe4:	cmp	r3, #0
   16fe8:	beq	16fdc <ftello64@plt+0x578c>
   16fec:	mov	r0, r7
   16ff0:	mov	r1, r6
   16ff4:	mov	r2, r8
   16ff8:	pop	{r4, r5, r6, r7, r8, r9, fp, lr}
   16ffc:	bx	r3
   17000:	push	{fp, lr}
   17004:	mov	fp, sp
   17008:	sub	sp, sp, #24
   1700c:	movw	ip, #23452	; 0x5b9c
   17010:	movt	ip, #3
   17014:	ldr	lr, [ip]
   17018:	cmp	lr, #0
   1701c:	bne	17030 <ftello64@plt+0x57e0>
   17020:	movw	lr, #23252	; 0x5ad4
   17024:	movt	lr, #3
   17028:	ldr	lr, [lr]
   1702c:	str	lr, [ip]
   17030:	movw	ip, #23348	; 0x5b34
   17034:	movt	ip, #3
   17038:	ldrb	lr, [ip]
   1703c:	cmp	lr, #0
   17040:	beq	17050 <ftello64@plt+0x5800>
   17044:	mov	ip, #0
   17048:	str	ip, [sp, #12]
   1704c:	b	1705c <ftello64@plt+0x580c>
   17050:	mov	lr, #1
   17054:	strb	lr, [ip]
   17058:	str	lr, [sp, #12]
   1705c:	str	r3, [sp, #16]
   17060:	stm	sp, {r1, r2}
   17064:	mov	r1, #0
   17068:	str	r1, [sp, #20]
   1706c:	str	r0, [sp, #8]
   17070:	mov	r0, sp
   17074:	mov	r1, #0
   17078:	bl	16394 <ftello64@plt+0x4b44>
   1707c:	mov	sp, fp
   17080:	pop	{fp, pc}
   17084:	push	{r4, r5, r6, sl, fp, lr}
   17088:	add	fp, sp, #16
   1708c:	mov	r5, r0
   17090:	ldrb	r0, [r1]
   17094:	mov	r6, #32
   17098:	mov	r4, r1
   1709c:	cmp	r6, r0, lsr #1
   170a0:	beq	17130 <ftello64@plt+0x58e0>
   170a4:	lsr	r1, r0, #1
   170a8:	mov	r0, r5
   170ac:	bl	15ef8 <ftello64@plt+0x46a8>
   170b0:	ldrb	r0, [r4, #1]
   170b4:	cmp	r6, r0, lsr #1
   170b8:	beq	17130 <ftello64@plt+0x58e0>
   170bc:	lsr	r1, r0, #1
   170c0:	mov	r0, r5
   170c4:	bl	15ef8 <ftello64@plt+0x46a8>
   170c8:	ldrb	r0, [r4, #2]
   170cc:	mov	r6, #32
   170d0:	cmp	r6, r0, lsr #1
   170d4:	beq	17130 <ftello64@plt+0x58e0>
   170d8:	lsr	r1, r0, #1
   170dc:	mov	r0, r5
   170e0:	bl	15ef8 <ftello64@plt+0x46a8>
   170e4:	ldrb	r0, [r4, #3]
   170e8:	cmp	r6, r0, lsr #1
   170ec:	beq	17130 <ftello64@plt+0x58e0>
   170f0:	lsr	r1, r0, #1
   170f4:	mov	r0, r5
   170f8:	bl	15ef8 <ftello64@plt+0x46a8>
   170fc:	ldrb	r0, [r4, #4]
   17100:	mov	r6, #32
   17104:	cmp	r6, r0, lsr #1
   17108:	beq	17130 <ftello64@plt+0x58e0>
   1710c:	lsr	r1, r0, #1
   17110:	mov	r0, r5
   17114:	bl	15ef8 <ftello64@plt+0x46a8>
   17118:	ldrb	r0, [r4, #5]
   1711c:	cmp	r6, r0, lsr #1
   17120:	beq	17130 <ftello64@plt+0x58e0>
   17124:	lsr	r1, r0, #1
   17128:	mov	r0, r5
   1712c:	bl	15ef8 <ftello64@plt+0x46a8>
   17130:	ldrb	r0, [r4, #6]
   17134:	ubfx	r1, r0, #1, #4
   17138:	cmp	r1, #0
   1713c:	beq	17174 <ftello64@plt+0x5924>
   17140:	movw	r0, #13330	; 0x3412
   17144:	movt	r0, #2
   17148:	bl	11544 <printf@plt>
   1714c:	movw	r1, #21664	; 0x54a0
   17150:	movt	r1, #3
   17154:	ldr	r1, [r1]
   17158:	ldr	r2, [r1]
   1715c:	add	r0, r2, r0
   17160:	str	r0, [r1]
   17164:	movw	r0, #23440	; 0x5b90
   17168:	mov	r1, #1
   1716c:	movt	r0, #3
   17170:	str	r1, [r0]
   17174:	pop	{r4, r5, r6, sl, fp, pc}
   17178:	push	{fp, lr}
   1717c:	mov	fp, sp
   17180:	sub	sp, sp, #16
   17184:	ldrb	r0, [r1, #3]
   17188:	ldrb	ip, [r1]
   1718c:	ldrb	r2, [r1, #1]
   17190:	ldrb	r3, [r1, #2]
   17194:	ldrb	lr, [r1, #4]
   17198:	ldrb	r1, [r1, #5]
   1719c:	stm	sp, {r0, lr}
   171a0:	movw	r0, #13334	; 0x3416
   171a4:	str	r1, [sp, #8]
   171a8:	mov	r1, ip
   171ac:	movt	r0, #2
   171b0:	bl	11544 <printf@plt>
   171b4:	movw	r1, #21664	; 0x54a0
   171b8:	movt	r1, #3
   171bc:	ldr	r1, [r1]
   171c0:	ldr	r2, [r1]
   171c4:	add	r0, r2, r0
   171c8:	str	r0, [r1]
   171cc:	movw	r0, #23440	; 0x5b90
   171d0:	mov	r1, #1
   171d4:	movt	r0, #3
   171d8:	str	r1, [r0]
   171dc:	mov	sp, fp
   171e0:	pop	{fp, pc}
   171e4:	push	{fp, lr}
   171e8:	mov	fp, sp
   171ec:	ldrb	r1, [r1]
   171f0:	movw	r0, #13359	; 0x342f
   171f4:	movt	r0, #2
   171f8:	bl	11544 <printf@plt>
   171fc:	movw	r1, #21664	; 0x54a0
   17200:	movt	r1, #3
   17204:	ldr	r1, [r1]
   17208:	ldr	r2, [r1]
   1720c:	add	r0, r2, r0
   17210:	str	r0, [r1]
   17214:	movw	r0, #23440	; 0x5b90
   17218:	mov	r1, #1
   1721c:	movt	r0, #3
   17220:	str	r1, [r0]
   17224:	pop	{fp, pc}
   17228:	push	{fp, lr}
   1722c:	mov	fp, sp
   17230:	ldrsh	r1, [r1]
   17234:	movw	r0, #13331	; 0x3413
   17238:	movt	r0, #2
   1723c:	bl	11544 <printf@plt>
   17240:	movw	r1, #21664	; 0x54a0
   17244:	movt	r1, #3
   17248:	ldr	r1, [r1]
   1724c:	ldr	r2, [r1]
   17250:	add	r0, r2, r0
   17254:	str	r0, [r1]
   17258:	movw	r0, #23440	; 0x5b90
   1725c:	mov	r1, #1
   17260:	movt	r0, #3
   17264:	str	r1, [r0]
   17268:	pop	{fp, pc}
   1726c:	push	{fp, lr}
   17270:	mov	fp, sp
   17274:	sub	sp, sp, #8
   17278:	ldrb	r0, [r1, #3]
   1727c:	ldrb	ip, [r1]
   17280:	ldrb	r2, [r1, #1]
   17284:	ldrb	r3, [r1, #2]
   17288:	ldrb	r1, [r1, #4]
   1728c:	stm	sp, {r0, r1}
   17290:	movw	r0, #13364	; 0x3434
   17294:	mov	r1, ip
   17298:	movt	r0, #2
   1729c:	bl	11544 <printf@plt>
   172a0:	movw	r1, #21664	; 0x54a0
   172a4:	movt	r1, #3
   172a8:	ldr	r1, [r1]
   172ac:	ldr	r2, [r1]
   172b0:	add	r0, r2, r0
   172b4:	str	r0, [r1]
   172b8:	movw	r0, #23440	; 0x5b90
   172bc:	mov	r1, #1
   172c0:	movt	r0, #3
   172c4:	str	r1, [r0]
   172c8:	mov	sp, fp
   172cc:	pop	{fp, pc}
   172d0:	push	{fp, lr}
   172d4:	mov	fp, sp
   172d8:	sub	sp, sp, #8
   172dc:	ldrb	r0, [r1]
   172e0:	ldrb	r3, [r1, #1]
   172e4:	ldrb	r2, [r1, #2]
   172e8:	ldrb	r1, [r1, #3]
   172ec:	str	r0, [sp]
   172f0:	movw	r0, #13344	; 0x3420
   172f4:	movt	r0, #2
   172f8:	bl	11544 <printf@plt>
   172fc:	movw	r1, #21664	; 0x54a0
   17300:	movt	r1, #3
   17304:	ldr	r1, [r1]
   17308:	ldr	r2, [r1]
   1730c:	add	r0, r2, r0
   17310:	str	r0, [r1]
   17314:	movw	r0, #23440	; 0x5b90
   17318:	mov	r1, #1
   1731c:	movt	r0, #3
   17320:	str	r1, [r0]
   17324:	mov	sp, fp
   17328:	pop	{fp, pc}
   1732c:	movw	r2, #22348	; 0x574c
   17330:	mov	r1, r0
   17334:	mov	r0, #0
   17338:	movt	r2, #3
   1733c:	ldr	r3, [r2]
   17340:	cmp	r3, #0
   17344:	bxeq	lr
   17348:	ldr	r3, [r2, #8]
   1734c:	cmp	r3, r1
   17350:	beq	1735c <ftello64@plt+0x5b0c>
   17354:	ldr	r3, [r2, #16]!
   17358:	b	17340 <ftello64@plt+0x5af0>
   1735c:	mov	r0, r2
   17360:	bx	lr
   17364:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17368:	add	fp, sp, #28
   1736c:	sub	sp, sp, #20
   17370:	movw	r5, #23352	; 0x5b38
   17374:	mov	r4, r0
   17378:	movw	r6, #23460	; 0x5ba4
   1737c:	movt	r5, #3
   17380:	movt	r6, #3
   17384:	ldrb	r0, [r5]
   17388:	cmp	r0, #0
   1738c:	bne	17630 <ftello64@plt+0x5de0>
   17390:	mov	r0, #0
   17394:	movw	r1, #9836	; 0x266c
   17398:	str	r0, [sp, #16]
   1739c:	str	r0, [sp, #12]
   173a0:	movw	r0, #13385	; 0x3449
   173a4:	movt	r1, #2
   173a8:	movt	r0, #2
   173ac:	bl	117cc <fopen64@plt>
   173b0:	cmp	r0, #0
   173b4:	beq	17554 <ftello64@plt+0x5d04>
   173b8:	mov	r9, r0
   173bc:	add	r0, sp, #16
   173c0:	add	r1, sp, #12
   173c4:	mov	r2, #10
   173c8:	mov	r3, r9
   173cc:	bl	11514 <__getdelim@plt>
   173d0:	cmp	r0, #0
   173d4:	bmi	17578 <ftello64@plt+0x5d28>
   173d8:	add	r0, sp, #16
   173dc:	add	r1, sp, #12
   173e0:	mov	r2, #10
   173e4:	mov	r3, r9
   173e8:	bl	11514 <__getdelim@plt>
   173ec:	cmn	r0, #1
   173f0:	ble	17578 <ftello64@plt+0x5d28>
   173f4:	ldr	r6, [sp, #16]
   173f8:	movw	r1, #10330	; 0x285a
   173fc:	str	r4, [sp, #4]
   17400:	movt	r1, #2
   17404:	mov	r0, r6
   17408:	bl	114fc <strstr@plt>
   1740c:	mov	r1, #2
   17410:	cmp	r0, #0
   17414:	str	r1, [sp, #8]
   17418:	bne	17438 <ftello64@plt+0x5be8>
   1741c:	movw	r1, #10264	; 0x2818
   17420:	mov	r0, r6
   17424:	movt	r1, #2
   17428:	bl	114fc <strstr@plt>
   1742c:	cmp	r0, #0
   17430:	movwne	r0, #1
   17434:	str	r0, [sp, #8]
   17438:	add	r0, sp, #16
   1743c:	add	r1, sp, #12
   17440:	mov	r2, #10
   17444:	mov	r3, r9
   17448:	bl	11514 <__getdelim@plt>
   1744c:	cmp	r0, #1
   17450:	blt	17604 <ftello64@plt+0x5db4>
   17454:	movw	r4, #23456	; 0x5ba0
   17458:	movt	r4, #3
   1745c:	mov	r0, #120	; 0x78
   17460:	bl	1b28c <_obstack_memory_used@@Base+0xeec>
   17464:	ldr	r6, [sp, #16]
   17468:	mov	r7, r0
   1746c:	ldrb	r5, [r6]
   17470:	cmp	r5, #0
   17474:	beq	174a8 <ftello64@plt+0x5c58>
   17478:	ands	r0, r5, #128	; 0x80
   1747c:	bne	174a8 <ftello64@plt+0x5c58>
   17480:	bl	116a0 <__ctype_b_loc@plt>
   17484:	ldr	r0, [r0]
   17488:	add	r1, r0, r5, lsl #1
   1748c:	ldrb	r1, [r1, #1]
   17490:	tst	r1, #32
   17494:	ldrbne	r5, [r6, #1]!
   17498:	cmpne	r5, #0
   1749c:	beq	174a8 <ftello64@plt+0x5c58>
   174a0:	ands	r1, r5, #128	; 0x80
   174a4:	beq	17488 <ftello64@plt+0x5c38>
   174a8:	mov	r0, r6
   174ac:	mov	r1, #58	; 0x3a
   174b0:	bl	116d0 <strchr@plt>
   174b4:	cmp	r0, #0
   174b8:	beq	175ac <ftello64@plt+0x5d5c>
   174bc:	mov	r5, r9
   174c0:	sub	r9, r0, r6
   174c4:	mov	r8, r0
   174c8:	add	r0, r9, #1
   174cc:	bl	1ae94 <_obstack_memory_used@@Base+0xaf4>
   174d0:	mov	r1, r6
   174d4:	mov	r2, r9
   174d8:	mov	sl, r0
   174dc:	str	r0, [r7, #4]
   174e0:	bl	11598 <memcpy@plt>
   174e4:	mov	r0, #0
   174e8:	movw	r1, #13628	; 0x353c
   174ec:	mov	r6, #0
   174f0:	strb	r0, [sl, r9]
   174f4:	ldr	r0, [sp, #8]
   174f8:	movt	r1, #2
   174fc:	ldr	r2, [r1, r0, lsl #2]
   17500:	add	r0, r8, #1
   17504:	mov	r1, r7
   17508:	blx	r2
   1750c:	cmp	r0, #0
   17510:	beq	175d8 <ftello64@plt+0x5d88>
   17514:	ldr	r0, [r4]
   17518:	str	r6, [r7]
   1751c:	add	r1, sp, #12
   17520:	mov	r2, #10
   17524:	mov	r3, r5
   17528:	mov	r9, r5
   1752c:	cmp	r0, #0
   17530:	movweq	r0, #23460	; 0x5ba4
   17534:	movteq	r0, #3
   17538:	str	r7, [r0]
   1753c:	add	r0, sp, #16
   17540:	str	r7, [r4]
   17544:	bl	11514 <__getdelim@plt>
   17548:	cmp	r0, #0
   1754c:	bgt	1745c <ftello64@plt+0x5c0c>
   17550:	b	17604 <ftello64@plt+0x5db4>
   17554:	bl	116e8 <__errno_location@plt>
   17558:	ldr	r1, [r0]
   1755c:	movw	r2, #13399	; 0x3457
   17560:	movw	r3, #13385	; 0x3449
   17564:	mov	r0, #0
   17568:	movt	r2, #2
   1756c:	movt	r3, #2
   17570:	bl	11634 <error@plt>
   17574:	b	17628 <ftello64@plt+0x5dd8>
   17578:	bl	116e8 <__errno_location@plt>
   1757c:	ldr	r1, [r0]
   17580:	movw	r2, #13414	; 0x3466
   17584:	movw	r3, #13385	; 0x3449
   17588:	mov	r0, #0
   1758c:	movt	r2, #2
   17590:	movt	r3, #2
   17594:	bl	11634 <error@plt>
   17598:	mov	r0, r9
   1759c:	bl	11748 <fclose@plt>
   175a0:	ldr	r0, [sp, #16]
   175a4:	bl	19edc <argp_parse@@Base+0x13dc>
   175a8:	b	17628 <ftello64@plt+0x5dd8>
   175ac:	bl	116e8 <__errno_location@plt>
   175b0:	ldr	r1, [r0]
   175b4:	movw	r2, #13414	; 0x3466
   175b8:	movw	r3, #13385	; 0x3449
   175bc:	mov	r0, #0
   175c0:	movt	r2, #2
   175c4:	movt	r3, #2
   175c8:	bl	11634 <error@plt>
   175cc:	mov	r0, r7
   175d0:	bl	19edc <argp_parse@@Base+0x13dc>
   175d4:	b	17604 <ftello64@plt+0x5db4>
   175d8:	bl	116e8 <__errno_location@plt>
   175dc:	ldr	r1, [r0]
   175e0:	movw	r2, #13414	; 0x3466
   175e4:	movw	r3, #13385	; 0x3449
   175e8:	mov	r0, #0
   175ec:	movt	r2, #2
   175f0:	movt	r3, #2
   175f4:	bl	11634 <error@plt>
   175f8:	mov	r0, r7
   175fc:	bl	19edc <argp_parse@@Base+0x13dc>
   17600:	mov	r9, r5
   17604:	mov	r0, r9
   17608:	bl	11748 <fclose@plt>
   1760c:	ldr	r0, [sp, #16]
   17610:	bl	19edc <argp_parse@@Base+0x13dc>
   17614:	ldr	r4, [sp, #4]
   17618:	movw	r5, #23352	; 0x5b38
   1761c:	movw	r6, #23460	; 0x5ba4
   17620:	movt	r5, #3
   17624:	movt	r6, #3
   17628:	mov	r0, #1
   1762c:	strb	r0, [r5]
   17630:	ldr	r6, [r6]
   17634:	mov	r5, #0
   17638:	cmp	r6, #0
   1763c:	beq	17660 <ftello64@plt+0x5e10>
   17640:	ldr	r0, [r6, #4]
   17644:	mov	r1, r4
   17648:	bl	1152c <strcmp@plt>
   1764c:	cmp	r0, #0
   17650:	beq	1766c <ftello64@plt+0x5e1c>
   17654:	ldr	r6, [r6]
   17658:	cmp	r6, #0
   1765c:	bne	17640 <ftello64@plt+0x5df0>
   17660:	mov	r0, r5
   17664:	sub	sp, fp, #28
   17668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1766c:	mov	r5, r6
   17670:	mov	r0, r5
   17674:	sub	sp, fp, #28
   17678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1767c:	push	{r4, r5, r6, sl, fp, lr}
   17680:	add	fp, sp, #16
   17684:	mov	r6, r0
   17688:	ldr	r0, [r0, #4]
   1768c:	mov	r4, r2
   17690:	mov	r5, r1
   17694:	bl	17364 <ftello64@plt+0x5b14>
   17698:	clz	r0, r0
   1769c:	mov	r1, r5
   176a0:	mov	r2, r4
   176a4:	lsr	r3, r0, #5
   176a8:	mov	r0, r6
   176ac:	pop	{r4, r5, r6, sl, fp, lr}
   176b0:	b	1637c <ftello64@plt+0x4b2c>
   176b4:	push	{r4, r5, r6, sl, fp, lr}
   176b8:	add	fp, sp, #16
   176bc:	mov	r5, r0
   176c0:	ldr	r0, [r0, #4]
   176c4:	mov	r4, r2
   176c8:	mov	r6, r1
   176cc:	bl	17364 <ftello64@plt+0x5b14>
   176d0:	cmp	r0, #0
   176d4:	beq	176f0 <ftello64@plt+0x5ea0>
   176d8:	ldr	r3, [r0, #8]
   176dc:	mov	r0, r5
   176e0:	mov	r1, r6
   176e4:	mov	r2, r4
   176e8:	pop	{r4, r5, r6, sl, fp, lr}
   176ec:	b	161dc <ftello64@plt+0x498c>
   176f0:	movw	r1, #11884	; 0x2e6c
   176f4:	mov	r0, r5
   176f8:	movt	r1, #2
   176fc:	pop	{r4, r5, r6, sl, fp, lr}
   17700:	b	15f80 <ftello64@plt+0x4730>
   17704:	push	{r4, r5, r6, sl, fp, lr}
   17708:	add	fp, sp, #16
   1770c:	mov	r5, r0
   17710:	ldr	r0, [r0, #4]
   17714:	mov	r4, r2
   17718:	mov	r6, r1
   1771c:	bl	17364 <ftello64@plt+0x5b14>
   17720:	cmp	r0, #0
   17724:	beq	17740 <ftello64@plt+0x5ef0>
   17728:	ldr	r3, [r0, #16]
   1772c:	mov	r0, r5
   17730:	mov	r1, r6
   17734:	mov	r2, r4
   17738:	pop	{r4, r5, r6, sl, fp, lr}
   1773c:	b	161dc <ftello64@plt+0x498c>
   17740:	movw	r1, #11905	; 0x2e81
   17744:	mov	r0, r5
   17748:	movt	r1, #2
   1774c:	pop	{r4, r5, r6, sl, fp, lr}
   17750:	b	15f80 <ftello64@plt+0x4730>
   17754:	push	{r4, r5, r6, sl, fp, lr}
   17758:	add	fp, sp, #16
   1775c:	mov	r5, r0
   17760:	ldr	r0, [r0, #4]
   17764:	mov	r4, r2
   17768:	mov	r6, r1
   1776c:	bl	17364 <ftello64@plt+0x5b14>
   17770:	cmp	r0, #0
   17774:	beq	17790 <ftello64@plt+0x5f40>
   17778:	ldr	r3, [r0, #24]
   1777c:	mov	r0, r5
   17780:	mov	r1, r6
   17784:	mov	r2, r4
   17788:	pop	{r4, r5, r6, sl, fp, lr}
   1778c:	b	161dc <ftello64@plt+0x498c>
   17790:	movw	r1, #11926	; 0x2e96
   17794:	mov	r0, r5
   17798:	movt	r1, #2
   1779c:	pop	{r4, r5, r6, sl, fp, lr}
   177a0:	b	15f80 <ftello64@plt+0x4730>
   177a4:	push	{r4, r5, r6, sl, fp, lr}
   177a8:	add	fp, sp, #16
   177ac:	mov	r5, r0
   177b0:	ldr	r0, [r0, #4]
   177b4:	mov	r4, r2
   177b8:	mov	r6, r1
   177bc:	bl	17364 <ftello64@plt+0x5b14>
   177c0:	cmp	r0, #0
   177c4:	beq	177e0 <ftello64@plt+0x5f90>
   177c8:	ldr	r3, [r0, #32]
   177cc:	mov	r0, r5
   177d0:	mov	r1, r6
   177d4:	mov	r2, r4
   177d8:	pop	{r4, r5, r6, sl, fp, lr}
   177dc:	b	161dc <ftello64@plt+0x498c>
   177e0:	movw	r1, #11945	; 0x2ea9
   177e4:	mov	r0, r5
   177e8:	movt	r1, #2
   177ec:	pop	{r4, r5, r6, sl, fp, lr}
   177f0:	b	15f80 <ftello64@plt+0x4730>
   177f4:	push	{r4, r5, r6, sl, fp, lr}
   177f8:	add	fp, sp, #16
   177fc:	mov	r5, r0
   17800:	ldr	r0, [r0, #4]
   17804:	mov	r4, r2
   17808:	mov	r6, r1
   1780c:	bl	17364 <ftello64@plt+0x5b14>
   17810:	cmp	r0, #0
   17814:	beq	17830 <ftello64@plt+0x5fe0>
   17818:	ldr	r3, [r0, #40]	; 0x28
   1781c:	mov	r0, r5
   17820:	mov	r1, r6
   17824:	mov	r2, r4
   17828:	pop	{r4, r5, r6, sl, fp, lr}
   1782c:	b	161dc <ftello64@plt+0x498c>
   17830:	movw	r1, #11964	; 0x2ebc
   17834:	mov	r0, r5
   17838:	movt	r1, #2
   1783c:	pop	{r4, r5, r6, sl, fp, lr}
   17840:	b	15f80 <ftello64@plt+0x4730>
   17844:	push	{r4, r5, r6, sl, fp, lr}
   17848:	add	fp, sp, #16
   1784c:	mov	r5, r0
   17850:	ldr	r0, [r0, #4]
   17854:	mov	r4, r2
   17858:	mov	r6, r1
   1785c:	bl	17364 <ftello64@plt+0x5b14>
   17860:	cmp	r0, #0
   17864:	beq	17880 <ftello64@plt+0x6030>
   17868:	ldr	r3, [r0, #44]	; 0x2c
   1786c:	mov	r0, r5
   17870:	mov	r1, r6
   17874:	mov	r2, r4
   17878:	pop	{r4, r5, r6, sl, fp, lr}
   1787c:	b	161dc <ftello64@plt+0x498c>
   17880:	movw	r1, #11984	; 0x2ed0
   17884:	mov	r0, r5
   17888:	movt	r1, #2
   1788c:	pop	{r4, r5, r6, sl, fp, lr}
   17890:	b	15f80 <ftello64@plt+0x4730>
   17894:	push	{r4, r5, r6, sl, fp, lr}
   17898:	add	fp, sp, #16
   1789c:	mov	r5, r0
   178a0:	ldr	r0, [r0, #4]
   178a4:	mov	r4, r2
   178a8:	mov	r6, r1
   178ac:	bl	17364 <ftello64@plt+0x5b14>
   178b0:	cmp	r0, #0
   178b4:	beq	178d0 <ftello64@plt+0x6080>
   178b8:	ldr	r3, [r0, #48]	; 0x30
   178bc:	mov	r0, r5
   178c0:	mov	r1, r6
   178c4:	mov	r2, r4
   178c8:	pop	{r4, r5, r6, sl, fp, lr}
   178cc:	b	161dc <ftello64@plt+0x498c>
   178d0:	movw	r1, #12004	; 0x2ee4
   178d4:	mov	r0, r5
   178d8:	movt	r1, #2
   178dc:	pop	{r4, r5, r6, sl, fp, lr}
   178e0:	b	15f80 <ftello64@plt+0x4730>
   178e4:	push	{r4, r5, r6, sl, fp, lr}
   178e8:	add	fp, sp, #16
   178ec:	mov	r5, r0
   178f0:	ldr	r0, [r0, #4]
   178f4:	mov	r4, r2
   178f8:	mov	r6, r1
   178fc:	bl	17364 <ftello64@plt+0x5b14>
   17900:	cmp	r0, #0
   17904:	beq	17920 <ftello64@plt+0x60d0>
   17908:	ldr	r3, [r0, #52]	; 0x34
   1790c:	mov	r0, r5
   17910:	mov	r1, r6
   17914:	mov	r2, r4
   17918:	pop	{r4, r5, r6, sl, fp, lr}
   1791c:	b	161dc <ftello64@plt+0x498c>
   17920:	movw	r1, #12025	; 0x2ef9
   17924:	mov	r0, r5
   17928:	movt	r1, #2
   1792c:	pop	{r4, r5, r6, sl, fp, lr}
   17930:	b	15f80 <ftello64@plt+0x4730>
   17934:	push	{r4, r5, r6, sl, fp, lr}
   17938:	add	fp, sp, #16
   1793c:	mov	r5, r0
   17940:	ldr	r0, [r0, #4]
   17944:	mov	r4, r2
   17948:	mov	r6, r1
   1794c:	bl	17364 <ftello64@plt+0x5b14>
   17950:	cmp	r0, #0
   17954:	beq	17970 <ftello64@plt+0x6120>
   17958:	ldr	r3, [r0, #56]	; 0x38
   1795c:	mov	r0, r5
   17960:	mov	r1, r6
   17964:	mov	r2, r4
   17968:	pop	{r4, r5, r6, sl, fp, lr}
   1796c:	b	161dc <ftello64@plt+0x498c>
   17970:	movw	r1, #12046	; 0x2f0e
   17974:	mov	r0, r5
   17978:	movt	r1, #2
   1797c:	pop	{r4, r5, r6, sl, fp, lr}
   17980:	b	15f80 <ftello64@plt+0x4730>
   17984:	push	{r4, r5, r6, sl, fp, lr}
   17988:	add	fp, sp, #16
   1798c:	mov	r5, r0
   17990:	ldr	r0, [r0, #4]
   17994:	mov	r4, r2
   17998:	mov	r6, r1
   1799c:	bl	17364 <ftello64@plt+0x5b14>
   179a0:	cmp	r0, #0
   179a4:	beq	179c0 <ftello64@plt+0x6170>
   179a8:	ldr	r3, [r0, #60]	; 0x3c
   179ac:	mov	r0, r5
   179b0:	mov	r1, r6
   179b4:	mov	r2, r4
   179b8:	pop	{r4, r5, r6, sl, fp, lr}
   179bc:	b	161dc <ftello64@plt+0x498c>
   179c0:	movw	r1, #12069	; 0x2f25
   179c4:	mov	r0, r5
   179c8:	movt	r1, #2
   179cc:	pop	{r4, r5, r6, sl, fp, lr}
   179d0:	b	15f80 <ftello64@plt+0x4730>
   179d4:	push	{r4, r5, r6, sl, fp, lr}
   179d8:	add	fp, sp, #16
   179dc:	mov	r5, r0
   179e0:	ldr	r0, [r0, #4]
   179e4:	mov	r4, r2
   179e8:	mov	r6, r1
   179ec:	bl	17364 <ftello64@plt+0x5b14>
   179f0:	cmp	r0, #0
   179f4:	beq	17a10 <ftello64@plt+0x61c0>
   179f8:	ldr	r3, [r0, #64]	; 0x40
   179fc:	mov	r0, r5
   17a00:	mov	r1, r6
   17a04:	mov	r2, r4
   17a08:	pop	{r4, r5, r6, sl, fp, lr}
   17a0c:	b	161dc <ftello64@plt+0x498c>
   17a10:	movw	r1, #12093	; 0x2f3d
   17a14:	mov	r0, r5
   17a18:	movt	r1, #2
   17a1c:	pop	{r4, r5, r6, sl, fp, lr}
   17a20:	b	15f80 <ftello64@plt+0x4730>
   17a24:	push	{r4, r5, r6, sl, fp, lr}
   17a28:	add	fp, sp, #16
   17a2c:	mov	r5, r0
   17a30:	ldr	r0, [r0, #4]
   17a34:	mov	r4, r2
   17a38:	mov	r6, r1
   17a3c:	bl	17364 <ftello64@plt+0x5b14>
   17a40:	cmp	r0, #0
   17a44:	beq	17a60 <ftello64@plt+0x6210>
   17a48:	ldr	r3, [r0, #68]	; 0x44
   17a4c:	mov	r0, r5
   17a50:	mov	r1, r6
   17a54:	mov	r2, r4
   17a58:	pop	{r4, r5, r6, sl, fp, lr}
   17a5c:	b	161dc <ftello64@plt+0x498c>
   17a60:	movw	r1, #12117	; 0x2f55
   17a64:	mov	r0, r5
   17a68:	movt	r1, #2
   17a6c:	pop	{r4, r5, r6, sl, fp, lr}
   17a70:	b	15f80 <ftello64@plt+0x4730>
   17a74:	push	{r4, r5, r6, sl, fp, lr}
   17a78:	add	fp, sp, #16
   17a7c:	mov	r5, r0
   17a80:	ldr	r0, [r0, #4]
   17a84:	mov	r4, r2
   17a88:	mov	r6, r1
   17a8c:	bl	17364 <ftello64@plt+0x5b14>
   17a90:	cmp	r0, #0
   17a94:	beq	17ab0 <ftello64@plt+0x6260>
   17a98:	ldr	r3, [r0, #72]	; 0x48
   17a9c:	mov	r0, r5
   17aa0:	mov	r1, r6
   17aa4:	mov	r2, r4
   17aa8:	pop	{r4, r5, r6, sl, fp, lr}
   17aac:	b	161dc <ftello64@plt+0x498c>
   17ab0:	movw	r1, #12138	; 0x2f6a
   17ab4:	mov	r0, r5
   17ab8:	movt	r1, #2
   17abc:	pop	{r4, r5, r6, sl, fp, lr}
   17ac0:	b	15f80 <ftello64@plt+0x4730>
   17ac4:	push	{r4, r5, r6, sl, fp, lr}
   17ac8:	add	fp, sp, #16
   17acc:	mov	r5, r0
   17ad0:	ldr	r0, [r0, #4]
   17ad4:	mov	r4, r2
   17ad8:	mov	r6, r1
   17adc:	bl	17364 <ftello64@plt+0x5b14>
   17ae0:	cmp	r0, #0
   17ae4:	beq	17b00 <ftello64@plt+0x62b0>
   17ae8:	ldr	r3, [r0, #76]	; 0x4c
   17aec:	mov	r0, r5
   17af0:	mov	r1, r6
   17af4:	mov	r2, r4
   17af8:	pop	{r4, r5, r6, sl, fp, lr}
   17afc:	b	161dc <ftello64@plt+0x498c>
   17b00:	movw	r1, #12165	; 0x2f85
   17b04:	mov	r0, r5
   17b08:	movt	r1, #2
   17b0c:	pop	{r4, r5, r6, sl, fp, lr}
   17b10:	b	15f80 <ftello64@plt+0x4730>
   17b14:	push	{r4, r5, r6, sl, fp, lr}
   17b18:	add	fp, sp, #16
   17b1c:	mov	r5, r0
   17b20:	ldr	r0, [r0, #4]
   17b24:	mov	r4, r2
   17b28:	mov	r6, r1
   17b2c:	bl	17364 <ftello64@plt+0x5b14>
   17b30:	cmp	r0, #0
   17b34:	beq	17b50 <ftello64@plt+0x6300>
   17b38:	ldr	r3, [r0, #80]	; 0x50
   17b3c:	mov	r0, r5
   17b40:	mov	r1, r6
   17b44:	mov	r2, r4
   17b48:	pop	{r4, r5, r6, sl, fp, lr}
   17b4c:	b	161dc <ftello64@plt+0x498c>
   17b50:	movw	r1, #12190	; 0x2f9e
   17b54:	mov	r0, r5
   17b58:	movt	r1, #2
   17b5c:	pop	{r4, r5, r6, sl, fp, lr}
   17b60:	b	15f80 <ftello64@plt+0x4730>
   17b64:	push	{r4, r5, r6, sl, fp, lr}
   17b68:	add	fp, sp, #16
   17b6c:	mov	r5, r0
   17b70:	ldr	r0, [r0, #4]
   17b74:	mov	r4, r2
   17b78:	mov	r6, r1
   17b7c:	bl	17364 <ftello64@plt+0x5b14>
   17b80:	cmp	r0, #0
   17b84:	beq	17ba0 <ftello64@plt+0x6350>
   17b88:	ldr	r3, [r0, #84]	; 0x54
   17b8c:	mov	r0, r5
   17b90:	mov	r1, r6
   17b94:	mov	r2, r4
   17b98:	pop	{r4, r5, r6, sl, fp, lr}
   17b9c:	b	161dc <ftello64@plt+0x498c>
   17ba0:	movw	r1, #12214	; 0x2fb6
   17ba4:	mov	r0, r5
   17ba8:	movt	r1, #2
   17bac:	pop	{r4, r5, r6, sl, fp, lr}
   17bb0:	b	15f80 <ftello64@plt+0x4730>
   17bb4:	push	{r4, r5, r6, sl, fp, lr}
   17bb8:	add	fp, sp, #16
   17bbc:	mov	r5, r0
   17bc0:	ldr	r0, [r0, #4]
   17bc4:	mov	r4, r2
   17bc8:	mov	r6, r1
   17bcc:	bl	17364 <ftello64@plt+0x5b14>
   17bd0:	cmp	r0, #0
   17bd4:	beq	17bf0 <ftello64@plt+0x63a0>
   17bd8:	ldr	r3, [r0, #88]	; 0x58
   17bdc:	mov	r0, r5
   17be0:	mov	r1, r6
   17be4:	mov	r2, r4
   17be8:	pop	{r4, r5, r6, sl, fp, lr}
   17bec:	b	161dc <ftello64@plt+0x498c>
   17bf0:	movw	r1, #12240	; 0x2fd0
   17bf4:	mov	r0, r5
   17bf8:	movt	r1, #2
   17bfc:	pop	{r4, r5, r6, sl, fp, lr}
   17c00:	b	15f80 <ftello64@plt+0x4730>
   17c04:	push	{r4, r5, r6, sl, fp, lr}
   17c08:	add	fp, sp, #16
   17c0c:	mov	r5, r0
   17c10:	ldr	r0, [r0, #4]
   17c14:	mov	r4, r2
   17c18:	mov	r6, r1
   17c1c:	bl	17364 <ftello64@plt+0x5b14>
   17c20:	cmp	r0, #0
   17c24:	beq	17c40 <ftello64@plt+0x63f0>
   17c28:	ldr	r3, [r0, #92]	; 0x5c
   17c2c:	mov	r0, r5
   17c30:	mov	r1, r6
   17c34:	mov	r2, r4
   17c38:	pop	{r4, r5, r6, sl, fp, lr}
   17c3c:	b	161dc <ftello64@plt+0x498c>
   17c40:	movw	r1, #12265	; 0x2fe9
   17c44:	mov	r0, r5
   17c48:	movt	r1, #2
   17c4c:	pop	{r4, r5, r6, sl, fp, lr}
   17c50:	b	15f80 <ftello64@plt+0x4730>
   17c54:	push	{r4, r5, r6, sl, fp, lr}
   17c58:	add	fp, sp, #16
   17c5c:	mov	r5, r0
   17c60:	ldr	r0, [r0, #4]
   17c64:	mov	r4, r2
   17c68:	mov	r6, r1
   17c6c:	bl	17364 <ftello64@plt+0x5b14>
   17c70:	cmp	r0, #0
   17c74:	beq	17c90 <ftello64@plt+0x6440>
   17c78:	ldr	r3, [r0, #96]	; 0x60
   17c7c:	mov	r0, r5
   17c80:	mov	r1, r6
   17c84:	mov	r2, r4
   17c88:	pop	{r4, r5, r6, sl, fp, lr}
   17c8c:	b	161dc <ftello64@plt+0x498c>
   17c90:	movw	r1, #12292	; 0x3004
   17c94:	mov	r0, r5
   17c98:	movt	r1, #2
   17c9c:	pop	{r4, r5, r6, sl, fp, lr}
   17ca0:	b	15f80 <ftello64@plt+0x4730>
   17ca4:	push	{r4, r5, r6, sl, fp, lr}
   17ca8:	add	fp, sp, #16
   17cac:	mov	r5, r0
   17cb0:	ldr	r0, [r0, #4]
   17cb4:	mov	r4, r2
   17cb8:	mov	r6, r1
   17cbc:	bl	17364 <ftello64@plt+0x5b14>
   17cc0:	cmp	r0, #0
   17cc4:	beq	17ce0 <ftello64@plt+0x6490>
   17cc8:	ldr	r3, [r0, #100]	; 0x64
   17ccc:	mov	r0, r5
   17cd0:	mov	r1, r6
   17cd4:	mov	r2, r4
   17cd8:	pop	{r4, r5, r6, sl, fp, lr}
   17cdc:	b	161dc <ftello64@plt+0x498c>
   17ce0:	movw	r1, #12320	; 0x3020
   17ce4:	mov	r0, r5
   17ce8:	movt	r1, #2
   17cec:	pop	{r4, r5, r6, sl, fp, lr}
   17cf0:	b	15f80 <ftello64@plt+0x4730>
   17cf4:	push	{r4, r5, r6, sl, fp, lr}
   17cf8:	add	fp, sp, #16
   17cfc:	mov	r5, r0
   17d00:	ldr	r0, [r0, #4]
   17d04:	mov	r4, r2
   17d08:	mov	r6, r1
   17d0c:	bl	17364 <ftello64@plt+0x5b14>
   17d10:	cmp	r0, #0
   17d14:	beq	17d30 <ftello64@plt+0x64e0>
   17d18:	ldr	r3, [r0, #104]	; 0x68
   17d1c:	mov	r0, r5
   17d20:	mov	r1, r6
   17d24:	mov	r2, r4
   17d28:	pop	{r4, r5, r6, sl, fp, lr}
   17d2c:	b	161dc <ftello64@plt+0x498c>
   17d30:	movw	r1, #12348	; 0x303c
   17d34:	mov	r0, r5
   17d38:	movt	r1, #2
   17d3c:	pop	{r4, r5, r6, sl, fp, lr}
   17d40:	b	15f80 <ftello64@plt+0x4730>
   17d44:	push	{r4, r5, r6, sl, fp, lr}
   17d48:	add	fp, sp, #16
   17d4c:	mov	r5, r0
   17d50:	ldr	r0, [r0, #4]
   17d54:	mov	r4, r2
   17d58:	mov	r6, r1
   17d5c:	bl	17364 <ftello64@plt+0x5b14>
   17d60:	cmp	r0, #0
   17d64:	beq	17d80 <ftello64@plt+0x6530>
   17d68:	ldr	r3, [r0, #108]	; 0x6c
   17d6c:	mov	r0, r5
   17d70:	mov	r1, r6
   17d74:	mov	r2, r4
   17d78:	pop	{r4, r5, r6, sl, fp, lr}
   17d7c:	b	161dc <ftello64@plt+0x498c>
   17d80:	movw	r1, #12373	; 0x3055
   17d84:	mov	r0, r5
   17d88:	movt	r1, #2
   17d8c:	pop	{r4, r5, r6, sl, fp, lr}
   17d90:	b	15f80 <ftello64@plt+0x4730>
   17d94:	push	{r4, r5, r6, sl, fp, lr}
   17d98:	add	fp, sp, #16
   17d9c:	mov	r5, r0
   17da0:	ldr	r0, [r0, #4]
   17da4:	mov	r4, r2
   17da8:	mov	r6, r1
   17dac:	bl	17364 <ftello64@plt+0x5b14>
   17db0:	cmp	r0, #0
   17db4:	beq	17dd0 <ftello64@plt+0x6580>
   17db8:	ldr	r3, [r0, #112]	; 0x70
   17dbc:	mov	r0, r5
   17dc0:	mov	r1, r6
   17dc4:	mov	r2, r4
   17dc8:	pop	{r4, r5, r6, sl, fp, lr}
   17dcc:	b	161dc <ftello64@plt+0x498c>
   17dd0:	movw	r1, #12403	; 0x3073
   17dd4:	mov	r0, r5
   17dd8:	movt	r1, #2
   17ddc:	pop	{r4, r5, r6, sl, fp, lr}
   17de0:	b	15f80 <ftello64@plt+0x4730>
   17de4:	push	{r4, r5, r6, sl, fp, lr}
   17de8:	add	fp, sp, #16
   17dec:	mov	r4, r2
   17df0:	mov	r6, r0
   17df4:	ldr	r2, [r0, #4]
   17df8:	ldr	r0, [r0, #8]
   17dfc:	mov	r5, r1
   17e00:	movw	r1, #35111	; 0x8927
   17e04:	bl	19fcc <argp_parse@@Base+0x14cc>
   17e08:	cmn	r0, #1
   17e0c:	bgt	17e24 <ftello64@plt+0x65d4>
   17e10:	mov	r0, r6
   17e14:	mov	r1, r5
   17e18:	mov	r2, r4
   17e1c:	mov	r3, #1
   17e20:	bl	1637c <ftello64@plt+0x4b2c>
   17e24:	movw	r1, #22348	; 0x574c
   17e28:	mov	r3, #1
   17e2c:	movt	r1, #3
   17e30:	ldr	r0, [r1]
   17e34:	cmp	r0, #0
   17e38:	beq	17e78 <ftello64@plt+0x6628>
   17e3c:	ldr	r0, [r6, #4]
   17e40:	add	r1, r1, #8
   17e44:	ldrh	r0, [r0, #16]
   17e48:	ldr	r2, [r1]
   17e4c:	cmp	r2, r0
   17e50:	beq	17e6c <ftello64@plt+0x661c>
   17e54:	add	r2, r1, #16
   17e58:	ldr	r1, [r1, #8]
   17e5c:	cmp	r1, #0
   17e60:	mov	r1, r2
   17e64:	bne	17e48 <ftello64@plt+0x65f8>
   17e68:	b	17e78 <ftello64@plt+0x6628>
   17e6c:	ldr	r0, [r1, #4]
   17e70:	clz	r0, r0
   17e74:	lsr	r3, r0, #5
   17e78:	mov	r0, r6
   17e7c:	mov	r1, r5
   17e80:	mov	r2, r4
   17e84:	pop	{r4, r5, r6, sl, fp, lr}
   17e88:	b	1637c <ftello64@plt+0x4b2c>
   17e8c:	push	{r4, sl, fp, lr}
   17e90:	add	fp, sp, #8
   17e94:	mov	r4, r0
   17e98:	ldr	r2, [r0, #4]
   17e9c:	ldr	r0, [r0, #8]
   17ea0:	movw	r1, #35111	; 0x8927
   17ea4:	bl	19fcc <argp_parse@@Base+0x14cc>
   17ea8:	cmn	r0, #1
   17eac:	ble	17ef0 <ftello64@plt+0x66a0>
   17eb0:	movw	r1, #22348	; 0x574c
   17eb4:	movt	r1, #3
   17eb8:	ldr	r0, [r1]
   17ebc:	cmp	r0, #0
   17ec0:	beq	17f2c <ftello64@plt+0x66dc>
   17ec4:	ldr	r0, [r4, #4]
   17ec8:	add	r1, r1, #8
   17ecc:	ldrh	r2, [r0, #16]!
   17ed0:	ldr	r3, [r1]
   17ed4:	cmp	r3, r2
   17ed8:	beq	17f10 <ftello64@plt+0x66c0>
   17edc:	ldr	r3, [r1, #8]
   17ee0:	add	r1, r1, #16
   17ee4:	cmp	r3, #0
   17ee8:	bne	17ed0 <ftello64@plt+0x6680>
   17eec:	b	17f2c <ftello64@plt+0x66dc>
   17ef0:	bl	116e8 <__errno_location@plt>
   17ef4:	ldr	r1, [r0]
   17ef8:	ldr	r3, [r4, #4]
   17efc:	movw	r2, #12430	; 0x308e
   17f00:	mov	r0, #1
   17f04:	movt	r2, #2
   17f08:	pop	{r4, sl, fp, lr}
   17f0c:	b	11634 <error@plt>
   17f10:	ldr	r2, [r1, #4]
   17f14:	cmp	r2, #0
   17f18:	beq	17f2c <ftello64@plt+0x66dc>
   17f1c:	add	r1, r0, #2
   17f20:	mov	r0, r4
   17f24:	pop	{r4, sl, fp, lr}
   17f28:	bx	r2
   17f2c:	movw	r1, #12470	; 0x30b6
   17f30:	mov	r0, r4
   17f34:	movt	r1, #2
   17f38:	pop	{r4, sl, fp, lr}
   17f3c:	b	15f80 <ftello64@plt+0x4730>
   17f40:	push	{r4, r5, r6, sl, fp, lr}
   17f44:	add	fp, sp, #16
   17f48:	mov	r4, r2
   17f4c:	mov	r6, r0
   17f50:	ldr	r2, [r0, #4]
   17f54:	ldr	r0, [r0, #8]
   17f58:	mov	r5, r1
   17f5c:	movw	r1, #35111	; 0x8927
   17f60:	bl	19fcc <argp_parse@@Base+0x14cc>
   17f64:	lsr	r3, r0, #31
   17f68:	mov	r0, r6
   17f6c:	mov	r1, r5
   17f70:	mov	r2, r4
   17f74:	pop	{r4, r5, r6, sl, fp, lr}
   17f78:	b	1637c <ftello64@plt+0x4b2c>
   17f7c:	push	{r4, sl, fp, lr}
   17f80:	add	fp, sp, #8
   17f84:	mov	r4, r0
   17f88:	ldr	r2, [r0, #4]
   17f8c:	ldr	r0, [r0, #8]
   17f90:	movw	r1, #35111	; 0x8927
   17f94:	bl	19fcc <argp_parse@@Base+0x14cc>
   17f98:	cmn	r0, #1
   17f9c:	ble	17ff0 <ftello64@plt+0x67a0>
   17fa0:	movw	r0, #22348	; 0x574c
   17fa4:	movt	r0, #3
   17fa8:	ldr	r1, [r0]
   17fac:	cmp	r1, #0
   17fb0:	beq	17fdc <ftello64@plt+0x678c>
   17fb4:	ldr	r1, [r4, #4]
   17fb8:	add	r0, r0, #8
   17fbc:	ldrh	r1, [r1, #16]
   17fc0:	ldr	r2, [r0]
   17fc4:	cmp	r2, r1
   17fc8:	beq	18010 <ftello64@plt+0x67c0>
   17fcc:	ldr	r2, [r0, #8]
   17fd0:	add	r0, r0, #16
   17fd4:	cmp	r2, #0
   17fd8:	bne	17fc0 <ftello64@plt+0x6770>
   17fdc:	movw	r1, #12487	; 0x30c7
   17fe0:	movt	r1, #2
   17fe4:	mov	r0, r4
   17fe8:	pop	{r4, sl, fp, lr}
   17fec:	b	15f80 <ftello64@plt+0x4730>
   17ff0:	bl	116e8 <__errno_location@plt>
   17ff4:	ldr	r1, [r0]
   17ff8:	ldr	r3, [r4, #4]
   17ffc:	movw	r2, #12430	; 0x308e
   18000:	mov	r0, #1
   18004:	movt	r2, #2
   18008:	pop	{r4, sl, fp, lr}
   1800c:	b	11634 <error@plt>
   18010:	ldr	r1, [r0, #-4]
   18014:	mov	r0, r4
   18018:	pop	{r4, sl, fp, lr}
   1801c:	b	15f80 <ftello64@plt+0x4730>
   18020:	push	{r4, r5, r6, sl, fp, lr}
   18024:	add	fp, sp, #16
   18028:	mov	r4, r2
   1802c:	mov	r6, r0
   18030:	ldr	r2, [r0, #4]
   18034:	ldr	r0, [r0, #8]
   18038:	mov	r5, r1
   1803c:	movw	r1, #35101	; 0x891d
   18040:	bl	19fcc <argp_parse@@Base+0x14cc>
   18044:	lsr	r3, r0, #31
   18048:	mov	r0, r6
   1804c:	mov	r1, r5
   18050:	mov	r2, r4
   18054:	pop	{r4, r5, r6, sl, fp, lr}
   18058:	b	1637c <ftello64@plt+0x4b2c>
   1805c:	push	{r4, r5, r6, sl, fp, lr}
   18060:	add	fp, sp, #16
   18064:	mov	r5, r2
   18068:	mov	r4, r0
   1806c:	ldr	r2, [r0, #4]
   18070:	ldr	r0, [r0, #8]
   18074:	mov	r6, r1
   18078:	movw	r1, #35101	; 0x891d
   1807c:	bl	19fcc <argp_parse@@Base+0x14cc>
   18080:	cmn	r0, #1
   18084:	ble	180ac <ftello64@plt+0x685c>
   18088:	ldr	r0, [r4, #4]
   1808c:	mov	r1, r6
   18090:	mov	r2, r5
   18094:	ldr	r3, [r0, #16]
   18098:	mov	r0, r4
   1809c:	cmp	r3, #0
   180a0:	movweq	r3, #1
   180a4:	pop	{r4, r5, r6, sl, fp, lr}
   180a8:	b	16030 <ftello64@plt+0x47e0>
   180ac:	bl	116e8 <__errno_location@plt>
   180b0:	ldr	r1, [r0]
   180b4:	ldr	r3, [r4, #4]
   180b8:	movw	r2, #11020	; 0x2b0c
   180bc:	mov	r0, #1
   180c0:	movt	r2, #2
   180c4:	pop	{r4, r5, r6, sl, fp, lr}
   180c8:	b	11634 <error@plt>
   180cc:	push	{r4, r5, r6, sl, fp, lr}
   180d0:	add	fp, sp, #16
   180d4:	mov	r4, r2
   180d8:	mov	r6, r0
   180dc:	ldr	r2, [r0, #4]
   180e0:	ldr	r0, [r0, #8]
   180e4:	mov	r5, r1
   180e8:	movw	r1, #35138	; 0x8942
   180ec:	bl	19fcc <argp_parse@@Base+0x14cc>
   180f0:	cmp	r0, #0
   180f4:	bmi	18108 <ftello64@plt+0x68b8>
   180f8:	ldr	r0, [r6, #4]
   180fc:	ldr	r0, [r0, #16]
   18100:	lsr	r3, r0, #31
   18104:	b	1810c <ftello64@plt+0x68bc>
   18108:	mov	r3, #1
   1810c:	mov	r0, r6
   18110:	mov	r1, r5
   18114:	mov	r2, r4
   18118:	pop	{r4, r5, r6, sl, fp, lr}
   1811c:	b	1637c <ftello64@plt+0x4b2c>
   18120:	push	{r4, r5, r6, sl, fp, lr}
   18124:	add	fp, sp, #16
   18128:	mov	r5, r2
   1812c:	mov	r4, r0
   18130:	ldr	r2, [r0, #4]
   18134:	ldr	r0, [r0, #8]
   18138:	mov	r6, r1
   1813c:	movw	r1, #35138	; 0x8942
   18140:	bl	19fcc <argp_parse@@Base+0x14cc>
   18144:	cmn	r0, #1
   18148:	ble	18168 <ftello64@plt+0x6918>
   1814c:	ldr	r0, [r4, #4]
   18150:	mov	r1, r6
   18154:	mov	r2, r5
   18158:	ldr	r3, [r0, #16]
   1815c:	mov	r0, r4
   18160:	pop	{r4, r5, r6, sl, fp, lr}
   18164:	b	16030 <ftello64@plt+0x47e0>
   18168:	bl	116e8 <__errno_location@plt>
   1816c:	ldr	r1, [r0]
   18170:	ldr	r3, [r4, #4]
   18174:	movw	r2, #12504	; 0x30d8
   18178:	mov	r0, #1
   1817c:	movt	r2, #2
   18180:	pop	{r4, r5, r6, sl, fp, lr}
   18184:	b	11634 <error@plt>
   18188:	push	{r4, r5, fp, lr}
   1818c:	add	fp, sp, #8
   18190:	sub	sp, sp, #8
   18194:	mov	r5, r1
   18198:	mov	r4, r0
   1819c:	cmp	r0, #0
   181a0:	beq	18204 <ftello64@plt+0x69b4>
   181a4:	ldrb	r0, [r4, #4]
   181a8:	tst	r0, #1
   181ac:	bne	18228 <ftello64@plt+0x69d8>
   181b0:	mov	r0, #8
   181b4:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   181b8:	cmp	r0, #0
   181bc:	str	r0, [r4, #8]
   181c0:	bne	181e0 <ftello64@plt+0x6990>
   181c4:	bl	116e8 <__errno_location@plt>
   181c8:	ldr	r1, [r0]
   181cc:	movw	r2, #12743	; 0x31c7
   181d0:	mov	r0, #1
   181d4:	movt	r2, #2
   181d8:	bl	11634 <error@plt>
   181dc:	ldr	r0, [r4, #8]
   181e0:	mov	r1, #0
   181e4:	str	r1, [r0]
   181e8:	ldr	r1, [r4, #4]
   181ec:	orr	r1, r1, #1
   181f0:	str	r1, [r4, #4]
   181f4:	ldrb	r0, [r0]
   181f8:	tst	r0, #1
   181fc:	bne	18238 <ftello64@plt+0x69e8>
   18200:	b	18250 <ftello64@plt+0x6a00>
   18204:	movw	r2, #12704	; 0x31a0
   18208:	mov	r0, #1
   1820c:	mov	r1, #0
   18210:	mov	r3, r5
   18214:	movt	r2, #2
   18218:	bl	11634 <error@plt>
   1821c:	ldrb	r0, [r4, #4]
   18220:	tst	r0, #1
   18224:	beq	181b0 <ftello64@plt+0x6960>
   18228:	ldr	r0, [r4, #8]
   1822c:	ldrb	r0, [r0]
   18230:	tst	r0, #1
   18234:	beq	18250 <ftello64@plt+0x6a00>
   18238:	ldr	r3, [r4]
   1823c:	movw	r2, #12795	; 0x31fb
   18240:	mov	r0, #1
   18244:	mov	r1, #0
   18248:	movt	r2, #2
   1824c:	bl	11634 <error@plt>
   18250:	add	r1, sp, #4
   18254:	mov	r0, r5
   18258:	mov	r2, #0
   1825c:	bl	11538 <strtol@plt>
   18260:	ldr	r1, [r4, #8]
   18264:	str	r0, [r1, #4]
   18268:	ldrb	r0, [r5]
   1826c:	cmp	r0, #0
   18270:	beq	18284 <ftello64@plt+0x6a34>
   18274:	ldr	r0, [sp, #4]
   18278:	ldrb	r0, [r0]
   1827c:	cmp	r0, #0
   18280:	beq	182a8 <ftello64@plt+0x6a58>
   18284:	ldr	r0, [r4]
   18288:	movw	r2, #12838	; 0x3226
   1828c:	mov	r1, #0
   18290:	mov	r3, r5
   18294:	movt	r2, #2
   18298:	str	r0, [sp]
   1829c:	mov	r0, #1
   182a0:	bl	11634 <error@plt>
   182a4:	ldr	r1, [r4, #8]
   182a8:	ldr	r0, [r1]
   182ac:	orr	r0, r0, #1
   182b0:	str	r0, [r1]
   182b4:	sub	sp, fp, #8
   182b8:	pop	{r4, r5, fp, pc}
   182bc:	mov	r3, r0
   182c0:	mov	r0, #0
   182c4:	cmp	r1, #84	; 0x54
   182c8:	bxne	lr
   182cc:	push	{fp, lr}
   182d0:	mov	fp, sp
   182d4:	ldr	r0, [r3]
   182d8:	mov	r1, r2
   182dc:	bl	18188 <ftello64@plt+0x6938>
   182e0:	mov	r0, #1
   182e4:	pop	{fp, lr}
   182e8:	bx	lr
   182ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   182f0:	add	fp, sp, #28
   182f4:	sub	sp, sp, #4
   182f8:	mov	r4, r0
   182fc:	ldr	r0, [r2]
   18300:	mov	r5, r2
   18304:	mov	r6, r1
   18308:	bl	12e5c <ftello64@plt+0x160c>
   1830c:	mov	sl, #1
   18310:	cmp	r6, #2
   18314:	str	r0, [r4]
   18318:	blt	186b4 <ftello64@plt+0x6e64>
   1831c:	movw	r7, #9850	; 0x267a
   18320:	sub	r9, r6, #1
   18324:	movw	r6, #9792	; 0x2640
   18328:	add	r5, r5, #4
   1832c:	mov	sl, #0
   18330:	movt	r7, #2
   18334:	movt	r6, #2
   18338:	cmp	sl, #8
   1833c:	bls	18368 <ftello64@plt+0x6b18>
   18340:	b	18350 <ftello64@plt+0x6b00>
   18344:	ldr	r1, [r5]
   18348:	ldr	r0, [r4]
   1834c:	bl	18188 <ftello64@plt+0x6938>
   18350:	mov	sl, #1
   18354:	subs	r9, r9, #1
   18358:	add	r5, r5, #4
   1835c:	beq	18624 <ftello64@plt+0x6dd4>
   18360:	cmp	sl, #8
   18364:	bhi	18350 <ftello64@plt+0x6b00>
   18368:	add	r0, pc, #0
   1836c:	ldr	pc, [r0, sl, lsl #2]
   18370:	muleq	r1, r4, r3
   18374:	andeq	r8, r1, ip, asr #7
   18378:	andeq	r8, r1, ip, lsl r5
   1837c:	andeq	r8, r1, ip, lsr #10
   18380:	andeq	r8, r1, ip, lsr r5
   18384:	andeq	r8, r1, ip, asr #10
   18388:	andeq	r8, r1, ip, asr r5
   1838c:	andeq	r8, r1, ip, ror #10
   18390:	andeq	r8, r1, r4, asr #6
   18394:	ldr	r8, [r5]
   18398:	movw	r1, #9337	; 0x2479
   1839c:	movt	r1, #2
   183a0:	mov	r0, r8
   183a4:	bl	1152c <strcmp@plt>
   183a8:	cmp	r0, #0
   183ac:	beq	18350 <ftello64@plt+0x6b00>
   183b0:	movw	r1, #12914	; 0x3272
   183b4:	mov	r0, r8
   183b8:	movt	r1, #2
   183bc:	bl	1152c <strcmp@plt>
   183c0:	cmp	r0, #0
   183c4:	bne	183d0 <ftello64@plt+0x6b80>
   183c8:	b	186c0 <ftello64@plt+0x6e70>
   183cc:	ldr	r8, [r5]
   183d0:	mov	r0, r8
   183d4:	mov	r1, r7
   183d8:	bl	1152c <strcmp@plt>
   183dc:	cmp	r0, #0
   183e0:	beq	1857c <ftello64@plt+0x6d2c>
   183e4:	mov	r0, r8
   183e8:	mov	r1, r6
   183ec:	bl	1152c <strcmp@plt>
   183f0:	mov	sl, #3
   183f4:	cmp	r0, #0
   183f8:	beq	18354 <ftello64@plt+0x6b04>
   183fc:	movw	r1, #12957	; 0x329d
   18400:	mov	r0, r8
   18404:	movt	r1, #2
   18408:	bl	1152c <strcmp@plt>
   1840c:	cmp	r0, #0
   18410:	beq	18354 <ftello64@plt+0x6b04>
   18414:	movw	r1, #9128	; 0x23a8
   18418:	mov	r0, r8
   1841c:	movt	r1, #2
   18420:	bl	1152c <strcmp@plt>
   18424:	cmp	r0, #0
   18428:	beq	18590 <ftello64@plt+0x6d40>
   1842c:	movw	r1, #12969	; 0x32a9
   18430:	mov	r0, r8
   18434:	movt	r1, #2
   18438:	bl	1152c <strcmp@plt>
   1843c:	mov	sl, #5
   18440:	cmp	r0, #0
   18444:	beq	18354 <ftello64@plt+0x6b04>
   18448:	movw	r1, #10189	; 0x27cd
   1844c:	mov	r0, r8
   18450:	movt	r1, #2
   18454:	bl	1152c <strcmp@plt>
   18458:	cmp	r0, #0
   1845c:	beq	18354 <ftello64@plt+0x6b04>
   18460:	movw	r1, #12975	; 0x32af
   18464:	mov	r0, r8
   18468:	movt	r1, #2
   1846c:	bl	1152c <strcmp@plt>
   18470:	cmp	r0, #0
   18474:	beq	18354 <ftello64@plt+0x6b04>
   18478:	movw	r1, #9890	; 0x26a2
   1847c:	mov	r0, r8
   18480:	movt	r1, #2
   18484:	bl	1152c <strcmp@plt>
   18488:	cmp	r0, #0
   1848c:	beq	185a4 <ftello64@plt+0x6d54>
   18490:	movw	r1, #9860	; 0x2684
   18494:	mov	r0, r8
   18498:	movt	r1, #2
   1849c:	bl	1152c <strcmp@plt>
   184a0:	cmp	r0, #0
   184a4:	beq	185b8 <ftello64@plt+0x6d68>
   184a8:	movw	r1, #12982	; 0x32b6
   184ac:	mov	r0, r8
   184b0:	movt	r1, #2
   184b4:	bl	1152c <strcmp@plt>
   184b8:	cmp	r0, #0
   184bc:	beq	185cc <ftello64@plt+0x6d7c>
   184c0:	movw	r1, #9978	; 0x26fa
   184c4:	mov	r0, r8
   184c8:	movt	r1, #2
   184cc:	bl	1152c <strcmp@plt>
   184d0:	cmp	r0, #0
   184d4:	beq	185e0 <ftello64@plt+0x6d90>
   184d8:	movw	r1, #10023	; 0x2727
   184dc:	mov	r0, r8
   184e0:	movt	r1, #2
   184e4:	bl	1152c <strcmp@plt>
   184e8:	cmp	r0, #0
   184ec:	beq	185f4 <ftello64@plt+0x6da4>
   184f0:	mov	r0, r8
   184f4:	mov	r1, sp
   184f8:	bl	11ec4 <ftello64@plt+0x674>
   184fc:	mov	r1, r0
   18500:	ldr	r0, [r4]
   18504:	mvn	r2, #72	; 0x48
   18508:	tst	r1, r2
   1850c:	beq	18618 <ftello64@plt+0x6dc8>
   18510:	ldr	r2, [sp]
   18514:	bl	13434 <ftello64@plt+0x1be4>
   18518:	b	18350 <ftello64@plt+0x6b00>
   1851c:	ldr	r1, [r5]
   18520:	ldr	r0, [r4]
   18524:	bl	130c0 <ftello64@plt+0x1870>
   18528:	b	18350 <ftello64@plt+0x6b00>
   1852c:	ldr	r1, [r5]
   18530:	ldr	r0, [r4]
   18534:	bl	1366c <ftello64@plt+0x1e1c>
   18538:	b	18350 <ftello64@plt+0x6b00>
   1853c:	ldr	r1, [r5]
   18540:	ldr	r0, [r4]
   18544:	bl	12f98 <ftello64@plt+0x1748>
   18548:	b	18350 <ftello64@plt+0x6b00>
   1854c:	ldr	r1, [r5]
   18550:	ldr	r0, [r4]
   18554:	bl	13154 <ftello64@plt+0x1904>
   18558:	b	18350 <ftello64@plt+0x6b00>
   1855c:	ldr	r1, [r5]
   18560:	ldr	r0, [r4]
   18564:	bl	131e8 <ftello64@plt+0x1998>
   18568:	b	18350 <ftello64@plt+0x6b00>
   1856c:	ldr	r1, [r5]
   18570:	ldr	r0, [r4]
   18574:	bl	132c8 <ftello64@plt+0x1a78>
   18578:	b	18350 <ftello64@plt+0x6b00>
   1857c:	mov	sl, #2
   18580:	subs	r9, r9, #1
   18584:	add	r5, r5, #4
   18588:	bne	18360 <ftello64@plt+0x6b10>
   1858c:	b	18624 <ftello64@plt+0x6dd4>
   18590:	mov	sl, #4
   18594:	subs	r9, r9, #1
   18598:	add	r5, r5, #4
   1859c:	bne	18360 <ftello64@plt+0x6b10>
   185a0:	b	18624 <ftello64@plt+0x6dd4>
   185a4:	mov	sl, #7
   185a8:	subs	r9, r9, #1
   185ac:	add	r5, r5, #4
   185b0:	bne	18360 <ftello64@plt+0x6b10>
   185b4:	b	18624 <ftello64@plt+0x6dd4>
   185b8:	mov	sl, #6
   185bc:	subs	r9, r9, #1
   185c0:	add	r5, r5, #4
   185c4:	bne	18360 <ftello64@plt+0x6b10>
   185c8:	b	18624 <ftello64@plt+0x6dd4>
   185cc:	mov	sl, #8
   185d0:	subs	r9, r9, #1
   185d4:	add	r5, r5, #4
   185d8:	bne	18360 <ftello64@plt+0x6b10>
   185dc:	b	18624 <ftello64@plt+0x6dd4>
   185e0:	ldr	r0, [r4]
   185e4:	mov	r1, #65	; 0x41
   185e8:	mov	r2, #0
   185ec:	bl	13434 <ftello64@plt+0x1be4>
   185f0:	b	18350 <ftello64@plt+0x6b00>
   185f4:	ldr	r0, [r4]
   185f8:	mov	r1, #1
   185fc:	mov	r2, #1
   18600:	mov	sl, #1
   18604:	bl	13434 <ftello64@plt+0x1be4>
   18608:	subs	r9, r9, #1
   1860c:	add	r5, r5, #4
   18610:	bne	18360 <ftello64@plt+0x6b10>
   18614:	b	18624 <ftello64@plt+0x6dd4>
   18618:	ldr	r1, [r5]
   1861c:	bl	12f04 <ftello64@plt+0x16b4>
   18620:	b	18350 <ftello64@plt+0x6b00>
   18624:	sub	r0, sl, #1
   18628:	cmp	r0, #7
   1862c:	bhi	186b0 <ftello64@plt+0x6e60>
   18630:	movw	r2, #12993	; 0x32c1
   18634:	add	r1, pc, #4
   18638:	movt	r2, #2
   1863c:	ldr	pc, [r1, r0, lsl #2]
   18640:			; <UNDEFINED> instruction: 0x000186b4
   18644:	andeq	r8, r1, r4, lsr #13
   18648:	andeq	r8, r1, r0, ror #12
   1864c:	andeq	r8, r1, ip, ror #12
   18650:	andeq	r8, r1, r8, ror r6
   18654:	andeq	r8, r1, r4, lsl #13
   18658:	muleq	r1, r0, r6
   1865c:	muleq	r1, ip, r6
   18660:	movw	r2, #13033	; 0x32e9
   18664:	movt	r2, #2
   18668:	b	186a4 <ftello64@plt+0x6e54>
   1866c:	movw	r2, #13087	; 0x331f
   18670:	movt	r2, #2
   18674:	b	186a4 <ftello64@plt+0x6e54>
   18678:	movw	r2, #13125	; 0x3345
   1867c:	movt	r2, #2
   18680:	b	186a4 <ftello64@plt+0x6e54>
   18684:	movw	r2, #13199	; 0x338f
   18688:	movt	r2, #2
   1868c:	b	186a4 <ftello64@plt+0x6e54>
   18690:	movw	r2, #13162	; 0x336a
   18694:	movt	r2, #2
   18698:	b	186a4 <ftello64@plt+0x6e54>
   1869c:	movw	r2, #13233	; 0x33b1
   186a0:	movt	r2, #2
   186a4:	mov	r0, #0
   186a8:	mov	r1, #0
   186ac:	bl	11634 <error@plt>
   186b0:	mov	sl, #0
   186b4:	mov	r0, sl
   186b8:	sub	sp, fp, #28
   186bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186c0:	movw	r2, #12920	; 0x3278
   186c4:	mov	r0, #0
   186c8:	mov	r1, #0
   186cc:	mov	r3, r8
   186d0:	mov	sl, #0
   186d4:	movt	r2, #2
   186d8:	bl	11634 <error@plt>
   186dc:	mov	r0, sl
   186e0:	sub	sp, fp, #28
   186e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   186e8:	push	{r4, sl, fp, lr}
   186ec:	add	fp, sp, #8
   186f0:	mov	r4, r1
   186f4:	ldrb	r1, [r2]
   186f8:	tst	r1, #1
   186fc:	beq	1875c <ftello64@plt+0x6f0c>
   18700:	ldr	r1, [r2, #4]
   18704:	mov	r2, r4
   18708:	str	r1, [r4, #16]
   1870c:	movw	r1, #35139	; 0x8943
   18710:	bl	19fcc <argp_parse@@Base+0x14cc>
   18714:	cmn	r0, #1
   18718:	bgt	18734 <ftello64@plt+0x6ee4>
   1871c:	bl	116e8 <__errno_location@plt>
   18720:	ldr	r1, [r0]
   18724:	movw	r2, #13274	; 0x33da
   18728:	mov	r0, #0
   1872c:	movt	r2, #2
   18730:	bl	11634 <error@plt>
   18734:	movw	r0, #23432	; 0x5b88
   18738:	movt	r0, #3
   1873c:	ldr	r0, [r0]
   18740:	cmp	r0, #0
   18744:	beq	1875c <ftello64@plt+0x6f0c>
   18748:	ldr	r2, [r4, #16]
   1874c:	movw	r0, #13295	; 0x33ef
   18750:	mov	r1, r4
   18754:	movt	r0, #2
   18758:	bl	11544 <printf@plt>
   1875c:	mov	r0, #0
   18760:	pop	{r4, sl, fp, pc}
   18764:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18768:	add	fp, sp, #28
   1876c:	sub	sp, sp, #44	; 0x2c
   18770:	mov	r0, #2
   18774:	mov	r1, #2
   18778:	mov	r2, #0
   1877c:	mov	r6, #0
   18780:	bl	11808 <socket@plt>
   18784:	cmp	r0, #0
   18788:	str	r0, [sp, #4]
   1878c:	bmi	188d4 <ftello64@plt+0x7084>
   18790:	movw	r0, #13385	; 0x3449
   18794:	sub	r2, fp, #32
   18798:	mov	r1, #0
   1879c:	mov	r6, #0
   187a0:	movt	r0, #2
   187a4:	bl	1a7ec <_obstack_memory_used@@Base+0x44c>
   187a8:	cmp	r0, #0
   187ac:	beq	188d4 <ftello64@plt+0x7084>
   187b0:	ldr	r6, [fp, #-32]	; 0xffffffe0
   187b4:	mov	r5, r0
   187b8:	mov	r4, #0
   187bc:	sub	r1, r5, r0
   187c0:	add	r0, r0, #1
   187c4:	add	r2, r1, r6
   187c8:	mov	r1, #58	; 0x3a
   187cc:	bl	1173c <memchr@plt>
   187d0:	add	r4, r4, #8
   187d4:	cmp	r0, #0
   187d8:	bne	187bc <ftello64@plt+0x6f6c>
   187dc:	mov	r0, r4
   187e0:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   187e4:	cmp	r0, #0
   187e8:	beq	188e0 <ftello64@plt+0x7090>
   187ec:	ldr	r2, [fp, #-32]	; 0xffffffe0
   187f0:	mov	r6, r0
   187f4:	mov	r0, r5
   187f8:	mov	r1, #58	; 0x3a
   187fc:	bl	1173c <memchr@plt>
   18800:	cmp	r0, #0
   18804:	mov	r8, #0
   18808:	beq	188bc <ftello64@plt+0x706c>
   1880c:	mov	r7, r0
   18810:	add	r9, sp, #8
   18814:	mov	sl, #0
   18818:	mov	r1, r7
   1881c:	mov	r0, #0
   18820:	strb	r0, [r1], #1
   18824:	sub	r0, r1, #1
   18828:	ldrb	r1, [r1, #-2]
   1882c:	cmp	r1, #32
   18830:	beq	18840 <ftello64@plt+0x6ff0>
   18834:	cmp	r1, #10
   18838:	mov	r1, r0
   1883c:	bne	18824 <ftello64@plt+0x6fd4>
   18840:	bl	115c8 <strdup@plt>
   18844:	mov	r4, r0
   18848:	add	r8, sl, #1
   1884c:	mov	r0, r6
   18850:	str	r8, [r0, sl, lsl #3]!
   18854:	mov	r1, r4
   18858:	str	r4, [r0, #4]
   1885c:	mov	r0, r9
   18860:	bl	1161c <strcpy@plt>
   18864:	mvn	r0, #0
   18868:	movw	r1, #35123	; 0x8933
   1886c:	mov	r2, r9
   18870:	str	r0, [sp, #24]
   18874:	ldr	r0, [sp, #4]
   18878:	bl	19fcc <argp_parse@@Base+0x14cc>
   1887c:	cmp	r0, #0
   18880:	bmi	1888c <ftello64@plt+0x703c>
   18884:	ldr	r0, [sp, #24]
   18888:	str	r0, [r6, sl, lsl #3]
   1888c:	cmp	r4, #0
   18890:	beq	188e0 <ftello64@plt+0x7090>
   18894:	ldr	r1, [fp, #-32]	; 0xffffffe0
   18898:	sub	r0, r5, r7
   1889c:	add	r2, r0, r1
   188a0:	mov	r0, r7
   188a4:	mov	r1, #58	; 0x3a
   188a8:	bl	1173c <memchr@plt>
   188ac:	mov	r7, r0
   188b0:	cmp	r0, #0
   188b4:	mov	sl, r8
   188b8:	bne	18818 <ftello64@plt+0x6fc8>
   188bc:	mov	r0, r6
   188c0:	mov	r1, #0
   188c4:	str	r1, [r0, r8, lsl #3]!
   188c8:	str	r1, [r0, #4]
   188cc:	mov	r0, r5
   188d0:	bl	19edc <argp_parse@@Base+0x13dc>
   188d4:	mov	r0, r6
   188d8:	sub	sp, fp, #28
   188dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188e0:	bl	116e8 <__errno_location@plt>
   188e4:	mov	r4, r0
   188e8:	ldr	r6, [r0]
   188ec:	ldr	r0, [sp, #4]
   188f0:	bl	11838 <close@plt>
   188f4:	mov	r0, r5
   188f8:	bl	19edc <argp_parse@@Base+0x13dc>
   188fc:	str	r6, [r4]
   18900:	mov	r6, #0
   18904:	mov	r0, r6
   18908:	sub	sp, fp, #28
   1890c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18910:	push	{r4, r5, r6, r7, fp, lr}
   18914:	add	fp, sp, #16
   18918:	sub	sp, sp, #40	; 0x28
   1891c:	mov	r4, r1
   18920:	add	r1, r1, #100	; 0x64
   18924:	add	r2, r4, #16
   18928:	str	r1, [sp, #32]
   1892c:	add	r5, r4, #84	; 0x54
   18930:	add	r6, r4, #88	; 0x58
   18934:	add	r7, r4, #48	; 0x30
   18938:	add	r1, r4, #44	; 0x2c
   1893c:	add	lr, r4, #104	; 0x68
   18940:	add	r3, r4, #52	; 0x34
   18944:	add	ip, r4, #68	; 0x44
   18948:	str	r2, [sp, #12]
   1894c:	add	r2, sp, #16
   18950:	str	r7, [sp]
   18954:	str	r6, [sp, #4]
   18958:	str	r5, [sp, #8]
   1895c:	stm	r2, {r1, r3, lr}
   18960:	movw	r1, #13427	; 0x3473
   18964:	add	r2, r4, #8
   18968:	add	r3, r4, #40	; 0x28
   1896c:	str	ip, [sp, #28]
   18970:	movt	r1, #2
   18974:	bl	1179c <sscanf@plt>
   18978:	vmov.i32	q8, #0	; 0x00000000
   1897c:	sub	r0, r0, #11
   18980:	mov	r1, #0
   18984:	clz	r0, r0
   18988:	str	r1, [r4, #56]	; 0x38
   1898c:	add	r1, r4, #24
   18990:	lsr	r0, r0, #5
   18994:	vst1.64	{d16-d17}, [r1]
   18998:	sub	sp, fp, #16
   1899c:	pop	{r4, r5, r6, r7, fp, pc}
   189a0:	push	{r4, r5, r6, r7, fp, lr}
   189a4:	add	fp, sp, #16
   189a8:	sub	sp, sp, #48	; 0x30
   189ac:	mov	r4, r1
   189b0:	add	r1, r1, #100	; 0x64
   189b4:	add	r2, r4, #68	; 0x44
   189b8:	add	r3, r4, #104	; 0x68
   189bc:	str	r1, [sp, #40]	; 0x28
   189c0:	add	r5, r4, #88	; 0x58
   189c4:	add	r6, r4, #48	; 0x30
   189c8:	add	r7, r4, #40	; 0x28
   189cc:	add	r1, r4, #32
   189d0:	add	lr, r4, #44	; 0x2c
   189d4:	add	ip, r4, #52	; 0x34
   189d8:	str	r2, [sp, #36]	; 0x24
   189dc:	add	r2, r4, #84	; 0x54
   189e0:	str	r3, [sp, #32]
   189e4:	add	r3, r4, #16
   189e8:	str	r7, [sp]
   189ec:	str	r6, [sp, #4]
   189f0:	str	r5, [sp, #8]
   189f4:	str	r2, [sp, #12]
   189f8:	add	r2, sp, #16
   189fc:	stm	r2, {r1, r3, lr}
   18a00:	movw	r1, #13473	; 0x34a1
   18a04:	add	r2, r4, #24
   18a08:	add	r3, r4, #8
   18a0c:	str	ip, [sp, #28]
   18a10:	movt	r1, #2
   18a14:	bl	1179c <sscanf@plt>
   18a18:	sub	r0, r0, #13
   18a1c:	mov	r1, #0
   18a20:	clz	r0, r0
   18a24:	str	r1, [r4, #56]	; 0x38
   18a28:	lsr	r0, r0, #5
   18a2c:	sub	sp, fp, #16
   18a30:	pop	{r4, r5, r6, r7, fp, pc}
   18a34:	push	{r4, r5, r6, r7, fp, lr}
   18a38:	add	fp, sp, #16
   18a3c:	sub	sp, sp, #56	; 0x38
   18a40:	add	r3, r1, #104	; 0x68
   18a44:	add	r2, r1, #68	; 0x44
   18a48:	add	ip, r1, #64	; 0x40
   18a4c:	add	lr, r1, #100	; 0x64
   18a50:	add	r4, r1, #52	; 0x34
   18a54:	add	r5, r1, #44	; 0x2c
   18a58:	add	r6, r1, #48	; 0x30
   18a5c:	add	r7, r1, #40	; 0x28
   18a60:	str	r3, [sp, #40]	; 0x28
   18a64:	add	r3, r1, #88	; 0x58
   18a68:	str	r2, [sp, #44]	; 0x2c
   18a6c:	add	r2, r1, #84	; 0x54
   18a70:	str	r5, [sp, #32]
   18a74:	str	r4, [sp, #36]	; 0x24
   18a78:	str	lr, [sp, #48]	; 0x30
   18a7c:	str	ip, [sp, #52]	; 0x34
   18a80:	add	ip, r1, #16
   18a84:	add	lr, r1, #32
   18a88:	add	r5, r1, #56	; 0x38
   18a8c:	add	r4, r1, #60	; 0x3c
   18a90:	str	r7, [sp]
   18a94:	str	r6, [sp, #4]
   18a98:	str	r3, [sp, #8]
   18a9c:	add	r3, sp, #12
   18aa0:	stm	r3, {r2, r4, r5, lr}
   18aa4:	add	r2, r1, #24
   18aa8:	add	r3, r1, #8
   18aac:	movw	r1, #13529	; 0x34d9
   18ab0:	str	ip, [sp, #28]
   18ab4:	movt	r1, #2
   18ab8:	bl	1179c <sscanf@plt>
   18abc:	sub	r0, r0, #16
   18ac0:	clz	r0, r0
   18ac4:	lsr	r0, r0, #5
   18ac8:	sub	sp, fp, #16
   18acc:	pop	{r4, r5, r6, r7, fp, pc}
   18ad0:	mov	r3, r0
   18ad4:	mov	r0, #7
   18ad8:	cmp	r3, #84	; 0x54
   18adc:	bxne	lr
   18ae0:	push	{fp, lr}
   18ae4:	mov	fp, sp
   18ae8:	ldr	r0, [r2, #28]
   18aec:	ldr	r0, [r0]
   18af0:	bl	18188 <ftello64@plt+0x6938>
   18af4:	mov	r0, #0
   18af8:	pop	{fp, lr}
   18afc:	bx	lr

00018b00 <argp_parse@@Base>:
   18b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18b04:	add	fp, sp, #28
   18b08:	sub	sp, sp, #212	; 0xd4
   18b0c:	mov	r4, r3
   18b10:	mov	r6, r2
   18b14:	mov	r7, r1
   18b18:	mov	r5, r0
   18b1c:	tst	r3, #1
   18b20:	bne	18b54 <argp_parse@@Base+0x54>
   18b24:	movw	r0, #23244	; 0x5acc
   18b28:	movt	r0, #3
   18b2c:	ldr	r1, [r0]
   18b30:	cmp	r1, #0
   18b34:	bne	18b40 <argp_parse@@Base+0x40>
   18b38:	ldr	r1, [r6]
   18b3c:	str	r1, [r0]
   18b40:	movw	r8, #23240	; 0x5ac8
   18b44:	movt	r8, #3
   18b48:	ldr	r0, [r8]
   18b4c:	cmp	r0, #0
   18b50:	beq	18c10 <argp_parse@@Base+0x110>
   18b54:	tst	r4, #16
   18b58:	str	r6, [fp, #-228]	; 0xffffff1c
   18b5c:	str	r7, [fp, #-232]	; 0xffffff18
   18b60:	bne	18c2c <argp_parse@@Base+0x12c>
   18b64:	mov	r1, sp
   18b68:	sub	r3, r1, #64	; 0x40
   18b6c:	mov	sp, r3
   18b70:	mov	r2, sp
   18b74:	sub	r0, r2, #32
   18b78:	mov	sp, r0
   18b7c:	vmov.i32	q8, #0	; 0x00000000
   18b80:	sub	r2, r2, #20
   18b84:	cmp	r5, #0
   18b88:	vst1.32	{d16-d17}, [r2]
   18b8c:	mov	r2, r0
   18b90:	vst1.64	{d16-d17}, [r2]!
   18b94:	str	r3, [r2]
   18b98:	sub	r2, r1, #32
   18b9c:	sub	r1, r1, #48	; 0x30
   18ba0:	vst1.64	{d16-d17}, [r2]
   18ba4:	vst1.64	{d16-d17}, [r1]
   18ba8:	mov	r1, #48	; 0x30
   18bac:	mov	r2, r3
   18bb0:	vst1.64	{d16-d17}, [r2], r1
   18bb4:	vst1.64	{d16-d17}, [r2]
   18bb8:	movw	r2, #13640	; 0x3548
   18bbc:	strne	r5, [r3], #16
   18bc0:	movt	r2, #2
   18bc4:	mov	r1, r3
   18bc8:	str	r2, [r1], #16
   18bcc:	movw	r2, #23468	; 0x5bac
   18bd0:	movt	r2, #3
   18bd4:	ldr	r2, [r2]
   18bd8:	cmp	r2, #0
   18bdc:	bne	18bf4 <argp_parse@@Base+0xf4>
   18be0:	movw	r2, #23360	; 0x5b40
   18be4:	movt	r2, #3
   18be8:	ldr	r2, [r2]
   18bec:	cmp	r2, #0
   18bf0:	beq	18c04 <argp_parse@@Base+0x104>
   18bf4:	movw	r2, #13668	; 0x3564
   18bf8:	mov	r3, r1
   18bfc:	movt	r2, #2
   18c00:	str	r2, [r1]
   18c04:	mov	r1, #0
   18c08:	str	r1, [r3, #16]
   18c0c:	b	18c30 <argp_parse@@Base+0x130>
   18c10:	ldr	r0, [r6]
   18c14:	bl	19e44 <argp_parse@@Base+0x1344>
   18c18:	str	r0, [r8]
   18c1c:	tst	r4, #16
   18c20:	str	r6, [fp, #-228]	; 0xffffff1c
   18c24:	str	r7, [fp, #-232]	; 0xffffff18
   18c28:	beq	18b64 <argp_parse@@Base+0x64>
   18c2c:	mov	r0, r5
   18c30:	vmov.i32	q8, #0	; 0x00000000
   18c34:	sub	r9, fp, #96	; 0x60
   18c38:	mov	r7, #12
   18c3c:	mov	r5, #0
   18c40:	cmp	r0, #0
   18c44:	str	r4, [fp, #-224]	; 0xffffff20
   18c48:	str	r0, [fp, #-236]	; 0xffffff14
   18c4c:	mov	r1, r9
   18c50:	str	r5, [fp, #-52]	; 0xffffffcc
   18c54:	str	r5, [fp, #-56]	; 0xffffffc8
   18c58:	str	r5, [fp, #-60]	; 0xffffffc4
   18c5c:	vst1.64	{d16-d17}, [r1], r7
   18c60:	vst1.32	{d16-d17}, [r1]
   18c64:	mov	r1, #1
   18c68:	bic	r3, r1, r4, lsr #2
   18c6c:	str	r3, [fp, #-64]	; 0xffffffc0
   18c70:	beq	18ca8 <argp_parse@@Base+0x1a8>
   18c74:	sub	r1, fp, #64	; 0x40
   18c78:	bl	19a3c <argp_parse@@Base+0xf3c>
   18c7c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   18c80:	ldr	r1, [fp, #-60]	; 0xffffffc4
   18c84:	ldr	r0, [fp, #-52]	; 0xffffffcc
   18c88:	mov	r6, #16
   18c8c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18c90:	add	r2, r2, r2, lsl #3
   18c94:	add	r1, r6, r1, lsl #4
   18c98:	mov	r6, #36	; 0x24
   18c9c:	lsl	r5, r0, #2
   18ca0:	add	r8, r6, r2, lsl #2
   18ca4:	b	18cb0 <argp_parse@@Base+0x1b0>
   18ca8:	mov	r8, #36	; 0x24
   18cac:	mov	r1, #16
   18cb0:	add	r4, r8, r5
   18cb4:	add	sl, r4, r1
   18cb8:	add	r0, r3, sl
   18cbc:	add	r0, r0, #1
   18cc0:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   18cc4:	cmp	r0, #0
   18cc8:	str	r0, [fp, #-100]	; 0xffffff9c
   18ccc:	beq	197b4 <argp_parse@@Base+0xcb4>
   18cd0:	mov	r6, r0
   18cd4:	mov	r0, #12
   18cd8:	sub	r1, fp, #220	; 0xdc
   18cdc:	mov	r2, r5
   18ce0:	vld1.64	{d16-d17}, [r9], r0
   18ce4:	add	r0, r1, #20
   18ce8:	add	r7, r6, r8
   18cec:	add	r8, r6, r4
   18cf0:	add	r4, r6, sl
   18cf4:	vld1.32	{d18-d19}, [r9]
   18cf8:	mov	r9, r1
   18cfc:	vst1.32	{d16-d17}, [r0]
   18d00:	add	r0, r1, #32
   18d04:	mov	r1, #0
   18d08:	vst1.32	{d18-d19}, [r0]
   18d0c:	mov	r0, #1
   18d10:	str	r6, [fp, #-172]	; 0xffffff54
   18d14:	str	r0, [fp, #-204]	; 0xffffff34
   18d18:	str	r0, [fp, #-208]	; 0xffffff30
   18d1c:	mov	r0, r7
   18d20:	str	r7, [fp, #-164]	; 0xffffff5c
   18d24:	str	r8, [fp, #-212]	; 0xffffff2c
   18d28:	str	r4, [fp, #-216]	; 0xffffff28
   18d2c:	bl	11718 <memset@plt>
   18d30:	ldr	sl, [fp, #-224]	; 0xffffff20
   18d34:	mov	r0, #45	; 0x2d
   18d38:	str	r7, [fp, #-36]	; 0xffffffdc
   18d3c:	str	r8, [fp, #-40]	; 0xffffffd8
   18d40:	str	r4, [fp, #-44]	; 0xffffffd4
   18d44:	str	r9, [fp, #-48]	; 0xffffffd0
   18d48:	tst	sl, #8
   18d4c:	moveq	r0, #43	; 0x2b
   18d50:	tsteq	sl, #4
   18d54:	beq	19388 <argp_parse@@Base+0x888>
   18d58:	add	r1, r4, #1
   18d5c:	strb	r0, [r4]
   18d60:	str	r1, [fp, #-44]	; 0xffffffd4
   18d64:	ldr	r0, [fp, #-236]	; 0xffffff14
   18d68:	ldr	r5, [fp, #-228]	; 0xffffff1c
   18d6c:	ldr	r9, [fp, #-232]	; 0xffffff18
   18d70:	mov	r3, #0
   18d74:	strb	r3, [r1]
   18d78:	str	r3, [r8]
   18d7c:	cmp	r0, #0
   18d80:	str	r0, [fp, #-220]	; 0xffffff24
   18d84:	beq	18dbc <argp_parse@@Base+0x2bc>
   18d88:	sub	sp, sp, #8
   18d8c:	sub	r1, fp, #48	; 0x30
   18d90:	mov	r2, #0
   18d94:	mov	r3, r6
   18d98:	str	r1, [sp]
   18d9c:	mov	r1, #0
   18da0:	bl	19b28 <argp_parse@@Base+0x1028>
   18da4:	add	sp, sp, #8
   18da8:	str	r0, [fp, #-168]	; 0xffffff58
   18dac:	mov	r6, r0
   18db0:	ldr	r3, [fp, #-220]	; 0xffffff24
   18db4:	ldr	r4, [fp, #-172]	; 0xffffff54
   18db8:	b	18dc4 <argp_parse@@Base+0x2c4>
   18dbc:	mov	r4, r6
   18dc0:	str	r6, [fp, #-168]	; 0xffffff58
   18dc4:	vmov.i32	q8, #0	; 0x00000000
   18dc8:	sub	r1, fp, #220	; 0xdc
   18dcc:	mov	r7, #0
   18dd0:	mov	r0, #1
   18dd4:	mov	r8, r5
   18dd8:	cmp	r4, r6
   18ddc:	mov	r2, r1
   18de0:	add	r1, r1, #84	; 0x54
   18de4:	str	r7, [fp, #-116]	; 0xffffff8c
   18de8:	str	r7, [fp, #-120]	; 0xffffff88
   18dec:	vst1.32	{d16-d17}, [r1]
   18df0:	str	sl, [fp, #-140]	; 0xffffff74
   18df4:	str	r5, [fp, #-148]	; 0xffffff6c
   18df8:	str	r9, [fp, #-152]	; 0xffffff68
   18dfc:	str	r3, [fp, #-156]	; 0xffffff64
   18e00:	str	r2, [fp, #-104]	; 0xffffff98
   18e04:	str	r7, [fp, #-144]	; 0xffffff70
   18e08:	str	r0, [fp, #-160]	; 0xffffff60
   18e0c:	movw	r0, #23248	; 0x5ad0
   18e10:	add	sl, r2, #64	; 0x40
   18e14:	movt	r0, #3
   18e18:	ldr	r0, [r0]
   18e1c:	str	r0, [fp, #-112]	; 0xffffff90
   18e20:	movw	r0, #23252	; 0x5ad4
   18e24:	movt	r0, #3
   18e28:	ldr	r0, [r0]
   18e2c:	str	r0, [fp, #-108]	; 0xffffff94
   18e30:	bcs	18f1c <argp_parse@@Base+0x41c>
   18e34:	ldr	r0, [fp, #12]
   18e38:	str	r0, [r4, #24]
   18e3c:	cmp	r7, #7
   18e40:	cmpne	r7, #0
   18e44:	beq	18eac <argp_parse@@Base+0x3ac>
   18e48:	b	197b4 <argp_parse@@Base+0xcb4>
   18e4c:	ldr	r0, [r4, #32]
   18e50:	mov	r1, #0
   18e54:	mov	r2, sl
   18e58:	str	r0, [fp, #-120]	; 0xffffff88
   18e5c:	ldr	r0, [r4, #24]
   18e60:	str	r0, [fp, #-128]	; 0xffffff80
   18e64:	ldr	r0, [r4, #28]
   18e68:	str	r0, [fp, #-124]	; 0xffffff84
   18e6c:	ldr	r0, [r4, #12]
   18e70:	str	r0, [fp, #-136]	; 0xffffff78
   18e74:	movw	r0, #6
   18e78:	movt	r0, #256	; 0x100
   18e7c:	sub	r0, r0, #3
   18e80:	blx	r3
   18e84:	mov	r7, r0
   18e88:	ldr	r0, [fp, #-120]	; 0xffffff88
   18e8c:	str	r0, [r4, #32]
   18e90:	ldr	r0, [fp, #-168]	; 0xffffff58
   18e94:	add	r4, r4, #36	; 0x24
   18e98:	cmp	r4, r0
   18e9c:	bcs	18f10 <argp_parse@@Base+0x410>
   18ea0:	cmp	r7, #7
   18ea4:	cmpne	r7, #0
   18ea8:	bne	197b4 <argp_parse@@Base+0xcb4>
   18eac:	ldr	r0, [r4, #16]
   18eb0:	cmp	r0, #0
   18eb4:	beq	18ec8 <argp_parse@@Base+0x3c8>
   18eb8:	ldr	r1, [r4, #20]
   18ebc:	ldr	r0, [r0, #28]
   18ec0:	ldr	r0, [r0, r1, lsl #2]
   18ec4:	str	r0, [r4, #24]
   18ec8:	ldr	r3, [r4]
   18ecc:	cmp	r3, #0
   18ed0:	bne	18e4c <argp_parse@@Base+0x34c>
   18ed4:	ldr	r0, [r4, #4]
   18ed8:	mov	r7, #7
   18edc:	ldr	r0, [r0, #16]
   18ee0:	cmp	r0, #0
   18ee4:	beq	18e90 <argp_parse@@Base+0x390>
   18ee8:	ldr	r0, [r0]
   18eec:	cmp	r0, #0
   18ef0:	beq	18e90 <argp_parse@@Base+0x390>
   18ef4:	ldr	r0, [r4, #24]
   18ef8:	ldr	r1, [r4, #28]
   18efc:	str	r0, [r1]
   18f00:	ldr	r3, [r4]
   18f04:	cmp	r3, #0
   18f08:	bne	18e4c <argp_parse@@Base+0x34c>
   18f0c:	b	18e90 <argp_parse@@Base+0x390>
   18f10:	cmp	r7, #7
   18f14:	cmpne	r7, #0
   18f18:	bne	197b4 <argp_parse@@Base+0xcb4>
   18f1c:	ldr	r0, [fp, #-140]	; 0xffffff74
   18f20:	tst	r0, #2
   18f24:	bne	18f50 <argp_parse@@Base+0x450>
   18f28:	mov	r0, #1
   18f2c:	str	r0, [fp, #-204]	; 0xffffff34
   18f30:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18f34:	cmp	r0, r8
   18f38:	bne	18f84 <argp_parse@@Base+0x484>
   18f3c:	ldr	r0, [r8]
   18f40:	cmp	r0, #0
   18f44:	beq	18f84 <argp_parse@@Base+0x484>
   18f48:	bl	19e44 <argp_parse@@Base+0x1344>
   18f4c:	b	18f90 <argp_parse@@Base+0x490>
   18f50:	mov	r1, #0
   18f54:	tst	r0, #1
   18f58:	str	r1, [fp, #-204]	; 0xffffff34
   18f5c:	beq	18f78 <argp_parse@@Base+0x478>
   18f60:	ldr	r0, [fp, #-152]	; 0xffffff68
   18f64:	ldr	r1, [fp, #-148]	; 0xffffff6c
   18f68:	sub	r1, r1, #4
   18f6c:	add	r0, r0, #1
   18f70:	str	r1, [fp, #-148]	; 0xffffff6c
   18f74:	str	r0, [fp, #-152]	; 0xffffff68
   18f78:	ldr	r0, [fp, #-148]	; 0xffffff6c
   18f7c:	cmp	r0, r8
   18f80:	beq	18f3c <argp_parse@@Base+0x43c>
   18f84:	movw	r0, #23240	; 0x5ac8
   18f88:	movt	r0, #3
   18f8c:	ldr	r0, [r0]
   18f90:	str	r0, [fp, #-116]	; 0xffffff8c
   18f94:	sub	r0, fp, #220	; 0xdc
   18f98:	mov	r8, #0
   18f9c:	add	r6, r0, #12
   18fa0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   18fa4:	cmp	r0, #0
   18fa8:	bne	18fcc <argp_parse@@Base+0x4cc>
   18fac:	b	18fdc <argp_parse@@Base+0x4dc>
   18fb0:	cmp	r0, #7
   18fb4:	beq	19390 <argp_parse@@Base+0x890>
   18fb8:	cmp	r0, #0
   18fbc:	bne	19604 <argp_parse@@Base+0xb04>
   18fc0:	ldr	r0, [fp, #-132]	; 0xffffff7c
   18fc4:	cmp	r0, #0
   18fc8:	beq	18fdc <argp_parse@@Base+0x4dc>
   18fcc:	ldr	r9, [fp, #-144]	; 0xffffff70
   18fd0:	cmp	r9, r0
   18fd4:	bge	19090 <argp_parse@@Base+0x590>
   18fd8:	str	r8, [fp, #-132]	; 0xffffff7c
   18fdc:	ldr	r0, [fp, #-160]	; 0xffffff60
   18fe0:	ldr	r9, [fp, #-144]	; 0xffffff70
   18fe4:	cmp	r0, #0
   18fe8:	beq	19090 <argp_parse@@Base+0x590>
   18fec:	mvn	r0, #0
   18ff0:	str	r0, [fp, #-200]	; 0xffffff38
   18ff4:	str	r9, [fp, #-208]	; 0xffffff30
   18ff8:	ldr	r2, [fp, #-216]	; 0xffffff28
   18ffc:	ldr	r3, [fp, #-212]	; 0xffffff2c
   19000:	ldr	r0, [fp, #-152]	; 0xffffff68
   19004:	ldr	r1, [fp, #-148]	; 0xffffff6c
   19008:	ldrb	r7, [fp, #-140]	; 0xffffff74
   1900c:	sub	sp, sp, #8
   19010:	tst	r7, #64	; 0x40
   19014:	bne	19028 <argp_parse@@Base+0x528>
   19018:	str	r8, [sp]
   1901c:	str	r6, [sp, #4]
   19020:	bl	19f30 <argp_parse@@Base+0x1430>
   19024:	b	19034 <argp_parse@@Base+0x534>
   19028:	str	r8, [sp]
   1902c:	str	r6, [sp, #4]
   19030:	bl	19f94 <argp_parse@@Base+0x1494>
   19034:	add	sp, sp, #8
   19038:	ldr	r9, [fp, #-208]	; 0xffffff30
   1903c:	mov	r7, r0
   19040:	cmn	r0, #1
   19044:	str	r9, [fp, #-144]	; 0xffffff70
   19048:	beq	19064 <argp_parse@@Base+0x564>
   1904c:	cmp	r7, #63	; 0x3f
   19050:	beq	19234 <argp_parse@@Base+0x734>
   19054:	cmp	r7, #1
   19058:	bne	19244 <argp_parse@@Base+0x744>
   1905c:	ldr	r7, [fp, #-196]	; 0xffffff3c
   19060:	b	190c8 <argp_parse@@Base+0x5c8>
   19064:	cmp	r9, #2
   19068:	str	r8, [fp, #-160]	; 0xffffff60
   1906c:	blt	19090 <argp_parse@@Base+0x590>
   19070:	ldr	r0, [fp, #-148]	; 0xffffff6c
   19074:	movw	r1, #14118	; 0x3726
   19078:	movt	r1, #2
   1907c:	add	r0, r0, r9, lsl #2
   19080:	ldr	r0, [r0, #-4]
   19084:	bl	1152c <strcmp@plt>
   19088:	cmp	r0, #0
   1908c:	streq	r9, [fp, #-132]	; 0xffffff7c
   19090:	ldr	r2, [fp, #-152]	; 0xffffff68
   19094:	mov	r1, #1
   19098:	mov	r0, #7
   1909c:	cmp	r9, r2
   190a0:	bge	193ac <argp_parse@@Base+0x8ac>
   190a4:	ldrb	r2, [fp, #-140]	; 0xffffff74
   190a8:	tst	r2, #4
   190ac:	bne	193ac <argp_parse@@Base+0x8ac>
   190b0:	add	r0, r9, #1
   190b4:	str	r0, [fp, #-144]	; 0xffffff70
   190b8:	ldr	r1, [fp, #-148]	; 0xffffff6c
   190bc:	ldr	r7, [r1, r9, lsl #2]
   190c0:	mov	r9, r0
   190c4:	str	r7, [fp, #-196]	; 0xffffff3c
   190c8:	sub	r0, r9, #1
   190cc:	str	r0, [fp, #-144]	; 0xffffff70
   190d0:	ldr	r1, [fp, #-172]	; 0xffffff54
   190d4:	ldr	r2, [fp, #-168]	; 0xffffff58
   190d8:	cmp	r1, r2
   190dc:	bcs	19390 <argp_parse@@Base+0x890>
   190e0:	add	r4, r1, #24
   190e4:	add	r1, r0, #1
   190e8:	str	r1, [fp, #-144]	; 0xffffff70
   190ec:	ldr	r3, [r4, #-24]	; 0xffffffe8
   190f0:	cmp	r3, #0
   190f4:	beq	191ac <argp_parse@@Base+0x6ac>
   190f8:	ldr	r0, [r4, #8]
   190fc:	mov	r1, r7
   19100:	mov	r2, sl
   19104:	mov	r5, #0
   19108:	str	r0, [fp, #-120]	; 0xffffff88
   1910c:	ldr	r0, [r4]
   19110:	str	r0, [fp, #-128]	; 0xffffff80
   19114:	ldr	r0, [r4, #4]
   19118:	str	r0, [fp, #-124]	; 0xffffff84
   1911c:	ldr	r0, [r4, #-12]
   19120:	str	r0, [fp, #-136]	; 0xffffff78
   19124:	mov	r0, #0
   19128:	blx	r3
   1912c:	ldr	r1, [fp, #-120]	; 0xffffff88
   19130:	cmp	r0, #7
   19134:	str	r1, [r4, #8]
   19138:	bne	191c4 <argp_parse@@Base+0x6c4>
   1913c:	ldr	r0, [fp, #-144]	; 0xffffff70
   19140:	ldr	r3, [r4, #-24]	; 0xffffffe8
   19144:	sub	r0, r0, #1
   19148:	cmp	r3, #0
   1914c:	str	r0, [fp, #-144]	; 0xffffff70
   19150:	beq	191b0 <argp_parse@@Base+0x6b0>
   19154:	ldr	r0, [r4]
   19158:	mov	r1, #0
   1915c:	mov	r2, sl
   19160:	str	r0, [fp, #-128]	; 0xffffff80
   19164:	ldr	r0, [r4, #4]
   19168:	str	r0, [fp, #-124]	; 0xffffff84
   1916c:	ldr	r0, [r4, #-12]
   19170:	str	r0, [fp, #-136]	; 0xffffff78
   19174:	movw	r0, #6
   19178:	movt	r0, #256	; 0x100
   1917c:	blx	r3
   19180:	ldr	r1, [fp, #-120]	; 0xffffff88
   19184:	str	r1, [r4, #8]
   19188:	cmp	r0, #7
   1918c:	bne	191bc <argp_parse@@Base+0x6bc>
   19190:	ldr	r2, [fp, #-168]	; 0xffffff58
   19194:	add	r1, r4, #12
   19198:	cmp	r1, r2
   1919c:	bcs	191bc <argp_parse@@Base+0x6bc>
   191a0:	ldr	r0, [fp, #-144]	; 0xffffff70
   191a4:	add	r4, r4, #36	; 0x24
   191a8:	b	190e4 <argp_parse@@Base+0x5e4>
   191ac:	str	r0, [fp, #-144]	; 0xffffff70
   191b0:	mov	r0, #7
   191b4:	cmp	r0, #7
   191b8:	beq	19190 <argp_parse@@Base+0x690>
   191bc:	movw	r5, #6
   191c0:	movt	r5, #256	; 0x100
   191c4:	cmp	r0, #0
   191c8:	bne	18fb0 <argp_parse@@Base+0x4b0>
   191cc:	movw	r0, #6
   191d0:	movt	r0, #256	; 0x100
   191d4:	cmp	r5, r0
   191d8:	bne	19210 <argp_parse@@Base+0x710>
   191dc:	ldr	r0, [fp, #-152]	; 0xffffff68
   191e0:	str	r0, [fp, #-144]	; 0xffffff70
   191e4:	cmp	r0, r9
   191e8:	blt	1921c <argp_parse@@Base+0x71c>
   191ec:	ldr	r1, [r4, #-12]
   191f0:	sub	r0, r0, r9
   191f4:	add	r0, r0, r1
   191f8:	add	r0, r0, #1
   191fc:	str	r0, [r4, #-12]
   19200:	mov	r0, #0
   19204:	cmp	r0, #0
   19208:	beq	18fc0 <argp_parse@@Base+0x4c0>
   1920c:	b	19604 <argp_parse@@Base+0xb04>
   19210:	ldr	r0, [fp, #-144]	; 0xffffff70
   19214:	cmp	r0, r9
   19218:	bge	191ec <argp_parse@@Base+0x6ec>
   1921c:	mov	r0, #1
   19220:	str	r0, [fp, #-160]	; 0xffffff60
   19224:	mov	r0, #0
   19228:	cmp	r0, #0
   1922c:	beq	18fc0 <argp_parse@@Base+0x4c0>
   19230:	b	19604 <argp_parse@@Base+0xb04>
   19234:	ldr	r0, [fp, #-200]	; 0xffffff38
   19238:	cmn	r0, #1
   1923c:	beq	192bc <argp_parse@@Base+0x7bc>
   19240:	b	197f4 <argp_parse@@Base+0xcf4>
   19244:	cmp	r8, r7, asr #24
   19248:	beq	192bc <argp_parse@@Base+0x7bc>
   1924c:	asr	r0, r7, #24
   19250:	ldr	r1, [fp, #-172]	; 0xffffff54
   19254:	sub	r0, r0, #1
   19258:	add	r0, r0, r0, lsl #3
   1925c:	ldr	r3, [r1, r0, lsl #2]
   19260:	cmp	r3, #0
   19264:	beq	197c0 <argp_parse@@Base+0xcc0>
   19268:	add	r4, r1, r0, lsl #2
   1926c:	tst	r7, #8388608	; 0x800000
   19270:	mov	r2, sl
   19274:	ldr	r0, [r4, #32]!
   19278:	str	r0, [fp, #-120]	; 0xffffff88
   1927c:	ldr	r0, [r4, #-8]
   19280:	str	r0, [fp, #-128]	; 0xffffff80
   19284:	ldr	r0, [r4, #-4]
   19288:	str	r0, [fp, #-124]	; 0xffffff84
   1928c:	ldr	r0, [r4, #-20]	; 0xffffffec
   19290:	str	r0, [fp, #-136]	; 0xffffff78
   19294:	bic	r0, r7, #-16777216	; 0xff000000
   19298:	ldr	r1, [fp, #-196]	; 0xffffff3c
   1929c:	orrne	r0, r0, #-16777216	; 0xff000000
   192a0:	blx	r3
   192a4:	mov	r1, #0
   192a8:	ldr	r2, [fp, #-120]	; 0xffffff88
   192ac:	cmp	r0, #7
   192b0:	str	r2, [r4]
   192b4:	bne	18fb8 <argp_parse@@Base+0x4b8>
   192b8:	b	1935c <argp_parse@@Base+0x85c>
   192bc:	ldr	r0, [fp, #-216]	; 0xffffff28
   192c0:	mov	r1, r7
   192c4:	bl	116d0 <strchr@plt>
   192c8:	cmp	r0, #0
   192cc:	beq	19364 <argp_parse@@Base+0x864>
   192d0:	ldr	r1, [fp, #-172]	; 0xffffff54
   192d4:	ldr	r2, [fp, #-168]	; 0xffffff58
   192d8:	cmp	r1, r2
   192dc:	bcs	19364 <argp_parse@@Base+0x864>
   192e0:	add	r1, r1, #24
   192e4:	ldr	r3, [r1, #-16]
   192e8:	cmp	r3, r0
   192ec:	bhi	19308 <argp_parse@@Base+0x808>
   192f0:	add	r3, r1, #36	; 0x24
   192f4:	add	r1, r1, #12
   192f8:	cmp	r1, r2
   192fc:	mov	r1, r3
   19300:	bcc	192e4 <argp_parse@@Base+0x7e4>
   19304:	b	19364 <argp_parse@@Base+0x864>
   19308:	ldr	r3, [r1, #-24]	; 0xffffffe8
   1930c:	cmp	r3, #0
   19310:	beq	19364 <argp_parse@@Base+0x864>
   19314:	mov	r4, r1
   19318:	mov	r2, sl
   1931c:	ldr	r0, [r4, #8]!
   19320:	str	r0, [fp, #-120]	; 0xffffff88
   19324:	ldr	r0, [r1]
   19328:	str	r0, [fp, #-128]	; 0xffffff80
   1932c:	ldr	r0, [r1, #4]
   19330:	str	r0, [fp, #-124]	; 0xffffff84
   19334:	ldr	r0, [r1, #-12]
   19338:	str	r0, [fp, #-136]	; 0xffffff78
   1933c:	mov	r0, r7
   19340:	ldr	r1, [fp, #-196]	; 0xffffff3c
   19344:	blx	r3
   19348:	mov	r1, #1
   1934c:	ldr	r2, [fp, #-120]	; 0xffffff88
   19350:	cmp	r0, #7
   19354:	str	r2, [r4]
   19358:	bne	18fb8 <argp_parse@@Base+0x4b8>
   1935c:	cmp	r1, #0
   19360:	beq	197c0 <argp_parse@@Base+0xcc0>
   19364:	movw	r1, #14121	; 0x3729
   19368:	movw	r3, #13864	; 0x3628
   1936c:	mov	r0, sl
   19370:	mov	r2, r7
   19374:	movt	r1, #2
   19378:	movt	r3, #2
   1937c:	bl	1cd8c <argp_error@@Base>
   19380:	mov	r0, #0
   19384:	b	19398 <argp_parse@@Base+0x898>
   19388:	mov	r1, r4
   1938c:	b	18d64 <argp_parse@@Base+0x264>
   19390:	mov	r7, #1
   19394:	mov	r0, #1
   19398:	add	r1, r7, #1
   1939c:	clz	r1, r1
   193a0:	lsr	r1, r1, #5
   193a4:	orr	r1, r1, r0
   193a8:	mov	r0, #7
   193ac:	subs	r7, r0, #7
   193b0:	movne	r7, r0
   193b4:	cmp	r1, #0
   193b8:	moveq	r7, r0
   193bc:	cmp	r7, #0
   193c0:	beq	19488 <argp_parse@@Base+0x988>
   193c4:	cmp	r7, #0
   193c8:	beq	19654 <argp_parse@@Base+0xb54>
   193cc:	cmp	r7, #7
   193d0:	bne	193e8 <argp_parse@@Base+0x8e8>
   193d4:	ldr	r1, [fp, #-112]	; 0xffffff90
   193d8:	mov	r0, sl
   193dc:	mov	r2, #260	; 0x104
   193e0:	bl	1ccd0 <argp_state_help@@Base>
   193e4:	mov	r7, #7
   193e8:	ldr	r4, [fp, #-172]	; 0xffffff54
   193ec:	ldr	r0, [fp, #-168]	; 0xffffff58
   193f0:	cmp	r4, r0
   193f4:	bcs	1971c <argp_parse@@Base+0xc1c>
   193f8:	movw	r1, #6
   193fc:	movt	r1, #256	; 0x100
   19400:	sub	r6, r1, #1
   19404:	ldr	r3, [r4]
   19408:	cmp	r3, #0
   1940c:	bne	19428 <argp_parse@@Base+0x928>
   19410:	add	r4, r4, #36	; 0x24
   19414:	cmp	r4, r0
   19418:	bcs	19470 <argp_parse@@Base+0x970>
   1941c:	ldr	r3, [r4]
   19420:	cmp	r3, #0
   19424:	beq	19410 <argp_parse@@Base+0x910>
   19428:	ldr	r0, [r4, #32]
   1942c:	mov	r1, #0
   19430:	mov	r2, sl
   19434:	str	r0, [fp, #-120]	; 0xffffff88
   19438:	ldr	r0, [r4, #24]
   1943c:	str	r0, [fp, #-128]	; 0xffffff80
   19440:	ldr	r0, [r4, #28]
   19444:	str	r0, [fp, #-124]	; 0xffffff84
   19448:	ldr	r0, [r4, #12]
   1944c:	str	r0, [fp, #-136]	; 0xffffff78
   19450:	mov	r0, r6
   19454:	blx	r3
   19458:	ldr	r0, [fp, #-120]	; 0xffffff88
   1945c:	str	r0, [r4, #32]
   19460:	ldr	r0, [fp, #-168]	; 0xffffff58
   19464:	add	r4, r4, #36	; 0x24
   19468:	cmp	r4, r0
   1946c:	bcc	1941c <argp_parse@@Base+0x91c>
   19470:	ldr	r4, [fp, #-172]	; 0xffffff54
   19474:	ldr	r0, [fp, #-168]	; 0xffffff58
   19478:	sub	r6, r0, #36	; 0x24
   1947c:	cmp	r6, r4
   19480:	bcs	1972c <argp_parse@@Base+0xc2c>
   19484:	b	197a4 <argp_parse@@Base+0xca4>
   19488:	ldr	r1, [fp, #-152]	; 0xffffff68
   1948c:	ldr	r0, [fp, #-144]	; 0xffffff70
   19490:	cmp	r0, r1
   19494:	bne	195f0 <argp_parse@@Base+0xaf0>
   19498:	ldr	r4, [fp, #-172]	; 0xffffff54
   1949c:	ldr	r1, [fp, #-168]	; 0xffffff58
   194a0:	mov	r0, #0
   194a4:	cmp	r4, r1
   194a8:	bcs	1954c <argp_parse@@Base+0xa4c>
   194ac:	movw	r0, #6
   194b0:	mov	r7, #0
   194b4:	movt	r0, #256	; 0x100
   194b8:	sub	r6, r0, #4
   194bc:	mov	r0, #0
   194c0:	cmp	r0, #7
   194c4:	cmpne	r0, #0
   194c8:	beq	19520 <argp_parse@@Base+0xa20>
   194cc:	b	19548 <argp_parse@@Base+0xa48>
   194d0:	ldr	r0, [r4, #32]
   194d4:	mov	r1, #0
   194d8:	mov	r2, sl
   194dc:	str	r0, [fp, #-120]	; 0xffffff88
   194e0:	ldr	r0, [r4, #24]
   194e4:	str	r0, [fp, #-128]	; 0xffffff80
   194e8:	ldr	r0, [r4, #28]
   194ec:	str	r7, [fp, #-136]	; 0xffffff78
   194f0:	str	r0, [fp, #-124]	; 0xffffff84
   194f4:	mov	r0, r6
   194f8:	blx	r3
   194fc:	ldr	r1, [fp, #-120]	; 0xffffff88
   19500:	str	r1, [r4, #32]
   19504:	ldr	r1, [fp, #-168]	; 0xffffff58
   19508:	add	r4, r4, #36	; 0x24
   1950c:	cmp	r4, r1
   19510:	bcs	19548 <argp_parse@@Base+0xa48>
   19514:	cmp	r0, #7
   19518:	cmpne	r0, #0
   1951c:	bne	19548 <argp_parse@@Base+0xa48>
   19520:	ldr	r2, [r4, #12]
   19524:	cmp	r2, #0
   19528:	bne	19508 <argp_parse@@Base+0xa08>
   1952c:	ldr	r3, [r4]
   19530:	cmp	r3, #0
   19534:	bne	194d0 <argp_parse@@Base+0x9d0>
   19538:	mov	r0, #7
   1953c:	add	r4, r4, #36	; 0x24
   19540:	cmp	r4, r1
   19544:	bcc	19514 <argp_parse@@Base+0xa14>
   19548:	ldr	r4, [fp, #-172]	; 0xffffff54
   1954c:	sub	r7, r1, #36	; 0x24
   19550:	cmp	r7, r4
   19554:	bcc	195e4 <argp_parse@@Base+0xae4>
   19558:	movw	r1, #6
   1955c:	movt	r1, #256	; 0x100
   19560:	sub	r6, r1, #5
   19564:	cmp	r0, #7
   19568:	cmpne	r0, #0
   1956c:	beq	19590 <argp_parse@@Base+0xa90>
   19570:	b	19638 <argp_parse@@Base+0xb38>
   19574:	mov	r0, #7
   19578:	sub	r7, r7, #36	; 0x24
   1957c:	cmp	r7, r4
   19580:	bcc	195e4 <argp_parse@@Base+0xae4>
   19584:	cmp	r0, #7
   19588:	cmpne	r0, #0
   1958c:	bne	19638 <argp_parse@@Base+0xb38>
   19590:	ldr	r3, [r7]
   19594:	cmp	r3, #0
   19598:	beq	19574 <argp_parse@@Base+0xa74>
   1959c:	ldr	r0, [r7, #32]
   195a0:	mov	r1, #0
   195a4:	mov	r2, sl
   195a8:	str	r0, [fp, #-120]	; 0xffffff88
   195ac:	ldr	r0, [r7, #24]
   195b0:	str	r0, [fp, #-128]	; 0xffffff80
   195b4:	ldr	r0, [r7, #28]
   195b8:	str	r0, [fp, #-124]	; 0xffffff84
   195bc:	ldr	r0, [r7, #12]
   195c0:	str	r0, [fp, #-136]	; 0xffffff78
   195c4:	mov	r0, r6
   195c8:	blx	r3
   195cc:	ldr	r1, [fp, #-120]	; 0xffffff88
   195d0:	str	r1, [r7, #32]
   195d4:	ldr	r4, [fp, #-172]	; 0xffffff54
   195d8:	sub	r7, r7, #36	; 0x24
   195dc:	cmp	r7, r4
   195e0:	bcs	19584 <argp_parse@@Base+0xa84>
   195e4:	subs	r7, r0, #7
   195e8:	movne	r7, r0
   195ec:	b	1963c <argp_parse@@Base+0xb3c>
   195f0:	ldr	r1, [fp, #8]
   195f4:	cmp	r1, #0
   195f8:	beq	1960c <argp_parse@@Base+0xb0c>
   195fc:	str	r0, [r1]
   19600:	b	19654 <argp_parse@@Base+0xb54>
   19604:	mov	r1, #0
   19608:	b	193ac <argp_parse@@Base+0x8ac>
   1960c:	ldrb	r0, [fp, #-140]	; 0xffffff74
   19610:	tst	r0, #2
   19614:	bne	193d4 <argp_parse@@Base+0x8d4>
   19618:	ldr	r0, [fp, #-112]	; 0xffffff90
   1961c:	cmp	r0, #0
   19620:	beq	193d4 <argp_parse@@Base+0x8d4>
   19624:	ldr	r2, [fp, #-116]	; 0xffffff8c
   19628:	movw	r1, #14142	; 0x373e
   1962c:	movt	r1, #2
   19630:	bl	116dc <fprintf@plt>
   19634:	b	193d4 <argp_parse@@Base+0x8d4>
   19638:	mov	r7, r0
   1963c:	ldr	r1, [fp, #8]
   19640:	cmp	r1, #0
   19644:	ldrne	r0, [fp, #-144]	; 0xffffff70
   19648:	strne	r0, [r1]
   1964c:	cmp	r7, #0
   19650:	bne	193cc <argp_parse@@Base+0x8cc>
   19654:	ldr	r0, [fp, #-168]	; 0xffffff58
   19658:	ldr	r4, [fp, #-172]	; 0xffffff54
   1965c:	mov	r7, #0
   19660:	sub	r5, r0, #36	; 0x24
   19664:	cmp	r5, r4
   19668:	bcc	1971c <argp_parse@@Base+0xc1c>
   1966c:	movw	r1, #6
   19670:	mov	r0, #0
   19674:	movt	r1, #256	; 0x100
   19678:	sub	r6, r1, #2
   1967c:	cmp	r0, #7
   19680:	cmpne	r0, #0
   19684:	beq	196a8 <argp_parse@@Base+0xba8>
   19688:	b	19718 <argp_parse@@Base+0xc18>
   1968c:	mov	r0, #7
   19690:	sub	r5, r5, #36	; 0x24
   19694:	cmp	r5, r4
   19698:	bcc	196fc <argp_parse@@Base+0xbfc>
   1969c:	cmp	r0, #7
   196a0:	cmpne	r0, #0
   196a4:	bne	19718 <argp_parse@@Base+0xc18>
   196a8:	ldr	r3, [r5]
   196ac:	cmp	r3, #0
   196b0:	beq	1968c <argp_parse@@Base+0xb8c>
   196b4:	ldr	r0, [r5, #32]
   196b8:	mov	r1, #0
   196bc:	mov	r2, sl
   196c0:	str	r0, [fp, #-120]	; 0xffffff88
   196c4:	ldr	r0, [r5, #24]
   196c8:	str	r0, [fp, #-128]	; 0xffffff80
   196cc:	ldr	r0, [r5, #28]
   196d0:	str	r0, [fp, #-124]	; 0xffffff84
   196d4:	ldr	r0, [r5, #12]
   196d8:	str	r0, [fp, #-136]	; 0xffffff78
   196dc:	mov	r0, r6
   196e0:	blx	r3
   196e4:	ldr	r1, [fp, #-120]	; 0xffffff88
   196e8:	str	r1, [r5, #32]
   196ec:	ldr	r4, [fp, #-172]	; 0xffffff54
   196f0:	sub	r5, r5, #36	; 0x24
   196f4:	cmp	r5, r4
   196f8:	bcs	1969c <argp_parse@@Base+0xb9c>
   196fc:	subs	r7, r0, #7
   19700:	movne	r7, r0
   19704:	ldr	r0, [fp, #-168]	; 0xffffff58
   19708:	sub	r6, r0, #36	; 0x24
   1970c:	cmp	r6, r4
   19710:	bcc	197a4 <argp_parse@@Base+0xca4>
   19714:	b	1972c <argp_parse@@Base+0xc2c>
   19718:	mov	r7, r0
   1971c:	ldr	r0, [fp, #-168]	; 0xffffff58
   19720:	sub	r6, r0, #36	; 0x24
   19724:	cmp	r6, r4
   19728:	bcc	197a4 <argp_parse@@Base+0xca4>
   1972c:	movw	r0, #6
   19730:	movt	r0, #256	; 0x100
   19734:	add	r5, r0, #1
   19738:	ldr	r3, [r6]
   1973c:	cmp	r3, #0
   19740:	bne	1975c <argp_parse@@Base+0xc5c>
   19744:	sub	r6, r6, #36	; 0x24
   19748:	cmp	r6, r4
   1974c:	bcc	197a4 <argp_parse@@Base+0xca4>
   19750:	ldr	r3, [r6]
   19754:	cmp	r3, #0
   19758:	beq	19744 <argp_parse@@Base+0xc44>
   1975c:	ldr	r0, [r6, #32]
   19760:	mov	r1, #0
   19764:	mov	r2, sl
   19768:	str	r0, [fp, #-120]	; 0xffffff88
   1976c:	ldr	r0, [r6, #24]
   19770:	str	r0, [fp, #-128]	; 0xffffff80
   19774:	ldr	r0, [r6, #28]
   19778:	str	r0, [fp, #-124]	; 0xffffff84
   1977c:	ldr	r0, [r6, #12]
   19780:	str	r0, [fp, #-136]	; 0xffffff78
   19784:	mov	r0, r5
   19788:	blx	r3
   1978c:	ldr	r0, [fp, #-120]	; 0xffffff88
   19790:	str	r0, [r6, #32]
   19794:	ldr	r4, [fp, #-172]	; 0xffffff54
   19798:	sub	r6, r6, #36	; 0x24
   1979c:	cmp	r6, r4
   197a0:	bcs	19750 <argp_parse@@Base+0xc50>
   197a4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   197a8:	bl	19edc <argp_parse@@Base+0x13dc>
   197ac:	cmp	r7, #7
   197b0:	movweq	r7, #22
   197b4:	mov	r0, r7
   197b8:	sub	sp, fp, #28
   197bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   197c0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   197c4:	ldr	r1, [r0, #12]
   197c8:	cmp	r1, r7
   197cc:	beq	197fc <argp_parse@@Base+0xcfc>
   197d0:	ldr	r1, [r0]
   197d4:	cmp	r1, #0
   197d8:	beq	197fc <argp_parse@@Base+0xcfc>
   197dc:	add	r1, r0, #16
   197e0:	ldr	r0, [r0, #28]
   197e4:	cmp	r0, r7
   197e8:	mov	r0, r1
   197ec:	bne	197d0 <argp_parse@@Base+0xcd0>
   197f0:	b	19800 <argp_parse@@Base+0xd00>
   197f4:	mov	r1, #0
   197f8:	b	193a8 <argp_parse@@Base+0x8a8>
   197fc:	mov	r1, r0
   19800:	ldr	r0, [r1]
   19804:	movw	r1, #14129	; 0x3731
   19808:	movw	r3, #13864	; 0x3628
   1980c:	movw	r2, #14138	; 0x373a
   19810:	movt	r1, #2
   19814:	movt	r3, #2
   19818:	movt	r2, #2
   1981c:	cmp	r0, #0
   19820:	movne	r2, r0
   19824:	mov	r0, sl
   19828:	b	1937c <argp_parse@@Base+0x87c>
   1982c:	mov	ip, r0
   19830:	mov	r0, #0
   19834:	cmp	r1, #0
   19838:	beq	19868 <argp_parse@@Base+0xd68>
   1983c:	ldr	r3, [r1, #52]	; 0x34
   19840:	ldr	r1, [r3, #48]	; 0x30
   19844:	ldr	r3, [r3, #52]	; 0x34
   19848:	cmp	r1, r3
   1984c:	bxcs	lr
   19850:	ldr	r2, [r1, #4]
   19854:	cmp	r2, ip
   19858:	beq	19864 <argp_parse@@Base+0xd64>
   1985c:	add	r1, r1, #36	; 0x24
   19860:	b	19848 <argp_parse@@Base+0xd48>
   19864:	ldr	r0, [r1, #24]
   19868:	bx	lr
   1986c:	push	{r4, r5, r6, sl, fp, lr}
   19870:	add	fp, sp, #16
   19874:	mov	r5, r2
   19878:	mov	r6, r1
   1987c:	mov	r4, #7
   19880:	cmn	r0, #3
   19884:	bgt	198b4 <argp_parse@@Base+0xdb4>
   19888:	cmn	r0, #4
   1988c:	beq	198e0 <argp_parse@@Base+0xde0>
   19890:	cmn	r0, #3
   19894:	bne	1997c <argp_parse@@Base+0xe7c>
   19898:	ldr	r1, [r5, #48]	; 0x30
   1989c:	mov	r0, r5
   198a0:	movw	r2, #513	; 0x201
   198a4:	bl	1ccd0 <argp_state_help@@Base>
   198a8:	mov	r4, #0
   198ac:	mov	r0, r4
   198b0:	pop	{r4, r5, r6, sl, fp, pc}
   198b4:	cmn	r0, #2
   198b8:	beq	1993c <argp_parse@@Base+0xe3c>
   198bc:	cmp	r0, #63	; 0x3f
   198c0:	bne	1997c <argp_parse@@Base+0xe7c>
   198c4:	ldr	r1, [r5, #48]	; 0x30
   198c8:	mov	r0, r5
   198cc:	movw	r2, #634	; 0x27a
   198d0:	bl	1ccd0 <argp_state_help@@Base>
   198d4:	mov	r4, #0
   198d8:	mov	r0, r4
   198dc:	pop	{r4, r5, r6, sl, fp, pc}
   198e0:	movw	r0, #14056	; 0x36e8
   198e4:	cmp	r6, #0
   198e8:	mov	r1, #0
   198ec:	mov	r2, #10
   198f0:	mov	r4, #0
   198f4:	movt	r0, #2
   198f8:	movne	r0, r6
   198fc:	bl	11538 <strtol@plt>
   19900:	movw	r5, #23356	; 0x5b3c
   19904:	movt	r5, #3
   19908:	str	r0, [r5]
   1990c:	ldr	r0, [r5]
   19910:	subs	r0, r0, #1
   19914:	str	r0, [r5]
   19918:	blt	1997c <argp_parse@@Base+0xe7c>
   1991c:	mov	r0, #1
   19920:	bl	115bc <sleep@plt>
   19924:	ldr	r0, [r5]
   19928:	sub	r1, r0, #1
   1992c:	cmp	r0, #0
   19930:	str	r1, [r5]
   19934:	bgt	1991c <argp_parse@@Base+0xe1c>
   19938:	b	1997c <argp_parse@@Base+0xe7c>
   1993c:	movw	r0, #23244	; 0x5acc
   19940:	movt	r0, #3
   19944:	str	r6, [r0]
   19948:	mov	r0, r6
   1994c:	bl	19e44 <argp_parse@@Base+0x1344>
   19950:	movw	r1, #23240	; 0x5ac8
   19954:	str	r0, [r5, #40]	; 0x28
   19958:	mov	r4, #0
   1995c:	movt	r1, #3
   19960:	str	r0, [r1]
   19964:	ldr	r0, [r5, #16]
   19968:	and	r0, r0, #3
   1996c:	cmp	r0, #1
   19970:	bne	1997c <argp_parse@@Base+0xe7c>
   19974:	ldr	r0, [r5, #8]
   19978:	str	r6, [r0]
   1997c:	mov	r0, r4
   19980:	pop	{r4, r5, r6, sl, fp, pc}
   19984:	push	{r4, sl, fp, lr}
   19988:	add	fp, sp, #8
   1998c:	mov	r1, r0
   19990:	mov	r0, #7
   19994:	cmp	r1, #86	; 0x56
   19998:	popne	{r4, sl, fp, pc}
   1999c:	movw	r0, #23360	; 0x5b40
   199a0:	mov	r4, r2
   199a4:	movt	r0, #3
   199a8:	ldr	r2, [r0]
   199ac:	cmp	r2, #0
   199b0:	beq	199d4 <argp_parse@@Base+0xed4>
   199b4:	ldr	r0, [r4, #48]	; 0x30
   199b8:	mov	r1, r4
   199bc:	blx	r2
   199c0:	ldrb	r1, [r4, #16]
   199c4:	mov	r0, #0
   199c8:	tst	r1, #32
   199cc:	beq	19a08 <argp_parse@@Base+0xf08>
   199d0:	pop	{r4, sl, fp, pc}
   199d4:	movw	r0, #23468	; 0x5bac
   199d8:	movt	r0, #3
   199dc:	ldr	r2, [r0]
   199e0:	cmp	r2, #0
   199e4:	beq	19a10 <argp_parse@@Base+0xf10>
   199e8:	ldr	r0, [r4, #48]	; 0x30
   199ec:	movw	r1, #14290	; 0x37d2
   199f0:	movt	r1, #2
   199f4:	bl	116dc <fprintf@plt>
   199f8:	ldrb	r1, [r4, #16]
   199fc:	mov	r0, #0
   19a00:	tst	r1, #32
   19a04:	bne	199d0 <argp_parse@@Base+0xed0>
   19a08:	mov	r0, #0
   19a0c:	bl	116ac <exit@plt>
   19a10:	movw	r1, #4009	; 0xfa9
   19a14:	movw	r2, #14083	; 0x3703
   19a18:	mov	r0, r4
   19a1c:	movt	r1, #2
   19a20:	movt	r2, #2
   19a24:	bl	1cd8c <argp_error@@Base>
   19a28:	ldrb	r1, [r4, #16]
   19a2c:	mov	r0, #0
   19a30:	tst	r1, #32
   19a34:	bne	199d0 <argp_parse@@Base+0xed0>
   19a38:	b	19a08 <argp_parse@@Base+0xf08>
   19a3c:	push	{r4, r5, fp, lr}
   19a40:	add	fp, sp, #8
   19a44:	ldr	r2, [r0]
   19a48:	ldr	ip, [r0, #16]
   19a4c:	mov	r4, r1
   19a50:	cmp	r2, #0
   19a54:	beq	19acc <argp_parse@@Base+0xfcc>
   19a58:	ldr	r0, [r4, #8]
   19a5c:	mov	r3, #0
   19a60:	add	r0, r0, #1
   19a64:	str	r0, [r4, #8]
   19a68:	mov	r0, #0
   19a6c:	add	r5, r2, r3, lsl #3
   19a70:	ldr	r1, [r5, #4]
   19a74:	cmp	r1, #0
   19a78:	beq	19a94 <argp_parse@@Base+0xf94>
   19a7c:	add	r3, r3, #3
   19a80:	add	r0, r0, #1
   19a84:	add	r5, r2, r3, lsl #3
   19a88:	ldr	r1, [r5, #4]
   19a8c:	cmp	r1, #0
   19a90:	bne	19a7c <argp_parse@@Base+0xf7c>
   19a94:	ldr	r1, [r2, r3, lsl #3]
   19a98:	cmp	r1, #0
   19a9c:	bne	19a7c <argp_parse@@Base+0xf7c>
   19aa0:	ldr	r1, [r5, #16]
   19aa4:	cmp	r1, #0
   19aa8:	bne	19a7c <argp_parse@@Base+0xf7c>
   19aac:	ldr	r1, [r5, #20]
   19ab0:	cmp	r1, #0
   19ab4:	bne	19a7c <argp_parse@@Base+0xf7c>
   19ab8:	ldr	r1, [r4]
   19abc:	mov	r2, r4
   19ac0:	add	r1, r1, r3
   19ac4:	str	r1, [r2], #4
   19ac8:	b	19ae0 <argp_parse@@Base+0xfe0>
   19acc:	ldr	r0, [r0, #4]
   19ad0:	cmp	r0, #0
   19ad4:	beq	19aec <argp_parse@@Base+0xfec>
   19ad8:	add	r2, r4, #8
   19adc:	mov	r0, #1
   19ae0:	ldr	r1, [r2]
   19ae4:	add	r0, r1, r0
   19ae8:	str	r0, [r2]
   19aec:	cmp	ip, #0
   19af0:	beq	19b24 <argp_parse@@Base+0x1024>
   19af4:	ldr	r0, [ip]
   19af8:	cmp	r0, #0
   19afc:	popeq	{r4, r5, fp, pc}
   19b00:	add	r5, ip, #16
   19b04:	mov	r1, r4
   19b08:	bl	19a3c <argp_parse@@Base+0xf3c>
   19b0c:	ldr	r0, [r4, #12]
   19b10:	add	r0, r0, #1
   19b14:	str	r0, [r4, #12]
   19b18:	ldr	r0, [r5], #16
   19b1c:	cmp	r0, #0
   19b20:	bne	19b04 <argp_parse@@Base+0x1004>
   19b24:	pop	{r4, r5, fp, pc}
   19b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b2c:	add	fp, sp, #28
   19b30:	sub	sp, sp, #28
   19b34:	ldr	sl, [r0]
   19b38:	ldr	r5, [r0, #16]
   19b3c:	ldr	r6, [fp, #8]
   19b40:	mov	r7, r3
   19b44:	cmp	sl, #0
   19b48:	beq	19d24 <argp_parse@@Base+0x1224>
   19b4c:	str	r0, [sp, #8]
   19b50:	add	r0, sp, #16
   19b54:	mov	r8, sl
   19b58:	str	r2, [sp, #12]
   19b5c:	stm	r0, {r1, r5, r7}
   19b60:	ldr	r5, [r8, #4]
   19b64:	cmp	r5, #0
   19b68:	bne	19c10 <argp_parse@@Base+0x1110>
   19b6c:	b	19bec <argp_parse@@Base+0x10ec>
   19b70:	ldr	r0, [r6, #8]
   19b74:	str	r5, [r0]
   19b78:	ldr	r1, [sl, #8]
   19b7c:	cmp	r1, #0
   19b80:	beq	19d04 <argp_parse@@Base+0x1204>
   19b84:	ldrb	r1, [sl, #12]
   19b88:	tst	r1, #1
   19b8c:	mov	r1, #2
   19b90:	movweq	r1, #1
   19b94:	mov	r5, #0
   19b98:	stmib	r0, {r1, r5}
   19b9c:	ldr	r1, [r8, #4]
   19ba0:	ldr	r2, [r7, #48]	; 0x30
   19ba4:	ldr	r3, [sp, #24]
   19ba8:	cmp	r1, #0
   19bac:	sub	r2, r3, r2
   19bb0:	mov	r3, #956301312	; 0x39000000
   19bb4:	ldreq	r1, [sl, #4]
   19bb8:	lsr	r2, r2, #2
   19bbc:	mul	r2, r2, r3
   19bc0:	bic	r1, r1, #-16777216	; 0xff000000
   19bc4:	orr	r1, r2, r1
   19bc8:	add	r1, r1, #16777216	; 0x1000000
   19bcc:	str	r1, [r0, #12]
   19bd0:	add	r1, r0, #16
   19bd4:	str	r1, [r6, #8]
   19bd8:	str	r5, [r0, #16]
   19bdc:	add	r8, r8, #24
   19be0:	ldr	r5, [r8, #4]
   19be4:	cmp	r5, #0
   19be8:	bne	19c10 <argp_parse@@Base+0x1110>
   19bec:	ldr	r0, [r8]
   19bf0:	cmp	r0, #0
   19bf4:	bne	19c10 <argp_parse@@Base+0x1110>
   19bf8:	ldr	r0, [r8, #16]
   19bfc:	cmp	r0, #0
   19c00:	bne	19c10 <argp_parse@@Base+0x1110>
   19c04:	ldr	r0, [r8, #20]
   19c08:	cmp	r0, #0
   19c0c:	beq	19d0c <argp_parse@@Base+0x120c>
   19c10:	ldr	r0, [r8, #12]
   19c14:	tst	r0, #4
   19c18:	moveq	sl, r8
   19c1c:	ldrb	r1, [sl, #12]
   19c20:	tst	r1, #8
   19c24:	bne	19bdc <argp_parse@@Base+0x10dc>
   19c28:	sub	r1, r5, #1
   19c2c:	cmp	r1, #254	; 0xfe
   19c30:	bhi	19cb0 <argp_parse@@Base+0x11b0>
   19c34:	ands	r0, r0, #8
   19c38:	bne	19cb0 <argp_parse@@Base+0x11b0>
   19c3c:	bl	116a0 <__ctype_b_loc@plt>
   19c40:	ldr	r0, [r0]
   19c44:	add	r0, r0, r5, lsl #1
   19c48:	ldrb	r0, [r0, #1]
   19c4c:	tst	r0, #64	; 0x40
   19c50:	beq	19cb0 <argp_parse@@Base+0x11b0>
   19c54:	ldr	r0, [r6, #4]
   19c58:	add	r1, r0, #1
   19c5c:	str	r1, [r6, #4]
   19c60:	strb	r5, [r0]
   19c64:	ldr	r0, [sl, #8]
   19c68:	cmp	r0, #0
   19c6c:	beq	19ca4 <argp_parse@@Base+0x11a4>
   19c70:	ldr	r0, [r6, #4]
   19c74:	add	r1, r0, #1
   19c78:	str	r1, [r6, #4]
   19c7c:	mov	r1, #58	; 0x3a
   19c80:	strb	r1, [r0]
   19c84:	ldrb	r0, [sl, #12]
   19c88:	tst	r0, #1
   19c8c:	beq	19ca4 <argp_parse@@Base+0x11a4>
   19c90:	ldr	r0, [r6, #4]
   19c94:	add	r1, r0, #1
   19c98:	str	r1, [r6, #4]
   19c9c:	mov	r1, #58	; 0x3a
   19ca0:	strb	r1, [r0]
   19ca4:	ldr	r0, [r6, #4]
   19ca8:	mov	r1, #0
   19cac:	strb	r1, [r0]
   19cb0:	ldr	r5, [r8]
   19cb4:	cmp	r5, #0
   19cb8:	beq	19bdc <argp_parse@@Base+0x10dc>
   19cbc:	ldr	r7, [r6]
   19cc0:	ldr	r9, [r7, #8]
   19cc4:	ldr	r0, [r9]
   19cc8:	cmp	r0, #0
   19ccc:	beq	19b70 <argp_parse@@Base+0x1070>
   19cd0:	mov	r4, r9
   19cd4:	mov	r1, r5
   19cd8:	bl	1152c <strcmp@plt>
   19cdc:	cmp	r0, #0
   19ce0:	beq	19cf4 <argp_parse@@Base+0x11f4>
   19ce4:	ldr	r0, [r4, #16]!
   19ce8:	cmp	r0, #0
   19cec:	bne	19cd4 <argp_parse@@Base+0x11d4>
   19cf0:	b	19b70 <argp_parse@@Base+0x1070>
   19cf4:	sub	r0, r4, r9
   19cf8:	cmn	r0, #1
   19cfc:	bgt	19bdc <argp_parse@@Base+0x10dc>
   19d00:	b	19b70 <argp_parse@@Base+0x1070>
   19d04:	mov	r1, #0
   19d08:	b	19b94 <argp_parse@@Base+0x1094>
   19d0c:	ldr	r0, [sp, #8]
   19d10:	add	r7, sp, #16
   19d14:	ldr	r2, [sp, #12]
   19d18:	ldm	r7, {r1, r5, r7}
   19d1c:	ldr	r3, [r0, #4]
   19d20:	b	19d30 <argp_parse@@Base+0x1230>
   19d24:	ldr	r3, [r0, #4]
   19d28:	cmp	r3, #0
   19d2c:	beq	19dd4 <argp_parse@@Base+0x12d4>
   19d30:	str	r0, [r7, #4]
   19d34:	str	r3, [r7]
   19d38:	mov	r0, #0
   19d3c:	cmp	r5, #0
   19d40:	add	ip, r7, #12
   19d44:	ldr	r3, [r6, #4]
   19d48:	str	r0, [r7, #32]
   19d4c:	str	r0, [r7, #24]
   19d50:	stm	ip, {r0, r1, r2}
   19d54:	str	r0, [r7, #28]
   19d58:	str	r3, [r7, #8]
   19d5c:	beq	19d84 <argp_parse@@Base+0x1284>
   19d60:	ldr	r1, [r5, r0, lsl #2]
   19d64:	add	r0, r0, #4
   19d68:	cmp	r1, #0
   19d6c:	bne	19d60 <argp_parse@@Base+0x1260>
   19d70:	ldr	r1, [r6, #12]
   19d74:	add	r0, r1, r0
   19d78:	str	r1, [r7, #28]
   19d7c:	sub	r0, r0, #4
   19d80:	str	r0, [r6, #12]
   19d84:	add	r3, r7, #36	; 0x24
   19d88:	cmp	r5, #0
   19d8c:	beq	19dc8 <argp_parse@@Base+0x12c8>
   19d90:	ldr	r0, [r5]
   19d94:	cmp	r0, #0
   19d98:	beq	19dc8 <argp_parse@@Base+0x12c8>
   19d9c:	add	r4, r5, #16
   19da0:	mov	r5, #0
   19da4:	mov	r1, r7
   19da8:	mov	r2, r5
   19dac:	str	r6, [sp]
   19db0:	bl	19b28 <argp_parse@@Base+0x1028>
   19db4:	mov	r3, r0
   19db8:	ldr	r0, [r4, r5, lsl #4]
   19dbc:	add	r5, r5, #1
   19dc0:	cmp	r0, #0
   19dc4:	bne	19da4 <argp_parse@@Base+0x12a4>
   19dc8:	mov	r0, r3
   19dcc:	sub	sp, fp, #28
   19dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19dd4:	mov	r3, r7
   19dd8:	mov	r7, #0
   19ddc:	cmp	r5, #0
   19de0:	bne	19d90 <argp_parse@@Base+0x1290>
   19de4:	b	19dc8 <argp_parse@@Base+0x12c8>
   19de8:	movw	r2, #23364	; 0x5b44
   19dec:	movt	r2, #3
   19df0:	stm	r2, {r0, r1}
   19df4:	movw	r0, #23360	; 0x5b40
   19df8:	movw	r1, #40460	; 0x9e0c
   19dfc:	movt	r0, #3
   19e00:	movt	r1, #1
   19e04:	str	r1, [r0]
   19e08:	bx	lr
   19e0c:	push	{fp, lr}
   19e10:	mov	fp, sp
   19e14:	sub	sp, sp, #8
   19e18:	movw	r2, #23364	; 0x5b44
   19e1c:	movw	r3, #14180	; 0x3764
   19e20:	movt	r2, #3
   19e24:	movt	r3, #2
   19e28:	ldm	r2, {r1, r2}
   19e2c:	str	r2, [sp]
   19e30:	movw	r2, #14166	; 0x3756
   19e34:	movt	r2, #2
   19e38:	bl	1ab50 <_obstack_memory_used@@Base+0x7b0>
   19e3c:	mov	sp, fp
   19e40:	pop	{fp, pc}
   19e44:	sub	r0, r0, #1
   19e48:	ldrb	r3, [r0, #1]!
   19e4c:	cmp	r3, #47	; 0x2f
   19e50:	beq	19e48 <argp_parse@@Base+0x1348>
   19e54:	mov	r2, #0
   19e58:	mov	r1, r0
   19e5c:	uxtb	r3, r3
   19e60:	cmp	r3, #47	; 0x2f
   19e64:	bne	19e7c <argp_parse@@Base+0x137c>
   19e68:	ldrb	r3, [r1, #1]!
   19e6c:	mov	r2, #1
   19e70:	uxtb	r3, r3
   19e74:	cmp	r3, #47	; 0x2f
   19e78:	beq	19e68 <argp_parse@@Base+0x1368>
   19e7c:	cmp	r3, #0
   19e80:	bxeq	lr
   19e84:	tst	r2, #1
   19e88:	mov	r2, #0
   19e8c:	movne	r0, r1
   19e90:	ldrb	r3, [r1, #1]!
   19e94:	uxtb	r3, r3
   19e98:	cmp	r3, #47	; 0x2f
   19e9c:	bne	19e7c <argp_parse@@Base+0x137c>
   19ea0:	b	19e68 <argp_parse@@Base+0x1368>
   19ea4:	push	{r4, sl, fp, lr}
   19ea8:	add	fp, sp, #8
   19eac:	mov	r4, r0
   19eb0:	bl	116c4 <strlen@plt>
   19eb4:	mov	r1, r0
   19eb8:	sub	r2, r4, #1
   19ebc:	mov	r0, r1
   19ec0:	cmp	r1, #2
   19ec4:	bcc	19ed8 <argp_parse@@Base+0x13d8>
   19ec8:	ldrb	r3, [r2, r0]
   19ecc:	sub	r1, r0, #1
   19ed0:	cmp	r3, #47	; 0x2f
   19ed4:	beq	19ebc <argp_parse@@Base+0x13bc>
   19ed8:	pop	{r4, sl, fp, pc}
   19edc:	push	{r4, r5, r6, sl, fp, lr}
   19ee0:	add	fp, sp, #16
   19ee4:	mov	r4, r0
   19ee8:	bl	116e8 <__errno_location@plt>
   19eec:	ldr	r6, [r0]
   19ef0:	mov	r5, r0
   19ef4:	mov	r0, r4
   19ef8:	bl	11568 <free@plt>
   19efc:	str	r6, [r5]
   19f00:	pop	{r4, r5, r6, sl, fp, pc}
   19f04:	push	{fp, lr}
   19f08:	mov	fp, sp
   19f0c:	sub	sp, sp, #16
   19f10:	mov	ip, #0
   19f14:	str	ip, [sp, #8]
   19f18:	str	ip, [sp, #4]
   19f1c:	ldr	ip, [fp, #8]
   19f20:	str	ip, [sp]
   19f24:	bl	20518 <argp_failure@@Base+0x3624>
   19f28:	mov	sp, fp
   19f2c:	pop	{fp, pc}
   19f30:	push	{fp, lr}
   19f34:	mov	fp, sp
   19f38:	sub	sp, sp, #16
   19f3c:	mov	ip, #0
   19f40:	str	ip, [sp, #12]
   19f44:	str	ip, [sp, #4]
   19f48:	ldr	ip, [fp, #12]
   19f4c:	str	ip, [sp, #8]
   19f50:	ldr	ip, [fp, #8]
   19f54:	str	ip, [sp]
   19f58:	bl	1eff8 <argp_failure@@Base+0x2104>
   19f5c:	mov	sp, fp
   19f60:	pop	{fp, pc}
   19f64:	push	{fp, lr}
   19f68:	mov	fp, sp
   19f6c:	sub	sp, sp, #16
   19f70:	mov	ip, #0
   19f74:	str	ip, [sp, #8]
   19f78:	mov	ip, #1
   19f7c:	str	ip, [sp, #4]
   19f80:	ldr	ip, [fp, #8]
   19f84:	str	ip, [sp]
   19f88:	bl	20518 <argp_failure@@Base+0x3624>
   19f8c:	mov	sp, fp
   19f90:	pop	{fp, pc}
   19f94:	push	{fp, lr}
   19f98:	mov	fp, sp
   19f9c:	sub	sp, sp, #16
   19fa0:	mov	ip, #0
   19fa4:	str	ip, [sp, #12]
   19fa8:	mov	ip, #1
   19fac:	str	ip, [sp, #4]
   19fb0:	ldr	ip, [fp, #12]
   19fb4:	str	ip, [sp, #8]
   19fb8:	ldr	ip, [fp, #8]
   19fbc:	str	ip, [sp]
   19fc0:	bl	1eff8 <argp_failure@@Base+0x2104>
   19fc4:	mov	sp, fp
   19fc8:	pop	{fp, pc}
   19fcc:	sub	sp, sp, #8
   19fd0:	push	{fp, lr}
   19fd4:	mov	fp, sp
   19fd8:	sub	sp, sp, #8
   19fdc:	str	r3, [fp, #12]
   19fe0:	add	r3, fp, #8
   19fe4:	str	r2, [fp, #8]
   19fe8:	orr	r3, r3, #4
   19fec:	str	r3, [sp, #4]
   19ff0:	bl	11610 <ioctl@plt>
   19ff4:	mov	sp, fp
   19ff8:	pop	{fp, lr}
   19ffc:	add	sp, sp, #8
   1a000:	bx	lr

0001a004 <_obstack_begin@@Base>:
   1a004:	push	{r4, r5, r6, sl, fp, lr}
   1a008:	add	fp, sp, #16
   1a00c:	cmp	r1, #0
   1a010:	mov	r4, r0
   1a014:	str	r3, [r0, #28]
   1a018:	mov	r5, r2
   1a01c:	movweq	r1, #4072	; 0xfe8
   1a020:	cmp	r2, #0
   1a024:	str	r1, [r0]
   1a028:	ldr	r0, [fp, #8]
   1a02c:	movweq	r5, #8
   1a030:	sub	r6, r5, #1
   1a034:	str	r0, [r4, #32]
   1a038:	str	r6, [r4, #24]
   1a03c:	ldrb	r0, [r4, #40]	; 0x28
   1a040:	and	r0, r0, #254	; 0xfe
   1a044:	strb	r0, [r4, #40]	; 0x28
   1a048:	mov	r0, r1
   1a04c:	blx	r3
   1a050:	cmp	r0, #0
   1a054:	str	r0, [r4, #4]
   1a058:	addne	r1, r0, r6
   1a05c:	rsbne	r2, r5, #0
   1a060:	addne	r1, r1, #8
   1a064:	andne	r1, r1, r2
   1a068:	strne	r1, [r4, #12]
   1a06c:	strne	r1, [r4, #8]
   1a070:	ldrne	r1, [r4]
   1a074:	addne	r1, r0, r1
   1a078:	strne	r1, [r0]
   1a07c:	strne	r1, [r4, #16]
   1a080:	movne	r1, #0
   1a084:	strne	r1, [r0, #4]
   1a088:	ldrbne	r0, [r4, #40]	; 0x28
   1a08c:	andne	r0, r0, #249	; 0xf9
   1a090:	strbne	r0, [r4, #40]	; 0x28
   1a094:	movne	r0, #1
   1a098:	popne	{r4, r5, r6, sl, fp, pc}
   1a09c:	movw	r0, #23172	; 0x5a84
   1a0a0:	movt	r0, #3
   1a0a4:	ldr	r0, [r0]
   1a0a8:	blx	r0

0001a0ac <_obstack_begin_1@@Base>:
   1a0ac:	push	{r4, r5, r6, sl, fp, lr}
   1a0b0:	add	fp, sp, #16
   1a0b4:	cmp	r1, #0
   1a0b8:	mov	r5, r2
   1a0bc:	mov	r4, r0
   1a0c0:	str	r3, [r0, #28]
   1a0c4:	ldr	r2, [fp, #8]
   1a0c8:	movweq	r1, #4072	; 0xfe8
   1a0cc:	cmp	r5, #0
   1a0d0:	str	r1, [r0]
   1a0d4:	ldr	r0, [fp, #12]
   1a0d8:	movweq	r5, #8
   1a0dc:	sub	r6, r5, #1
   1a0e0:	str	r0, [r4, #36]	; 0x24
   1a0e4:	str	r2, [r4, #32]
   1a0e8:	str	r6, [r4, #24]
   1a0ec:	ldrb	r2, [r4, #40]	; 0x28
   1a0f0:	orr	r2, r2, #1
   1a0f4:	strb	r2, [r4, #40]	; 0x28
   1a0f8:	blx	r3
   1a0fc:	cmp	r0, #0
   1a100:	str	r0, [r4, #4]
   1a104:	addne	r1, r0, r6
   1a108:	rsbne	r2, r5, #0
   1a10c:	addne	r1, r1, #8
   1a110:	andne	r1, r1, r2
   1a114:	strne	r1, [r4, #12]
   1a118:	strne	r1, [r4, #8]
   1a11c:	ldrne	r1, [r4]
   1a120:	addne	r1, r0, r1
   1a124:	strne	r1, [r0]
   1a128:	strne	r1, [r4, #16]
   1a12c:	movne	r1, #0
   1a130:	strne	r1, [r0, #4]
   1a134:	ldrbne	r0, [r4, #40]	; 0x28
   1a138:	andne	r0, r0, #249	; 0xf9
   1a13c:	strbne	r0, [r4, #40]	; 0x28
   1a140:	movne	r0, #1
   1a144:	popne	{r4, r5, r6, sl, fp, pc}
   1a148:	movw	r0, #23172	; 0x5a84
   1a14c:	movt	r0, #3
   1a150:	ldr	r0, [r0]
   1a154:	blx	r0

0001a158 <_obstack_newchunk@@Base>:
   1a158:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a15c:	add	fp, sp, #28
   1a160:	sub	sp, sp, #4
   1a164:	mov	r4, r0
   1a168:	ldr	r2, [r0]
   1a16c:	ldr	r0, [r0, #8]
   1a170:	ldr	r3, [r4, #12]
   1a174:	sub	r9, r3, r0
   1a178:	ldr	r0, [r4, #24]
   1a17c:	mov	r3, #0
   1a180:	add	r1, r9, r1
   1a184:	adds	r6, r1, r0
   1a188:	adc	r0, r3, #0
   1a18c:	mov	r3, #100	; 0x64
   1a190:	add	r3, r3, r9, lsr #3
   1a194:	adds	r7, r3, r6
   1a198:	movcs	r7, r6
   1a19c:	cmp	r7, r2
   1a1a0:	movcc	r7, r2
   1a1a4:	cmp	r1, r9
   1a1a8:	bcc	1a2ac <_obstack_newchunk@@Base+0x154>
   1a1ac:	cmp	r0, #0
   1a1b0:	bne	1a2ac <_obstack_newchunk@@Base+0x154>
   1a1b4:	ldrb	r0, [r4, #40]	; 0x28
   1a1b8:	ldr	r8, [r4, #4]
   1a1bc:	tst	r0, #1
   1a1c0:	bne	1a1e0 <_obstack_newchunk@@Base+0x88>
   1a1c4:	ldr	r1, [r4, #28]
   1a1c8:	mov	r0, r7
   1a1cc:	blx	r1
   1a1d0:	mov	r6, r0
   1a1d4:	cmp	r0, #0
   1a1d8:	bne	1a1fc <_obstack_newchunk@@Base+0xa4>
   1a1dc:	b	1a2ac <_obstack_newchunk@@Base+0x154>
   1a1e0:	ldr	r2, [r4, #28]
   1a1e4:	ldr	r0, [r4, #36]	; 0x24
   1a1e8:	mov	r1, r7
   1a1ec:	blx	r2
   1a1f0:	mov	r6, r0
   1a1f4:	cmp	r0, #0
   1a1f8:	beq	1a2ac <_obstack_newchunk@@Base+0x154>
   1a1fc:	add	r0, r6, r7
   1a200:	str	r6, [r4, #4]
   1a204:	str	r8, [r6, #4]
   1a208:	mov	r2, r9
   1a20c:	str	r0, [r4, #16]
   1a210:	str	r0, [r6]
   1a214:	ldr	r5, [r4, #24]
   1a218:	ldr	sl, [r4, #8]
   1a21c:	add	r0, r6, r5
   1a220:	mov	r1, sl
   1a224:	add	r0, r0, #8
   1a228:	bic	r7, r0, r5
   1a22c:	mov	r0, r7
   1a230:	bl	11598 <memcpy@plt>
   1a234:	ldrb	r0, [r4, #40]	; 0x28
   1a238:	tst	r0, #2
   1a23c:	bne	1a28c <_obstack_newchunk@@Base+0x134>
   1a240:	add	r1, r8, r5
   1a244:	mvn	r0, r5
   1a248:	add	r1, r1, #8
   1a24c:	and	r0, r1, r0
   1a250:	cmp	sl, r0
   1a254:	bne	1a28c <_obstack_newchunk@@Base+0x134>
   1a258:	ldr	r0, [r8, #4]
   1a25c:	str	r0, [r6, #4]
   1a260:	ldrb	r0, [r4, #40]	; 0x28
   1a264:	tst	r0, #1
   1a268:	bne	1a27c <_obstack_newchunk@@Base+0x124>
   1a26c:	ldr	r1, [r4, #32]
   1a270:	mov	r0, r8
   1a274:	blx	r1
   1a278:	b	1a28c <_obstack_newchunk@@Base+0x134>
   1a27c:	ldr	r2, [r4, #32]
   1a280:	ldr	r0, [r4, #36]	; 0x24
   1a284:	mov	r1, r8
   1a288:	blx	r2
   1a28c:	add	r0, r7, r9
   1a290:	str	r7, [r4, #8]
   1a294:	str	r0, [r4, #12]
   1a298:	ldrb	r0, [r4, #40]	; 0x28
   1a29c:	and	r0, r0, #253	; 0xfd
   1a2a0:	strb	r0, [r4, #40]	; 0x28
   1a2a4:	sub	sp, fp, #28
   1a2a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2ac:	movw	r0, #23172	; 0x5a84
   1a2b0:	movt	r0, #3
   1a2b4:	ldr	r0, [r0]
   1a2b8:	blx	r0

0001a2bc <_obstack_allocated_p@@Base>:
   1a2bc:	ldr	r2, [r0, #4]
   1a2c0:	mov	r0, #0
   1a2c4:	cmp	r2, #0
   1a2c8:	bxeq	lr
   1a2cc:	cmp	r2, r1
   1a2d0:	bcc	1a2e8 <_obstack_allocated_p@@Base+0x2c>
   1a2d4:	ldr	r2, [r2, #4]
   1a2d8:	cmp	r2, #0
   1a2dc:	bxeq	lr
   1a2e0:	cmp	r2, r1
   1a2e4:	bcs	1a2d4 <_obstack_allocated_p@@Base+0x18>
   1a2e8:	ldr	r3, [r2]
   1a2ec:	cmp	r3, r1
   1a2f0:	bcc	1a2d4 <_obstack_allocated_p@@Base+0x18>
   1a2f4:	mov	r0, #1
   1a2f8:	bx	lr

0001a2fc <_obstack_free@@Base>:
   1a2fc:	push	{r4, r5, r6, sl, fp, lr}
   1a300:	add	fp, sp, #16
   1a304:	mov	r5, r1
   1a308:	ldr	r1, [r0, #4]
   1a30c:	cmp	r1, #0
   1a310:	beq	1a37c <_obstack_free@@Base+0x80>
   1a314:	mov	r4, r0
   1a318:	cmp	r1, r5
   1a31c:	bcs	1a35c <_obstack_free@@Base+0x60>
   1a320:	b	1a350 <_obstack_free@@Base+0x54>
   1a324:	ldr	r2, [r4, #32]
   1a328:	mov	r0, r1
   1a32c:	blx	r2
   1a330:	ldrb	r0, [r4, #40]	; 0x28
   1a334:	cmp	r6, #0
   1a338:	mov	r1, r6
   1a33c:	orr	r0, r0, #2
   1a340:	strb	r0, [r4, #40]	; 0x28
   1a344:	beq	1a37c <_obstack_free@@Base+0x80>
   1a348:	cmp	r1, r5
   1a34c:	bcs	1a35c <_obstack_free@@Base+0x60>
   1a350:	ldr	r0, [r1]
   1a354:	cmp	r0, r5
   1a358:	bcs	1a388 <_obstack_free@@Base+0x8c>
   1a35c:	ldrb	r0, [r4, #40]	; 0x28
   1a360:	ldr	r6, [r1, #4]
   1a364:	tst	r0, #1
   1a368:	beq	1a324 <_obstack_free@@Base+0x28>
   1a36c:	ldr	r2, [r4, #32]
   1a370:	ldr	r0, [r4, #36]	; 0x24
   1a374:	blx	r2
   1a378:	b	1a330 <_obstack_free@@Base+0x34>
   1a37c:	cmp	r5, #0
   1a380:	popeq	{r4, r5, r6, sl, fp, pc}
   1a384:	bl	1182c <abort@plt>
   1a388:	str	r5, [r4, #8]
   1a38c:	str	r5, [r4, #12]
   1a390:	ldr	r0, [r1]
   1a394:	str	r1, [r4, #4]
   1a398:	str	r0, [r4, #16]
   1a39c:	pop	{r4, r5, r6, sl, fp, pc}

0001a3a0 <_obstack_memory_used@@Base>:
   1a3a0:	ldr	r1, [r0, #4]
   1a3a4:	mov	r0, #0
   1a3a8:	b	1a3bc <_obstack_memory_used@@Base+0x1c>
   1a3ac:	ldr	r2, [r1]
   1a3b0:	sub	r0, r0, r1
   1a3b4:	ldr	r1, [r1, #4]
   1a3b8:	add	r0, r0, r2
   1a3bc:	cmp	r1, #0
   1a3c0:	bxeq	lr
   1a3c4:	b	1a3ac <_obstack_memory_used@@Base+0xc>
   1a3c8:	push	{fp, lr}
   1a3cc:	mov	fp, sp
   1a3d0:	movw	r0, #23248	; 0x5ad0
   1a3d4:	movw	r1, #14290	; 0x37d2
   1a3d8:	movw	r2, #14193	; 0x3771
   1a3dc:	movt	r0, #3
   1a3e0:	movt	r1, #2
   1a3e4:	movt	r2, #2
   1a3e8:	ldr	r0, [r0]
   1a3ec:	bl	116dc <fprintf@plt>
   1a3f0:	movw	r0, #23216	; 0x5ab0
   1a3f4:	movt	r0, #3
   1a3f8:	ldr	r0, [r0]
   1a3fc:	bl	116ac <exit@plt>
   1a400:	push	{r4, r5, fp, lr}
   1a404:	add	fp, sp, #8
   1a408:	cmp	r0, #0
   1a40c:	beq	1a4a0 <_obstack_memory_used@@Base+0x100>
   1a410:	mov	r1, #47	; 0x2f
   1a414:	mov	r4, r0
   1a418:	bl	11778 <strrchr@plt>
   1a41c:	cmp	r0, #0
   1a420:	mov	r5, r4
   1a424:	addne	r5, r0, #1
   1a428:	sub	r0, r5, r4
   1a42c:	cmp	r0, #7
   1a430:	blt	1a484 <_obstack_memory_used@@Base+0xe4>
   1a434:	movw	r1, #14266	; 0x37ba
   1a438:	sub	r0, r5, #7
   1a43c:	mov	r2, #7
   1a440:	movt	r1, #2
   1a444:	bl	11820 <strncmp@plt>
   1a448:	cmp	r0, #0
   1a44c:	bne	1a484 <_obstack_memory_used@@Base+0xe4>
   1a450:	movw	r1, #14274	; 0x37c2
   1a454:	mov	r0, r5
   1a458:	mov	r2, #3
   1a45c:	movt	r1, #2
   1a460:	bl	11820 <strncmp@plt>
   1a464:	cmp	r0, #0
   1a468:	beq	1a474 <_obstack_memory_used@@Base+0xd4>
   1a46c:	mov	r4, r5
   1a470:	b	1a484 <_obstack_memory_used@@Base+0xe4>
   1a474:	movw	r0, #23240	; 0x5ac8
   1a478:	add	r4, r5, #3
   1a47c:	movt	r0, #3
   1a480:	str	r4, [r0]
   1a484:	movw	r0, #23244	; 0x5acc
   1a488:	movt	r0, #3
   1a48c:	str	r4, [r0]
   1a490:	movw	r0, #23372	; 0x5b4c
   1a494:	movt	r0, #3
   1a498:	str	r4, [r0]
   1a49c:	pop	{r4, r5, fp, pc}
   1a4a0:	movw	r0, #23248	; 0x5ad0
   1a4a4:	mov	r1, #55	; 0x37
   1a4a8:	mov	r2, #1
   1a4ac:	movt	r0, #3
   1a4b0:	ldr	r3, [r0]
   1a4b4:	movw	r0, #14210	; 0x3782
   1a4b8:	movt	r0, #2
   1a4bc:	bl	11604 <fwrite@plt>
   1a4c0:	bl	1182c <abort@plt>
   1a4c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4c8:	add	fp, sp, #28
   1a4cc:	sub	sp, sp, #124	; 0x7c
   1a4d0:	mov	r8, r2
   1a4d4:	mov	sl, r1
   1a4d8:	mov	r4, r0
   1a4dc:	bl	11730 <fileno@plt>
   1a4e0:	mov	r1, r0
   1a4e4:	add	r2, sp, #16
   1a4e8:	mov	r0, #3
   1a4ec:	bl	115f8 <__fxstat64@plt>
   1a4f0:	mov	r9, #8192	; 0x2000
   1a4f4:	cmp	r0, #0
   1a4f8:	bmi	1a568 <_obstack_memory_used@@Base+0x1c8>
   1a4fc:	ldr	r0, [sp, #32]
   1a500:	and	r0, r0, #61440	; 0xf000
   1a504:	cmp	r0, #32768	; 0x8000
   1a508:	bne	1a568 <_obstack_memory_used@@Base+0x1c8>
   1a50c:	mov	r0, r4
   1a510:	bl	11850 <ftello64@plt>
   1a514:	cmp	r1, #0
   1a518:	bmi	1a568 <_obstack_memory_used@@Base+0x1c8>
   1a51c:	ldr	r2, [sp, #64]	; 0x40
   1a520:	ldr	r3, [sp, #68]	; 0x44
   1a524:	subs	r7, r0, r2
   1a528:	sbcs	r7, r1, r3
   1a52c:	bge	1a568 <_obstack_memory_used@@Base+0x1c8>
   1a530:	subs	r0, r2, r0
   1a534:	mvn	r2, #-2147483647	; 0x80000001
   1a538:	sbc	r1, r3, r1
   1a53c:	subs	r2, r2, r0
   1a540:	rscs	r1, r1, #0
   1a544:	bge	1a564 <_obstack_memory_used@@Base+0x1c4>
   1a548:	bl	116e8 <__errno_location@plt>
   1a54c:	mov	r1, #12
   1a550:	mov	r6, #0
   1a554:	str	r1, [r0]
   1a558:	mov	r0, r6
   1a55c:	sub	sp, fp, #28
   1a560:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a564:	add	r9, r0, #1
   1a568:	mov	r0, r9
   1a56c:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1a570:	mov	r6, #0
   1a574:	cmp	r0, #0
   1a578:	beq	1a75c <_obstack_memory_used@@Base+0x3bc>
   1a57c:	mov	r1, #1
   1a580:	mov	r2, r9
   1a584:	mov	r3, r4
   1a588:	mov	r5, r0
   1a58c:	bl	11628 <fread@plt>
   1a590:	cmp	r0, r9
   1a594:	str	r8, [sp, #8]
   1a598:	str	sl, [sp, #12]
   1a59c:	bne	1a610 <_obstack_memory_used@@Base+0x270>
   1a5a0:	ands	r0, sl, #2
   1a5a4:	bne	1a65c <_obstack_memory_used@@Base+0x2bc>
   1a5a8:	mvn	r6, #-2147483648	; 0x80000000
   1a5ac:	mov	r0, r9
   1a5b0:	cmn	r0, #-2147483647	; 0x80000001
   1a5b4:	beq	1a718 <_obstack_memory_used@@Base+0x378>
   1a5b8:	eor	r1, r6, r0, lsr #1
   1a5bc:	mvn	r7, #-2147483648	; 0x80000000
   1a5c0:	cmp	r0, r1
   1a5c4:	addcc	r7, r0, r0, lsr #1
   1a5c8:	mov	r0, r5
   1a5cc:	mov	r1, r7
   1a5d0:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   1a5d4:	cmp	r0, #0
   1a5d8:	beq	1a740 <_obstack_memory_used@@Base+0x3a0>
   1a5dc:	sub	r5, r7, r9
   1a5e0:	mov	sl, r0
   1a5e4:	add	r0, r0, r9
   1a5e8:	mov	r1, #1
   1a5ec:	mov	r3, r4
   1a5f0:	mov	r2, r5
   1a5f4:	bl	11628 <fread@plt>
   1a5f8:	cmp	r0, r5
   1a5fc:	add	r9, r0, r9
   1a600:	mov	r5, sl
   1a604:	mov	r0, r7
   1a608:	beq	1a5b0 <_obstack_memory_used@@Base+0x210>
   1a60c:	b	1a61c <_obstack_memory_used@@Base+0x27c>
   1a610:	mov	r7, r9
   1a614:	mov	sl, r5
   1a618:	mov	r9, r0
   1a61c:	mov	r0, r4
   1a620:	bl	11580 <ferror@plt>
   1a624:	cmp	r0, #0
   1a628:	beq	1a6e4 <_obstack_memory_used@@Base+0x344>
   1a62c:	ldr	r0, [sp, #12]
   1a630:	and	r5, r0, #2
   1a634:	bl	116e8 <__errno_location@plt>
   1a638:	ldr	r4, [r0]
   1a63c:	mov	r6, #0
   1a640:	cmp	r5, #0
   1a644:	beq	1a654 <_obstack_memory_used@@Base+0x2b4>
   1a648:	mov	r0, sl
   1a64c:	mov	r1, r7
   1a650:	bl	117e4 <explicit_bzero@plt>
   1a654:	mov	r5, sl
   1a658:	b	1a74c <_obstack_memory_used@@Base+0x3ac>
   1a65c:	mvn	r8, #-2147483648	; 0x80000000
   1a660:	mov	r6, r9
   1a664:	str	r0, [sp, #4]
   1a668:	cmn	r6, #-2147483647	; 0x80000001
   1a66c:	beq	1a720 <_obstack_memory_used@@Base+0x380>
   1a670:	eor	r0, r8, r6, lsr #1
   1a674:	mvn	r7, #-2147483648	; 0x80000000
   1a678:	cmp	r6, r0
   1a67c:	addcc	r7, r6, r6, lsr #1
   1a680:	mov	r0, r7
   1a684:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1a688:	cmp	r0, #0
   1a68c:	beq	1a768 <_obstack_memory_used@@Base+0x3c8>
   1a690:	mov	r1, r5
   1a694:	mov	r2, r6
   1a698:	mov	sl, r0
   1a69c:	bl	11598 <memcpy@plt>
   1a6a0:	mov	r0, r5
   1a6a4:	mov	r1, r6
   1a6a8:	bl	117e4 <explicit_bzero@plt>
   1a6ac:	mov	r0, r5
   1a6b0:	bl	19edc <argp_parse@@Base+0x13dc>
   1a6b4:	sub	r5, r7, r9
   1a6b8:	add	r0, sl, r9
   1a6bc:	mov	r1, #1
   1a6c0:	mov	r3, r4
   1a6c4:	mov	r2, r5
   1a6c8:	bl	11628 <fread@plt>
   1a6cc:	cmp	r0, r5
   1a6d0:	add	r9, r0, r9
   1a6d4:	mov	r5, sl
   1a6d8:	mov	r6, r7
   1a6dc:	beq	1a668 <_obstack_memory_used@@Base+0x2c8>
   1a6e0:	b	1a61c <_obstack_memory_used@@Base+0x27c>
   1a6e4:	sub	r0, r7, #1
   1a6e8:	cmp	r9, r0
   1a6ec:	bcs	1a7cc <_obstack_memory_used@@Base+0x42c>
   1a6f0:	ldr	r0, [sp, #12]
   1a6f4:	add	r1, r9, #1
   1a6f8:	tst	r0, #2
   1a6fc:	bne	1a788 <_obstack_memory_used@@Base+0x3e8>
   1a700:	mov	r0, sl
   1a704:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   1a708:	cmp	r0, #0
   1a70c:	mov	r6, r0
   1a710:	moveq	r6, sl
   1a714:	b	1a7d0 <_obstack_memory_used@@Base+0x430>
   1a718:	mov	r4, #12
   1a71c:	b	1a748 <_obstack_memory_used@@Base+0x3a8>
   1a720:	mov	r4, #12
   1a724:	mov	sl, r5
   1a728:	mvn	r7, #-2147483648	; 0x80000000
   1a72c:	ldr	r5, [sp, #4]
   1a730:	mov	r6, #0
   1a734:	cmp	r5, #0
   1a738:	bne	1a648 <_obstack_memory_used@@Base+0x2a8>
   1a73c:	b	1a654 <_obstack_memory_used@@Base+0x2b4>
   1a740:	bl	116e8 <__errno_location@plt>
   1a744:	ldr	r4, [r0]
   1a748:	mov	r6, #0
   1a74c:	mov	r0, r5
   1a750:	bl	19edc <argp_parse@@Base+0x13dc>
   1a754:	bl	116e8 <__errno_location@plt>
   1a758:	str	r4, [r0]
   1a75c:	mov	r0, r6
   1a760:	sub	sp, fp, #28
   1a764:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a768:	bl	116e8 <__errno_location@plt>
   1a76c:	ldr	r4, [r0]
   1a770:	mov	sl, r5
   1a774:	ldr	r5, [sp, #4]
   1a778:	mov	r6, #0
   1a77c:	cmp	r5, #0
   1a780:	bne	1a648 <_obstack_memory_used@@Base+0x2a8>
   1a784:	b	1a654 <_obstack_memory_used@@Base+0x2b4>
   1a788:	mov	r0, r1
   1a78c:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1a790:	cmp	r0, #0
   1a794:	beq	1a7c0 <_obstack_memory_used@@Base+0x420>
   1a798:	mov	r1, sl
   1a79c:	mov	r2, r9
   1a7a0:	mov	r6, r0
   1a7a4:	bl	11598 <memcpy@plt>
   1a7a8:	mov	r0, sl
   1a7ac:	mov	r1, r7
   1a7b0:	bl	117e4 <explicit_bzero@plt>
   1a7b4:	mov	r0, sl
   1a7b8:	bl	19edc <argp_parse@@Base+0x13dc>
   1a7bc:	b	1a7d0 <_obstack_memory_used@@Base+0x430>
   1a7c0:	add	r0, sl, r9
   1a7c4:	sub	r1, r7, r9
   1a7c8:	bl	117e4 <explicit_bzero@plt>
   1a7cc:	mov	r6, sl
   1a7d0:	ldr	r1, [sp, #8]
   1a7d4:	mov	r0, #0
   1a7d8:	strb	r0, [r6, r9]
   1a7dc:	str	r9, [r1]
   1a7e0:	mov	r0, r6
   1a7e4:	sub	sp, fp, #28
   1a7e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a7ec:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1a7f0:	add	fp, sp, #24
   1a7f4:	mov	r5, r2
   1a7f8:	movw	r2, #11494	; 0x2ce6
   1a7fc:	mov	r6, r1
   1a800:	movw	r1, #14278	; 0x37c6
   1a804:	movt	r2, #2
   1a808:	tst	r6, #1
   1a80c:	movt	r1, #2
   1a810:	moveq	r1, r2
   1a814:	bl	117cc <fopen64@plt>
   1a818:	mov	r4, #0
   1a81c:	cmp	r0, #0
   1a820:	beq	1a88c <_obstack_memory_used@@Base+0x4ec>
   1a824:	mov	r7, r0
   1a828:	ands	r8, r6, #2
   1a82c:	beq	1a844 <_obstack_memory_used@@Base+0x4a4>
   1a830:	mov	r0, r7
   1a834:	mov	r1, #0
   1a838:	mov	r2, #2
   1a83c:	mov	r3, #0
   1a840:	bl	1170c <setvbuf@plt>
   1a844:	mov	r0, r7
   1a848:	mov	r1, r6
   1a84c:	mov	r2, r5
   1a850:	bl	1a4c4 <_obstack_memory_used@@Base+0x124>
   1a854:	mov	r6, r0
   1a858:	mov	r0, r7
   1a85c:	bl	11748 <fclose@plt>
   1a860:	cmp	r0, #0
   1a864:	beq	1a894 <_obstack_memory_used@@Base+0x4f4>
   1a868:	cmp	r6, #0
   1a86c:	beq	1a88c <_obstack_memory_used@@Base+0x4ec>
   1a870:	cmp	r8, #0
   1a874:	beq	1a884 <_obstack_memory_used@@Base+0x4e4>
   1a878:	ldr	r1, [r5]
   1a87c:	mov	r0, r6
   1a880:	bl	117e4 <explicit_bzero@plt>
   1a884:	mov	r0, r6
   1a888:	bl	19edc <argp_parse@@Base+0x13dc>
   1a88c:	mov	r0, r4
   1a890:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a894:	mov	r0, r6
   1a898:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1a89c:	push	{r4, r5, r6, r7, fp, lr}
   1a8a0:	add	fp, sp, #16
   1a8a4:	sub	sp, sp, #32
   1a8a8:	ldr	r7, [fp, #12]
   1a8ac:	ldr	r6, [fp, #8]
   1a8b0:	mov	r4, r2
   1a8b4:	mov	r5, r0
   1a8b8:	cmp	r1, #0
   1a8bc:	beq	1a8dc <_obstack_memory_used@@Base+0x53c>
   1a8c0:	mov	r2, r1
   1a8c4:	movw	r1, #14282	; 0x37ca
   1a8c8:	str	r3, [sp]
   1a8cc:	mov	r0, r5
   1a8d0:	mov	r3, r4
   1a8d4:	movt	r1, #2
   1a8d8:	b	1a8ec <_obstack_memory_used@@Base+0x54c>
   1a8dc:	movw	r1, #14294	; 0x37d6
   1a8e0:	mov	r0, r5
   1a8e4:	mov	r2, r4
   1a8e8:	movt	r1, #2
   1a8ec:	bl	116dc <fprintf@plt>
   1a8f0:	movw	r1, #15058	; 0x3ad2
   1a8f4:	movw	r2, #14301	; 0x37dd
   1a8f8:	mov	r0, r5
   1a8fc:	movw	r3, #2022	; 0x7e6
   1a900:	movt	r1, #2
   1a904:	movt	r2, #2
   1a908:	bl	116dc <fprintf@plt>
   1a90c:	mov	r0, #10
   1a910:	mov	r1, r5
   1a914:	bl	11790 <fputc@plt>
   1a918:	movw	r1, #14305	; 0x37e1
   1a91c:	movw	r2, #14476	; 0x388c
   1a920:	mov	r0, r5
   1a924:	movt	r1, #2
   1a928:	movt	r2, #2
   1a92c:	bl	116dc <fprintf@plt>
   1a930:	mov	r0, #10
   1a934:	mov	r1, r5
   1a938:	bl	11790 <fputc@plt>
   1a93c:	cmp	r7, #9
   1a940:	bhi	1a97c <_obstack_memory_used@@Base+0x5dc>
   1a944:	add	r0, pc, #0
   1a948:	ldr	pc, [r0, r7, lsl #2]
   1a94c:	andeq	sl, r1, r4, ror r9
   1a950:			; <UNDEFINED> instruction: 0x0001a9bc
   1a954:	ldrdeq	sl, [r1], -r8
   1a958:	strdeq	sl, [r1], -r4
   1a95c:	andeq	sl, r1, r8, lsl sl
   1a960:	andeq	sl, r1, r0, asr #20
   1a964:	andeq	sl, r1, r8, ror #20
   1a968:	muleq	r1, r8, sl
   1a96c:	andeq	sl, r1, r0, lsl fp
   1a970:	ldrdeq	sl, [r1], -r0
   1a974:	sub	sp, fp, #16
   1a978:	pop	{r4, r5, r6, r7, fp, pc}
   1a97c:	add	r7, r6, #8
   1a980:	add	lr, r6, #20
   1a984:	ldm	r6, {r2, r3}
   1a988:	ldr	r6, [r6, #32]
   1a98c:	ldm	r7, {r0, r1, r7}
   1a990:	ldm	lr, {r4, ip, lr}
   1a994:	stm	sp, {r0, r1, r7}
   1a998:	movw	r1, #14829	; 0x39ed
   1a99c:	add	r0, sp, #12
   1a9a0:	stm	r0, {r4, ip, lr}
   1a9a4:	str	r6, [sp, #24]
   1a9a8:	movt	r1, #2
   1a9ac:	mov	r0, r5
   1a9b0:	bl	116dc <fprintf@plt>
   1a9b4:	sub	sp, fp, #16
   1a9b8:	pop	{r4, r5, r6, r7, fp, pc}
   1a9bc:	ldr	r2, [r6]
   1a9c0:	movw	r1, #14510	; 0x38ae
   1a9c4:	mov	r0, r5
   1a9c8:	movt	r1, #2
   1a9cc:	sub	sp, fp, #16
   1a9d0:	pop	{r4, r5, r6, r7, fp, lr}
   1a9d4:	b	116dc <fprintf@plt>
   1a9d8:	ldm	r6, {r2, r3}
   1a9dc:	movw	r1, #14526	; 0x38be
   1a9e0:	mov	r0, r5
   1a9e4:	movt	r1, #2
   1a9e8:	sub	sp, fp, #16
   1a9ec:	pop	{r4, r5, r6, r7, fp, lr}
   1a9f0:	b	116dc <fprintf@plt>
   1a9f4:	ldr	r0, [r6, #8]
   1a9f8:	movw	r1, #14549	; 0x38d5
   1a9fc:	ldm	r6, {r2, r3}
   1aa00:	movt	r1, #2
   1aa04:	str	r0, [sp]
   1aa08:	mov	r0, r5
   1aa0c:	bl	116dc <fprintf@plt>
   1aa10:	sub	sp, fp, #16
   1aa14:	pop	{r4, r5, r6, r7, fp, pc}
   1aa18:	ldr	r0, [r6, #8]
   1aa1c:	ldm	r6, {r2, r3}
   1aa20:	ldr	r1, [r6, #12]
   1aa24:	stm	sp, {r0, r1}
   1aa28:	movw	r1, #14577	; 0x38f1
   1aa2c:	movt	r1, #2
   1aa30:	mov	r0, r5
   1aa34:	bl	116dc <fprintf@plt>
   1aa38:	sub	sp, fp, #16
   1aa3c:	pop	{r4, r5, r6, r7, fp, pc}
   1aa40:	add	r7, r6, #8
   1aa44:	ldm	r6, {r2, r3}
   1aa48:	ldm	r7, {r0, r1, r7}
   1aa4c:	stm	sp, {r0, r1, r7}
   1aa50:	movw	r1, #14609	; 0x3911
   1aa54:	movt	r1, #2
   1aa58:	mov	r0, r5
   1aa5c:	bl	116dc <fprintf@plt>
   1aa60:	sub	sp, fp, #16
   1aa64:	pop	{r4, r5, r6, r7, fp, pc}
   1aa68:	add	r7, r6, #8
   1aa6c:	ldm	r6, {r2, r3}
   1aa70:	ldr	r6, [r6, #20]
   1aa74:	ldm	r7, {r0, r1, r7}
   1aa78:	stm	sp, {r0, r1, r7}
   1aa7c:	movw	r1, #14645	; 0x3935
   1aa80:	str	r6, [sp, #12]
   1aa84:	movt	r1, #2
   1aa88:	mov	r0, r5
   1aa8c:	bl	116dc <fprintf@plt>
   1aa90:	sub	sp, fp, #16
   1aa94:	pop	{r4, r5, r6, r7, fp, pc}
   1aa98:	add	r7, r6, #8
   1aa9c:	ldm	r6, {r2, r3}
   1aaa0:	ldr	r4, [r6, #20]
   1aaa4:	ldr	r6, [r6, #24]
   1aaa8:	ldm	r7, {r0, r1, r7}
   1aaac:	stm	sp, {r0, r1, r7}
   1aab0:	movw	r1, #14685	; 0x395d
   1aab4:	str	r4, [sp, #12]
   1aab8:	str	r6, [sp, #16]
   1aabc:	movt	r1, #2
   1aac0:	mov	r0, r5
   1aac4:	bl	116dc <fprintf@plt>
   1aac8:	sub	sp, fp, #16
   1aacc:	pop	{r4, r5, r6, r7, fp, pc}
   1aad0:	add	r7, r6, #8
   1aad4:	add	lr, r6, #20
   1aad8:	ldm	r6, {r2, r3}
   1aadc:	ldr	r6, [r6, #32]
   1aae0:	ldm	r7, {r0, r1, r7}
   1aae4:	ldm	lr, {r4, ip, lr}
   1aae8:	stm	sp, {r0, r1, r7}
   1aaec:	movw	r1, #14777	; 0x39b9
   1aaf0:	add	r0, sp, #12
   1aaf4:	stm	r0, {r4, ip, lr}
   1aaf8:	str	r6, [sp, #24]
   1aafc:	movt	r1, #2
   1ab00:	mov	r0, r5
   1ab04:	bl	116dc <fprintf@plt>
   1ab08:	sub	sp, fp, #16
   1ab0c:	pop	{r4, r5, r6, r7, fp, pc}
   1ab10:	add	r7, r6, #8
   1ab14:	ldm	r6, {r2, r3}
   1ab18:	ldr	r4, [r6, #20]
   1ab1c:	ldr	ip, [r6, #24]
   1ab20:	ldr	r6, [r6, #28]
   1ab24:	ldm	r7, {r0, r1, r7}
   1ab28:	stm	sp, {r0, r1, r7}
   1ab2c:	movw	r1, #14729	; 0x3989
   1ab30:	str	r4, [sp, #12]
   1ab34:	str	ip, [sp, #16]
   1ab38:	str	r6, [sp, #20]
   1ab3c:	movt	r1, #2
   1ab40:	mov	r0, r5
   1ab44:	bl	116dc <fprintf@plt>
   1ab48:	sub	sp, fp, #16
   1ab4c:	pop	{r4, r5, r6, r7, fp, pc}
   1ab50:	push	{r4, sl, fp, lr}
   1ab54:	add	fp, sp, #8
   1ab58:	sub	sp, sp, #8
   1ab5c:	ldr	ip, [fp, #8]
   1ab60:	mov	lr, #0
   1ab64:	ldr	r4, [ip, lr, lsl #2]
   1ab68:	add	lr, lr, #1
   1ab6c:	cmp	r4, #0
   1ab70:	bne	1ab64 <_obstack_memory_used@@Base+0x7c4>
   1ab74:	sub	r4, lr, #1
   1ab78:	str	ip, [sp]
   1ab7c:	str	r4, [sp, #4]
   1ab80:	bl	1a89c <_obstack_memory_used@@Base+0x4fc>
   1ab84:	sub	sp, fp, #8
   1ab88:	pop	{r4, sl, fp, pc}
   1ab8c:	push	{fp, lr}
   1ab90:	mov	fp, sp
   1ab94:	sub	sp, sp, #48	; 0x30
   1ab98:	ldr	ip, [fp, #8]
   1ab9c:	ldr	lr, [ip]
   1aba0:	cmp	lr, #0
   1aba4:	str	lr, [sp, #8]
   1aba8:	beq	1ac44 <_obstack_memory_used@@Base+0x8a4>
   1abac:	ldr	lr, [ip, #4]
   1abb0:	cmp	lr, #0
   1abb4:	str	lr, [sp, #12]
   1abb8:	beq	1ac4c <_obstack_memory_used@@Base+0x8ac>
   1abbc:	ldr	lr, [ip, #8]
   1abc0:	cmp	lr, #0
   1abc4:	str	lr, [sp, #16]
   1abc8:	beq	1ac54 <_obstack_memory_used@@Base+0x8b4>
   1abcc:	ldr	lr, [ip, #12]
   1abd0:	cmp	lr, #0
   1abd4:	str	lr, [sp, #20]
   1abd8:	beq	1ac5c <_obstack_memory_used@@Base+0x8bc>
   1abdc:	ldr	lr, [ip, #16]
   1abe0:	cmp	lr, #0
   1abe4:	str	lr, [sp, #24]
   1abe8:	beq	1ac64 <_obstack_memory_used@@Base+0x8c4>
   1abec:	ldr	lr, [ip, #20]
   1abf0:	cmp	lr, #0
   1abf4:	str	lr, [sp, #28]
   1abf8:	beq	1ac6c <_obstack_memory_used@@Base+0x8cc>
   1abfc:	ldr	lr, [ip, #24]
   1ac00:	cmp	lr, #0
   1ac04:	str	lr, [sp, #32]
   1ac08:	beq	1ac74 <_obstack_memory_used@@Base+0x8d4>
   1ac0c:	ldr	lr, [ip, #28]
   1ac10:	cmp	lr, #0
   1ac14:	str	lr, [sp, #36]	; 0x24
   1ac18:	beq	1ac7c <_obstack_memory_used@@Base+0x8dc>
   1ac1c:	ldr	lr, [ip, #32]
   1ac20:	cmp	lr, #0
   1ac24:	str	lr, [sp, #40]	; 0x28
   1ac28:	beq	1ac84 <_obstack_memory_used@@Base+0x8e4>
   1ac2c:	ldr	lr, [ip, #36]	; 0x24
   1ac30:	mov	ip, #10
   1ac34:	cmp	lr, #0
   1ac38:	str	lr, [sp, #44]	; 0x2c
   1ac3c:	movweq	ip, #9
   1ac40:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac44:	mov	ip, #0
   1ac48:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac4c:	mov	ip, #1
   1ac50:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac54:	mov	ip, #2
   1ac58:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac5c:	mov	ip, #3
   1ac60:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac64:	mov	ip, #4
   1ac68:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac6c:	mov	ip, #5
   1ac70:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac74:	mov	ip, #6
   1ac78:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac7c:	mov	ip, #7
   1ac80:	b	1ac88 <_obstack_memory_used@@Base+0x8e8>
   1ac84:	mov	ip, #8
   1ac88:	add	lr, sp, #8
   1ac8c:	str	ip, [sp, #4]
   1ac90:	str	lr, [sp]
   1ac94:	bl	1a89c <_obstack_memory_used@@Base+0x4fc>
   1ac98:	mov	sp, fp
   1ac9c:	pop	{fp, pc}
   1aca0:	push	{fp, lr}
   1aca4:	mov	fp, sp
   1aca8:	sub	sp, sp, #56	; 0x38
   1acac:	add	ip, fp, #8
   1acb0:	str	ip, [sp, #12]
   1acb4:	ldr	lr, [fp, #8]
   1acb8:	cmp	lr, #0
   1acbc:	str	lr, [sp, #16]
   1acc0:	beq	1ad5c <_obstack_memory_used@@Base+0x9bc>
   1acc4:	ldr	lr, [ip, #4]
   1acc8:	cmp	lr, #0
   1accc:	str	lr, [sp, #20]
   1acd0:	beq	1ad64 <_obstack_memory_used@@Base+0x9c4>
   1acd4:	ldr	lr, [ip, #8]
   1acd8:	cmp	lr, #0
   1acdc:	str	lr, [sp, #24]
   1ace0:	beq	1ad6c <_obstack_memory_used@@Base+0x9cc>
   1ace4:	ldr	lr, [ip, #12]
   1ace8:	cmp	lr, #0
   1acec:	str	lr, [sp, #28]
   1acf0:	beq	1ad74 <_obstack_memory_used@@Base+0x9d4>
   1acf4:	ldr	lr, [ip, #16]
   1acf8:	cmp	lr, #0
   1acfc:	str	lr, [sp, #32]
   1ad00:	beq	1ad7c <_obstack_memory_used@@Base+0x9dc>
   1ad04:	ldr	lr, [ip, #20]
   1ad08:	cmp	lr, #0
   1ad0c:	str	lr, [sp, #36]	; 0x24
   1ad10:	beq	1ad84 <_obstack_memory_used@@Base+0x9e4>
   1ad14:	ldr	lr, [ip, #24]
   1ad18:	cmp	lr, #0
   1ad1c:	str	lr, [sp, #40]	; 0x28
   1ad20:	beq	1ad8c <_obstack_memory_used@@Base+0x9ec>
   1ad24:	ldr	lr, [ip, #28]
   1ad28:	cmp	lr, #0
   1ad2c:	str	lr, [sp, #44]	; 0x2c
   1ad30:	beq	1ad94 <_obstack_memory_used@@Base+0x9f4>
   1ad34:	ldr	lr, [ip, #32]
   1ad38:	cmp	lr, #0
   1ad3c:	str	lr, [sp, #48]	; 0x30
   1ad40:	beq	1ad9c <_obstack_memory_used@@Base+0x9fc>
   1ad44:	ldr	lr, [ip, #36]	; 0x24
   1ad48:	mov	ip, #10
   1ad4c:	cmp	lr, #0
   1ad50:	str	lr, [sp, #52]	; 0x34
   1ad54:	movweq	ip, #9
   1ad58:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad5c:	mov	ip, #0
   1ad60:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad64:	mov	ip, #1
   1ad68:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad6c:	mov	ip, #2
   1ad70:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad74:	mov	ip, #3
   1ad78:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad7c:	mov	ip, #4
   1ad80:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad84:	mov	ip, #5
   1ad88:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad8c:	mov	ip, #6
   1ad90:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad94:	mov	ip, #7
   1ad98:	b	1ada0 <_obstack_memory_used@@Base+0xa00>
   1ad9c:	mov	ip, #8
   1ada0:	add	lr, sp, #16
   1ada4:	str	ip, [sp, #4]
   1ada8:	str	lr, [sp]
   1adac:	bl	1a89c <_obstack_memory_used@@Base+0x4fc>
   1adb0:	mov	sp, fp
   1adb4:	pop	{fp, pc}
   1adb8:	push	{fp, lr}
   1adbc:	mov	fp, sp
   1adc0:	movw	r0, #23252	; 0x5ad4
   1adc4:	movt	r0, #3
   1adc8:	ldr	r1, [r0]
   1adcc:	mov	r0, #10
   1add0:	bl	11790 <fputc@plt>
   1add4:	movw	r0, #14889	; 0x3a29
   1add8:	movw	r1, #14909	; 0x3a3d
   1addc:	movt	r0, #2
   1ade0:	movt	r1, #2
   1ade4:	bl	11544 <printf@plt>
   1ade8:	movw	r0, #14931	; 0x3a53
   1adec:	movw	r1, #14166	; 0x3756
   1adf0:	movw	r2, #14951	; 0x3a67
   1adf4:	movt	r0, #2
   1adf8:	movt	r1, #2
   1adfc:	movt	r2, #2
   1ae00:	bl	11544 <printf@plt>
   1ae04:	movw	r0, #14990	; 0x3a8e
   1ae08:	movw	r1, #15029	; 0x3ab5
   1ae0c:	movt	r0, #2
   1ae10:	movt	r1, #2
   1ae14:	pop	{fp, lr}
   1ae18:	b	11544 <printf@plt>
   1ae1c:	push	{r4, r5, r6, sl, fp, lr}
   1ae20:	add	fp, sp, #16
   1ae24:	mov	r4, r2
   1ae28:	mov	r5, r1
   1ae2c:	mov	r6, r0
   1ae30:	bl	205ec <argp_failure@@Base+0x36f8>
   1ae34:	cmp	r0, #0
   1ae38:	popne	{r4, r5, r6, sl, fp, pc}
   1ae3c:	cmp	r6, #0
   1ae40:	beq	1ae54 <_obstack_memory_used@@Base+0xab4>
   1ae44:	cmp	r5, #0
   1ae48:	cmpne	r4, #0
   1ae4c:	bne	1ae54 <_obstack_memory_used@@Base+0xab4>
   1ae50:	pop	{r4, r5, r6, sl, fp, pc}
   1ae54:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1ae58:	push	{r4, r5, r6, sl, fp, lr}
   1ae5c:	add	fp, sp, #16
   1ae60:	mov	r4, r2
   1ae64:	mov	r5, r1
   1ae68:	mov	r6, r0
   1ae6c:	bl	205ec <argp_failure@@Base+0x36f8>
   1ae70:	cmp	r0, #0
   1ae74:	popne	{r4, r5, r6, sl, fp, pc}
   1ae78:	cmp	r6, #0
   1ae7c:	beq	1ae90 <_obstack_memory_used@@Base+0xaf0>
   1ae80:	cmp	r5, #0
   1ae84:	cmpne	r4, #0
   1ae88:	bne	1ae90 <_obstack_memory_used@@Base+0xaf0>
   1ae8c:	pop	{r4, r5, r6, sl, fp, pc}
   1ae90:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1ae94:	push	{fp, lr}
   1ae98:	mov	fp, sp
   1ae9c:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1aea0:	cmp	r0, #0
   1aea4:	popne	{fp, pc}
   1aea8:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1aeac:	push	{fp, lr}
   1aeb0:	mov	fp, sp
   1aeb4:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1aeb8:	cmp	r0, #0
   1aebc:	popne	{fp, pc}
   1aec0:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1aec4:	push	{fp, lr}
   1aec8:	mov	fp, sp
   1aecc:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1aed0:	cmp	r0, #0
   1aed4:	popne	{fp, pc}
   1aed8:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1aedc:	push	{r4, r5, fp, lr}
   1aee0:	add	fp, sp, #8
   1aee4:	mov	r4, r1
   1aee8:	mov	r5, r0
   1aeec:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   1aef0:	cmp	r0, #0
   1aef4:	popne	{r4, r5, fp, pc}
   1aef8:	cmp	r5, #0
   1aefc:	beq	1af0c <_obstack_memory_used@@Base+0xb6c>
   1af00:	cmp	r4, #0
   1af04:	bne	1af0c <_obstack_memory_used@@Base+0xb6c>
   1af08:	pop	{r4, r5, fp, pc}
   1af0c:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1af10:	push	{fp, lr}
   1af14:	mov	fp, sp
   1af18:	cmp	r1, #0
   1af1c:	orreq	r1, r1, #1
   1af20:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   1af24:	cmp	r0, #0
   1af28:	popne	{fp, pc}
   1af2c:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1af30:	push	{fp, lr}
   1af34:	mov	fp, sp
   1af38:	clz	r3, r2
   1af3c:	lsr	ip, r3, #5
   1af40:	clz	r3, r1
   1af44:	lsr	r3, r3, #5
   1af48:	orrs	r3, r3, ip
   1af4c:	movwne	r1, #1
   1af50:	movwne	r2, #1
   1af54:	bl	205ec <argp_failure@@Base+0x36f8>
   1af58:	cmp	r0, #0
   1af5c:	popne	{fp, pc}
   1af60:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1af64:	push	{fp, lr}
   1af68:	mov	fp, sp
   1af6c:	mov	r2, r1
   1af70:	mov	r1, r0
   1af74:	mov	r0, #0
   1af78:	bl	205ec <argp_failure@@Base+0x36f8>
   1af7c:	cmp	r0, #0
   1af80:	popne	{fp, pc}
   1af84:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1af88:	push	{fp, lr}
   1af8c:	mov	fp, sp
   1af90:	mov	r2, r1
   1af94:	mov	r1, r0
   1af98:	clz	r0, r2
   1af9c:	clz	r3, r1
   1afa0:	lsr	r0, r0, #5
   1afa4:	lsr	r3, r3, #5
   1afa8:	orrs	r0, r3, r0
   1afac:	mov	r0, #0
   1afb0:	movwne	r1, #1
   1afb4:	movwne	r2, #1
   1afb8:	bl	205ec <argp_failure@@Base+0x36f8>
   1afbc:	cmp	r0, #0
   1afc0:	popne	{fp, pc}
   1afc4:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1afc8:	push	{r4, r5, r6, sl, fp, lr}
   1afcc:	add	fp, sp, #16
   1afd0:	ldr	r5, [r1]
   1afd4:	mov	r4, r1
   1afd8:	mov	r6, r0
   1afdc:	cmp	r0, #0
   1afe0:	beq	1aff8 <_obstack_memory_used@@Base+0xc58>
   1afe4:	mov	r0, #1
   1afe8:	add	r0, r0, r5, lsr #1
   1afec:	adds	r5, r5, r0
   1aff0:	bcc	1b000 <_obstack_memory_used@@Base+0xc60>
   1aff4:	b	1b03c <_obstack_memory_used@@Base+0xc9c>
   1aff8:	cmp	r5, #0
   1affc:	movweq	r5, #64	; 0x40
   1b000:	mov	r0, r6
   1b004:	mov	r1, r5
   1b008:	mov	r2, #1
   1b00c:	bl	205ec <argp_failure@@Base+0x36f8>
   1b010:	cmp	r5, #0
   1b014:	mov	r1, r5
   1b018:	movwne	r1, #1
   1b01c:	cmp	r0, #0
   1b020:	bne	1b034 <_obstack_memory_used@@Base+0xc94>
   1b024:	clz	r2, r6
   1b028:	lsr	r2, r2, #5
   1b02c:	orrs	r1, r2, r1
   1b030:	bne	1b03c <_obstack_memory_used@@Base+0xc9c>
   1b034:	str	r5, [r4]
   1b038:	pop	{r4, r5, r6, sl, fp, pc}
   1b03c:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b040:	push	{r4, r5, r6, r7, fp, lr}
   1b044:	add	fp, sp, #16
   1b048:	ldr	r5, [r1]
   1b04c:	mov	r6, r2
   1b050:	mov	r4, r1
   1b054:	mov	r7, r0
   1b058:	cmp	r0, #0
   1b05c:	beq	1b074 <_obstack_memory_used@@Base+0xcd4>
   1b060:	mov	r0, #1
   1b064:	add	r0, r0, r5, lsr #1
   1b068:	adds	r5, r5, r0
   1b06c:	bcc	1b08c <_obstack_memory_used@@Base+0xcec>
   1b070:	b	1b0c0 <_obstack_memory_used@@Base+0xd20>
   1b074:	cmp	r5, #0
   1b078:	bne	1b08c <_obstack_memory_used@@Base+0xcec>
   1b07c:	mov	r0, #64	; 0x40
   1b080:	cmp	r6, #64	; 0x40
   1b084:	udiv	r5, r0, r6
   1b088:	addhi	r5, r5, #1
   1b08c:	mov	r0, r7
   1b090:	mov	r1, r5
   1b094:	mov	r2, r6
   1b098:	bl	205ec <argp_failure@@Base+0x36f8>
   1b09c:	cmp	r0, #0
   1b0a0:	bne	1b0b8 <_obstack_memory_used@@Base+0xd18>
   1b0a4:	cmp	r7, #0
   1b0a8:	beq	1b0c0 <_obstack_memory_used@@Base+0xd20>
   1b0ac:	cmp	r6, #0
   1b0b0:	cmpne	r5, #0
   1b0b4:	bne	1b0c0 <_obstack_memory_used@@Base+0xd20>
   1b0b8:	str	r5, [r4]
   1b0bc:	pop	{r4, r5, r6, r7, fp, pc}
   1b0c0:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b0c4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b0c8:	add	fp, sp, #24
   1b0cc:	mov	r8, r1
   1b0d0:	ldr	r1, [r1]
   1b0d4:	mov	r5, r0
   1b0d8:	add	r0, r1, r1, asr #1
   1b0dc:	cmp	r0, r1
   1b0e0:	mvnvs	r0, #-2147483648	; 0x80000000
   1b0e4:	cmp	r0, r3
   1b0e8:	mov	r7, r0
   1b0ec:	movgt	r7, r3
   1b0f0:	cmn	r3, #1
   1b0f4:	movle	r7, r0
   1b0f8:	ldr	r0, [fp, #8]
   1b0fc:	cmn	r0, #1
   1b100:	ble	1b128 <_obstack_memory_used@@Base+0xd88>
   1b104:	cmp	r0, #0
   1b108:	beq	1b17c <_obstack_memory_used@@Base+0xddc>
   1b10c:	cmn	r7, #1
   1b110:	ble	1b150 <_obstack_memory_used@@Base+0xdb0>
   1b114:	mvn	r4, #-2147483648	; 0x80000000
   1b118:	udiv	r6, r4, r0
   1b11c:	cmp	r6, r7
   1b120:	bge	1b17c <_obstack_memory_used@@Base+0xddc>
   1b124:	b	1b18c <_obstack_memory_used@@Base+0xdec>
   1b128:	cmn	r7, #1
   1b12c:	ble	1b16c <_obstack_memory_used@@Base+0xdcc>
   1b130:	cmn	r0, #1
   1b134:	beq	1b17c <_obstack_memory_used@@Base+0xddc>
   1b138:	mov	r6, #-2147483648	; 0x80000000
   1b13c:	mvn	r4, #-2147483648	; 0x80000000
   1b140:	sdiv	r6, r6, r0
   1b144:	cmp	r6, r7
   1b148:	bge	1b17c <_obstack_memory_used@@Base+0xddc>
   1b14c:	b	1b18c <_obstack_memory_used@@Base+0xdec>
   1b150:	beq	1b17c <_obstack_memory_used@@Base+0xddc>
   1b154:	mov	r6, #-2147483648	; 0x80000000
   1b158:	mvn	r4, #-2147483648	; 0x80000000
   1b15c:	sdiv	r6, r6, r7
   1b160:	cmp	r6, r0
   1b164:	bge	1b17c <_obstack_memory_used@@Base+0xddc>
   1b168:	b	1b18c <_obstack_memory_used@@Base+0xdec>
   1b16c:	mvn	r4, #-2147483648	; 0x80000000
   1b170:	sdiv	r6, r4, r0
   1b174:	cmp	r7, r6
   1b178:	blt	1b18c <_obstack_memory_used@@Base+0xdec>
   1b17c:	mul	r6, r7, r0
   1b180:	mov	r4, #64	; 0x40
   1b184:	cmp	r6, #63	; 0x3f
   1b188:	bgt	1b194 <_obstack_memory_used@@Base+0xdf4>
   1b18c:	sdiv	r7, r4, r0
   1b190:	mul	r6, r7, r0
   1b194:	cmp	r5, #0
   1b198:	moveq	r4, #0
   1b19c:	streq	r4, [r8]
   1b1a0:	sub	r4, r7, r1
   1b1a4:	cmp	r4, r2
   1b1a8:	bge	1b254 <_obstack_memory_used@@Base+0xeb4>
   1b1ac:	add	r7, r1, r2
   1b1b0:	mov	r6, #0
   1b1b4:	mov	r2, #0
   1b1b8:	cmp	r7, r3
   1b1bc:	movwgt	r6, #1
   1b1c0:	cmn	r3, #1
   1b1c4:	movwgt	r2, #1
   1b1c8:	cmp	r7, r1
   1b1cc:	bvs	1b288 <_obstack_memory_used@@Base+0xee8>
   1b1d0:	ands	r1, r2, r6
   1b1d4:	bne	1b288 <_obstack_memory_used@@Base+0xee8>
   1b1d8:	cmn	r0, #1
   1b1dc:	ble	1b204 <_obstack_memory_used@@Base+0xe64>
   1b1e0:	cmp	r0, #0
   1b1e4:	beq	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b1e8:	cmn	r7, #1
   1b1ec:	ble	1b228 <_obstack_memory_used@@Base+0xe88>
   1b1f0:	mvn	r1, #-2147483648	; 0x80000000
   1b1f4:	udiv	r1, r1, r0
   1b1f8:	cmp	r1, r7
   1b1fc:	bge	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b200:	b	1b288 <_obstack_memory_used@@Base+0xee8>
   1b204:	cmn	r7, #1
   1b208:	ble	1b240 <_obstack_memory_used@@Base+0xea0>
   1b20c:	cmn	r0, #1
   1b210:	beq	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b214:	mov	r1, #-2147483648	; 0x80000000
   1b218:	sdiv	r1, r1, r0
   1b21c:	cmp	r1, r7
   1b220:	bge	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b224:	b	1b288 <_obstack_memory_used@@Base+0xee8>
   1b228:	beq	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b22c:	mov	r1, #-2147483648	; 0x80000000
   1b230:	sdiv	r1, r1, r7
   1b234:	cmp	r1, r0
   1b238:	bge	1b250 <_obstack_memory_used@@Base+0xeb0>
   1b23c:	b	1b288 <_obstack_memory_used@@Base+0xee8>
   1b240:	mvn	r1, #-2147483648	; 0x80000000
   1b244:	sdiv	r1, r1, r0
   1b248:	cmp	r7, r1
   1b24c:	blt	1b288 <_obstack_memory_used@@Base+0xee8>
   1b250:	mul	r6, r7, r0
   1b254:	mov	r0, r5
   1b258:	mov	r1, r6
   1b25c:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   1b260:	cmp	r6, #0
   1b264:	movwne	r6, #1
   1b268:	cmp	r0, #0
   1b26c:	bne	1b280 <_obstack_memory_used@@Base+0xee0>
   1b270:	clz	r1, r5
   1b274:	lsr	r1, r1, #5
   1b278:	orrs	r1, r1, r6
   1b27c:	bne	1b288 <_obstack_memory_used@@Base+0xee8>
   1b280:	str	r7, [r8]
   1b284:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b288:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b28c:	push	{fp, lr}
   1b290:	mov	fp, sp
   1b294:	mov	r1, #1
   1b298:	bl	1b400 <_obstack_memory_used@@Base+0x1060>
   1b29c:	cmp	r0, #0
   1b2a0:	popne	{fp, pc}
   1b2a4:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b2a8:	push	{fp, lr}
   1b2ac:	mov	fp, sp
   1b2b0:	bl	1b400 <_obstack_memory_used@@Base+0x1060>
   1b2b4:	cmp	r0, #0
   1b2b8:	popne	{fp, pc}
   1b2bc:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b2c0:	push	{fp, lr}
   1b2c4:	mov	fp, sp
   1b2c8:	mov	r1, #1
   1b2cc:	bl	1b400 <_obstack_memory_used@@Base+0x1060>
   1b2d0:	cmp	r0, #0
   1b2d4:	popne	{fp, pc}
   1b2d8:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b2dc:	push	{fp, lr}
   1b2e0:	mov	fp, sp
   1b2e4:	bl	1b400 <_obstack_memory_used@@Base+0x1060>
   1b2e8:	cmp	r0, #0
   1b2ec:	popne	{fp, pc}
   1b2f0:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b2f4:	push	{r4, r5, fp, lr}
   1b2f8:	add	fp, sp, #8
   1b2fc:	mov	r5, r0
   1b300:	mov	r0, r1
   1b304:	mov	r4, r1
   1b308:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1b30c:	cmp	r0, #0
   1b310:	beq	1b324 <_obstack_memory_used@@Base+0xf84>
   1b314:	mov	r1, r5
   1b318:	mov	r2, r4
   1b31c:	pop	{r4, r5, fp, lr}
   1b320:	b	11598 <memcpy@plt>
   1b324:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b328:	push	{r4, r5, fp, lr}
   1b32c:	add	fp, sp, #8
   1b330:	mov	r5, r0
   1b334:	mov	r0, r1
   1b338:	mov	r4, r1
   1b33c:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1b340:	cmp	r0, #0
   1b344:	beq	1b358 <_obstack_memory_used@@Base+0xfb8>
   1b348:	mov	r1, r5
   1b34c:	mov	r2, r4
   1b350:	pop	{r4, r5, fp, lr}
   1b354:	b	11598 <memcpy@plt>
   1b358:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b35c:	push	{r4, r5, fp, lr}
   1b360:	add	fp, sp, #8
   1b364:	mov	r5, r0
   1b368:	add	r0, r1, #1
   1b36c:	mov	r4, r1
   1b370:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1b374:	cmp	r0, #0
   1b378:	beq	1b394 <_obstack_memory_used@@Base+0xff4>
   1b37c:	mov	r1, #0
   1b380:	mov	r2, r4
   1b384:	strb	r1, [r0, r4]
   1b388:	mov	r1, r5
   1b38c:	pop	{r4, r5, fp, lr}
   1b390:	b	11598 <memcpy@plt>
   1b394:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b398:	push	{r4, r5, fp, lr}
   1b39c:	add	fp, sp, #8
   1b3a0:	mov	r4, r0
   1b3a4:	bl	116c4 <strlen@plt>
   1b3a8:	add	r5, r0, #1
   1b3ac:	mov	r0, r5
   1b3b0:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1b3b4:	cmp	r0, #0
   1b3b8:	beq	1b3cc <_obstack_memory_used@@Base+0x102c>
   1b3bc:	mov	r1, r4
   1b3c0:	mov	r2, r5
   1b3c4:	pop	{r4, r5, fp, lr}
   1b3c8:	b	11598 <memcpy@plt>
   1b3cc:	bl	1b3d0 <_obstack_memory_used@@Base+0x1030>
   1b3d0:	push	{fp, lr}
   1b3d4:	mov	fp, sp
   1b3d8:	movw	r0, #23216	; 0x5ab0
   1b3dc:	movw	r2, #4009	; 0xfa9
   1b3e0:	movw	r3, #14193	; 0x3771
   1b3e4:	mov	r1, #0
   1b3e8:	movt	r0, #3
   1b3ec:	movt	r2, #2
   1b3f0:	movt	r3, #2
   1b3f4:	ldr	r0, [r0]
   1b3f8:	bl	11634 <error@plt>
   1b3fc:	bl	1182c <abort@plt>
   1b400:	clz	r2, r1
   1b404:	clz	r3, r0
   1b408:	lsr	r2, r2, #5
   1b40c:	lsr	r3, r3, #5
   1b410:	orrs	r2, r3, r2
   1b414:	movwne	r1, #1
   1b418:	movwne	r0, #1
   1b41c:	cmp	r1, #0
   1b420:	beq	1b450 <_obstack_memory_used@@Base+0x10b0>
   1b424:	mvn	r2, #-2147483648	; 0x80000000
   1b428:	udiv	r2, r2, r1
   1b42c:	cmp	r2, r0
   1b430:	bcs	1b450 <_obstack_memory_used@@Base+0x10b0>
   1b434:	push	{fp, lr}
   1b438:	mov	fp, sp
   1b43c:	bl	116e8 <__errno_location@plt>
   1b440:	mov	r1, #12
   1b444:	str	r1, [r0]
   1b448:	mov	r0, #0
   1b44c:	pop	{fp, pc}
   1b450:	b	114e4 <calloc@plt>
   1b454:	cmp	r0, #0
   1b458:	movweq	r0, #1
   1b45c:	cmn	r0, #1
   1b460:	ble	1b468 <_obstack_memory_used@@Base+0x10c8>
   1b464:	b	11658 <malloc@plt>
   1b468:	push	{fp, lr}
   1b46c:	mov	fp, sp
   1b470:	bl	116e8 <__errno_location@plt>
   1b474:	mov	r1, #12
   1b478:	str	r1, [r0]
   1b47c:	mov	r0, #0
   1b480:	pop	{fp, pc}
   1b484:	push	{fp, lr}
   1b488:	mov	fp, sp
   1b48c:	cmp	r0, #0
   1b490:	beq	1b4ac <_obstack_memory_used@@Base+0x110c>
   1b494:	cmp	r1, #0
   1b498:	beq	1b4b8 <_obstack_memory_used@@Base+0x1118>
   1b49c:	cmn	r1, #1
   1b4a0:	ble	1b4c4 <_obstack_memory_used@@Base+0x1124>
   1b4a4:	pop	{fp, lr}
   1b4a8:	b	115d4 <realloc@plt>
   1b4ac:	mov	r0, r1
   1b4b0:	pop	{fp, lr}
   1b4b4:	b	1b454 <_obstack_memory_used@@Base+0x10b4>
   1b4b8:	bl	19edc <argp_parse@@Base+0x13dc>
   1b4bc:	mov	r0, #0
   1b4c0:	pop	{fp, pc}
   1b4c4:	bl	116e8 <__errno_location@plt>
   1b4c8:	mov	r1, #12
   1b4cc:	str	r1, [r0]
   1b4d0:	mov	r0, #0
   1b4d4:	pop	{fp, pc}

0001b4d8 <argp_help@@Base>:
   1b4d8:	push	{fp, lr}
   1b4dc:	mov	fp, sp
   1b4e0:	sub	sp, sp, #8
   1b4e4:	mov	ip, r2
   1b4e8:	mov	r2, r1
   1b4ec:	str	r3, [sp]
   1b4f0:	mov	r1, #0
   1b4f4:	mov	r3, ip
   1b4f8:	bl	1b504 <argp_help@@Base+0x2c>
   1b4fc:	mov	sp, fp
   1b500:	pop	{fp, pc}
   1b504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b508:	add	fp, sp, #28
   1b50c:	sub	sp, sp, #108	; 0x6c
   1b510:	cmp	r2, #0
   1b514:	str	r1, [fp, #-96]	; 0xffffffa0
   1b518:	str	r0, [fp, #-104]	; 0xffffff98
   1b51c:	beq	1cafc <argp_help@@Base+0x1624>
   1b520:	ldr	r0, [fp, #8]
   1b524:	mov	r6, r3
   1b528:	mov	r5, r2
   1b52c:	str	r0, [fp, #-92]	; 0xffffffa4
   1b530:	mov	r0, r2
   1b534:	bl	117b4 <flockfile@plt>
   1b538:	movw	sl, #23176	; 0x5a88
   1b53c:	str	r6, [fp, #-128]	; 0xffffff80
   1b540:	movt	sl, #3
   1b544:	ldr	r0, [sl, #36]	; 0x24
   1b548:	cmp	r0, #0
   1b54c:	bne	1bb14 <argp_help@@Base+0x63c>
   1b550:	movw	r0, #15221	; 0x3b75
   1b554:	movt	r0, #2
   1b558:	bl	11640 <getenv@plt>
   1b55c:	mov	r8, r0
   1b560:	mov	r0, #32
   1b564:	mov	r1, sl
   1b568:	add	r3, sl, #16
   1b56c:	sub	r2, fp, #88	; 0x58
   1b570:	vld1.64	{d16-d17}, [r1], r0
   1b574:	vld1.64	{d18-d19}, [r3]
   1b578:	add	r7, r2, #16
   1b57c:	cmp	r8, #0
   1b580:	vldr	d20, [r1]
   1b584:	mov	r1, r2
   1b588:	vst1.64	{d16-d17}, [r1], r0
   1b58c:	vst1.64	{d18-d19}, [r7]
   1b590:	vstr	d20, [r1]
   1b594:	beq	1bb14 <argp_help@@Base+0x63c>
   1b598:	str	r7, [fp, #-112]	; 0xffffff90
   1b59c:	str	r3, [fp, #-108]	; 0xffffff94
   1b5a0:	str	r5, [fp, #-132]	; 0xffffff7c
   1b5a4:	ldrb	r5, [r8]
   1b5a8:	cmp	r5, #0
   1b5ac:	beq	1ba10 <argp_help@@Base+0x538>
   1b5b0:	movw	r7, #15888	; 0x3e10
   1b5b4:	movt	r7, #2
   1b5b8:	bl	116a0 <__ctype_b_loc@plt>
   1b5bc:	str	r0, [fp, #-100]	; 0xffffff9c
   1b5c0:	b	1b5f8 <argp_help@@Base+0x120>
   1b5c4:	ldrb	r0, [r5, #15]
   1b5c8:	sub	r1, fp, #88	; 0x58
   1b5cc:	str	r6, [r1, r0]
   1b5d0:	ldr	r6, [fp, #-128]	; 0xffffff80
   1b5d4:	movw	sl, #23176	; 0x5a88
   1b5d8:	movt	sl, #3
   1b5dc:	mov	r8, r4
   1b5e0:	ldrb	r0, [r8], #1
   1b5e4:	cmp	r0, #44	; 0x2c
   1b5e8:	movne	r8, r4
   1b5ec:	ldrb	r5, [r8]
   1b5f0:	cmp	r5, #0
   1b5f4:	beq	1ba10 <argp_help@@Base+0x538>
   1b5f8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b5fc:	uxtb	r1, r5
   1b600:	ldr	r0, [r0]
   1b604:	add	r1, r0, r1, lsl #1
   1b608:	ldrh	r1, [r1]
   1b60c:	tst	r1, #8192	; 0x2000
   1b610:	beq	1b628 <argp_help@@Base+0x150>
   1b614:	ldrb	r5, [r8, #1]!
   1b618:	add	r1, r0, r5, lsl #1
   1b61c:	ldrh	r1, [r1]
   1b620:	tst	r1, #8192	; 0x2000
   1b624:	bne	1b614 <argp_help@@Base+0x13c>
   1b628:	tst	r1, #1024	; 0x400
   1b62c:	beq	1b9cc <argp_help@@Base+0x4f4>
   1b630:	mov	r3, r5
   1b634:	mov	r2, r8
   1b638:	b	1b640 <argp_help@@Base+0x168>
   1b63c:	ldrb	r3, [r2, #1]!
   1b640:	uxtb	r6, r3
   1b644:	add	r1, r0, r6, lsl #1
   1b648:	ldrh	r1, [r1]
   1b64c:	tst	r1, #8
   1b650:	bne	1b63c <argp_help@@Base+0x164>
   1b654:	cmp	r6, #95	; 0x5f
   1b658:	cmpne	r6, #45	; 0x2d
   1b65c:	beq	1b63c <argp_help@@Base+0x164>
   1b660:	tst	r1, #8192	; 0x2000
   1b664:	mov	r4, r2
   1b668:	beq	1b684 <argp_help@@Base+0x1ac>
   1b66c:	mov	r4, r2
   1b670:	ldrb	r3, [r4, #1]!
   1b674:	add	r1, r0, r3, lsl #1
   1b678:	ldrh	r1, [r1]
   1b67c:	tst	r1, #8192	; 0x2000
   1b680:	bne	1b670 <argp_help@@Base+0x198>
   1b684:	sub	r9, r2, r8
   1b688:	uxtb	r2, r3
   1b68c:	cmp	r2, #0
   1b690:	cmpne	r2, #44	; 0x2c
   1b694:	bne	1b704 <argp_help@@Base+0x22c>
   1b698:	uxtb	r0, r5
   1b69c:	mov	sl, #1
   1b6a0:	cmp	r0, #110	; 0x6e
   1b6a4:	bne	1b6ec <argp_help@@Base+0x214>
   1b6a8:	ldrb	r0, [r8, #1]
   1b6ac:	mov	sl, #1
   1b6b0:	cmp	r0, #111	; 0x6f
   1b6b4:	bne	1b6ec <argp_help@@Base+0x214>
   1b6b8:	ldrb	r0, [r8, #2]
   1b6bc:	mov	sl, #1
   1b6c0:	cmp	r0, #45	; 0x2d
   1b6c4:	bne	1b6ec <argp_help@@Base+0x214>
   1b6c8:	sub	r9, r9, #3
   1b6cc:	add	r8, r8, #3
   1b6d0:	mov	r6, #0
   1b6d4:	mov	sl, #1
   1b6d8:	mov	r0, r7
   1b6dc:	bl	116c4 <strlen@plt>
   1b6e0:	cmp	r0, r9
   1b6e4:	beq	1b7a8 <argp_help@@Base+0x2d0>
   1b6e8:	b	1b7c4 <argp_help@@Base+0x2ec>
   1b6ec:	mov	r6, #1
   1b6f0:	mov	r0, r7
   1b6f4:	bl	116c4 <strlen@plt>
   1b6f8:	cmp	r0, r9
   1b6fc:	beq	1b7a8 <argp_help@@Base+0x2d0>
   1b700:	b	1b7c4 <argp_help@@Base+0x2ec>
   1b704:	cmp	r2, #61	; 0x3d
   1b708:	bne	1b720 <argp_help@@Base+0x248>
   1b70c:	ldrb	r1, [r4, #1]!
   1b710:	add	r1, r0, r1, lsl #1
   1b714:	ldrh	r1, [r1]
   1b718:	tst	r1, #8192	; 0x2000
   1b71c:	bne	1b70c <argp_help@@Base+0x234>
   1b720:	mov	sl, #0
   1b724:	tst	r1, #2048	; 0x800
   1b728:	bne	1b744 <argp_help@@Base+0x26c>
   1b72c:	mov	r6, #0
   1b730:	mov	r0, r7
   1b734:	bl	116c4 <strlen@plt>
   1b738:	cmp	r0, r9
   1b73c:	beq	1b7a8 <argp_help@@Base+0x2d0>
   1b740:	b	1b7c4 <argp_help@@Base+0x2ec>
   1b744:	mov	r0, r4
   1b748:	mov	r1, #0
   1b74c:	mov	r2, #10
   1b750:	bl	11538 <strtol@plt>
   1b754:	mov	r6, r0
   1b758:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1b75c:	sub	r4, r4, #1
   1b760:	ldr	r0, [r0]
   1b764:	ldrb	r1, [r4, #1]!
   1b768:	add	r1, r0, r1, lsl #1
   1b76c:	ldrh	r1, [r1]
   1b770:	tst	r1, #2048	; 0x800
   1b774:	bne	1b764 <argp_help@@Base+0x28c>
   1b778:	mov	sl, #0
   1b77c:	tst	r1, #8192	; 0x2000
   1b780:	beq	1b798 <argp_help@@Base+0x2c0>
   1b784:	ldrb	r1, [r4, #1]!
   1b788:	add	r1, r0, r1, lsl #1
   1b78c:	ldrb	r1, [r1, #1]
   1b790:	tst	r1, #32
   1b794:	bne	1b784 <argp_help@@Base+0x2ac>
   1b798:	mov	r0, r7
   1b79c:	bl	116c4 <strlen@plt>
   1b7a0:	cmp	r0, r9
   1b7a4:	bne	1b7c4 <argp_help@@Base+0x2ec>
   1b7a8:	mov	r0, r8
   1b7ac:	mov	r1, r7
   1b7b0:	mov	r2, r9
   1b7b4:	bl	11820 <strncmp@plt>
   1b7b8:	cmp	r0, #0
   1b7bc:	mov	r5, r7
   1b7c0:	beq	1b948 <argp_help@@Base+0x470>
   1b7c4:	add	r5, r7, #16
   1b7c8:	mov	r0, r5
   1b7cc:	bl	116c4 <strlen@plt>
   1b7d0:	cmp	r0, r9
   1b7d4:	bne	1b7f0 <argp_help@@Base+0x318>
   1b7d8:	mov	r0, r8
   1b7dc:	mov	r1, r5
   1b7e0:	mov	r2, r9
   1b7e4:	bl	11820 <strncmp@plt>
   1b7e8:	cmp	r0, #0
   1b7ec:	beq	1b948 <argp_help@@Base+0x470>
   1b7f0:	add	r5, r7, #32
   1b7f4:	mov	r0, r5
   1b7f8:	bl	116c4 <strlen@plt>
   1b7fc:	cmp	r0, r9
   1b800:	bne	1b81c <argp_help@@Base+0x344>
   1b804:	mov	r0, r8
   1b808:	mov	r1, r5
   1b80c:	mov	r2, r9
   1b810:	bl	11820 <strncmp@plt>
   1b814:	cmp	r0, #0
   1b818:	beq	1b948 <argp_help@@Base+0x470>
   1b81c:	add	r5, r7, #48	; 0x30
   1b820:	mov	r0, r5
   1b824:	bl	116c4 <strlen@plt>
   1b828:	cmp	r0, r9
   1b82c:	bne	1b848 <argp_help@@Base+0x370>
   1b830:	mov	r0, r8
   1b834:	mov	r1, r5
   1b838:	mov	r2, r9
   1b83c:	bl	11820 <strncmp@plt>
   1b840:	cmp	r0, #0
   1b844:	beq	1b948 <argp_help@@Base+0x470>
   1b848:	add	r5, r7, #64	; 0x40
   1b84c:	mov	r0, r5
   1b850:	bl	116c4 <strlen@plt>
   1b854:	cmp	r0, r9
   1b858:	bne	1b874 <argp_help@@Base+0x39c>
   1b85c:	mov	r0, r8
   1b860:	mov	r1, r5
   1b864:	mov	r2, r9
   1b868:	bl	11820 <strncmp@plt>
   1b86c:	cmp	r0, #0
   1b870:	beq	1b948 <argp_help@@Base+0x470>
   1b874:	add	r5, r7, #80	; 0x50
   1b878:	mov	r0, r5
   1b87c:	bl	116c4 <strlen@plt>
   1b880:	cmp	r0, r9
   1b884:	bne	1b8a0 <argp_help@@Base+0x3c8>
   1b888:	mov	r0, r8
   1b88c:	mov	r1, r5
   1b890:	mov	r2, r9
   1b894:	bl	11820 <strncmp@plt>
   1b898:	cmp	r0, #0
   1b89c:	beq	1b948 <argp_help@@Base+0x470>
   1b8a0:	add	r5, r7, #96	; 0x60
   1b8a4:	mov	r0, r5
   1b8a8:	bl	116c4 <strlen@plt>
   1b8ac:	cmp	r0, r9
   1b8b0:	bne	1b8cc <argp_help@@Base+0x3f4>
   1b8b4:	mov	r0, r8
   1b8b8:	mov	r1, r5
   1b8bc:	mov	r2, r9
   1b8c0:	bl	11820 <strncmp@plt>
   1b8c4:	cmp	r0, #0
   1b8c8:	beq	1b948 <argp_help@@Base+0x470>
   1b8cc:	add	r5, r7, #112	; 0x70
   1b8d0:	mov	r0, r5
   1b8d4:	bl	116c4 <strlen@plt>
   1b8d8:	cmp	r0, r9
   1b8dc:	bne	1b8f8 <argp_help@@Base+0x420>
   1b8e0:	mov	r0, r8
   1b8e4:	mov	r1, r5
   1b8e8:	mov	r2, r9
   1b8ec:	bl	11820 <strncmp@plt>
   1b8f0:	cmp	r0, #0
   1b8f4:	beq	1b948 <argp_help@@Base+0x470>
   1b8f8:	add	r5, r7, #128	; 0x80
   1b8fc:	mov	r0, r5
   1b900:	bl	116c4 <strlen@plt>
   1b904:	cmp	r0, r9
   1b908:	bne	1b924 <argp_help@@Base+0x44c>
   1b90c:	mov	r0, r8
   1b910:	mov	r1, r5
   1b914:	mov	r2, r9
   1b918:	bl	11820 <strncmp@plt>
   1b91c:	cmp	r0, #0
   1b920:	beq	1b948 <argp_help@@Base+0x470>
   1b924:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b928:	movw	sl, #23176	; 0x5a88
   1b92c:	movt	sl, #3
   1b930:	cmp	r0, #0
   1b934:	sub	sp, sp, #8
   1b938:	beq	1b9a0 <argp_help@@Base+0x4c8>
   1b93c:	str	r9, [sp]
   1b940:	str	r8, [sp, #4]
   1b944:	b	1b9ac <argp_help@@Base+0x4d4>
   1b948:	cmp	sl, #0
   1b94c:	beq	1b5c4 <argp_help@@Base+0xec>
   1b950:	ldrb	r0, [r5, #14]
   1b954:	cmp	r0, #0
   1b958:	bne	1b5c4 <argp_help@@Base+0xec>
   1b95c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b960:	sub	sp, sp, #8
   1b964:	cmp	r0, #0
   1b968:	beq	1b978 <argp_help@@Base+0x4a0>
   1b96c:	str	r9, [sp]
   1b970:	str	r8, [sp, #4]
   1b974:	b	1b984 <argp_help@@Base+0x4ac>
   1b978:	str	r9, [sp]
   1b97c:	str	r8, [sp, #4]
   1b980:	mov	r0, #0
   1b984:	movw	r3, #15235	; 0x3b83
   1b988:	mov	r1, #0
   1b98c:	mov	r2, #0
   1b990:	movt	r3, #2
   1b994:	bl	1cef4 <argp_failure@@Base>
   1b998:	add	sp, sp, #8
   1b99c:	b	1b5d0 <argp_help@@Base+0xf8>
   1b9a0:	str	r9, [sp]
   1b9a4:	str	r8, [sp, #4]
   1b9a8:	mov	r0, #0
   1b9ac:	movw	r3, #15282	; 0x3bb2
   1b9b0:	mov	r1, #0
   1b9b4:	mov	r2, #0
   1b9b8:	movt	r3, #2
   1b9bc:	bl	1cef4 <argp_failure@@Base>
   1b9c0:	add	sp, sp, #8
   1b9c4:	ldr	r6, [fp, #-128]	; 0xffffff80
   1b9c8:	b	1b5dc <argp_help@@Base+0x104>
   1b9cc:	tst	r5, #255	; 0xff
   1b9d0:	beq	1ba10 <argp_help@@Base+0x538>
   1b9d4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1b9d8:	sub	sp, sp, #8
   1b9dc:	cmp	r0, #0
   1b9e0:	beq	1b9f0 <argp_help@@Base+0x518>
   1b9e4:	movw	r3, #15320	; 0x3bd8
   1b9e8:	str	r8, [sp]
   1b9ec:	b	1b9fc <argp_help@@Base+0x524>
   1b9f0:	movw	r3, #15320	; 0x3bd8
   1b9f4:	str	r8, [sp]
   1b9f8:	mov	r0, #0
   1b9fc:	movt	r3, #2
   1ba00:	mov	r1, #0
   1ba04:	mov	r2, #0
   1ba08:	bl	1cef4 <argp_failure@@Base>
   1ba0c:	add	sp, sp, #8
   1ba10:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1ba14:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1ba18:	movw	r0, #15888	; 0x3e10
   1ba1c:	movt	r0, #2
   1ba20:	cmp	r2, r1
   1ba24:	bge	1baa8 <argp_help@@Base+0x5d0>
   1ba28:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1ba2c:	cmp	r2, r1
   1ba30:	bge	1bab0 <argp_help@@Base+0x5d8>
   1ba34:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1ba38:	cmp	r2, r1
   1ba3c:	bge	1bab8 <argp_help@@Base+0x5e0>
   1ba40:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1ba44:	cmp	r2, r1
   1ba48:	bge	1bac0 <argp_help@@Base+0x5e8>
   1ba4c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1ba50:	cmp	r2, r1
   1ba54:	bge	1bac8 <argp_help@@Base+0x5f0>
   1ba58:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1ba5c:	ldr	r5, [fp, #-132]	; 0xffffff7c
   1ba60:	cmp	r2, r1
   1ba64:	bge	1ccc8 <argp_help@@Base+0x17f0>
   1ba68:	ldr	r0, [fp, #-112]	; 0xffffff90
   1ba6c:	sub	r1, fp, #88	; 0x58
   1ba70:	mov	r2, r1
   1ba74:	mov	r1, sl
   1ba78:	vld1.64	{d16-d17}, [r0]
   1ba7c:	mov	r0, #32
   1ba80:	vld1.64	{d18-d19}, [r2], r0
   1ba84:	ldr	r0, [fp, #-108]	; 0xffffff94
   1ba88:	vst1.64	{d16-d17}, [r0]
   1ba8c:	mov	r0, #36	; 0x24
   1ba90:	vst1.64	{d18-d19}, [r1], r0
   1ba94:	mov	r0, #1
   1ba98:	str	r0, [r1]
   1ba9c:	ldr	r0, [r2]
   1baa0:	str	r0, [sl, #32]
   1baa4:	b	1bb14 <argp_help@@Base+0x63c>
   1baa8:	add	r2, r0, #32
   1baac:	b	1bacc <argp_help@@Base+0x5f4>
   1bab0:	add	r2, r0, #48	; 0x30
   1bab4:	b	1bacc <argp_help@@Base+0x5f4>
   1bab8:	add	r2, r0, #64	; 0x40
   1babc:	b	1bacc <argp_help@@Base+0x5f4>
   1bac0:	add	r2, r0, #80	; 0x50
   1bac4:	b	1bacc <argp_help@@Base+0x5f4>
   1bac8:	add	r2, r0, #96	; 0x60
   1bacc:	ldr	r5, [fp, #-132]	; 0xffffff7c
   1bad0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bad4:	sub	sp, sp, #8
   1bad8:	movw	r1, #15401	; 0x3c29
   1badc:	cmp	r0, #0
   1bae0:	movt	r1, #2
   1bae4:	beq	1baf4 <argp_help@@Base+0x61c>
   1bae8:	movw	r3, #15349	; 0x3bf5
   1baec:	stm	sp, {r1, r2}
   1baf0:	b	1bb00 <argp_help@@Base+0x628>
   1baf4:	movw	r3, #15349	; 0x3bf5
   1baf8:	stm	sp, {r1, r2}
   1bafc:	mov	r0, #0
   1bb00:	movt	r3, #2
   1bb04:	mov	r1, #0
   1bb08:	mov	r2, #0
   1bb0c:	bl	1cef4 <argp_failure@@Base>
   1bb10:	add	sp, sp, #8
   1bb14:	ldr	r2, [sl, #32]
   1bb18:	mov	r0, #0
   1bb1c:	mov	r1, #0
   1bb20:	mov	r3, #0
   1bb24:	str	r0, [fp, #-108]	; 0xffffff94
   1bb28:	mov	r0, r5
   1bb2c:	bl	20628 <argp_failure@@Base+0x3734>
   1bb30:	cmp	r0, #0
   1bb34:	beq	1c9c8 <argp_help@@Base+0x14f0>
   1bb38:	mov	r9, r0
   1bb3c:	tst	r6, #11
   1bb40:	str	r5, [fp, #-132]	; 0xffffff7c
   1bb44:	beq	1bd10 <argp_help@@Base+0x838>
   1bb48:	ldr	r0, [fp, #-104]	; 0xffffff98
   1bb4c:	mov	r1, #0
   1bb50:	bl	1d118 <argp_failure@@Base+0x224>
   1bb54:	ldr	r4, [r0, #4]
   1bb58:	str	r0, [fp, #-108]	; 0xffffff94
   1bb5c:	cmp	r4, #0
   1bb60:	beq	1bd10 <argp_help@@Base+0x838>
   1bb64:	ldr	r6, [r0]
   1bb68:	movw	sl, #8832	; 0x2280
   1bb6c:	mov	r5, r4
   1bb70:	movt	sl, #2
   1bb74:	str	r6, [fp, #-100]	; 0xffffff9c
   1bb78:	ldr	r7, [r6, #4]
   1bb7c:	cmp	r7, #0
   1bb80:	bne	1bb9c <argp_help@@Base+0x6c4>
   1bb84:	subs	r5, r5, #1
   1bb88:	add	r6, r6, #28
   1bb8c:	beq	1bbf0 <argp_help@@Base+0x718>
   1bb90:	ldr	r7, [r6, #4]
   1bb94:	cmp	r7, #0
   1bb98:	beq	1bb84 <argp_help@@Base+0x6ac>
   1bb9c:	ldr	r0, [r6]
   1bba0:	add	r8, r0, #12
   1bba4:	ldr	r0, [r8, #-12]
   1bba8:	cmp	r0, #0
   1bbac:	bne	1bbc8 <argp_help@@Base+0x6f0>
   1bbb0:	subs	r7, r7, #1
   1bbb4:	add	r8, r8, #24
   1bbb8:	beq	1bb84 <argp_help@@Base+0x6ac>
   1bbbc:	ldr	r0, [r8, #-12]
   1bbc0:	cmp	r0, #0
   1bbc4:	beq	1bbb0 <argp_help@@Base+0x6d8>
   1bbc8:	ldrb	r1, [r8]
   1bbcc:	tst	r1, #2
   1bbd0:	bne	1bbb0 <argp_help@@Base+0x6d8>
   1bbd4:	mov	r1, sl
   1bbd8:	bl	1152c <strcmp@plt>
   1bbdc:	cmp	r0, #0
   1bbe0:	bne	1bbb0 <argp_help@@Base+0x6d8>
   1bbe4:	cmp	r6, #0
   1bbe8:	mvnne	r0, #0
   1bbec:	strne	r0, [r6, #12]
   1bbf0:	ldr	r6, [fp, #-100]	; 0xffffff9c
   1bbf4:	movw	sl, #14075	; 0x36fb
   1bbf8:	mov	r8, r4
   1bbfc:	movt	sl, #2
   1bc00:	ldr	r7, [r6, #4]
   1bc04:	cmp	r7, #0
   1bc08:	bne	1bc24 <argp_help@@Base+0x74c>
   1bc0c:	subs	r8, r8, #1
   1bc10:	add	r6, r6, #28
   1bc14:	beq	1bc78 <argp_help@@Base+0x7a0>
   1bc18:	ldr	r7, [r6, #4]
   1bc1c:	cmp	r7, #0
   1bc20:	beq	1bc0c <argp_help@@Base+0x734>
   1bc24:	ldr	r0, [r6]
   1bc28:	add	r5, r0, #12
   1bc2c:	ldr	r0, [r5, #-12]
   1bc30:	cmp	r0, #0
   1bc34:	bne	1bc50 <argp_help@@Base+0x778>
   1bc38:	subs	r7, r7, #1
   1bc3c:	add	r5, r5, #24
   1bc40:	beq	1bc0c <argp_help@@Base+0x734>
   1bc44:	ldr	r0, [r5, #-12]
   1bc48:	cmp	r0, #0
   1bc4c:	beq	1bc38 <argp_help@@Base+0x760>
   1bc50:	ldrb	r1, [r5]
   1bc54:	tst	r1, #2
   1bc58:	bne	1bc38 <argp_help@@Base+0x760>
   1bc5c:	mov	r1, sl
   1bc60:	bl	1152c <strcmp@plt>
   1bc64:	cmp	r0, #0
   1bc68:	bne	1bc38 <argp_help@@Base+0x760>
   1bc6c:	cmp	r6, #0
   1bc70:	mvnne	r0, #0
   1bc74:	strne	r0, [r6, #12]
   1bc78:	cmp	r4, #0
   1bc7c:	beq	1cb2c <argp_help@@Base+0x1654>
   1bc80:	sub	r2, r4, #1
   1bc84:	ldr	r6, [fp, #-128]	; 0xffffff80
   1bc88:	movw	sl, #23176	; 0x5a88
   1bc8c:	and	r0, r4, #3
   1bc90:	mov	r1, #0
   1bc94:	cmp	r2, #3
   1bc98:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1bc9c:	movt	sl, #3
   1bca0:	bcc	1bcdc <argp_help@@Base+0x804>
   1bca4:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1bca8:	sub	r3, r4, r0
   1bcac:	mov	r1, #0
   1bcb0:	add	r7, r1, #3
   1bcb4:	str	r1, [r2, #24]
   1bcb8:	str	r7, [r2, #108]	; 0x6c
   1bcbc:	add	r7, r1, #2
   1bcc0:	str	r7, [r2, #80]	; 0x50
   1bcc4:	add	r7, r1, #1
   1bcc8:	add	r1, r1, #4
   1bccc:	str	r7, [r2, #52]	; 0x34
   1bcd0:	add	r2, r2, #112	; 0x70
   1bcd4:	cmp	r3, r1
   1bcd8:	bne	1bcb0 <argp_help@@Base+0x7d8>
   1bcdc:	cmp	r0, #0
   1bce0:	beq	1bcf8 <argp_help@@Base+0x820>
   1bce4:	add	r2, r2, #24
   1bce8:	str	r1, [r2], #28
   1bcec:	subs	r0, r0, #1
   1bcf0:	add	r1, r1, #1
   1bcf4:	bne	1bce8 <argp_help@@Base+0x810>
   1bcf8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1bcfc:	movw	r3, #58684	; 0xe53c
   1bd00:	mov	r1, r4
   1bd04:	mov	r2, #28
   1bd08:	movt	r3, #1
   1bd0c:	bl	117d8 <qsort@plt>
   1bd10:	tst	r6, #3
   1bd14:	beq	1cb40 <argp_help@@Base+0x1668>
   1bd18:	ldr	r1, [fp, #-104]	; 0xffffff98
   1bd1c:	ldr	r0, [r1, #8]
   1bd20:	ldr	r1, [r1, #16]
   1bd24:	bl	1d8b4 <argp_failure@@Base+0x9c0>
   1bd28:	mov	r2, r0
   1bd2c:	add	r0, r0, #7
   1bd30:	bic	r0, r0, #7
   1bd34:	sub	r5, sp, r0
   1bd38:	mov	sp, r5
   1bd3c:	mov	r0, r5
   1bd40:	mov	r1, #0
   1bd44:	bl	11718 <memset@plt>
   1bd48:	movw	r7, #15132	; 0x3b1c
   1bd4c:	movt	r7, #2
   1bd50:	b	1bd74 <argp_help@@Base+0x89c>
   1bd54:	add	r1, r0, #1
   1bd58:	str	r1, [r9, #28]
   1bd5c:	mov	r1, #10
   1bd60:	strb	r1, [r0]
   1bd64:	cmp	r7, #0
   1bd68:	movw	r7, #15139	; 0x3b23
   1bd6c:	movt	r7, #2
   1bd70:	beq	1bf38 <argp_help@@Base+0xa60>
   1bd74:	movw	r0, #23176	; 0x5a88
   1bd78:	ldr	r1, [r9, #24]
   1bd7c:	ldr	r2, [r9, #28]
   1bd80:	mov	sl, r6
   1bd84:	movt	r0, #3
   1bd88:	ldr	r6, [r0, #28]
   1bd8c:	ldr	r0, [r9, #16]
   1bd90:	sub	r1, r2, r1
   1bd94:	cmp	r1, r0
   1bd98:	bls	1bda4 <argp_help@@Base+0x8cc>
   1bd9c:	mov	r0, r9
   1bda0:	bl	206f4 <argp_failure@@Base+0x3800>
   1bda4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bda8:	movw	r1, #15126	; 0x3b16
   1bdac:	ldr	r4, [r9, #12]
   1bdb0:	mov	r0, r9
   1bdb4:	mov	r2, r7
   1bdb8:	str	r6, [r9, #12]
   1bdbc:	str	r5, [fp, #-88]	; 0xffffffa8
   1bdc0:	movt	r1, #2
   1bdc4:	bl	20d5c <argp_failure@@Base+0x3e68>
   1bdc8:	movw	r0, #23176	; 0x5a88
   1bdcc:	ldr	r1, [r9, #24]
   1bdd0:	ldr	r2, [r9, #28]
   1bdd4:	movt	r0, #3
   1bdd8:	ldr	r6, [r0, #28]
   1bddc:	ldr	r0, [r9, #16]
   1bde0:	sub	r1, r2, r1
   1bde4:	cmp	r1, r0
   1bde8:	bls	1bdf4 <argp_help@@Base+0x91c>
   1bdec:	mov	r0, r9
   1bdf0:	bl	206f4 <argp_failure@@Base+0x3800>
   1bdf4:	ldr	r8, [r9, #4]
   1bdf8:	str	r6, [r9, #4]
   1bdfc:	mov	r6, sl
   1be00:	tst	sl, #2
   1be04:	bne	1be1c <argp_help@@Base+0x944>
   1be08:	ldr	r0, [fp, #-108]	; 0xffffff94
   1be0c:	mov	r1, r9
   1be10:	bl	1d928 <argp_failure@@Base+0xa34>
   1be14:	orr	r6, r6, #2
   1be18:	b	1be80 <argp_help@@Base+0x9a8>
   1be1c:	ldr	r0, [fp, #-108]	; 0xffffff94
   1be20:	ldr	r0, [r0, #4]
   1be24:	cmp	r0, #0
   1be28:	beq	1be80 <argp_help@@Base+0x9a8>
   1be2c:	ldr	r0, [r9, #28]
   1be30:	ldr	r1, [r9, #32]
   1be34:	add	r2, r0, #12
   1be38:	cmp	r2, r1
   1be3c:	bls	1be58 <argp_help@@Base+0x980>
   1be40:	mov	r0, r9
   1be44:	mov	r1, #12
   1be48:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1be4c:	cmp	r0, #0
   1be50:	beq	1be80 <argp_help@@Base+0x9a8>
   1be54:	ldr	r0, [r9, #28]
   1be58:	movw	r1, #15872	; 0x3e00
   1be5c:	movt	r1, #2
   1be60:	vldr	d16, [r1]
   1be64:	movw	r1, #11822	; 0x2e2e
   1be68:	movt	r1, #23854	; 0x5d2e
   1be6c:	str	r1, [r0, #8]
   1be70:	vst1.8	{d16}, [r0]
   1be74:	ldr	r0, [r9, #28]
   1be78:	add	r0, r0, #12
   1be7c:	str	r0, [r9, #28]
   1be80:	sub	sp, sp, #8
   1be84:	str	r9, [sp]
   1be88:	sub	r2, fp, #88	; 0x58
   1be8c:	mov	r3, #1
   1be90:	ldr	r0, [fp, #-104]	; 0xffffff98
   1be94:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1be98:	bl	1dd44 <argp_failure@@Base+0xe50>
   1be9c:	add	sp, sp, #8
   1bea0:	mov	r7, r0
   1bea4:	ldr	r2, [r9, #24]
   1bea8:	ldr	r0, [r9, #28]
   1beac:	ldr	r1, [r9, #16]
   1beb0:	sub	r2, r0, r2
   1beb4:	cmp	r2, r1
   1beb8:	bls	1bef4 <argp_help@@Base+0xa1c>
   1bebc:	mov	r0, r9
   1bec0:	bl	206f4 <argp_failure@@Base+0x3800>
   1bec4:	ldr	r2, [r9, #24]
   1bec8:	ldr	r0, [r9, #28]
   1becc:	ldr	r1, [r9, #16]
   1bed0:	sub	r2, r0, r2
   1bed4:	cmp	r2, r1
   1bed8:	str	r4, [r9, #12]
   1bedc:	bhi	1bf00 <argp_help@@Base+0xa28>
   1bee0:	str	r8, [r9, #4]
   1bee4:	ldr	r1, [r9, #32]
   1bee8:	cmp	r0, r1
   1beec:	bcc	1bd54 <argp_help@@Base+0x87c>
   1bef0:	b	1bf1c <argp_help@@Base+0xa44>
   1bef4:	cmp	r2, r1
   1bef8:	str	r4, [r9, #12]
   1befc:	bls	1bee0 <argp_help@@Base+0xa08>
   1bf00:	mov	r0, r9
   1bf04:	bl	206f4 <argp_failure@@Base+0x3800>
   1bf08:	ldr	r0, [r9, #28]
   1bf0c:	str	r8, [r9, #4]
   1bf10:	ldr	r1, [r9, #32]
   1bf14:	cmp	r0, r1
   1bf18:	bcc	1bd54 <argp_help@@Base+0x87c>
   1bf1c:	mov	r0, r9
   1bf20:	mov	r1, #1
   1bf24:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1bf28:	cmp	r0, #0
   1bf2c:	beq	1bd64 <argp_help@@Base+0x88c>
   1bf30:	ldr	r0, [r9, #28]
   1bf34:	b	1bd54 <argp_help@@Base+0x87c>
   1bf38:	movw	sl, #23176	; 0x5a88
   1bf3c:	mov	r5, #1
   1bf40:	movt	sl, #3
   1bf44:	tst	r6, #16
   1bf48:	beq	1bf74 <argp_help@@Base+0xa9c>
   1bf4c:	sub	sp, sp, #8
   1bf50:	mov	r0, #1
   1bf54:	mov	r2, #0
   1bf58:	mov	r3, #0
   1bf5c:	stm	sp, {r0, r9}
   1bf60:	ldr	r0, [fp, #-104]	; 0xffffff98
   1bf64:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1bf68:	bl	1e058 <argp_failure@@Base+0x1164>
   1bf6c:	add	sp, sp, #8
   1bf70:	orr	r5, r0, r5
   1bf74:	tst	r6, #4
   1bf78:	bne	1c9d8 <argp_help@@Base+0x1500>
   1bf7c:	tst	r6, #8
   1bf80:	beq	1c9fc <argp_help@@Base+0x1524>
   1bf84:	ldr	r0, [fp, #-108]	; 0xffffff94
   1bf88:	ldr	r1, [r0, #4]
   1bf8c:	cmp	r1, #0
   1bf90:	beq	1c9fc <argp_help@@Base+0x1524>
   1bf94:	str	r6, [fp, #-128]	; 0xffffff80
   1bf98:	cmp	r5, #0
   1bf9c:	ldr	r4, [fp, #-108]	; 0xffffff94
   1bfa0:	beq	1bfe0 <argp_help@@Base+0xb08>
   1bfa4:	ldr	r0, [r9, #28]
   1bfa8:	ldr	r1, [r9, #32]
   1bfac:	cmp	r0, r1
   1bfb0:	bcc	1bfcc <argp_help@@Base+0xaf4>
   1bfb4:	mov	r0, r9
   1bfb8:	mov	r1, #1
   1bfbc:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1bfc0:	cmp	r0, #0
   1bfc4:	beq	1bfdc <argp_help@@Base+0xb04>
   1bfc8:	ldr	r0, [r9, #28]
   1bfcc:	add	r1, r0, #1
   1bfd0:	str	r1, [r9, #28]
   1bfd4:	mov	r1, #10
   1bfd8:	strb	r1, [r0]
   1bfdc:	ldr	r1, [r4, #4]
   1bfe0:	ldr	r5, [r4]
   1bfe4:	mov	r0, #0
   1bfe8:	cmp	r1, #0
   1bfec:	str	r0, [fp, #-44]	; 0xffffffd4
   1bff0:	str	r0, [fp, #-48]	; 0xffffffd0
   1bff4:	str	r0, [fp, #-40]	; 0xffffffd8
   1bff8:	beq	1cb18 <argp_help@@Base+0x1640>
   1bffc:	add	r0, r9, #28
   1c000:	str	r0, [fp, #-100]	; 0xffffff9c
   1c004:	b	1c020 <argp_help@@Base+0xb48>
   1c008:	ldr	r1, [fp, #-116]	; 0xffffff8c
   1c00c:	ldr	r0, [fp, #-120]	; 0xffffff88
   1c010:	add	r5, r5, #28
   1c014:	subs	r1, r1, #1
   1c018:	str	r0, [r9, #12]
   1c01c:	beq	1cb04 <argp_help@@Base+0x162c>
   1c020:	ldr	r0, [r5, #8]
   1c024:	str	r1, [fp, #-116]	; 0xffffff8c
   1c028:	ldr	r1, [r9, #24]
   1c02c:	ldr	r2, [r9, #28]
   1c030:	ldr	r4, [r5]
   1c034:	str	r0, [fp, #-92]	; 0xffffffa4
   1c038:	ldr	r0, [r9, #16]
   1c03c:	sub	r1, r2, r1
   1c040:	cmp	r1, r0
   1c044:	bls	1c050 <argp_help@@Base+0xb78>
   1c048:	mov	r0, r9
   1c04c:	bl	206f4 <argp_failure@@Base+0x3800>
   1c050:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c054:	mov	r7, #0
   1c058:	ldr	r1, [r9, #12]
   1c05c:	ldr	r2, [r9, #4]
   1c060:	mov	r8, r4
   1c064:	str	r7, [r9, #4]
   1c068:	str	r0, [fp, #-72]	; 0xffffffb8
   1c06c:	mov	r0, #1
   1c070:	str	r1, [fp, #-120]	; 0xffffff88
   1c074:	str	r2, [fp, #-124]	; 0xffffff84
   1c078:	str	r0, [fp, #-76]	; 0xffffffb4
   1c07c:	sub	r0, fp, #48	; 0x30
   1c080:	str	r0, [fp, #-80]	; 0xffffffb0
   1c084:	str	r9, [fp, #-84]	; 0xffffffac
   1c088:	str	r5, [fp, #-88]	; 0xffffffa8
   1c08c:	ldrb	r0, [r4, #12]
   1c090:	tst	r0, #8
   1c094:	bne	1c0dc <argp_help@@Base+0xc04>
   1c098:	ldr	r0, [r5, #4]
   1c09c:	cmp	r0, #0
   1c0a0:	beq	1c0dc <argp_help@@Base+0xc04>
   1c0a4:	add	r1, r4, #12
   1c0a8:	ldr	r2, [r1, #-12]
   1c0ac:	cmp	r2, #0
   1c0b0:	bne	1c0cc <argp_help@@Base+0xbf4>
   1c0b4:	add	r1, r1, #24
   1c0b8:	subs	r0, r0, #1
   1c0bc:	beq	1c0dc <argp_help@@Base+0xc04>
   1c0c0:	ldr	r2, [r1, #-12]
   1c0c4:	cmp	r2, #0
   1c0c8:	beq	1c0b4 <argp_help@@Base+0xbdc>
   1c0cc:	ldrb	r2, [r1]
   1c0d0:	tst	r2, #2
   1c0d4:	bne	1c0b4 <argp_help@@Base+0xbdc>
   1c0d8:	mov	r7, #1
   1c0dc:	ldr	r1, [r9, #24]
   1c0e0:	ldr	r2, [r9, #28]
   1c0e4:	ldr	r0, [r9, #16]
   1c0e8:	ldr	r4, [sl, #8]
   1c0ec:	sub	r1, r2, r1
   1c0f0:	cmp	r1, r0
   1c0f4:	bls	1c100 <argp_help@@Base+0xc28>
   1c0f8:	mov	r0, r9
   1c0fc:	bl	206f4 <argp_failure@@Base+0x3800>
   1c100:	str	r4, [r9, #12]
   1c104:	mov	r4, r8
   1c108:	str	r5, [fp, #-112]	; 0xffffff90
   1c10c:	ldr	r6, [r5, #4]
   1c110:	cmp	r6, #0
   1c114:	beq	1c418 <argp_help@@Base+0xf40>
   1c118:	cmp	r7, #0
   1c11c:	beq	1c2bc <argp_help@@Base+0xde4>
   1c120:	add	r7, r4, #12
   1c124:	ldr	r5, [r7]
   1c128:	tst	r5, #8
   1c12c:	bne	1c138 <argp_help@@Base+0xc60>
   1c130:	b	1c150 <argp_help@@Base+0xc78>
   1c134:	mov	r4, r8
   1c138:	add	r7, r7, #24
   1c13c:	subs	r6, r6, #1
   1c140:	beq	1c418 <argp_help@@Base+0xf40>
   1c144:	ldr	r5, [r7]
   1c148:	tst	r5, #8
   1c14c:	bne	1c138 <argp_help@@Base+0xc60>
   1c150:	ldr	r4, [r7, #-8]
   1c154:	sub	r0, r4, #1
   1c158:	cmp	r0, #254	; 0xfe
   1c15c:	bhi	1c134 <argp_help@@Base+0xc5c>
   1c160:	bl	116a0 <__ctype_b_loc@plt>
   1c164:	ldr	r0, [r0]
   1c168:	add	r0, r0, r4, lsl #1
   1c16c:	ldrb	r0, [r0, #1]
   1c170:	tst	r0, #64	; 0x40
   1c174:	bne	1c18c <argp_help@@Base+0xcb4>
   1c178:	mov	r4, r8
   1c17c:	add	r7, r7, #24
   1c180:	subs	r6, r6, #1
   1c184:	bne	1c144 <argp_help@@Base+0xc6c>
   1c188:	b	1c418 <argp_help@@Base+0xf40>
   1c18c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c190:	ldrb	r0, [r0]
   1c194:	cmp	r4, r0
   1c198:	bne	1c26c <argp_help@@Base+0xd94>
   1c19c:	tst	r5, #2
   1c1a0:	mov	r4, r8
   1c1a4:	bne	1c2a0 <argp_help@@Base+0xdc8>
   1c1a8:	ldr	r0, [sl, #8]
   1c1ac:	sub	r1, fp, #88	; 0x58
   1c1b0:	bl	1eb40 <argp_failure@@Base+0x1c4c>
   1c1b4:	ldr	r0, [r9, #28]
   1c1b8:	ldr	r1, [r9, #32]
   1c1bc:	cmp	r0, r1
   1c1c0:	bcc	1c1e0 <argp_help@@Base+0xd08>
   1c1c4:	mov	r0, r9
   1c1c8:	mov	r1, #1
   1c1cc:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c1d0:	cmp	r0, #0
   1c1d4:	beq	1c1f4 <argp_help@@Base+0xd1c>
   1c1d8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c1dc:	ldr	r0, [r0]
   1c1e0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c1e4:	add	r1, r0, #1
   1c1e8:	str	r1, [r2]
   1c1ec:	mov	r1, #45	; 0x2d
   1c1f0:	strb	r1, [r0]
   1c1f4:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c1f8:	ldr	r0, [r9, #28]
   1c1fc:	ldr	r1, [r9, #32]
   1c200:	ldrb	r5, [r2]
   1c204:	cmp	r0, r1
   1c208:	bcc	1c228 <argp_help@@Base+0xd50>
   1c20c:	mov	r0, r9
   1c210:	mov	r1, #1
   1c214:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c218:	cmp	r0, #0
   1c21c:	beq	1c238 <argp_help@@Base+0xd60>
   1c220:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c224:	ldr	r0, [r0]
   1c228:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c22c:	add	r1, r0, #1
   1c230:	str	r1, [r2]
   1c234:	strb	r5, [r0]
   1c238:	ldr	r0, [sl]
   1c23c:	ldr	r2, [r4, #8]
   1c240:	cmp	r0, #0
   1c244:	beq	1c280 <argp_help@@Base+0xda8>
   1c248:	cmp	r2, #0
   1c24c:	beq	1c2a0 <argp_help@@Base+0xdc8>
   1c250:	ldrb	r0, [r4, #12]
   1c254:	tst	r0, #1
   1c258:	bne	1c290 <argp_help@@Base+0xdb8>
   1c25c:	movw	r1, #4008	; 0xfa8
   1c260:	mov	r0, r9
   1c264:	movt	r1, #2
   1c268:	b	1c29c <argp_help@@Base+0xdc4>
   1c26c:	mov	r4, r8
   1c270:	add	r7, r7, #24
   1c274:	subs	r6, r6, #1
   1c278:	bne	1c144 <argp_help@@Base+0xc6c>
   1c27c:	b	1c418 <argp_help@@Base+0xf40>
   1c280:	cmp	r2, #0
   1c284:	movne	r0, #1
   1c288:	strne	r0, [fp, #-40]	; 0xffffffd8
   1c28c:	b	1c2a0 <argp_help@@Base+0xdc8>
   1c290:	movw	r1, #15841	; 0x3de1
   1c294:	mov	r0, r9
   1c298:	movt	r1, #2
   1c29c:	bl	20d5c <argp_failure@@Base+0x3e68>
   1c2a0:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c2a4:	add	r0, r0, #1
   1c2a8:	str	r0, [fp, #-92]	; 0xffffffa4
   1c2ac:	add	r7, r7, #24
   1c2b0:	subs	r6, r6, #1
   1c2b4:	bne	1c144 <argp_help@@Base+0xc6c>
   1c2b8:	b	1c418 <argp_help@@Base+0xf40>
   1c2bc:	add	r7, r4, #12
   1c2c0:	ldr	r5, [r7]
   1c2c4:	tst	r5, #8
   1c2c8:	bne	1c2d8 <argp_help@@Base+0xe00>
   1c2cc:	b	1c2f0 <argp_help@@Base+0xe18>
   1c2d0:	movw	sl, #23176	; 0x5a88
   1c2d4:	movt	sl, #3
   1c2d8:	add	r7, r7, #24
   1c2dc:	subs	r6, r6, #1
   1c2e0:	beq	1c418 <argp_help@@Base+0xf40>
   1c2e4:	ldr	r5, [r7]
   1c2e8:	tst	r5, #8
   1c2ec:	bne	1c2d8 <argp_help@@Base+0xe00>
   1c2f0:	ldr	sl, [r7, #-8]
   1c2f4:	sub	r0, sl, #1
   1c2f8:	cmp	r0, #254	; 0xfe
   1c2fc:	bhi	1c2d0 <argp_help@@Base+0xdf8>
   1c300:	bl	116a0 <__ctype_b_loc@plt>
   1c304:	ldr	r0, [r0]
   1c308:	add	r0, r0, sl, lsl #1
   1c30c:	ldrb	r0, [r0, #1]
   1c310:	tst	r0, #64	; 0x40
   1c314:	beq	1c2d0 <argp_help@@Base+0xdf8>
   1c318:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c31c:	ldrb	r0, [r0]
   1c320:	cmp	sl, r0
   1c324:	bne	1c2d0 <argp_help@@Base+0xdf8>
   1c328:	movw	sl, #23176	; 0x5a88
   1c32c:	tst	r5, #2
   1c330:	movt	sl, #3
   1c334:	bne	1c400 <argp_help@@Base+0xf28>
   1c338:	ldr	r0, [sl, #8]
   1c33c:	sub	r1, fp, #88	; 0x58
   1c340:	bl	1eb40 <argp_failure@@Base+0x1c4c>
   1c344:	ldr	r0, [r9, #28]
   1c348:	ldr	r1, [r9, #32]
   1c34c:	cmp	r0, r1
   1c350:	bcc	1c370 <argp_help@@Base+0xe98>
   1c354:	mov	r0, r9
   1c358:	mov	r1, #1
   1c35c:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c360:	cmp	r0, #0
   1c364:	beq	1c384 <argp_help@@Base+0xeac>
   1c368:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c36c:	ldr	r0, [r0]
   1c370:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c374:	add	r1, r0, #1
   1c378:	str	r1, [r2]
   1c37c:	mov	r1, #45	; 0x2d
   1c380:	strb	r1, [r0]
   1c384:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c388:	ldr	r0, [r9, #28]
   1c38c:	ldr	r1, [r9, #32]
   1c390:	ldrb	r5, [r2]
   1c394:	cmp	r0, r1
   1c398:	bcc	1c3b8 <argp_help@@Base+0xee0>
   1c39c:	mov	r0, r9
   1c3a0:	mov	r1, #1
   1c3a4:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c3a8:	cmp	r0, #0
   1c3ac:	beq	1c3c8 <argp_help@@Base+0xef0>
   1c3b0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c3b4:	ldr	r0, [r0]
   1c3b8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c3bc:	add	r1, r0, #1
   1c3c0:	str	r1, [r2]
   1c3c4:	strb	r5, [r0]
   1c3c8:	ldr	r2, [r4, #8]
   1c3cc:	cmp	r2, #0
   1c3d0:	beq	1c400 <argp_help@@Base+0xf28>
   1c3d4:	ldrb	r0, [r4, #12]
   1c3d8:	tst	r0, #1
   1c3dc:	bne	1c3f0 <argp_help@@Base+0xf18>
   1c3e0:	movw	r1, #4008	; 0xfa8
   1c3e4:	mov	r0, r9
   1c3e8:	movt	r1, #2
   1c3ec:	b	1c3fc <argp_help@@Base+0xf24>
   1c3f0:	movw	r1, #15841	; 0x3de1
   1c3f4:	mov	r0, r9
   1c3f8:	movt	r1, #2
   1c3fc:	bl	20d5c <argp_failure@@Base+0x3e68>
   1c400:	ldr	r0, [fp, #-92]	; 0xffffffa4
   1c404:	add	r0, r0, #1
   1c408:	str	r0, [fp, #-92]	; 0xffffffa4
   1c40c:	add	r7, r7, #24
   1c410:	subs	r6, r6, #1
   1c414:	bne	1c2e4 <argp_help@@Base+0xe0c>
   1c418:	ldrb	r0, [r4, #12]
   1c41c:	tst	r0, #8
   1c420:	bne	1c4f0 <argp_help@@Base+0x1018>
   1c424:	ldr	r1, [r9, #24]
   1c428:	ldr	r2, [r9, #28]
   1c42c:	ldr	r0, [r9, #16]
   1c430:	ldr	r4, [sl, #12]
   1c434:	sub	r1, r2, r1
   1c438:	cmp	r1, r0
   1c43c:	bls	1c448 <argp_help@@Base+0xf70>
   1c440:	mov	r0, r9
   1c444:	bl	206f4 <argp_failure@@Base+0x3800>
   1c448:	ldr	r0, [fp, #-112]	; 0xffffff90
   1c44c:	str	r4, [r9, #12]
   1c450:	mov	r4, r8
   1c454:	ldr	r5, [r0, #4]
   1c458:	cmp	r5, #0
   1c45c:	beq	1c5d8 <argp_help@@Base+0x1100>
   1c460:	add	r6, r4, #12
   1c464:	ldr	r0, [r6, #-12]
   1c468:	cmp	r0, #0
   1c46c:	bne	1c49c <argp_help@@Base+0xfc4>
   1c470:	b	1c484 <argp_help@@Base+0xfac>
   1c474:	movw	r1, #15851	; 0x3deb
   1c478:	mov	r0, r9
   1c47c:	movt	r1, #2
   1c480:	bl	20d5c <argp_failure@@Base+0x3e68>
   1c484:	add	r6, r6, #24
   1c488:	subs	r5, r5, #1
   1c48c:	beq	1c5d8 <argp_help@@Base+0x1100>
   1c490:	ldr	r0, [r6, #-12]
   1c494:	cmp	r0, #0
   1c498:	beq	1c484 <argp_help@@Base+0xfac>
   1c49c:	ldrb	r0, [r6]
   1c4a0:	tst	r0, #2
   1c4a4:	bne	1c484 <argp_help@@Base+0xfac>
   1c4a8:	ldr	r0, [sl, #12]
   1c4ac:	sub	r1, fp, #88	; 0x58
   1c4b0:	bl	1eb40 <argp_failure@@Base+0x1c4c>
   1c4b4:	ldr	r2, [r6, #-12]
   1c4b8:	movw	r1, #15846	; 0x3de6
   1c4bc:	mov	r0, r9
   1c4c0:	movt	r1, #2
   1c4c4:	bl	20d5c <argp_failure@@Base+0x3e68>
   1c4c8:	ldr	r2, [r4, #8]
   1c4cc:	cmp	r2, #0
   1c4d0:	beq	1c484 <argp_help@@Base+0xfac>
   1c4d4:	ldrb	r0, [r4, #12]
   1c4d8:	tst	r0, #1
   1c4dc:	beq	1c474 <argp_help@@Base+0xf9c>
   1c4e0:	movw	r1, #15855	; 0x3def
   1c4e4:	mov	r0, r9
   1c4e8:	movt	r1, #2
   1c4ec:	b	1c480 <argp_help@@Base+0xfa8>
   1c4f0:	ldr	r1, [r9, #24]
   1c4f4:	ldr	r2, [r9, #28]
   1c4f8:	ldr	r0, [r9, #16]
   1c4fc:	ldr	r4, [sl, #16]
   1c500:	sub	r1, r2, r1
   1c504:	cmp	r1, r0
   1c508:	bls	1c514 <argp_help@@Base+0x103c>
   1c50c:	mov	r0, r9
   1c510:	bl	206f4 <argp_failure@@Base+0x3800>
   1c514:	ldr	r0, [fp, #-112]	; 0xffffff90
   1c518:	str	r4, [r9, #12]
   1c51c:	mov	r4, r8
   1c520:	ldr	r6, [r0, #4]
   1c524:	cmp	r6, #0
   1c528:	beq	1c5d8 <argp_help@@Base+0x1100>
   1c52c:	add	r8, r4, #12
   1c530:	ldr	r0, [r8, #-12]
   1c534:	cmp	r0, #0
   1c538:	bne	1c574 <argp_help@@Base+0x109c>
   1c53c:	b	1c55c <argp_help@@Base+0x1084>
   1c540:	mov	r1, r5
   1c544:	mov	r2, r7
   1c548:	bl	11598 <memcpy@plt>
   1c54c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c550:	ldr	r0, [r1]
   1c554:	add	r0, r0, r7
   1c558:	str	r0, [r1]
   1c55c:	add	r8, r8, #24
   1c560:	subs	r6, r6, #1
   1c564:	beq	1c5d8 <argp_help@@Base+0x1100>
   1c568:	ldr	r0, [r8, #-12]
   1c56c:	cmp	r0, #0
   1c570:	beq	1c55c <argp_help@@Base+0x1084>
   1c574:	ldrb	r0, [r8]
   1c578:	tst	r0, #2
   1c57c:	bne	1c55c <argp_help@@Base+0x1084>
   1c580:	ldr	r0, [sl, #16]
   1c584:	sub	r1, fp, #88	; 0x58
   1c588:	bl	1eb40 <argp_failure@@Base+0x1c4c>
   1c58c:	ldr	r5, [r8, #-12]
   1c590:	mov	r0, r5
   1c594:	bl	116c4 <strlen@plt>
   1c598:	cmp	r0, #0
   1c59c:	beq	1c55c <argp_help@@Base+0x1084>
   1c5a0:	mov	r7, r0
   1c5a4:	ldr	r0, [r9, #28]
   1c5a8:	ldr	r1, [r9, #32]
   1c5ac:	add	r2, r0, r7
   1c5b0:	cmp	r2, r1
   1c5b4:	bls	1c540 <argp_help@@Base+0x1068>
   1c5b8:	mov	r0, r9
   1c5bc:	mov	r1, r7
   1c5c0:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c5c4:	cmp	r0, #0
   1c5c8:	beq	1c55c <argp_help@@Base+0x1084>
   1c5cc:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c5d0:	ldr	r0, [r0]
   1c5d4:	b	1c540 <argp_help@@Base+0x1068>
   1c5d8:	ldr	r1, [r9, #24]
   1c5dc:	ldr	r2, [r9, #28]
   1c5e0:	ldr	r0, [r9, #16]
   1c5e4:	sub	r1, r2, r1
   1c5e8:	cmp	r1, r0
   1c5ec:	bls	1c5f8 <argp_help@@Base+0x1120>
   1c5f0:	mov	r0, r9
   1c5f4:	bl	206f4 <argp_failure@@Base+0x3800>
   1c5f8:	mov	r0, #0
   1c5fc:	ldr	r5, [fp, #-112]	; 0xffffff90
   1c600:	str	r0, [r9, #4]
   1c604:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1c608:	cmp	r0, #0
   1c60c:	beq	1c668 <argp_help@@Base+0x1190>
   1c610:	ldrb	r0, [r4, #12]
   1c614:	mov	r6, r4
   1c618:	tst	r0, #8
   1c61c:	bne	1c648 <argp_help@@Base+0x1170>
   1c620:	ldr	r4, [r6, #4]
   1c624:	sub	r0, r4, #1
   1c628:	cmp	r0, #254	; 0xfe
   1c62c:	bhi	1c648 <argp_help@@Base+0x1170>
   1c630:	bl	116a0 <__ctype_b_loc@plt>
   1c634:	ldr	r0, [r0]
   1c638:	add	r0, r0, r4, lsl #1
   1c63c:	ldrb	r0, [r0, #1]
   1c640:	tst	r0, #64	; 0x40
   1c644:	bne	1c97c <argp_help@@Base+0x14a4>
   1c648:	ldr	r0, [r6]
   1c64c:	cmp	r0, #0
   1c650:	bne	1c97c <argp_help@@Base+0x14a4>
   1c654:	ldr	r1, [r5, #20]
   1c658:	ldr	r0, [r6, #16]
   1c65c:	sub	r2, fp, #88	; 0x58
   1c660:	bl	1ed4c <argp_failure@@Base+0x1e58>
   1c664:	b	1c978 <argp_help@@Base+0x14a0>
   1c668:	ldr	r6, [r5, #20]
   1c66c:	ldr	r5, [r4, #16]
   1c670:	cmp	r6, #0
   1c674:	mov	r8, r5
   1c678:	beq	1c6b4 <argp_help@@Base+0x11dc>
   1c67c:	ldr	r0, [r6, #20]
   1c680:	mov	r8, r5
   1c684:	cmp	r0, #0
   1c688:	beq	1c6b4 <argp_help@@Base+0x11dc>
   1c68c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1c690:	ldr	r7, [r4, #4]
   1c694:	mov	r0, r6
   1c698:	bl	1982c <argp_parse@@Base+0xd2c>
   1c69c:	ldr	r3, [r6, #20]
   1c6a0:	mov	r2, r0
   1c6a4:	mov	r0, r7
   1c6a8:	mov	r1, r5
   1c6ac:	blx	r3
   1c6b0:	mov	r8, r0
   1c6b4:	cmp	r8, #0
   1c6b8:	beq	1c90c <argp_help@@Base+0x1434>
   1c6bc:	ldrb	r0, [r8]
   1c6c0:	cmp	r0, #0
   1c6c4:	beq	1c8fc <argp_help@@Base+0x1424>
   1c6c8:	ldr	r1, [r9, #24]
   1c6cc:	ldr	r2, [r9, #28]
   1c6d0:	ldr	r0, [r9, #16]
   1c6d4:	str	r5, [fp, #-92]	; 0xffffffa4
   1c6d8:	sub	r1, r2, r1
   1c6dc:	cmp	r1, r0
   1c6e0:	bls	1c6fc <argp_help@@Base+0x1224>
   1c6e4:	mov	r0, r9
   1c6e8:	bl	206f4 <argp_failure@@Base+0x3800>
   1c6ec:	ldr	r1, [r9, #24]
   1c6f0:	ldr	r2, [r9, #28]
   1c6f4:	ldr	r0, [r9, #16]
   1c6f8:	sub	r1, r2, r1
   1c6fc:	ldr	r6, [sl, #20]
   1c700:	ldr	r4, [r9, #20]
   1c704:	cmp	r1, r0
   1c708:	mov	r5, r6
   1c70c:	bls	1c72c <argp_help@@Base+0x1254>
   1c710:	mov	r0, r9
   1c714:	bl	206f4 <argp_failure@@Base+0x3800>
   1c718:	ldr	r1, [r9, #24]
   1c71c:	ldr	r2, [r9, #28]
   1c720:	ldr	r5, [sl, #20]
   1c724:	ldr	r0, [r9, #16]
   1c728:	sub	r1, r2, r1
   1c72c:	bic	r7, r4, r4, asr #31
   1c730:	str	r6, [r9, #4]
   1c734:	cmp	r1, r0
   1c738:	mov	r6, r5
   1c73c:	bls	1c74c <argp_help@@Base+0x1274>
   1c740:	mov	r0, r9
   1c744:	bl	206f4 <argp_failure@@Base+0x3800>
   1c748:	ldr	r6, [sl, #20]
   1c74c:	add	r0, r6, #3
   1c750:	str	r5, [r9, #12]
   1c754:	cmp	r7, r0
   1c758:	bls	1c7b4 <argp_help@@Base+0x12dc>
   1c75c:	ldr	r0, [r9, #28]
   1c760:	ldr	r1, [r9, #32]
   1c764:	ldr	r5, [fp, #-92]	; 0xffffffa4
   1c768:	cmp	r0, r1
   1c76c:	bcc	1c78c <argp_help@@Base+0x12b4>
   1c770:	mov	r0, r9
   1c774:	mov	r1, #1
   1c778:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c77c:	cmp	r0, #0
   1c780:	beq	1c89c <argp_help@@Base+0x13c4>
   1c784:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c788:	ldr	r0, [r0]
   1c78c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c790:	add	r1, r0, #1
   1c794:	str	r1, [r2]
   1c798:	mov	r1, #10
   1c79c:	strb	r1, [r0]
   1c7a0:	mov	r0, r8
   1c7a4:	bl	116c4 <strlen@plt>
   1c7a8:	cmp	r0, #0
   1c7ac:	bne	1c8ac <argp_help@@Base+0x13d4>
   1c7b0:	b	1c8fc <argp_help@@Base+0x1424>
   1c7b4:	cmp	r7, r6
   1c7b8:	bcs	1c848 <argp_help@@Base+0x1370>
   1c7bc:	ldr	r1, [r9, #24]
   1c7c0:	ldr	r2, [r9, #28]
   1c7c4:	ldr	r0, [r9, #16]
   1c7c8:	ldr	r5, [fp, #-92]	; 0xffffffa4
   1c7cc:	sub	r1, r2, r1
   1c7d0:	cmp	r1, r0
   1c7d4:	bls	1c7e0 <argp_help@@Base+0x1308>
   1c7d8:	mov	r0, r9
   1c7dc:	bl	206f4 <argp_failure@@Base+0x3800>
   1c7e0:	ldr	r0, [r9, #20]
   1c7e4:	cmp	r0, #0
   1c7e8:	subgt	r6, r6, r0
   1c7ec:	cmp	r6, #1
   1c7f0:	bge	1c81c <argp_help@@Base+0x1344>
   1c7f4:	b	1c89c <argp_help@@Base+0x13c4>
   1c7f8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c7fc:	ldr	r0, [r0]
   1c800:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c804:	add	r1, r0, #1
   1c808:	str	r1, [r2]
   1c80c:	mov	r1, #32
   1c810:	strb	r1, [r0]
   1c814:	cmp	r6, #0
   1c818:	ble	1c89c <argp_help@@Base+0x13c4>
   1c81c:	ldr	r0, [r9, #28]
   1c820:	ldr	r1, [r9, #32]
   1c824:	sub	r6, r6, #1
   1c828:	cmp	r0, r1
   1c82c:	bcc	1c800 <argp_help@@Base+0x1328>
   1c830:	mov	r0, r9
   1c834:	mov	r1, #1
   1c838:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c83c:	cmp	r0, #0
   1c840:	bne	1c7f8 <argp_help@@Base+0x1320>
   1c844:	b	1c814 <argp_help@@Base+0x133c>
   1c848:	ldr	r0, [r9, #28]
   1c84c:	ldr	r1, [r9, #32]
   1c850:	ldr	r5, [fp, #-92]	; 0xffffffa4
   1c854:	add	r2, r0, #3
   1c858:	cmp	r2, r1
   1c85c:	bls	1c87c <argp_help@@Base+0x13a4>
   1c860:	mov	r0, r9
   1c864:	mov	r1, #3
   1c868:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c86c:	cmp	r0, #0
   1c870:	beq	1c89c <argp_help@@Base+0x13c4>
   1c874:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c878:	ldr	r0, [r0]
   1c87c:	mov	r1, #32
   1c880:	strb	r1, [r0, #2]
   1c884:	movw	r1, #8224	; 0x2020
   1c888:	strh	r1, [r0]
   1c88c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c890:	ldr	r0, [r1]
   1c894:	add	r0, r0, #3
   1c898:	str	r0, [r1]
   1c89c:	mov	r0, r8
   1c8a0:	bl	116c4 <strlen@plt>
   1c8a4:	cmp	r0, #0
   1c8a8:	beq	1c8fc <argp_help@@Base+0x1424>
   1c8ac:	mov	r6, r0
   1c8b0:	ldr	r0, [r9, #28]
   1c8b4:	ldr	r1, [r9, #32]
   1c8b8:	add	r2, r0, r6
   1c8bc:	cmp	r2, r1
   1c8c0:	bls	1c8e0 <argp_help@@Base+0x1408>
   1c8c4:	mov	r0, r9
   1c8c8:	mov	r1, r6
   1c8cc:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c8d0:	cmp	r0, #0
   1c8d4:	beq	1c8fc <argp_help@@Base+0x1424>
   1c8d8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c8dc:	ldr	r0, [r0]
   1c8e0:	mov	r1, r8
   1c8e4:	mov	r2, r6
   1c8e8:	bl	11598 <memcpy@plt>
   1c8ec:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c8f0:	ldr	r0, [r1]
   1c8f4:	add	r0, r0, r6
   1c8f8:	str	r0, [r1]
   1c8fc:	cmp	r8, r5
   1c900:	beq	1c90c <argp_help@@Base+0x1434>
   1c904:	mov	r0, r8
   1c908:	bl	19edc <argp_parse@@Base+0x13dc>
   1c90c:	ldr	r2, [r9, #24]
   1c910:	ldr	r0, [r9, #28]
   1c914:	ldr	r1, [r9, #16]
   1c918:	sub	r2, r0, r2
   1c91c:	cmp	r2, r1
   1c920:	bls	1c930 <argp_help@@Base+0x1458>
   1c924:	mov	r0, r9
   1c928:	bl	206f4 <argp_failure@@Base+0x3800>
   1c92c:	ldr	r0, [r9, #28]
   1c930:	mov	r1, #0
   1c934:	ldr	r5, [fp, #-112]	; 0xffffff90
   1c938:	str	r1, [r9, #4]
   1c93c:	ldr	r1, [r9, #32]
   1c940:	cmp	r0, r1
   1c944:	bcc	1c964 <argp_help@@Base+0x148c>
   1c948:	mov	r0, r9
   1c94c:	mov	r1, #1
   1c950:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1c954:	cmp	r0, #0
   1c958:	beq	1c978 <argp_help@@Base+0x14a0>
   1c95c:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1c960:	ldr	r0, [r0]
   1c964:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c968:	add	r1, r0, #1
   1c96c:	str	r1, [r2]
   1c970:	mov	r1, #10
   1c974:	strb	r1, [r0]
   1c978:	str	r5, [fp, #-48]	; 0xffffffd0
   1c97c:	ldr	r1, [r9, #24]
   1c980:	ldr	r2, [r9, #28]
   1c984:	ldr	r0, [r9, #16]
   1c988:	sub	r1, r2, r1
   1c98c:	cmp	r1, r0
   1c990:	bls	1c9ac <argp_help@@Base+0x14d4>
   1c994:	mov	r0, r9
   1c998:	bl	206f4 <argp_failure@@Base+0x3800>
   1c99c:	ldr	r1, [r9, #24]
   1c9a0:	ldr	r2, [r9, #28]
   1c9a4:	ldr	r0, [r9, #16]
   1c9a8:	sub	r1, r2, r1
   1c9ac:	ldr	r2, [fp, #-124]	; 0xffffff84
   1c9b0:	cmp	r1, r0
   1c9b4:	str	r2, [r9, #4]
   1c9b8:	bls	1c008 <argp_help@@Base+0xb30>
   1c9bc:	mov	r0, r9
   1c9c0:	bl	206f4 <argp_failure@@Base+0x3800>
   1c9c4:	b	1c008 <argp_help@@Base+0xb30>
   1c9c8:	mov	r0, r5
   1c9cc:	sub	sp, fp, #28
   1c9d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c9d4:	b	115ec <funlockfile@plt>
   1c9d8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1c9dc:	movw	r1, #15146	; 0x3b2a
   1c9e0:	mov	r0, r9
   1c9e4:	movt	r1, #2
   1c9e8:	mov	r3, r2
   1c9ec:	bl	20d5c <argp_failure@@Base+0x3e68>
   1c9f0:	mov	r5, #1
   1c9f4:	tst	r6, #8
   1c9f8:	bne	1bf84 <argp_help@@Base+0xaac>
   1c9fc:	tst	r6, #32
   1ca00:	beq	1ca2c <argp_help@@Base+0x1554>
   1ca04:	sub	sp, sp, #8
   1ca08:	mov	r0, #0
   1ca0c:	mov	r2, #1
   1ca10:	mov	r3, r5
   1ca14:	stm	sp, {r0, r9}
   1ca18:	ldr	r0, [fp, #-104]	; 0xffffff98
   1ca1c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1ca20:	bl	1e058 <argp_failure@@Base+0x1164>
   1ca24:	add	sp, sp, #8
   1ca28:	orr	r5, r0, r5
   1ca2c:	tst	r6, #64	; 0x40
   1ca30:	beq	1ca9c <argp_help@@Base+0x15c4>
   1ca34:	movw	r6, #23464	; 0x5ba8
   1ca38:	movt	r6, #3
   1ca3c:	ldr	r0, [r6]
   1ca40:	cmp	r0, #0
   1ca44:	beq	1ca9c <argp_help@@Base+0x15c4>
   1ca48:	cmp	r5, #0
   1ca4c:	beq	1ca88 <argp_help@@Base+0x15b0>
   1ca50:	ldr	r0, [r9, #28]
   1ca54:	ldr	r1, [r9, #32]
   1ca58:	cmp	r0, r1
   1ca5c:	bcc	1ca78 <argp_help@@Base+0x15a0>
   1ca60:	mov	r0, r9
   1ca64:	mov	r1, #1
   1ca68:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ca6c:	cmp	r0, #0
   1ca70:	beq	1ca88 <argp_help@@Base+0x15b0>
   1ca74:	ldr	r0, [r9, #28]
   1ca78:	add	r1, r0, #1
   1ca7c:	str	r1, [r9, #28]
   1ca80:	mov	r1, #10
   1ca84:	strb	r1, [r0]
   1ca88:	ldr	r2, [r6]
   1ca8c:	movw	r1, #15201	; 0x3b61
   1ca90:	mov	r0, r9
   1ca94:	movt	r1, #2
   1ca98:	bl	20d5c <argp_failure@@Base+0x3e68>
   1ca9c:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1caa0:	bl	115ec <funlockfile@plt>
   1caa4:	ldr	r5, [fp, #-108]	; 0xffffff94
   1caa8:	cmp	r5, #0
   1caac:	beq	1caf4 <argp_help@@Base+0x161c>
   1cab0:	ldr	r0, [r5, #12]
   1cab4:	cmp	r0, #0
   1cab8:	beq	1cad0 <argp_help@@Base+0x15f8>
   1cabc:	ldr	r4, [r0, #24]
   1cac0:	bl	19edc <argp_parse@@Base+0x13dc>
   1cac4:	cmp	r4, #0
   1cac8:	mov	r0, r4
   1cacc:	bne	1cabc <argp_help@@Base+0x15e4>
   1cad0:	ldr	r0, [r5, #4]
   1cad4:	cmp	r0, #0
   1cad8:	beq	1caec <argp_help@@Base+0x1614>
   1cadc:	ldr	r0, [r5]
   1cae0:	bl	19edc <argp_parse@@Base+0x13dc>
   1cae4:	ldr	r0, [r5, #8]
   1cae8:	bl	19edc <argp_parse@@Base+0x13dc>
   1caec:	mov	r0, r5
   1caf0:	bl	19edc <argp_parse@@Base+0x13dc>
   1caf4:	mov	r0, r9
   1caf8:	bl	206b0 <argp_failure@@Base+0x37bc>
   1cafc:	sub	sp, fp, #28
   1cb00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cb04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cb08:	cmp	r0, #0
   1cb0c:	ldrne	r0, [sl, #4]
   1cb10:	cmpne	r0, #0
   1cb14:	bne	1cb50 <argp_help@@Base+0x1678>
   1cb18:	ldr	r6, [fp, #-128]	; 0xffffff80
   1cb1c:	mov	r5, #1
   1cb20:	tst	r6, #32
   1cb24:	bne	1ca04 <argp_help@@Base+0x152c>
   1cb28:	b	1ca2c <argp_help@@Base+0x1554>
   1cb2c:	ldr	r6, [fp, #-128]	; 0xffffff80
   1cb30:	movw	sl, #23176	; 0x5a88
   1cb34:	movt	sl, #3
   1cb38:	tst	r6, #3
   1cb3c:	bne	1bd18 <argp_help@@Base+0x840>
   1cb40:	mov	r5, #0
   1cb44:	tst	r6, #16
   1cb48:	bne	1bf4c <argp_help@@Base+0xa74>
   1cb4c:	b	1bf74 <argp_help@@Base+0xa9c>
   1cb50:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1cb54:	movw	r5, #15725	; 0x3d6d
   1cb58:	movt	r5, #2
   1cb5c:	cmp	r0, #0
   1cb60:	beq	1cbb0 <argp_help@@Base+0x16d8>
   1cb64:	ldr	r6, [r0]
   1cb68:	cmp	r6, #0
   1cb6c:	beq	1cbb0 <argp_help@@Base+0x16d8>
   1cb70:	ldr	r0, [r6, #20]
   1cb74:	cmp	r0, #0
   1cb78:	beq	1cbb0 <argp_help@@Base+0x16d8>
   1cb7c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1cb80:	mov	r0, r6
   1cb84:	bl	1982c <argp_parse@@Base+0xd2c>
   1cb88:	ldr	r3, [r6, #20]
   1cb8c:	movw	r1, #15725	; 0x3d6d
   1cb90:	mov	r2, r0
   1cb94:	movw	r0, #5
   1cb98:	movt	r0, #512	; 0x200
   1cb9c:	movt	r1, #2
   1cba0:	blx	r3
   1cba4:	mov	r5, r0
   1cba8:	cmp	r0, #0
   1cbac:	beq	1cb18 <argp_help@@Base+0x1640>
   1cbb0:	ldrb	r0, [r5]
   1cbb4:	cmp	r0, #0
   1cbb8:	beq	1cc9c <argp_help@@Base+0x17c4>
   1cbbc:	ldr	r0, [r9, #28]
   1cbc0:	ldr	r1, [r9, #32]
   1cbc4:	cmp	r0, r1
   1cbc8:	bcc	1cbe8 <argp_help@@Base+0x1710>
   1cbcc:	mov	r0, r9
   1cbd0:	mov	r1, #1
   1cbd4:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1cbd8:	cmp	r0, #0
   1cbdc:	beq	1cbfc <argp_help@@Base+0x1724>
   1cbe0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1cbe4:	ldr	r0, [r0]
   1cbe8:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1cbec:	add	r1, r0, #1
   1cbf0:	str	r1, [r2]
   1cbf4:	mov	r1, #10
   1cbf8:	strb	r1, [r0]
   1cbfc:	mov	r0, r5
   1cc00:	bl	116c4 <strlen@plt>
   1cc04:	cmp	r0, #0
   1cc08:	beq	1cc5c <argp_help@@Base+0x1784>
   1cc0c:	mov	r6, r0
   1cc10:	ldr	r0, [r9, #28]
   1cc14:	ldr	r1, [r9, #32]
   1cc18:	add	r2, r0, r6
   1cc1c:	cmp	r2, r1
   1cc20:	bls	1cc40 <argp_help@@Base+0x1768>
   1cc24:	mov	r0, r9
   1cc28:	mov	r1, r6
   1cc2c:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1cc30:	cmp	r0, #0
   1cc34:	beq	1cc5c <argp_help@@Base+0x1784>
   1cc38:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1cc3c:	ldr	r0, [r0]
   1cc40:	mov	r1, r5
   1cc44:	mov	r2, r6
   1cc48:	bl	11598 <memcpy@plt>
   1cc4c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1cc50:	ldr	r0, [r1]
   1cc54:	add	r0, r0, r6
   1cc58:	str	r0, [r1]
   1cc5c:	ldr	r0, [r9, #28]
   1cc60:	ldr	r1, [r9, #32]
   1cc64:	cmp	r0, r1
   1cc68:	bcc	1cc88 <argp_help@@Base+0x17b0>
   1cc6c:	mov	r0, r9
   1cc70:	mov	r1, #1
   1cc74:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1cc78:	cmp	r0, #0
   1cc7c:	beq	1cc9c <argp_help@@Base+0x17c4>
   1cc80:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1cc84:	ldr	r0, [r0]
   1cc88:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1cc8c:	add	r1, r0, #1
   1cc90:	str	r1, [r2]
   1cc94:	mov	r1, #10
   1cc98:	strb	r1, [r0]
   1cc9c:	movw	r0, #15725	; 0x3d6d
   1cca0:	movt	r0, #2
   1cca4:	cmp	r5, r0
   1cca8:	beq	1cb18 <argp_help@@Base+0x1640>
   1ccac:	mov	r0, r5
   1ccb0:	bl	19edc <argp_parse@@Base+0x13dc>
   1ccb4:	ldr	r6, [fp, #-128]	; 0xffffff80
   1ccb8:	mov	r5, #1
   1ccbc:	tst	r6, #32
   1ccc0:	bne	1ca04 <argp_help@@Base+0x152c>
   1ccc4:	b	1ca2c <argp_help@@Base+0x1554>
   1ccc8:	add	r2, r0, #112	; 0x70
   1cccc:	b	1bad0 <argp_help@@Base+0x5f8>

0001ccd0 <argp_state_help@@Base>:
   1ccd0:	push	{r4, r5, fp, lr}
   1ccd4:	add	fp, sp, #8
   1ccd8:	sub	sp, sp, #8
   1ccdc:	mov	r4, r2
   1cce0:	mov	r2, r1
   1cce4:	cmp	r0, #0
   1cce8:	beq	1cd34 <argp_state_help@@Base+0x64>
   1ccec:	cmp	r2, #0
   1ccf0:	beq	1cd6c <argp_state_help@@Base+0x9c>
   1ccf4:	ldr	r1, [r0, #16]
   1ccf8:	mov	r5, r0
   1ccfc:	ands	r0, r1, #2
   1cd00:	bne	1cd6c <argp_state_help@@Base+0x9c>
   1cd04:	ldr	r3, [r5, #40]	; 0x28
   1cd08:	ldr	r0, [r5]
   1cd0c:	and	r1, r1, #64	; 0x40
   1cd10:	orr	r4, r4, r1, lsl #1
   1cd14:	mov	r1, r5
   1cd18:	str	r3, [sp]
   1cd1c:	mov	r3, r4
   1cd20:	bl	1b504 <argp_help@@Base+0x2c>
   1cd24:	ldrb	r0, [r5, #16]
   1cd28:	tst	r0, #32
   1cd2c:	beq	1cd5c <argp_state_help@@Base+0x8c>
   1cd30:	b	1cd6c <argp_state_help@@Base+0x9c>
   1cd34:	cmp	r2, #0
   1cd38:	beq	1cd6c <argp_state_help@@Base+0x9c>
   1cd3c:	movw	r0, #23240	; 0x5ac8
   1cd40:	mov	r1, #0
   1cd44:	mov	r3, r4
   1cd48:	movt	r0, #3
   1cd4c:	ldr	r0, [r0]
   1cd50:	str	r0, [sp]
   1cd54:	mov	r0, #0
   1cd58:	bl	1b504 <argp_help@@Base+0x2c>
   1cd5c:	tst	r4, #256	; 0x100
   1cd60:	bne	1cd74 <argp_state_help@@Base+0xa4>
   1cd64:	tst	r4, #512	; 0x200
   1cd68:	bne	1cd84 <argp_state_help@@Base+0xb4>
   1cd6c:	sub	sp, fp, #8
   1cd70:	pop	{r4, r5, fp, pc}
   1cd74:	movw	r0, #23232	; 0x5ac0
   1cd78:	movt	r0, #3
   1cd7c:	ldr	r0, [r0]
   1cd80:	bl	116ac <exit@plt>
   1cd84:	mov	r0, #0
   1cd88:	bl	116ac <exit@plt>

0001cd8c <argp_error@@Base>:
   1cd8c:	sub	sp, sp, #8
   1cd90:	push	{r4, r5, r6, sl, fp, lr}
   1cd94:	add	fp, sp, #16
   1cd98:	sub	sp, sp, #8
   1cd9c:	mov	r6, r1
   1cda0:	mov	r4, r0
   1cda4:	cmp	r0, #0
   1cda8:	str	r2, [fp, #8]
   1cdac:	str	r3, [fp, #12]
   1cdb0:	beq	1cde0 <argp_error@@Base+0x54>
   1cdb4:	ldrb	r0, [r4, #16]
   1cdb8:	tst	r0, #2
   1cdbc:	bne	1cdd0 <argp_error@@Base+0x44>
   1cdc0:	add	r0, r4, #44	; 0x2c
   1cdc4:	ldr	r5, [r0]
   1cdc8:	cmp	r5, #0
   1cdcc:	bne	1cdf4 <argp_error@@Base+0x68>
   1cdd0:	sub	sp, fp, #16
   1cdd4:	pop	{r4, r5, r6, sl, fp, lr}
   1cdd8:	add	sp, sp, #8
   1cddc:	bx	lr
   1cde0:	movw	r0, #23248	; 0x5ad0
   1cde4:	movt	r0, #3
   1cde8:	ldr	r5, [r0]
   1cdec:	cmp	r5, #0
   1cdf0:	beq	1cdd0 <argp_error@@Base+0x44>
   1cdf4:	mov	r0, r5
   1cdf8:	bl	117b4 <flockfile@plt>
   1cdfc:	add	r0, fp, #8
   1ce00:	cmp	r4, #0
   1ce04:	mov	r1, r5
   1ce08:	str	r0, [sp, #4]
   1ce0c:	movw	r0, #23240	; 0x5ac8
   1ce10:	movt	r0, #3
   1ce14:	addne	r0, r4, #40	; 0x28
   1ce18:	ldr	r0, [r0]
   1ce1c:	bl	114f0 <fputs_unlocked@plt>
   1ce20:	ldr	r0, [r5, #20]
   1ce24:	ldr	r1, [r5, #24]
   1ce28:	cmp	r0, r1
   1ce2c:	bcs	1ceb8 <argp_error@@Base+0x12c>
   1ce30:	add	r1, r0, #1
   1ce34:	str	r1, [r5, #20]
   1ce38:	mov	r1, #58	; 0x3a
   1ce3c:	strb	r1, [r0]
   1ce40:	ldr	r0, [r5, #20]
   1ce44:	ldr	r1, [r5, #24]
   1ce48:	cmp	r0, r1
   1ce4c:	bcs	1ced4 <argp_error@@Base+0x148>
   1ce50:	add	r1, r0, #1
   1ce54:	str	r1, [r5, #20]
   1ce58:	mov	r1, #32
   1ce5c:	strb	r1, [r0]
   1ce60:	ldr	r2, [sp, #4]
   1ce64:	mov	r0, r5
   1ce68:	mov	r1, r6
   1ce6c:	bl	11784 <vfprintf@plt>
   1ce70:	ldr	r0, [r5, #20]
   1ce74:	ldr	r1, [r5, #24]
   1ce78:	cmp	r0, r1
   1ce7c:	bcs	1cee4 <argp_error@@Base+0x158>
   1ce80:	add	r1, r0, #1
   1ce84:	str	r1, [r5, #20]
   1ce88:	mov	r1, #10
   1ce8c:	strb	r1, [r0]
   1ce90:	mov	r0, r4
   1ce94:	mov	r1, r5
   1ce98:	mov	r2, #260	; 0x104
   1ce9c:	bl	1ccd0 <argp_state_help@@Base>
   1cea0:	mov	r0, r5
   1cea4:	bl	115ec <funlockfile@plt>
   1cea8:	sub	sp, fp, #16
   1ceac:	pop	{r4, r5, r6, sl, fp, lr}
   1ceb0:	add	sp, sp, #8
   1ceb4:	bx	lr
   1ceb8:	mov	r0, r5
   1cebc:	mov	r1, #58	; 0x3a
   1cec0:	bl	11760 <__overflow@plt>
   1cec4:	ldr	r0, [r5, #20]
   1cec8:	ldr	r1, [r5, #24]
   1cecc:	cmp	r0, r1
   1ced0:	bcc	1ce50 <argp_error@@Base+0xc4>
   1ced4:	mov	r0, r5
   1ced8:	mov	r1, #32
   1cedc:	bl	11760 <__overflow@plt>
   1cee0:	b	1ce60 <argp_error@@Base+0xd4>
   1cee4:	mov	r0, r5
   1cee8:	mov	r1, #10
   1ceec:	bl	11760 <__overflow@plt>
   1cef0:	b	1ce90 <argp_error@@Base+0x104>

0001cef4 <argp_failure@@Base>:
   1cef4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1cef8:	add	fp, sp, #24
   1cefc:	sub	sp, sp, #200	; 0xc8
   1cf00:	mov	r4, r3
   1cf04:	mov	r7, r2
   1cf08:	mov	r8, r1
   1cf0c:	mov	r5, r0
   1cf10:	cmp	r0, #0
   1cf14:	beq	1cf38 <argp_failure@@Base+0x44>
   1cf18:	ldrb	r0, [r5, #16]
   1cf1c:	tst	r0, #2
   1cf20:	bne	1d0b8 <argp_failure@@Base+0x1c4>
   1cf24:	add	r0, r5, #44	; 0x2c
   1cf28:	ldr	r6, [r0]
   1cf2c:	cmp	r6, #0
   1cf30:	bne	1cf4c <argp_failure@@Base+0x58>
   1cf34:	b	1d0b8 <argp_failure@@Base+0x1c4>
   1cf38:	movw	r0, #23248	; 0x5ad0
   1cf3c:	movt	r0, #3
   1cf40:	ldr	r6, [r0]
   1cf44:	cmp	r6, #0
   1cf48:	beq	1d0b8 <argp_failure@@Base+0x1c4>
   1cf4c:	mov	r0, r6
   1cf50:	bl	117b4 <flockfile@plt>
   1cf54:	movw	r0, #23240	; 0x5ac8
   1cf58:	cmp	r5, #0
   1cf5c:	mov	r1, r6
   1cf60:	movt	r0, #3
   1cf64:	addne	r0, r5, #40	; 0x28
   1cf68:	ldr	r0, [r0]
   1cf6c:	bl	114f0 <fputs_unlocked@plt>
   1cf70:	cmp	r4, #0
   1cf74:	beq	1cfd0 <argp_failure@@Base+0xdc>
   1cf78:	add	r0, fp, #8
   1cf7c:	str	r0, [sp]
   1cf80:	ldr	r0, [r6, #20]
   1cf84:	ldr	r1, [r6, #24]
   1cf88:	cmp	r0, r1
   1cf8c:	bcs	1d0c0 <argp_failure@@Base+0x1cc>
   1cf90:	add	r1, r0, #1
   1cf94:	str	r1, [r6, #20]
   1cf98:	mov	r1, #58	; 0x3a
   1cf9c:	strb	r1, [r0]
   1cfa0:	ldr	r0, [r6, #20]
   1cfa4:	ldr	r1, [r6, #24]
   1cfa8:	cmp	r0, r1
   1cfac:	bcs	1d0dc <argp_failure@@Base+0x1e8>
   1cfb0:	add	r1, r0, #1
   1cfb4:	str	r1, [r6, #20]
   1cfb8:	mov	r1, #32
   1cfbc:	strb	r1, [r0]
   1cfc0:	ldr	r2, [sp]
   1cfc4:	mov	r0, r6
   1cfc8:	mov	r1, r4
   1cfcc:	bl	11784 <vfprintf@plt>
   1cfd0:	cmp	r7, #0
   1cfd4:	beq	1d054 <argp_failure@@Base+0x160>
   1cfd8:	ldr	r0, [r6, #20]
   1cfdc:	ldr	r1, [r6, #24]
   1cfe0:	cmp	r0, r1
   1cfe4:	bcs	1d0ec <argp_failure@@Base+0x1f8>
   1cfe8:	add	r1, r0, #1
   1cfec:	str	r1, [r6, #20]
   1cff0:	mov	r1, #58	; 0x3a
   1cff4:	strb	r1, [r0]
   1cff8:	ldr	r0, [r6, #20]
   1cffc:	ldr	r1, [r6, #24]
   1d000:	cmp	r0, r1
   1d004:	bcs	1d108 <argp_failure@@Base+0x214>
   1d008:	add	r1, r0, #1
   1d00c:	str	r1, [r6, #20]
   1d010:	mov	r1, #32
   1d014:	strb	r1, [r0]
   1d018:	mov	r1, sp
   1d01c:	mov	r0, r7
   1d020:	mov	r2, #200	; 0xc8
   1d024:	bl	11700 <strerror_r@plt>
   1d028:	cmp	r0, #0
   1d02c:	bne	1d04c <argp_failure@@Base+0x158>
   1d030:	mov	r0, r7
   1d034:	bl	11670 <strerror@plt>
   1d038:	mov	r1, r0
   1d03c:	movw	r0, #15105	; 0x3b01
   1d040:	cmp	r1, #0
   1d044:	movt	r0, #2
   1d048:	movne	r0, r1
   1d04c:	mov	r1, r6
   1d050:	bl	114f0 <fputs_unlocked@plt>
   1d054:	ldr	r0, [r6, #20]
   1d058:	ldr	r1, [r6, #24]
   1d05c:	cmp	r0, r1
   1d060:	bcs	1d09c <argp_failure@@Base+0x1a8>
   1d064:	add	r1, r0, #1
   1d068:	str	r1, [r6, #20]
   1d06c:	mov	r1, #10
   1d070:	strb	r1, [r0]
   1d074:	mov	r0, r6
   1d078:	bl	115ec <funlockfile@plt>
   1d07c:	cmp	r8, #0
   1d080:	beq	1d0b8 <argp_failure@@Base+0x1c4>
   1d084:	cmp	r5, #0
   1d088:	ldrbne	r0, [r5, #16]
   1d08c:	tstne	r0, #32
   1d090:	bne	1d0b8 <argp_failure@@Base+0x1c4>
   1d094:	mov	r0, r8
   1d098:	bl	116ac <exit@plt>
   1d09c:	mov	r0, r6
   1d0a0:	mov	r1, #10
   1d0a4:	bl	11760 <__overflow@plt>
   1d0a8:	mov	r0, r6
   1d0ac:	bl	115ec <funlockfile@plt>
   1d0b0:	cmp	r8, #0
   1d0b4:	bne	1d084 <argp_failure@@Base+0x190>
   1d0b8:	sub	sp, fp, #24
   1d0bc:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1d0c0:	mov	r0, r6
   1d0c4:	mov	r1, #58	; 0x3a
   1d0c8:	bl	11760 <__overflow@plt>
   1d0cc:	ldr	r0, [r6, #20]
   1d0d0:	ldr	r1, [r6, #24]
   1d0d4:	cmp	r0, r1
   1d0d8:	bcc	1cfb0 <argp_failure@@Base+0xbc>
   1d0dc:	mov	r0, r6
   1d0e0:	mov	r1, #32
   1d0e4:	bl	11760 <__overflow@plt>
   1d0e8:	b	1cfc0 <argp_failure@@Base+0xcc>
   1d0ec:	mov	r0, r6
   1d0f0:	mov	r1, #58	; 0x3a
   1d0f4:	bl	11760 <__overflow@plt>
   1d0f8:	ldr	r0, [r6, #20]
   1d0fc:	ldr	r1, [r6, #24]
   1d100:	cmp	r0, r1
   1d104:	bcc	1d008 <argp_failure@@Base+0x114>
   1d108:	mov	r0, r6
   1d10c:	mov	r1, #32
   1d110:	bl	11760 <__overflow@plt>
   1d114:	b	1d018 <argp_failure@@Base+0x124>
   1d118:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d11c:	add	fp, sp, #28
   1d120:	sub	sp, sp, #52	; 0x34
   1d124:	ldr	r4, [r0]
   1d128:	ldr	r7, [r0, #16]
   1d12c:	mov	r8, r0
   1d130:	mov	r0, #16
   1d134:	mov	sl, r1
   1d138:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d13c:	cmp	r0, #0
   1d140:	beq	1d834 <argp_failure@@Base+0x940>
   1d144:	mov	r9, r0
   1d148:	mov	r0, #0
   1d14c:	cmp	r4, #0
   1d150:	str	r8, [sp, #40]	; 0x28
   1d154:	mov	r1, r9
   1d158:	str	r9, [fp, #-32]	; 0xffffffe0
   1d15c:	str	r0, [r1, #12]!
   1d160:	str	r1, [sp, #28]
   1d164:	str	r0, [r1, #-8]
   1d168:	beq	1d3c8 <argp_failure@@Base+0x4d4>
   1d16c:	ldrb	r0, [r4, #12]
   1d170:	str	r7, [sp, #12]
   1d174:	tst	r0, #4
   1d178:	bne	1d854 <argp_failure@@Base+0x960>
   1d17c:	add	r5, r4, #12
   1d180:	mov	r6, #0
   1d184:	mov	r8, #0
   1d188:	ldr	r7, [r5, #-8]
   1d18c:	cmp	r7, #0
   1d190:	bne	1d1cc <argp_failure@@Base+0x2d8>
   1d194:	b	1d1a8 <argp_failure@@Base+0x2b4>
   1d198:	add	r5, r5, #24
   1d19c:	ldr	r7, [r5, #-8]
   1d1a0:	cmp	r7, #0
   1d1a4:	bne	1d1cc <argp_failure@@Base+0x2d8>
   1d1a8:	ldr	r0, [r5, #-12]
   1d1ac:	cmp	r0, #0
   1d1b0:	bne	1d1cc <argp_failure@@Base+0x2d8>
   1d1b4:	ldr	r0, [r5, #4]
   1d1b8:	cmp	r0, #0
   1d1bc:	bne	1d1cc <argp_failure@@Base+0x2d8>
   1d1c0:	ldr	r0, [r5, #8]
   1d1c4:	cmp	r0, #0
   1d1c8:	beq	1d20c <argp_failure@@Base+0x318>
   1d1cc:	ldr	r0, [r5]
   1d1d0:	sub	r1, r7, #1
   1d1d4:	tst	r0, #4
   1d1d8:	addeq	r6, r6, #1
   1d1dc:	streq	r6, [r9, #4]
   1d1e0:	cmp	r1, #254	; 0xfe
   1d1e4:	bhi	1d198 <argp_failure@@Base+0x2a4>
   1d1e8:	ands	r0, r0, #8
   1d1ec:	bne	1d198 <argp_failure@@Base+0x2a4>
   1d1f0:	bl	116a0 <__ctype_b_loc@plt>
   1d1f4:	ldr	r0, [r0]
   1d1f8:	add	r0, r0, r7, lsl #1
   1d1fc:	ldrb	r0, [r0, #1]
   1d200:	tst	r0, #64	; 0x40
   1d204:	addne	r8, r8, #1
   1d208:	b	1d198 <argp_failure@@Base+0x2a4>
   1d20c:	rsb	r0, r6, r6, lsl #3
   1d210:	lsl	r0, r0, #2
   1d214:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d218:	mov	r5, r0
   1d21c:	str	r0, [r9]
   1d220:	add	r0, r8, #1
   1d224:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d228:	cmp	r5, #0
   1d22c:	str	r0, [r9, #8]
   1d230:	movne	r7, r0
   1d234:	cmpne	r0, #0
   1d238:	bne	1d25c <argp_failure@@Base+0x368>
   1d23c:	movw	r0, #15505	; 0x3c91
   1d240:	movw	r1, #15413	; 0x3c35
   1d244:	movw	r3, #15425	; 0x3c41
   1d248:	movw	r2, #474	; 0x1da
   1d24c:	movt	r0, #2
   1d250:	movt	r1, #2
   1d254:	movt	r3, #2
   1d258:	bl	11844 <__assert_fail@plt>
   1d25c:	movw	r0, #37450	; 0x924a
   1d260:	movt	r0, #2340	; 0x924
   1d264:	cmp	r6, r0
   1d268:	bcs	1d874 <argp_failure@@Base+0x980>
   1d26c:	mov	r8, #0
   1d270:	mov	r0, #0
   1d274:	ldr	r1, [r4, #4]
   1d278:	cmp	r1, #0
   1d27c:	bne	1d2c0 <argp_failure@@Base+0x3cc>
   1d280:	b	1d29c <argp_failure@@Base+0x3a8>
   1d284:	mov	r4, r0
   1d288:	add	r5, r5, #28
   1d28c:	mov	r0, r9
   1d290:	ldr	r1, [r4, #4]
   1d294:	cmp	r1, #0
   1d298:	bne	1d2c0 <argp_failure@@Base+0x3cc>
   1d29c:	ldr	r2, [r4]
   1d2a0:	cmp	r2, #0
   1d2a4:	bne	1d2c0 <argp_failure@@Base+0x3cc>
   1d2a8:	ldr	r2, [r4, #16]
   1d2ac:	cmp	r2, #0
   1d2b0:	bne	1d2c0 <argp_failure@@Base+0x3cc>
   1d2b4:	ldr	r2, [r4, #20]
   1d2b8:	cmp	r2, #0
   1d2bc:	beq	1d3b4 <argp_failure@@Base+0x4c0>
   1d2c0:	stm	r5, {r4, r8}
   1d2c4:	str	r7, [r5, #8]
   1d2c8:	ldr	r9, [r4, #20]
   1d2cc:	cmp	r9, #0
   1d2d0:	bne	1d2ec <argp_failure@@Base+0x3f8>
   1d2d4:	ldr	r2, [r4]
   1d2d8:	cmp	r2, #0
   1d2dc:	bne	1d2e8 <argp_failure@@Base+0x3f4>
   1d2e0:	cmp	r1, #0
   1d2e4:	addeq	r0, r0, #1
   1d2e8:	mov	r9, r0
   1d2ec:	ldr	r0, [sp, #40]	; 0x28
   1d2f0:	mov	r1, #0
   1d2f4:	str	r9, [r5, #12]
   1d2f8:	str	sl, [r5, #16]
   1d2fc:	str	r0, [r5, #20]
   1d300:	add	r0, r1, #1
   1d304:	str	r0, [r5, #4]
   1d308:	ldrb	r0, [r4, #12]
   1d30c:	tst	r0, #8
   1d310:	bne	1d368 <argp_failure@@Base+0x474>
   1d314:	ldr	r6, [r4, #4]
   1d318:	sub	r0, r6, #1
   1d31c:	cmp	r0, #254	; 0xfe
   1d320:	bhi	1d368 <argp_failure@@Base+0x474>
   1d324:	bl	116a0 <__ctype_b_loc@plt>
   1d328:	ldr	r0, [r0]
   1d32c:	add	r0, r0, r6, lsl #1
   1d330:	ldrb	r0, [r0, #1]
   1d334:	tst	r0, #64	; 0x40
   1d338:	beq	1d368 <argp_failure@@Base+0x474>
   1d33c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d340:	ldr	r0, [r0, #8]
   1d344:	cmp	r0, r7
   1d348:	bcs	1d364 <argp_failure@@Base+0x470>
   1d34c:	ldrb	r1, [r0], #1
   1d350:	uxtb	r2, r6
   1d354:	cmp	r1, r2
   1d358:	beq	1d368 <argp_failure@@Base+0x474>
   1d35c:	cmp	r7, r0
   1d360:	bne	1d34c <argp_failure@@Base+0x458>
   1d364:	strb	r6, [r7], #1
   1d368:	ldr	r1, [r4, #28]
   1d36c:	add	r0, r4, #24
   1d370:	cmp	r1, #0
   1d374:	bne	1d39c <argp_failure@@Base+0x4a8>
   1d378:	ldr	r1, [r0]
   1d37c:	cmp	r1, #0
   1d380:	bne	1d39c <argp_failure@@Base+0x4a8>
   1d384:	ldr	r1, [r4, #40]	; 0x28
   1d388:	cmp	r1, #0
   1d38c:	bne	1d39c <argp_failure@@Base+0x4a8>
   1d390:	ldr	r1, [r4, #44]	; 0x2c
   1d394:	cmp	r1, #0
   1d398:	beq	1d284 <argp_failure@@Base+0x390>
   1d39c:	ldrb	r1, [r4, #36]	; 0x24
   1d3a0:	tst	r1, #4
   1d3a4:	beq	1d284 <argp_failure@@Base+0x390>
   1d3a8:	ldr	r1, [r5, #4]
   1d3ac:	mov	r4, r0
   1d3b0:	b	1d300 <argp_failure@@Base+0x40c>
   1d3b4:	mov	r0, #0
   1d3b8:	ldr	r8, [sp, #40]	; 0x28
   1d3bc:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d3c0:	strb	r0, [r7]
   1d3c4:	ldr	r7, [sp, #12]
   1d3c8:	cmp	r7, #0
   1d3cc:	beq	1d808 <argp_failure@@Base+0x914>
   1d3d0:	ldr	r0, [r7]
   1d3d4:	cmp	r0, #0
   1d3d8:	beq	1d808 <argp_failure@@Base+0x914>
   1d3dc:	str	sl, [sp, #4]
   1d3e0:	ldr	r4, [r7, #12]
   1d3e4:	cmp	r4, #0
   1d3e8:	bne	1d428 <argp_failure@@Base+0x534>
   1d3ec:	b	1d430 <argp_failure@@Base+0x53c>
   1d3f0:	ldr	r1, [r6]
   1d3f4:	ldr	r2, [r6, #8]
   1d3f8:	str	r1, [r9]
   1d3fc:	stmib	r9, {r0, r2}
   1d400:	mov	r0, #0
   1d404:	str	r0, [r6, #4]
   1d408:	mov	r0, r6
   1d40c:	bl	19edc <argp_parse@@Base+0x13dc>
   1d410:	ldr	r0, [r7, #16]!
   1d414:	cmp	r0, #0
   1d418:	beq	1d808 <argp_failure@@Base+0x914>
   1d41c:	ldr	r4, [r7, #12]
   1d420:	cmp	r4, #0
   1d424:	beq	1d430 <argp_failure@@Base+0x53c>
   1d428:	ldr	r5, [r7, #8]
   1d42c:	b	1d440 <argp_failure@@Base+0x54c>
   1d430:	ldr	r5, [r7, #8]
   1d434:	mov	r1, sl
   1d438:	cmp	r5, #0
   1d43c:	beq	1d498 <argp_failure@@Base+0x5a4>
   1d440:	ldr	r6, [r8, #16]
   1d444:	mov	r0, #28
   1d448:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d44c:	mov	r1, r0
   1d450:	cmp	r0, #0
   1d454:	beq	1d498 <argp_failure@@Base+0x5a4>
   1d458:	sub	r0, r7, r6
   1d45c:	cmp	sl, #0
   1d460:	str	r5, [r1]
   1d464:	asr	r0, r0, #4
   1d468:	stmib	r1, {r0, r4, sl}
   1d46c:	str	r8, [r1, #16]
   1d470:	beq	1d480 <argp_failure@@Base+0x58c>
   1d474:	ldr	r0, [sl, #20]
   1d478:	add	r0, r0, #1
   1d47c:	b	1d484 <argp_failure@@Base+0x590>
   1d480:	mov	r0, #0
   1d484:	ldr	r3, [sp, #28]
   1d488:	str	r0, [r1, #20]
   1d48c:	ldr	r2, [r3]
   1d490:	str	r1, [r3]
   1d494:	str	r2, [r1, #24]
   1d498:	ldr	r0, [r7]
   1d49c:	bl	1d118 <argp_failure@@Base+0x224>
   1d4a0:	ldr	r1, [sp, #28]
   1d4a4:	mov	r6, r0
   1d4a8:	ldr	r2, [r1]
   1d4ac:	mov	r0, r1
   1d4b0:	add	r1, r2, #24
   1d4b4:	cmp	r2, #0
   1d4b8:	bne	1d4a8 <argp_failure@@Base+0x5b4>
   1d4bc:	ldr	r1, [r6, #12]
   1d4c0:	str	r1, [r0]
   1d4c4:	mov	r0, #0
   1d4c8:	str	r0, [r6, #12]
   1d4cc:	ldr	r0, [r6, #4]
   1d4d0:	cmp	r0, #0
   1d4d4:	beq	1d408 <argp_failure@@Base+0x514>
   1d4d8:	ldr	r1, [r9, #4]
   1d4dc:	cmp	r1, #0
   1d4e0:	beq	1d3f0 <argp_failure@@Base+0x4fc>
   1d4e4:	add	r5, r1, r0
   1d4e8:	str	r1, [fp, #-36]	; 0xffffffdc
   1d4ec:	rsb	r0, r5, r5, lsl #3
   1d4f0:	lsl	r0, r0, #2
   1d4f4:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d4f8:	ldr	r4, [r9, #8]
   1d4fc:	str	r0, [sp, #24]
   1d500:	mov	r0, r4
   1d504:	bl	116c4 <strlen@plt>
   1d508:	mov	r8, r0
   1d50c:	ldr	r0, [r6, #8]
   1d510:	bl	116c4 <strlen@plt>
   1d514:	add	r0, r8, r0
   1d518:	str	r8, [sp, #16]
   1d51c:	ldr	r8, [sp, #24]
   1d520:	add	r0, r0, #1
   1d524:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1d528:	cmp	r8, #0
   1d52c:	cmpne	r0, #0
   1d530:	beq	1d814 <argp_failure@@Base+0x920>
   1d534:	str	r0, [sp, #36]	; 0x24
   1d538:	movw	r0, #37450	; 0x924a
   1d53c:	str	r6, [sp, #20]
   1d540:	str	r7, [sp, #12]
   1d544:	str	r5, [sp, #8]
   1d548:	movt	r0, #2340	; 0x924
   1d54c:	cmp	r5, r0
   1d550:	bcs	1d894 <argp_failure@@Base+0x9a0>
   1d554:	ldr	r5, [fp, #-36]	; 0xffffffdc
   1d558:	ldr	r1, [r9]
   1d55c:	mov	r0, r8
   1d560:	rsb	r6, r5, r5, lsl #3
   1d564:	lsl	r2, r6, #2
   1d568:	bl	11598 <memcpy@plt>
   1d56c:	add	r0, r8, r6, lsl #2
   1d570:	ldr	r6, [sp, #20]
   1d574:	ldm	r6, {r1, r2}
   1d578:	rsb	r2, r2, r2, lsl #3
   1d57c:	lsl	r2, r2, #2
   1d580:	bl	11598 <memcpy@plt>
   1d584:	ldr	r0, [sp, #36]	; 0x24
   1d588:	ldr	r2, [sp, #16]
   1d58c:	mov	r1, r4
   1d590:	bl	11598 <memcpy@plt>
   1d594:	tst	r5, #1
   1d598:	mov	r0, r5
   1d59c:	beq	1d5c0 <argp_failure@@Base+0x6cc>
   1d5a0:	ldr	r1, [sp, #24]
   1d5a4:	ldr	r2, [sp, #36]	; 0x24
   1d5a8:	ldr	r0, [r1, #8]
   1d5ac:	add	r8, r1, #28
   1d5b0:	sub	r0, r0, r4
   1d5b4:	add	r0, r2, r0
   1d5b8:	str	r0, [r1, #8]
   1d5bc:	sub	r0, r5, #1
   1d5c0:	ldr	r3, [sp, #36]	; 0x24
   1d5c4:	cmp	r5, #1
   1d5c8:	beq	1d5f8 <argp_failure@@Base+0x704>
   1d5cc:	ldr	r1, [r8, #8]
   1d5d0:	ldr	r2, [r8, #36]	; 0x24
   1d5d4:	subs	r0, r0, #2
   1d5d8:	sub	r1, r1, r4
   1d5dc:	add	r1, r3, r1
   1d5e0:	str	r1, [r8, #8]
   1d5e4:	sub	r1, r2, r4
   1d5e8:	add	r1, r3, r1
   1d5ec:	str	r1, [r8, #36]	; 0x24
   1d5f0:	add	r8, r8, #56	; 0x38
   1d5f4:	bne	1d5cc <argp_failure@@Base+0x6d8>
   1d5f8:	ldr	r4, [sp, #16]
   1d5fc:	add	r0, r3, r4
   1d600:	str	r0, [fp, #-36]	; 0xffffffdc
   1d604:	ldr	r0, [r6, #4]
   1d608:	cmp	r0, #0
   1d60c:	beq	1d784 <argp_failure@@Base+0x890>
   1d610:	ldr	sl, [r6, #8]
   1d614:	cmp	r4, #0
   1d618:	str	r0, [sp, #32]
   1d61c:	bgt	1d63c <argp_failure@@Base+0x748>
   1d620:	b	1d6f4 <argp_failure@@Base+0x800>
   1d624:	ldr	r0, [sp, #32]
   1d628:	ldr	r9, [fp, #-32]	; 0xffffffe0
   1d62c:	add	r8, r8, #28
   1d630:	subs	r0, r0, #1
   1d634:	str	r0, [sp, #32]
   1d638:	beq	1d784 <argp_failure@@Base+0x890>
   1d63c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d640:	str	r0, [r8, #8]
   1d644:	ldr	r6, [r8, #4]
   1d648:	cmp	r6, #0
   1d64c:	beq	1d624 <argp_failure@@Base+0x730>
   1d650:	ldr	r9, [r8]
   1d654:	ldrb	r0, [r9, #12]
   1d658:	tst	r0, #8
   1d65c:	bne	1d674 <argp_failure@@Base+0x780>
   1d660:	b	1d68c <argp_failure@@Base+0x798>
   1d664:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d668:	strb	r7, [r0], #1
   1d66c:	str	r0, [fp, #-36]	; 0xffffffdc
   1d670:	add	sl, sl, #1
   1d674:	subs	r6, r6, #1
   1d678:	add	r9, r9, #24
   1d67c:	beq	1d624 <argp_failure@@Base+0x730>
   1d680:	ldrb	r0, [r9, #12]
   1d684:	tst	r0, #8
   1d688:	bne	1d674 <argp_failure@@Base+0x780>
   1d68c:	ldr	r5, [r9, #4]
   1d690:	sub	r0, r5, #1
   1d694:	cmp	r0, #254	; 0xfe
   1d698:	bhi	1d674 <argp_failure@@Base+0x780>
   1d69c:	ldrb	r7, [sl]
   1d6a0:	bl	116a0 <__ctype_b_loc@plt>
   1d6a4:	cmp	r5, r7
   1d6a8:	bne	1d674 <argp_failure@@Base+0x780>
   1d6ac:	ldr	r0, [r0]
   1d6b0:	ldr	r1, [sp, #36]	; 0x24
   1d6b4:	add	r0, r0, r5, lsl #1
   1d6b8:	ldrh	r0, [r0]
   1d6bc:	ands	r0, r0, #16384	; 0x4000
   1d6c0:	mov	r0, r4
   1d6c4:	beq	1d674 <argp_failure@@Base+0x780>
   1d6c8:	ldrb	r2, [r1], #1
   1d6cc:	cmp	r2, r7
   1d6d0:	beq	1d670 <argp_failure@@Base+0x77c>
   1d6d4:	subs	r0, r0, #1
   1d6d8:	bne	1d6c8 <argp_failure@@Base+0x7d4>
   1d6dc:	b	1d664 <argp_failure@@Base+0x770>
   1d6e0:	ldr	r0, [sp, #32]
   1d6e4:	add	r8, r8, #28
   1d6e8:	subs	r0, r0, #1
   1d6ec:	str	r0, [sp, #32]
   1d6f0:	beq	1d784 <argp_failure@@Base+0x890>
   1d6f4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1d6f8:	str	r0, [r8, #8]
   1d6fc:	ldr	r6, [r8, #4]
   1d700:	cmp	r6, #0
   1d704:	beq	1d6e0 <argp_failure@@Base+0x7ec>
   1d708:	ldr	r0, [r8]
   1d70c:	add	r7, r0, #12
   1d710:	ldrb	r0, [r7]
   1d714:	tst	r0, #8
   1d718:	beq	1d734 <argp_failure@@Base+0x840>
   1d71c:	add	r7, r7, #24
   1d720:	subs	r6, r6, #1
   1d724:	beq	1d6e0 <argp_failure@@Base+0x7ec>
   1d728:	ldrb	r0, [r7]
   1d72c:	tst	r0, #8
   1d730:	bne	1d71c <argp_failure@@Base+0x828>
   1d734:	ldr	r4, [r7, #-8]
   1d738:	sub	r0, r4, #1
   1d73c:	cmp	r0, #254	; 0xfe
   1d740:	bhi	1d71c <argp_failure@@Base+0x828>
   1d744:	ldrb	r5, [sl]
   1d748:	bl	116a0 <__ctype_b_loc@plt>
   1d74c:	cmp	r4, r5
   1d750:	bne	1d71c <argp_failure@@Base+0x828>
   1d754:	ldr	r0, [r0]
   1d758:	add	r0, r0, r4, lsl #1
   1d75c:	ldrh	r0, [r0]
   1d760:	ands	r0, r0, #16384	; 0x4000
   1d764:	ldrne	r0, [fp, #-36]	; 0xffffffdc
   1d768:	addne	sl, sl, #1
   1d76c:	strbne	r5, [r0], #1
   1d770:	strne	r0, [fp, #-36]	; 0xffffffdc
   1d774:	add	r7, r7, #24
   1d778:	subs	r6, r6, #1
   1d77c:	bne	1d728 <argp_failure@@Base+0x834>
   1d780:	b	1d6e0 <argp_failure@@Base+0x7ec>
   1d784:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1d788:	mov	r0, #0
   1d78c:	strb	r0, [r1]
   1d790:	ldr	r0, [r9]
   1d794:	bl	19edc <argp_parse@@Base+0x13dc>
   1d798:	ldr	r0, [r9, #8]
   1d79c:	bl	19edc <argp_parse@@Base+0x13dc>
   1d7a0:	ldr	r0, [sp, #24]
   1d7a4:	ldr	r6, [sp, #20]
   1d7a8:	str	r0, [r9]
   1d7ac:	ldr	r0, [sp, #8]
   1d7b0:	str	r0, [r9, #4]
   1d7b4:	ldr	r0, [sp, #36]	; 0x24
   1d7b8:	str	r0, [r9, #8]
   1d7bc:	ldr	r0, [r6, #12]
   1d7c0:	cmp	r0, #0
   1d7c4:	beq	1d7dc <argp_failure@@Base+0x8e8>
   1d7c8:	ldr	r4, [r0, #24]
   1d7cc:	bl	19edc <argp_parse@@Base+0x13dc>
   1d7d0:	cmp	r4, #0
   1d7d4:	mov	r0, r4
   1d7d8:	bne	1d7c8 <argp_failure@@Base+0x8d4>
   1d7dc:	ldr	r0, [r6, #4]
   1d7e0:	ldr	sl, [sp, #4]
   1d7e4:	ldr	r8, [sp, #40]	; 0x28
   1d7e8:	ldr	r7, [sp, #12]
   1d7ec:	cmp	r0, #0
   1d7f0:	beq	1d408 <argp_failure@@Base+0x514>
   1d7f4:	ldr	r0, [r6]
   1d7f8:	bl	19edc <argp_parse@@Base+0x13dc>
   1d7fc:	ldr	r0, [r6, #8]
   1d800:	bl	19edc <argp_parse@@Base+0x13dc>
   1d804:	b	1d408 <argp_failure@@Base+0x514>
   1d808:	mov	r0, r9
   1d80c:	sub	sp, fp, #28
   1d810:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d814:	movw	r0, #15597	; 0x3ced
   1d818:	movw	r1, #15413	; 0x3c35
   1d81c:	movw	r3, #15622	; 0x3d06
   1d820:	movw	r2, #970	; 0x3ca
   1d824:	movt	r0, #2
   1d828:	movt	r1, #2
   1d82c:	movt	r3, #2
   1d830:	bl	11844 <__assert_fail@plt>
   1d834:	movw	r0, #15409	; 0x3c31
   1d838:	movw	r1, #15413	; 0x3c35
   1d83c:	movw	r3, #15425	; 0x3c41
   1d840:	movw	r2, #450	; 0x1c2
   1d844:	movt	r0, #2
   1d848:	movt	r1, #2
   1d84c:	movt	r3, #2
   1d850:	bl	11844 <__assert_fail@plt>
   1d854:	movw	r0, #15489	; 0x3c81
   1d858:	movw	r1, #15413	; 0x3c35
   1d85c:	movw	r3, #15425	; 0x3c41
   1d860:	mov	r2, #460	; 0x1cc
   1d864:	movt	r0, #2
   1d868:	movt	r1, #2
   1d86c:	movt	r3, #2
   1d870:	bl	11844 <__assert_fail@plt>
   1d874:	movw	r0, #15540	; 0x3cb4
   1d878:	movw	r1, #15413	; 0x3c35
   1d87c:	movw	r3, #15425	; 0x3c41
   1d880:	mov	r2, #476	; 0x1dc
   1d884:	movt	r0, #2
   1d888:	movt	r1, #2
   1d88c:	movt	r3, #2
   1d890:	bl	11844 <__assert_fail@plt>
   1d894:	movw	r0, #15545	; 0x3cb9
   1d898:	movw	r1, #15413	; 0x3c35
   1d89c:	movw	r3, #15622	; 0x3d06
   1d8a0:	mov	r2, #972	; 0x3cc
   1d8a4:	movt	r0, #2
   1d8a8:	movt	r1, #2
   1d8ac:	movt	r3, #2
   1d8b0:	bl	11844 <__assert_fail@plt>
   1d8b4:	push	{r4, r5, fp, lr}
   1d8b8:	add	fp, sp, #8
   1d8bc:	mov	r5, r1
   1d8c0:	cmp	r0, #0
   1d8c4:	beq	1d914 <argp_failure@@Base+0xa20>
   1d8c8:	mov	r1, #10
   1d8cc:	bl	116d0 <strchr@plt>
   1d8d0:	cmp	r0, #0
   1d8d4:	mov	r4, r0
   1d8d8:	movwne	r4, #1
   1d8dc:	cmp	r5, #0
   1d8e0:	beq	1d920 <argp_failure@@Base+0xa2c>
   1d8e4:	ldr	r1, [r5]
   1d8e8:	cmp	r1, #0
   1d8ec:	beq	1d920 <argp_failure@@Base+0xa2c>
   1d8f0:	add	r5, r5, #16
   1d8f4:	ldr	r0, [r1, #8]
   1d8f8:	ldr	r1, [r1, #16]
   1d8fc:	bl	1d8b4 <argp_failure@@Base+0x9c0>
   1d900:	ldr	r1, [r5], #16
   1d904:	add	r4, r0, r4
   1d908:	cmp	r1, #0
   1d90c:	bne	1d8f4 <argp_failure@@Base+0xa00>
   1d910:	b	1d920 <argp_failure@@Base+0xa2c>
   1d914:	mov	r4, #0
   1d918:	cmp	r5, #0
   1d91c:	bne	1d8e4 <argp_failure@@Base+0x9f0>
   1d920:	mov	r0, r4
   1d924:	pop	{r4, r5, fp, pc}
   1d928:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d92c:	add	fp, sp, #28
   1d930:	sub	sp, sp, #28
   1d934:	ldr	r4, [r0, #4]
   1d938:	str	r1, [fp, #-40]	; 0xffffffd8
   1d93c:	cmp	r4, #0
   1d940:	beq	1dd3c <argp_failure@@Base+0xe48>
   1d944:	mov	r5, r0
   1d948:	ldr	r0, [r0, #8]
   1d94c:	bl	116c4 <strlen@plt>
   1d950:	add	r0, r0, #8
   1d954:	bic	r0, r0, #7
   1d958:	sub	r0, sp, r0
   1d95c:	mov	sp, r0
   1d960:	ldr	r7, [r5]
   1d964:	str	r0, [fp, #-52]	; 0xffffffcc
   1d968:	str	r0, [fp, #-48]	; 0xffffffd0
   1d96c:	str	r5, [fp, #-44]	; 0xffffffd4
   1d970:	ldr	r6, [r7, #4]
   1d974:	str	r4, [fp, #-36]	; 0xffffffdc
   1d978:	cmp	r6, #0
   1d97c:	bne	1d9a4 <argp_failure@@Base+0xab0>
   1d980:	ldr	r4, [fp, #-36]	; 0xffffffdc
   1d984:	ldr	r6, [fp, #-44]	; 0xffffffd4
   1d988:	add	r7, r7, #28
   1d98c:	subs	r4, r4, #1
   1d990:	beq	1da58 <argp_failure@@Base+0xb64>
   1d994:	ldr	r6, [r7, #4]
   1d998:	str	r4, [fp, #-36]	; 0xffffffdc
   1d99c:	cmp	r6, #0
   1d9a0:	beq	1d980 <argp_failure@@Base+0xa8c>
   1d9a4:	ldr	r4, [r7]
   1d9a8:	ldr	r5, [r7, #8]
   1d9ac:	mov	sl, r4
   1d9b0:	ldr	r8, [sl, #12]
   1d9b4:	tst	r8, #8
   1d9b8:	bne	1d9c4 <argp_failure@@Base+0xad0>
   1d9bc:	b	1d9dc <argp_failure@@Base+0xae8>
   1d9c0:	add	r5, r5, #1
   1d9c4:	subs	r6, r6, #1
   1d9c8:	add	sl, sl, #24
   1d9cc:	beq	1d980 <argp_failure@@Base+0xa8c>
   1d9d0:	ldr	r8, [sl, #12]
   1d9d4:	tst	r8, #8
   1d9d8:	bne	1d9c4 <argp_failure@@Base+0xad0>
   1d9dc:	ldr	r9, [sl, #4]
   1d9e0:	sub	r0, r9, #1
   1d9e4:	cmp	r0, #254	; 0xfe
   1d9e8:	bhi	1d9c4 <argp_failure@@Base+0xad0>
   1d9ec:	bl	116a0 <__ctype_b_loc@plt>
   1d9f0:	ldr	r0, [r0]
   1d9f4:	add	r0, r0, r9, lsl #1
   1d9f8:	ldrb	r0, [r0, #1]
   1d9fc:	tst	r0, #64	; 0x40
   1da00:	beq	1d9c4 <argp_failure@@Base+0xad0>
   1da04:	ldrb	r0, [r5]
   1da08:	cmp	r9, r0
   1da0c:	bne	1d9c4 <argp_failure@@Base+0xad0>
   1da10:	tst	r8, #4
   1da14:	moveq	r4, sl
   1da18:	tst	r8, #2
   1da1c:	bne	1d9c0 <argp_failure@@Base+0xacc>
   1da20:	ldr	r0, [sl, #8]
   1da24:	cmp	r0, #0
   1da28:	bne	1d9c0 <argp_failure@@Base+0xacc>
   1da2c:	ldr	r0, [r4, #8]
   1da30:	cmp	r0, #0
   1da34:	bne	1d9c0 <argp_failure@@Base+0xacc>
   1da38:	ldr	r0, [r4, #12]
   1da3c:	orr	r0, r0, r8
   1da40:	tst	r0, #16
   1da44:	bne	1d9c0 <argp_failure@@Base+0xacc>
   1da48:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1da4c:	strb	r9, [r0], #1
   1da50:	str	r0, [fp, #-48]	; 0xffffffd0
   1da54:	b	1d9c0 <argp_failure@@Base+0xacc>
   1da58:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1da5c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1da60:	cmp	r1, r2
   1da64:	bls	1da80 <argp_failure@@Base+0xb8c>
   1da68:	mov	r0, #0
   1da6c:	strb	r0, [r1]
   1da70:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1da74:	movw	r1, #15666	; 0x3d32
   1da78:	movt	r1, #2
   1da7c:	bl	20d5c <argp_failure@@Base+0x3e68>
   1da80:	ldr	r5, [r6, #4]
   1da84:	cmp	r5, #0
   1da88:	beq	1dd3c <argp_failure@@Base+0xe48>
   1da8c:	ldr	r8, [r6]
   1da90:	ldr	r9, [r8, #4]
   1da94:	cmp	r9, #0
   1da98:	bne	1dab4 <argp_failure@@Base+0xbc0>
   1da9c:	subs	r5, r5, #1
   1daa0:	add	r8, r8, #28
   1daa4:	beq	1dc58 <argp_failure@@Base+0xd64>
   1daa8:	ldr	r9, [r8, #4]
   1daac:	cmp	r9, #0
   1dab0:	beq	1da9c <argp_failure@@Base+0xba8>
   1dab4:	ldr	sl, [r8]
   1dab8:	ldr	r4, [r8, #8]
   1dabc:	str	sl, [fp, #-36]	; 0xffffffdc
   1dac0:	ldr	r6, [sl, #12]
   1dac4:	tst	r6, #8
   1dac8:	bne	1dae8 <argp_failure@@Base+0xbf4>
   1dacc:	b	1db00 <argp_failure@@Base+0xc0c>
   1dad0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dad4:	movw	r1, #15673	; 0x3d39
   1dad8:	mov	r2, r7
   1dadc:	movt	r1, #2
   1dae0:	bl	20d5c <argp_failure@@Base+0x3e68>
   1dae4:	add	r4, r4, #1
   1dae8:	subs	r9, r9, #1
   1daec:	add	sl, sl, #24
   1daf0:	beq	1da9c <argp_failure@@Base+0xba8>
   1daf4:	ldr	r6, [sl, #12]
   1daf8:	tst	r6, #8
   1dafc:	bne	1dae8 <argp_failure@@Base+0xbf4>
   1db00:	ldr	r7, [sl, #4]
   1db04:	sub	r0, r7, #1
   1db08:	cmp	r0, #254	; 0xfe
   1db0c:	bhi	1dae8 <argp_failure@@Base+0xbf4>
   1db10:	bl	116a0 <__ctype_b_loc@plt>
   1db14:	ldr	r0, [r0]
   1db18:	add	r0, r0, r7, lsl #1
   1db1c:	ldrb	r0, [r0, #1]
   1db20:	tst	r0, #64	; 0x40
   1db24:	beq	1dae8 <argp_failure@@Base+0xbf4>
   1db28:	ldrb	r0, [r4]
   1db2c:	cmp	r7, r0
   1db30:	bne	1dae8 <argp_failure@@Base+0xbf4>
   1db34:	tst	r6, #4
   1db38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1db3c:	moveq	r0, sl
   1db40:	tst	r6, #2
   1db44:	str	r0, [fp, #-36]	; 0xffffffdc
   1db48:	bne	1dae4 <argp_failure@@Base+0xbf0>
   1db4c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1db50:	ldr	r3, [sl, #8]
   1db54:	ldr	r0, [r0, #12]
   1db58:	cmp	r3, #0
   1db5c:	orr	r0, r0, r6
   1db60:	bne	1db6c <argp_failure@@Base+0xc78>
   1db64:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1db68:	ldr	r3, [r1, #8]
   1db6c:	tst	r0, #16
   1db70:	bne	1dae4 <argp_failure@@Base+0xbf0>
   1db74:	cmp	r3, #0
   1db78:	beq	1dae4 <argp_failure@@Base+0xbf0>
   1db7c:	tst	r0, #1
   1db80:	bne	1dad0 <argp_failure@@Base+0xbdc>
   1db84:	mov	r0, r3
   1db88:	str	r3, [fp, #-48]	; 0xffffffd0
   1db8c:	bl	116c4 <strlen@plt>
   1db90:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1db94:	add	r6, r0, #6
   1db98:	ldr	r2, [r7, #24]
   1db9c:	ldr	r0, [r7, #28]
   1dba0:	ldr	r1, [r7, #16]
   1dba4:	sub	r2, r0, r2
   1dba8:	cmp	r2, r1
   1dbac:	bls	1dbbc <argp_failure@@Base+0xcc8>
   1dbb0:	mov	r0, r7
   1dbb4:	bl	206f4 <argp_failure@@Base+0x3800>
   1dbb8:	ldr	r0, [r7, #28]
   1dbbc:	ldr	r3, [r7, #20]
   1dbc0:	ldr	r2, [r7, #8]
   1dbc4:	ldr	r1, [r7, #32]
   1dbc8:	cmp	r3, #0
   1dbcc:	addgt	r6, r6, r3
   1dbd0:	cmp	r6, r2
   1dbd4:	bcs	1dc0c <argp_failure@@Base+0xd18>
   1dbd8:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1dbdc:	cmp	r0, r1
   1dbe0:	bcc	1dbfc <argp_failure@@Base+0xd08>
   1dbe4:	mov	r0, r7
   1dbe8:	mov	r1, #1
   1dbec:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1dbf0:	cmp	r0, #0
   1dbf4:	beq	1dc40 <argp_failure@@Base+0xd4c>
   1dbf8:	ldr	r0, [r7, #28]
   1dbfc:	add	r1, r0, #1
   1dc00:	str	r1, [r7, #28]
   1dc04:	mov	r1, #32
   1dc08:	b	1dc3c <argp_failure@@Base+0xd48>
   1dc0c:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1dc10:	cmp	r0, r1
   1dc14:	bcc	1dc30 <argp_failure@@Base+0xd3c>
   1dc18:	mov	r0, r7
   1dc1c:	mov	r1, #1
   1dc20:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1dc24:	cmp	r0, #0
   1dc28:	beq	1dc40 <argp_failure@@Base+0xd4c>
   1dc2c:	ldr	r0, [r7, #28]
   1dc30:	add	r1, r0, #1
   1dc34:	str	r1, [r7, #28]
   1dc38:	mov	r1, #10
   1dc3c:	strb	r1, [r0]
   1dc40:	ldr	r2, [sl, #4]
   1dc44:	movw	r1, #15684	; 0x3d44
   1dc48:	mov	r0, r7
   1dc4c:	mov	r3, r6
   1dc50:	movt	r1, #2
   1dc54:	b	1dae0 <argp_failure@@Base+0xbec>
   1dc58:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1dc5c:	ldr	r4, [r0, #4]
   1dc60:	cmp	r4, #0
   1dc64:	beq	1dd3c <argp_failure@@Base+0xe48>
   1dc68:	ldr	r6, [r0]
   1dc6c:	movw	sl, #15717	; 0x3d65
   1dc70:	movw	r9, #15693	; 0x3d4d
   1dc74:	movt	sl, #2
   1dc78:	movt	r9, #2
   1dc7c:	ldr	r7, [r6, #4]
   1dc80:	cmp	r7, #0
   1dc84:	bne	1dca0 <argp_failure@@Base+0xdac>
   1dc88:	subs	r4, r4, #1
   1dc8c:	add	r6, r6, #28
   1dc90:	beq	1dd3c <argp_failure@@Base+0xe48>
   1dc94:	ldr	r7, [r6, #4]
   1dc98:	cmp	r7, #0
   1dc9c:	beq	1dc88 <argp_failure@@Base+0xd94>
   1dca0:	ldr	r8, [r6]
   1dca4:	mov	r5, r8
   1dca8:	ldr	r2, [r5]
   1dcac:	cmp	r2, #0
   1dcb0:	bne	1dcdc <argp_failure@@Base+0xde8>
   1dcb4:	b	1dcc4 <argp_failure@@Base+0xdd0>
   1dcb8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dcbc:	mov	r1, sl
   1dcc0:	bl	20d5c <argp_failure@@Base+0x3e68>
   1dcc4:	subs	r7, r7, #1
   1dcc8:	add	r5, r5, #24
   1dccc:	beq	1dc88 <argp_failure@@Base+0xd94>
   1dcd0:	ldr	r2, [r5]
   1dcd4:	cmp	r2, #0
   1dcd8:	beq	1dcc4 <argp_failure@@Base+0xdd0>
   1dcdc:	ldr	r0, [r5, #12]
   1dce0:	tst	r0, #4
   1dce4:	moveq	r8, r5
   1dce8:	tst	r0, #2
   1dcec:	bne	1dcc4 <argp_failure@@Base+0xdd0>
   1dcf0:	ldr	r3, [r5, #8]
   1dcf4:	ldr	r1, [r8, #12]
   1dcf8:	cmp	r3, #0
   1dcfc:	orr	r0, r1, r0
   1dd00:	ldreq	r3, [r8, #8]
   1dd04:	tst	r0, #16
   1dd08:	bne	1dcc4 <argp_failure@@Base+0xdd0>
   1dd0c:	cmp	r3, #0
   1dd10:	beq	1dcb8 <argp_failure@@Base+0xdc4>
   1dd14:	tst	r0, #1
   1dd18:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1dd1c:	movne	r1, r9
   1dd20:	movweq	r1, #15706	; 0x3d5a
   1dd24:	movteq	r1, #2
   1dd28:	bl	20d5c <argp_failure@@Base+0x3e68>
   1dd2c:	subs	r7, r7, #1
   1dd30:	add	r5, r5, #24
   1dd34:	bne	1dcd0 <argp_failure@@Base+0xddc>
   1dd38:	b	1dc88 <argp_failure@@Base+0xd94>
   1dd3c:	sub	sp, fp, #28
   1dd40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dd44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1dd48:	add	fp, sp, #28
   1dd4c:	sub	sp, sp, #28
   1dd50:	ldr	r5, [r0, #8]
   1dd54:	mov	r7, r0
   1dd58:	ldr	sl, [r0, #16]
   1dd5c:	ldr	r0, [r2]
   1dd60:	mov	r4, r3
   1dd64:	mov	r9, r2
   1dd68:	mov	r8, r1
   1dd6c:	cmp	r7, #0
   1dd70:	mov	r6, r5
   1dd74:	str	r0, [sp, #20]
   1dd78:	beq	1ddb4 <argp_failure@@Base+0xec0>
   1dd7c:	ldr	r0, [r7, #20]
   1dd80:	mov	r6, r5
   1dd84:	cmp	r0, #0
   1dd88:	beq	1ddb4 <argp_failure@@Base+0xec0>
   1dd8c:	mov	r0, r7
   1dd90:	mov	r1, r8
   1dd94:	bl	1982c <argp_parse@@Base+0xd2c>
   1dd98:	ldr	r3, [r7, #20]
   1dd9c:	mov	r2, r0
   1dda0:	movw	r0, #6
   1dda4:	mov	r1, r5
   1dda8:	movt	r0, #512	; 0x200
   1ddac:	blx	r3
   1ddb0:	mov	r6, r0
   1ddb4:	cmp	r6, #0
   1ddb8:	beq	1de1c <argp_failure@@Base+0xf28>
   1ddbc:	mov	r0, r6
   1ddc0:	mov	r1, #10
   1ddc4:	bl	1155c <strchrnul@plt>
   1ddc8:	mov	r7, r0
   1ddcc:	ldrb	r0, [r0]
   1ddd0:	str	r5, [sp, #12]
   1ddd4:	str	r6, [sp, #16]
   1ddd8:	stmib	sp, {r8, sl}
   1dddc:	cmp	r0, #0
   1dde0:	beq	1de8c <argp_failure@@Base+0xf98>
   1dde4:	ldr	r0, [sp, #20]
   1dde8:	ldrb	r6, [r0]
   1ddec:	cmp	r6, #0
   1ddf0:	beq	1de98 <argp_failure@@Base+0xfa4>
   1ddf4:	mov	r8, #0
   1ddf8:	add	sl, r7, #1
   1ddfc:	mov	r1, #10
   1de00:	mov	r0, sl
   1de04:	bl	1155c <strchrnul@plt>
   1de08:	add	r8, r8, #1
   1de0c:	mov	r7, r0
   1de10:	cmp	r8, r6
   1de14:	bcc	1ddf8 <argp_failure@@Base+0xf04>
   1de18:	b	1de9c <argp_failure@@Base+0xfa8>
   1de1c:	mov	r0, #0
   1de20:	mov	r7, #0
   1de24:	str	r0, [sp, #24]
   1de28:	cmp	sl, #0
   1de2c:	beq	1dffc <argp_failure@@Base+0x1108>
   1de30:	ldr	r0, [sl]
   1de34:	cmp	r0, #0
   1de38:	beq	1dffc <argp_failure@@Base+0x1108>
   1de3c:	add	r6, sl, #16
   1de40:	ldr	r5, [fp, #8]
   1de44:	ldr	sl, [sp, #24]
   1de48:	mov	r1, r8
   1de4c:	mov	r2, r9
   1de50:	mov	r3, r4
   1de54:	str	r5, [sp]
   1de58:	bl	1dd44 <argp_failure@@Base+0xe50>
   1de5c:	clz	r0, r0
   1de60:	lsr	r4, r0, #5
   1de64:	ldr	r0, [r6], #16
   1de68:	cmp	r0, #0
   1de6c:	bne	1de48 <argp_failure@@Base+0xf54>
   1de70:	cmp	sl, #0
   1de74:	cmpne	r4, #0
   1de78:	bne	1e00c <argp_failure@@Base+0x1118>
   1de7c:	clz	r0, r4
   1de80:	lsr	r0, r0, #5
   1de84:	sub	sp, fp, #28
   1de88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1de8c:	mov	r0, #0
   1de90:	mov	sl, r6
   1de94:	b	1deac <argp_failure@@Base+0xfb8>
   1de98:	ldr	sl, [sp, #16]
   1de9c:	ldr	r0, [r9]
   1dea0:	add	r0, r0, #1
   1dea4:	str	r0, [r9]
   1dea8:	mov	r0, #1
   1deac:	str	r0, [sp, #24]
   1deb0:	ldr	r8, [fp, #8]
   1deb4:	sub	r2, r7, sl
   1deb8:	add	r6, r2, #1
   1debc:	ldr	r3, [r8, #24]
   1dec0:	ldr	r0, [r8, #28]
   1dec4:	ldr	r1, [r8, #16]
   1dec8:	sub	r3, r0, r3
   1decc:	cmp	r3, r1
   1ded0:	bls	1dee8 <argp_failure@@Base+0xff4>
   1ded4:	mov	r0, r8
   1ded8:	mov	r5, r2
   1dedc:	bl	206f4 <argp_failure@@Base+0x3800>
   1dee0:	ldr	r0, [r8, #28]
   1dee4:	mov	r2, r5
   1dee8:	ldr	r3, [r8, #20]
   1deec:	ldr	r5, [r8, #8]
   1def0:	ldr	r1, [r8, #32]
   1def4:	cmp	r3, #0
   1def8:	addgt	r6, r6, r3
   1defc:	cmp	r6, r5
   1df00:	bcs	1df48 <argp_failure@@Base+0x1054>
   1df04:	ldr	r8, [sp, #4]
   1df08:	cmp	r0, r1
   1df0c:	bcc	1df34 <argp_failure@@Base+0x1040>
   1df10:	ldr	r6, [fp, #8]
   1df14:	mov	r1, #1
   1df18:	mov	r5, r2
   1df1c:	mov	r0, r6
   1df20:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1df24:	mov	r2, r5
   1df28:	cmp	r0, #0
   1df2c:	beq	1df8c <argp_failure@@Base+0x1098>
   1df30:	ldr	r0, [r6, #28]
   1df34:	ldr	r6, [fp, #8]
   1df38:	add	r1, r0, #1
   1df3c:	str	r1, [r6, #28]
   1df40:	mov	r1, #32
   1df44:	b	1df88 <argp_failure@@Base+0x1094>
   1df48:	ldr	r8, [sp, #4]
   1df4c:	cmp	r0, r1
   1df50:	bcc	1df78 <argp_failure@@Base+0x1084>
   1df54:	ldr	r6, [fp, #8]
   1df58:	mov	r1, #1
   1df5c:	mov	r5, r2
   1df60:	mov	r0, r6
   1df64:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1df68:	mov	r2, r5
   1df6c:	cmp	r0, #0
   1df70:	beq	1df8c <argp_failure@@Base+0x1098>
   1df74:	ldr	r0, [r6, #28]
   1df78:	ldr	r6, [fp, #8]
   1df7c:	add	r1, r0, #1
   1df80:	str	r1, [r6, #28]
   1df84:	mov	r1, #10
   1df88:	strb	r1, [r0]
   1df8c:	ldr	r0, [r6, #28]
   1df90:	ldr	r1, [r6, #32]
   1df94:	add	r3, r0, r2
   1df98:	cmp	r3, r1
   1df9c:	bls	1dfc4 <argp_failure@@Base+0x10d0>
   1dfa0:	mov	r0, r6
   1dfa4:	mov	r1, r2
   1dfa8:	mov	r5, r2
   1dfac:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1dfb0:	cmp	r0, #0
   1dfb4:	beq	1dfdc <argp_failure@@Base+0x10e8>
   1dfb8:	ldr	r6, [fp, #8]
   1dfbc:	mov	r2, r5
   1dfc0:	ldr	r0, [r6, #28]
   1dfc4:	mov	r1, sl
   1dfc8:	mov	r5, r2
   1dfcc:	bl	11598 <memcpy@plt>
   1dfd0:	ldr	r0, [r6, #28]
   1dfd4:	add	r0, r0, r5
   1dfd8:	str	r0, [r6, #28]
   1dfdc:	ldr	r0, [sp, #16]
   1dfe0:	ldr	r1, [sp, #12]
   1dfe4:	cmp	r0, r1
   1dfe8:	beq	1dff0 <argp_failure@@Base+0x10fc>
   1dfec:	bl	19edc <argp_parse@@Base+0x13dc>
   1dff0:	ldr	sl, [sp, #8]
   1dff4:	cmp	sl, #0
   1dff8:	bne	1de30 <argp_failure@@Base+0xf3c>
   1dffc:	ldr	sl, [sp, #24]
   1e000:	cmp	sl, #0
   1e004:	cmpne	r4, #0
   1e008:	beq	1de7c <argp_failure@@Base+0xf88>
   1e00c:	ldr	r2, [sp, #20]
   1e010:	ldrb	r1, [r7]
   1e014:	ldrb	r0, [r2]
   1e018:	cmp	r1, #0
   1e01c:	beq	1e03c <argp_failure@@Base+0x1148>
   1e020:	add	r0, r0, #1
   1e024:	mov	r4, #0
   1e028:	strb	r0, [r2]
   1e02c:	clz	r0, r4
   1e030:	lsr	r0, r0, #5
   1e034:	sub	sp, fp, #28
   1e038:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e03c:	cmp	r0, #0
   1e040:	movne	r0, #0
   1e044:	strbne	r0, [r2]
   1e048:	clz	r0, r4
   1e04c:	lsr	r0, r0, #5
   1e050:	sub	sp, fp, #28
   1e054:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e05c:	add	fp, sp, #28
   1e060:	sub	sp, sp, #28
   1e064:	ldr	r6, [r0, #12]
   1e068:	mov	r5, r0
   1e06c:	ldr	r0, [r0, #16]
   1e070:	mov	sl, r2
   1e074:	mov	r7, #0
   1e078:	str	r3, [sp, #24]
   1e07c:	str	r1, [sp, #20]
   1e080:	cmp	r6, #0
   1e084:	str	r0, [sp, #16]
   1e088:	beq	1e0c4 <argp_failure@@Base+0x11d0>
   1e08c:	mov	r0, r6
   1e090:	mov	r1, #11
   1e094:	bl	116d0 <strchr@plt>
   1e098:	cmp	r0, #0
   1e09c:	mov	r9, r0
   1e0a0:	mov	r4, r0
   1e0a4:	subne	r9, r9, r6
   1e0a8:	cmp	sl, #0
   1e0ac:	movne	r9, #0
   1e0b0:	cmp	r0, #0
   1e0b4:	addne	r4, r4, #1
   1e0b8:	cmp	sl, #0
   1e0bc:	moveq	r4, r6
   1e0c0:	b	1e0cc <argp_failure@@Base+0x11d8>
   1e0c4:	mov	r9, #0
   1e0c8:	mov	r4, #0
   1e0cc:	ldr	r0, [r5, #20]
   1e0d0:	movw	r6, #1
   1e0d4:	movt	r6, #512	; 0x200
   1e0d8:	cmp	r0, #0
   1e0dc:	beq	1e1e4 <argp_failure@@Base+0x12f0>
   1e0e0:	cmp	r9, #0
   1e0e4:	beq	1e0f8 <argp_failure@@Base+0x1204>
   1e0e8:	mov	r0, r4
   1e0ec:	mov	r1, r9
   1e0f0:	bl	1158c <strndup@plt>
   1e0f4:	mov	r4, r0
   1e0f8:	ldr	r1, [sp, #20]
   1e0fc:	mov	r0, r5
   1e100:	bl	1982c <argp_parse@@Base+0xd2c>
   1e104:	ldr	r3, [r5, #20]
   1e108:	mov	r7, r0
   1e10c:	cmp	sl, #0
   1e110:	mov	r0, r6
   1e114:	mov	r1, r4
   1e118:	addne	r0, r0, #1
   1e11c:	mov	r2, r7
   1e120:	blx	r3
   1e124:	mov	r3, r0
   1e128:	cmp	r3, #0
   1e12c:	str	r7, [sp, #8]
   1e130:	beq	1e1f4 <argp_failure@@Base+0x1300>
   1e134:	ldr	r0, [sp, #24]
   1e138:	str	r3, [sp, #12]
   1e13c:	cmp	r0, #0
   1e140:	beq	1e184 <argp_failure@@Base+0x1290>
   1e144:	ldr	r0, [fp, #12]
   1e148:	ldr	r2, [r0, #28]
   1e14c:	ldr	r1, [r0, #32]
   1e150:	cmp	r2, r1
   1e154:	bcc	1e174 <argp_failure@@Base+0x1280>
   1e158:	mov	r1, #1
   1e15c:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e160:	ldr	r3, [sp, #12]
   1e164:	cmp	r0, #0
   1e168:	beq	1e184 <argp_failure@@Base+0x1290>
   1e16c:	ldr	r0, [fp, #12]
   1e170:	ldr	r2, [r0, #28]
   1e174:	add	r1, r2, #1
   1e178:	str	r1, [r0, #28]
   1e17c:	mov	r1, #10
   1e180:	strb	r1, [r2]
   1e184:	cmp	r9, #0
   1e188:	beq	1e208 <argp_failure@@Base+0x1314>
   1e18c:	cmp	r3, r4
   1e190:	bne	1e208 <argp_failure@@Base+0x1314>
   1e194:	mov	r7, r5
   1e198:	ldr	r5, [fp, #12]
   1e19c:	mov	r8, r6
   1e1a0:	ldr	r0, [r5, #28]
   1e1a4:	ldr	r1, [r5, #32]
   1e1a8:	add	r2, r0, r9
   1e1ac:	cmp	r2, r1
   1e1b0:	bls	1e1cc <argp_failure@@Base+0x12d8>
   1e1b4:	mov	r0, r5
   1e1b8:	mov	r1, r9
   1e1bc:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e1c0:	cmp	r0, #0
   1e1c4:	beq	1e26c <argp_failure@@Base+0x1378>
   1e1c8:	ldr	r0, [r5, #28]
   1e1cc:	mov	r1, r4
   1e1d0:	mov	r2, r9
   1e1d4:	bl	11598 <memcpy@plt>
   1e1d8:	ldr	r0, [r5, #28]
   1e1dc:	add	r0, r0, r9
   1e1e0:	b	1e268 <argp_failure@@Base+0x1374>
   1e1e4:	mov	r3, r4
   1e1e8:	cmp	r3, #0
   1e1ec:	str	r7, [sp, #8]
   1e1f0:	bne	1e134 <argp_failure@@Base+0x1240>
   1e1f4:	mov	r8, #0
   1e1f8:	cmp	r9, #0
   1e1fc:	cmpne	r4, #0
   1e200:	beq	1e31c <argp_failure@@Base+0x1428>
   1e204:	b	1e308 <argp_failure@@Base+0x1414>
   1e208:	mov	r0, r3
   1e20c:	mov	r8, r6
   1e210:	mov	r7, r5
   1e214:	bl	116c4 <strlen@plt>
   1e218:	ldr	r5, [fp, #12]
   1e21c:	cmp	r0, #0
   1e220:	beq	1e26c <argp_failure@@Base+0x1378>
   1e224:	mov	r6, r0
   1e228:	ldr	r0, [r5, #28]
   1e22c:	ldr	r1, [r5, #32]
   1e230:	add	r2, r0, r6
   1e234:	cmp	r2, r1
   1e238:	bls	1e254 <argp_failure@@Base+0x1360>
   1e23c:	mov	r0, r5
   1e240:	mov	r1, r6
   1e244:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e248:	cmp	r0, #0
   1e24c:	beq	1e26c <argp_failure@@Base+0x1378>
   1e250:	ldr	r0, [r5, #28]
   1e254:	ldr	r1, [sp, #12]
   1e258:	mov	r2, r6
   1e25c:	bl	11598 <memcpy@plt>
   1e260:	ldr	r0, [r5, #28]
   1e264:	add	r0, r0, r6
   1e268:	str	r0, [r5, #28]
   1e26c:	ldr	r1, [r5, #24]
   1e270:	ldr	r2, [r5, #28]
   1e274:	ldr	r0, [r5, #16]
   1e278:	sub	r1, r2, r1
   1e27c:	cmp	r1, r0
   1e280:	bls	1e28c <argp_failure@@Base+0x1398>
   1e284:	mov	r0, r5
   1e288:	bl	206f4 <argp_failure@@Base+0x3800>
   1e28c:	ldr	r1, [r5, #20]
   1e290:	ldr	r0, [r5, #4]
   1e294:	ldr	r2, [sp, #12]
   1e298:	mov	r6, r8
   1e29c:	bic	r1, r1, r1, asr #31
   1e2a0:	cmp	r1, r0
   1e2a4:	bls	1e2e4 <argp_failure@@Base+0x13f0>
   1e2a8:	ldr	r0, [r5, #28]
   1e2ac:	ldr	r1, [r5, #32]
   1e2b0:	cmp	r0, r1
   1e2b4:	bcc	1e2d4 <argp_failure@@Base+0x13e0>
   1e2b8:	mov	r0, r5
   1e2bc:	mov	r1, #1
   1e2c0:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e2c4:	ldr	r2, [sp, #12]
   1e2c8:	cmp	r0, #0
   1e2cc:	beq	1e2e4 <argp_failure@@Base+0x13f0>
   1e2d0:	ldr	r0, [r5, #28]
   1e2d4:	add	r1, r0, #1
   1e2d8:	str	r1, [r5, #28]
   1e2dc:	mov	r1, #10
   1e2e0:	strb	r1, [r0]
   1e2e4:	mov	r8, #1
   1e2e8:	cmp	r2, r4
   1e2ec:	beq	1e2f8 <argp_failure@@Base+0x1404>
   1e2f0:	mov	r0, r2
   1e2f4:	bl	19edc <argp_parse@@Base+0x13dc>
   1e2f8:	mov	r5, r7
   1e2fc:	cmp	r9, #0
   1e300:	cmpne	r4, #0
   1e304:	beq	1e31c <argp_failure@@Base+0x1428>
   1e308:	ldr	r0, [r5, #20]
   1e30c:	cmp	r0, #0
   1e310:	beq	1e31c <argp_failure@@Base+0x1428>
   1e314:	mov	r0, r4
   1e318:	bl	19edc <argp_parse@@Base+0x13dc>
   1e31c:	str	sl, [sp, #12]
   1e320:	cmp	sl, #0
   1e324:	ldr	r9, [sp, #24]
   1e328:	ldr	sl, [sp, #20]
   1e32c:	ldr	r4, [sp, #16]
   1e330:	beq	1e48c <argp_failure@@Base+0x1598>
   1e334:	ldr	r3, [r5, #20]
   1e338:	cmp	r3, #0
   1e33c:	beq	1e48c <argp_failure@@Base+0x1598>
   1e340:	ldr	r2, [sp, #8]
   1e344:	add	r0, r6, #3
   1e348:	mov	r1, #0
   1e34c:	blx	r3
   1e350:	cmp	r0, #0
   1e354:	beq	1e48c <argp_failure@@Base+0x1598>
   1e358:	mov	r7, r0
   1e35c:	orrs	r0, r8, r9
   1e360:	beq	1e3a0 <argp_failure@@Base+0x14ac>
   1e364:	ldr	r0, [fp, #12]
   1e368:	ldr	r2, [r0, #28]
   1e36c:	ldr	r1, [r0, #32]
   1e370:	cmp	r2, r1
   1e374:	bcc	1e390 <argp_failure@@Base+0x149c>
   1e378:	mov	r1, #1
   1e37c:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e380:	cmp	r0, #0
   1e384:	beq	1e3a0 <argp_failure@@Base+0x14ac>
   1e388:	ldr	r0, [fp, #12]
   1e38c:	ldr	r2, [r0, #28]
   1e390:	add	r1, r2, #1
   1e394:	str	r1, [r0, #28]
   1e398:	mov	r1, #10
   1e39c:	strb	r1, [r2]
   1e3a0:	mov	r0, r7
   1e3a4:	mov	r5, r4
   1e3a8:	bl	116c4 <strlen@plt>
   1e3ac:	ldr	r4, [fp, #12]
   1e3b0:	cmp	r0, #0
   1e3b4:	beq	1e400 <argp_failure@@Base+0x150c>
   1e3b8:	mov	r6, r0
   1e3bc:	ldr	r0, [r4, #28]
   1e3c0:	ldr	r1, [r4, #32]
   1e3c4:	add	r2, r0, r6
   1e3c8:	cmp	r2, r1
   1e3cc:	bls	1e3e8 <argp_failure@@Base+0x14f4>
   1e3d0:	mov	r0, r4
   1e3d4:	mov	r1, r6
   1e3d8:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e3dc:	cmp	r0, #0
   1e3e0:	beq	1e400 <argp_failure@@Base+0x150c>
   1e3e4:	ldr	r0, [r4, #28]
   1e3e8:	mov	r1, r7
   1e3ec:	mov	r2, r6
   1e3f0:	bl	11598 <memcpy@plt>
   1e3f4:	ldr	r0, [r4, #28]
   1e3f8:	add	r0, r0, r6
   1e3fc:	str	r0, [r4, #28]
   1e400:	mov	r0, r7
   1e404:	bl	19edc <argp_parse@@Base+0x13dc>
   1e408:	ldr	r1, [r4, #24]
   1e40c:	ldr	r2, [r4, #28]
   1e410:	ldr	r0, [r4, #16]
   1e414:	sub	r1, r2, r1
   1e418:	cmp	r1, r0
   1e41c:	bls	1e428 <argp_failure@@Base+0x1534>
   1e420:	mov	r0, r4
   1e424:	bl	206f4 <argp_failure@@Base+0x3800>
   1e428:	ldr	r1, [r4, #20]
   1e42c:	ldr	r0, [r4, #4]
   1e430:	mov	r8, #1
   1e434:	bic	r1, r1, r1, asr #31
   1e438:	cmp	r1, r0
   1e43c:	bls	1e488 <argp_failure@@Base+0x1594>
   1e440:	ldr	r0, [r4, #28]
   1e444:	ldr	r1, [r4, #32]
   1e448:	cmp	r0, r1
   1e44c:	bcc	1e474 <argp_failure@@Base+0x1580>
   1e450:	mov	r0, r4
   1e454:	mov	r1, #1
   1e458:	mov	r8, #1
   1e45c:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1e460:	cmp	r0, #0
   1e464:	mov	r4, r5
   1e468:	beq	1e48c <argp_failure@@Base+0x1598>
   1e46c:	ldr	r4, [fp, #12]
   1e470:	ldr	r0, [r4, #28]
   1e474:	add	r1, r0, #1
   1e478:	mov	r8, #1
   1e47c:	str	r1, [r4, #28]
   1e480:	mov	r1, #10
   1e484:	strb	r1, [r0]
   1e488:	mov	r4, r5
   1e48c:	cmp	r4, #0
   1e490:	beq	1e530 <argp_failure@@Base+0x163c>
   1e494:	ldr	r0, [r4]
   1e498:	cmp	r0, #0
   1e49c:	beq	1e530 <argp_failure@@Base+0x163c>
   1e4a0:	ldr	r7, [fp, #8]
   1e4a4:	cmp	r7, #0
   1e4a8:	beq	1e4f4 <argp_failure@@Base+0x1600>
   1e4ac:	add	r6, r4, #16
   1e4b0:	ldr	r4, [fp, #12]
   1e4b4:	ldr	r5, [sp, #12]
   1e4b8:	cmp	r9, #0
   1e4bc:	movwne	r9, #1
   1e4c0:	cmp	r8, #0
   1e4c4:	bne	1e530 <argp_failure@@Base+0x163c>
   1e4c8:	mov	r1, sl
   1e4cc:	mov	r2, r5
   1e4d0:	mov	r3, r9
   1e4d4:	str	r7, [sp]
   1e4d8:	str	r4, [sp, #4]
   1e4dc:	bl	1e058 <argp_failure@@Base+0x1164>
   1e4e0:	mov	r8, r0
   1e4e4:	ldr	r0, [r6], #16
   1e4e8:	cmp	r0, #0
   1e4ec:	bne	1e4c0 <argp_failure@@Base+0x15cc>
   1e4f0:	b	1e530 <argp_failure@@Base+0x163c>
   1e4f4:	ldr	r5, [fp, #12]
   1e4f8:	ldr	r7, [sp, #12]
   1e4fc:	add	r4, r4, #16
   1e500:	mov	r6, #0
   1e504:	orrs	r3, r8, r9
   1e508:	mov	r1, sl
   1e50c:	mov	r2, r7
   1e510:	str	r6, [sp]
   1e514:	str	r5, [sp, #4]
   1e518:	movwne	r3, #1
   1e51c:	bl	1e058 <argp_failure@@Base+0x1164>
   1e520:	orr	r8, r0, r8
   1e524:	ldr	r0, [r4], #16
   1e528:	cmp	r0, #0
   1e52c:	bne	1e504 <argp_failure@@Base+0x1610>
   1e530:	mov	r0, r8
   1e534:	sub	sp, fp, #28
   1e538:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e53c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e540:	add	fp, sp, #28
   1e544:	sub	sp, sp, #28
   1e548:	mov	r7, r0
   1e54c:	ldr	r0, [r0, #16]
   1e550:	mov	r6, r1
   1e554:	cmp	r0, #0
   1e558:	beq	1e5a0 <argp_failure@@Base+0x16ac>
   1e55c:	mov	r2, r0
   1e560:	mov	r1, r2
   1e564:	ldr	r2, [r2, #12]
   1e568:	cmp	r2, #0
   1e56c:	bne	1e560 <argp_failure@@Base+0x166c>
   1e570:	add	r2, r1, #8
   1e574:	ldr	r1, [r6, #16]
   1e578:	ldr	r3, [r2]
   1e57c:	cmp	r1, #0
   1e580:	beq	1e5b4 <argp_failure@@Base+0x16c0>
   1e584:	mov	r2, r1
   1e588:	mov	r5, r2
   1e58c:	ldr	r2, [r2, #12]
   1e590:	cmp	r2, #0
   1e594:	bne	1e588 <argp_failure@@Base+0x1694>
   1e598:	add	r2, r5, #8
   1e59c:	b	1e5b8 <argp_failure@@Base+0x16c4>
   1e5a0:	add	r2, r7, #12
   1e5a4:	ldr	r1, [r6, #16]
   1e5a8:	ldr	r3, [r2]
   1e5ac:	cmp	r1, #0
   1e5b0:	bne	1e584 <argp_failure@@Base+0x1690>
   1e5b4:	add	r2, r6, #12
   1e5b8:	ldr	r5, [r2]
   1e5bc:	orr	r4, r5, r3
   1e5c0:	sub	r2, r3, r5
   1e5c4:	cmn	r4, #1
   1e5c8:	mov	r4, r2
   1e5cc:	suble	r4, r5, r3
   1e5d0:	ands	r3, r5, r3
   1e5d4:	movmi	r4, r2
   1e5d8:	cmp	r4, #0
   1e5dc:	bne	1e5fc <argp_failure@@Base+0x1708>
   1e5e0:	cmp	r0, #0
   1e5e4:	mov	r4, r0
   1e5e8:	movwne	r4, #1
   1e5ec:	cmp	r1, #0
   1e5f0:	subne	r4, r4, #1
   1e5f4:	cmp	r4, #0
   1e5f8:	beq	1e608 <argp_failure@@Base+0x1714>
   1e5fc:	mov	r0, r4
   1e600:	sub	sp, fp, #28
   1e604:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e608:	cmp	r0, #0
   1e60c:	beq	1e68c <argp_failure@@Base+0x1798>
   1e610:	ldr	r3, [r1, #20]
   1e614:	ldr	r2, [r0, #20]
   1e618:	cmp	r2, r3
   1e61c:	ble	1e64c <argp_failure@@Base+0x1758>
   1e620:	ldr	r0, [r0, #12]
   1e624:	ldr	r2, [r0, #20]
   1e628:	cmp	r2, r3
   1e62c:	bgt	1e620 <argp_failure@@Base+0x172c>
   1e630:	bl	1ead4 <argp_failure@@Base+0x1be0>
   1e634:	cmp	r0, #0
   1e638:	mov	r4, r0
   1e63c:	movweq	r4, #1
   1e640:	mov	r0, r4
   1e644:	sub	sp, fp, #28
   1e648:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e64c:	bge	1e67c <argp_failure@@Base+0x1788>
   1e650:	ldr	r1, [r1, #12]
   1e654:	ldr	r3, [r1, #20]
   1e658:	cmp	r2, r3
   1e65c:	blt	1e650 <argp_failure@@Base+0x175c>
   1e660:	bl	1ead4 <argp_failure@@Base+0x1be0>
   1e664:	cmp	r0, #0
   1e668:	mov	r4, r0
   1e66c:	mvneq	r4, #0
   1e670:	mov	r0, r4
   1e674:	sub	sp, fp, #28
   1e678:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e67c:	bl	1ead4 <argp_failure@@Base+0x1be0>
   1e680:	mov	r4, r0
   1e684:	cmp	r0, #0
   1e688:	bne	1e5fc <argp_failure@@Base+0x1708>
   1e68c:	ldr	r0, [r7, #12]
   1e690:	ldr	r1, [r6, #12]
   1e694:	orr	r2, r1, r0
   1e698:	sub	r3, r0, r1
   1e69c:	cmn	r2, #1
   1e6a0:	mov	r4, r3
   1e6a4:	suble	r4, r1, r0
   1e6a8:	ands	r0, r1, r0
   1e6ac:	movmi	r4, r3
   1e6b0:	cmp	r4, #0
   1e6b4:	bne	1e5fc <argp_failure@@Base+0x1708>
   1e6b8:	ldr	r4, [r7, #4]
   1e6bc:	ldr	sl, [r7]
   1e6c0:	mov	r9, #0
   1e6c4:	cmp	r4, #0
   1e6c8:	beq	1e70c <argp_failure@@Base+0x1818>
   1e6cc:	add	r0, sl, #12
   1e6d0:	mov	r1, r4
   1e6d4:	ldr	r9, [r0, #-12]
   1e6d8:	cmp	r9, #0
   1e6dc:	bne	1e6f8 <argp_failure@@Base+0x1804>
   1e6e0:	add	r0, r0, #24
   1e6e4:	subs	r1, r1, #1
   1e6e8:	beq	1e708 <argp_failure@@Base+0x1814>
   1e6ec:	ldr	r9, [r0, #-12]
   1e6f0:	cmp	r9, #0
   1e6f4:	beq	1e6e0 <argp_failure@@Base+0x17ec>
   1e6f8:	ldrb	r2, [r0]
   1e6fc:	tst	r2, #2
   1e700:	bne	1e6e0 <argp_failure@@Base+0x17ec>
   1e704:	b	1e70c <argp_failure@@Base+0x1818>
   1e708:	mov	r9, #0
   1e70c:	ldr	r3, [r6, #4]
   1e710:	ldr	ip, [r6]
   1e714:	cmp	r3, #0
   1e718:	beq	1e758 <argp_failure@@Base+0x1864>
   1e71c:	add	r0, ip, #12
   1e720:	mov	r1, r3
   1e724:	ldr	r5, [r0, #-12]
   1e728:	cmp	r5, #0
   1e72c:	bne	1e748 <argp_failure@@Base+0x1854>
   1e730:	add	r0, r0, #24
   1e734:	subs	r1, r1, #1
   1e738:	beq	1e758 <argp_failure@@Base+0x1864>
   1e73c:	ldr	r5, [r0, #-12]
   1e740:	cmp	r5, #0
   1e744:	beq	1e730 <argp_failure@@Base+0x183c>
   1e748:	ldrb	r2, [r0]
   1e74c:	tst	r2, #2
   1e750:	bne	1e730 <argp_failure@@Base+0x183c>
   1e754:	b	1e75c <argp_failure@@Base+0x1868>
   1e758:	mov	r5, #0
   1e75c:	ldr	r1, [sl, #12]
   1e760:	mov	r8, #0
   1e764:	cmp	r9, #0
   1e768:	str	r4, [sp, #12]
   1e76c:	str	r3, [sp, #16]
   1e770:	str	sl, [sp, #8]
   1e774:	str	r1, [sp, #24]
   1e778:	beq	1e7f0 <argp_failure@@Base+0x18fc>
   1e77c:	ands	r0, r1, #8
   1e780:	beq	1e7f0 <argp_failure@@Base+0x18fc>
   1e784:	str	ip, [sp, #20]
   1e788:	bl	116a0 <__ctype_b_loc@plt>
   1e78c:	ldrb	r1, [r9]
   1e790:	ldr	r0, [r0]
   1e794:	add	r2, r0, r1, lsl #1
   1e798:	ldrb	r2, [r2, #1]
   1e79c:	tst	r2, #32
   1e7a0:	beq	1e7b8 <argp_failure@@Base+0x18c4>
   1e7a4:	ldrb	r1, [r9, #1]!
   1e7a8:	add	r2, r0, r1, lsl #1
   1e7ac:	ldrb	r2, [r2, #1]
   1e7b0:	tst	r2, #32
   1e7b4:	bne	1e7a4 <argp_failure@@Base+0x18b0>
   1e7b8:	ldr	ip, [sp, #20]
   1e7bc:	subs	r4, r1, #45	; 0x2d
   1e7c0:	movwne	r4, #1
   1e7c4:	cmp	r1, #0
   1e7c8:	beq	1e7e8 <argp_failure@@Base+0x18f4>
   1e7cc:	uxtb	r1, r1
   1e7d0:	ldrb	r1, [r0, r1, lsl #1]
   1e7d4:	tst	r1, #8
   1e7d8:	bne	1e7e8 <argp_failure@@Base+0x18f4>
   1e7dc:	ldrb	r1, [r9, #1]!
   1e7e0:	cmp	r1, #0
   1e7e4:	bne	1e7cc <argp_failure@@Base+0x18d8>
   1e7e8:	ldr	r1, [sp, #24]
   1e7ec:	b	1e7f4 <argp_failure@@Base+0x1900>
   1e7f0:	mov	r4, #0
   1e7f4:	ldr	r0, [ip, #12]
   1e7f8:	cmp	r5, #0
   1e7fc:	str	r0, [sp, #4]
   1e800:	andsne	r0, r0, #8
   1e804:	beq	1e870 <argp_failure@@Base+0x197c>
   1e808:	mov	sl, ip
   1e80c:	bl	116a0 <__ctype_b_loc@plt>
   1e810:	ldrb	r1, [r5]
   1e814:	ldr	r0, [r0]
   1e818:	add	r2, r0, r1, lsl #1
   1e81c:	ldrb	r2, [r2, #1]
   1e820:	tst	r2, #32
   1e824:	beq	1e83c <argp_failure@@Base+0x1948>
   1e828:	ldrb	r1, [r5, #1]!
   1e82c:	add	r2, r0, r1, lsl #1
   1e830:	ldrb	r2, [r2, #1]
   1e834:	tst	r2, #32
   1e838:	bne	1e828 <argp_failure@@Base+0x1934>
   1e83c:	subs	r8, r1, #45	; 0x2d
   1e840:	mov	ip, sl
   1e844:	movwne	r8, #1
   1e848:	cmp	r1, #0
   1e84c:	beq	1e86c <argp_failure@@Base+0x1978>
   1e850:	uxtb	r1, r1
   1e854:	ldrb	r1, [r0, r1, lsl #1]
   1e858:	tst	r1, #8
   1e85c:	bne	1e86c <argp_failure@@Base+0x1978>
   1e860:	ldrb	r1, [r5, #1]!
   1e864:	cmp	r1, #0
   1e868:	bne	1e850 <argp_failure@@Base+0x195c>
   1e86c:	ldr	r1, [sp, #24]
   1e870:	subs	r4, r4, r8
   1e874:	bne	1e5fc <argp_failure@@Base+0x1708>
   1e878:	ldr	r0, [sp, #12]
   1e87c:	mov	r2, #0
   1e880:	str	ip, [sp, #20]
   1e884:	cmp	r0, #0
   1e888:	beq	1e920 <argp_failure@@Base+0x1a2c>
   1e88c:	sub	sl, r0, #1
   1e890:	ldr	r0, [sp, #8]
   1e894:	ldr	r4, [r7, #8]
   1e898:	add	r8, r0, #36	; 0x24
   1e89c:	tst	r1, #8
   1e8a0:	beq	1e8c8 <argp_failure@@Base+0x19d4>
   1e8a4:	mov	r2, #0
   1e8a8:	cmp	sl, #0
   1e8ac:	beq	1e920 <argp_failure@@Base+0x1a2c>
   1e8b0:	cmp	r2, #0
   1e8b4:	bne	1e920 <argp_failure@@Base+0x1a2c>
   1e8b8:	ldr	r1, [r8], #24
   1e8bc:	sub	sl, sl, #1
   1e8c0:	tst	r1, #8
   1e8c4:	bne	1e8a4 <argp_failure@@Base+0x19b0>
   1e8c8:	ldr	r7, [r8, #-32]	; 0xffffffe0
   1e8cc:	sub	r0, r7, #1
   1e8d0:	cmp	r0, #254	; 0xfe
   1e8d4:	bhi	1e8a4 <argp_failure@@Base+0x19b0>
   1e8d8:	str	r1, [sp, #24]
   1e8dc:	bl	116a0 <__ctype_b_loc@plt>
   1e8e0:	ldr	r0, [r0]
   1e8e4:	add	r0, r0, r7, lsl #1
   1e8e8:	ldrb	r0, [r0, #1]
   1e8ec:	tst	r0, #64	; 0x40
   1e8f0:	beq	1e8a4 <argp_failure@@Base+0x19b0>
   1e8f4:	ldrb	r0, [r4]
   1e8f8:	mov	r2, r7
   1e8fc:	cmp	r7, r0
   1e900:	bne	1e8a4 <argp_failure@@Base+0x19b0>
   1e904:	ldr	r0, [sp, #24]
   1e908:	add	r4, r4, #1
   1e90c:	tst	r0, #2
   1e910:	mov	r0, #0
   1e914:	movne	r2, r0
   1e918:	cmp	sl, #0
   1e91c:	bne	1e8b0 <argp_failure@@Base+0x19bc>
   1e920:	ldr	r0, [sp, #16]
   1e924:	mov	sl, #0
   1e928:	mov	r1, r2
   1e92c:	str	r2, [sp, #24]
   1e930:	cmp	r0, #0
   1e934:	beq	1e9d0 <argp_failure@@Base+0x1adc>
   1e938:	sub	r7, r0, #1
   1e93c:	ldr	r0, [sp, #20]
   1e940:	ldr	r6, [r6, #8]
   1e944:	ldr	r4, [sp, #4]
   1e948:	add	r8, r0, #36	; 0x24
   1e94c:	tst	r4, #8
   1e950:	bne	1e95c <argp_failure@@Base+0x1a68>
   1e954:	b	1e980 <argp_failure@@Base+0x1a8c>
   1e958:	ldr	r2, [sp, #24]
   1e95c:	mov	sl, #0
   1e960:	cmp	r7, #0
   1e964:	beq	1e9d0 <argp_failure@@Base+0x1adc>
   1e968:	cmp	sl, #0
   1e96c:	bne	1e9d0 <argp_failure@@Base+0x1adc>
   1e970:	ldr	r4, [r8], #24
   1e974:	sub	r7, r7, #1
   1e978:	tst	r4, #8
   1e97c:	bne	1e95c <argp_failure@@Base+0x1a68>
   1e980:	ldr	sl, [r8, #-32]	; 0xffffffe0
   1e984:	sub	r0, sl, #1
   1e988:	cmp	r0, #254	; 0xfe
   1e98c:	bhi	1e95c <argp_failure@@Base+0x1a68>
   1e990:	bl	116a0 <__ctype_b_loc@plt>
   1e994:	ldr	r0, [r0]
   1e998:	add	r0, r0, sl, lsl #1
   1e99c:	ldrb	r0, [r0, #1]
   1e9a0:	tst	r0, #64	; 0x40
   1e9a4:	beq	1e958 <argp_failure@@Base+0x1a64>
   1e9a8:	ldrb	r0, [r6]
   1e9ac:	ldr	r2, [sp, #24]
   1e9b0:	cmp	sl, r0
   1e9b4:	bne	1e95c <argp_failure@@Base+0x1a68>
   1e9b8:	tst	r4, #2
   1e9bc:	mov	r0, #0
   1e9c0:	add	r6, r6, #1
   1e9c4:	movne	sl, r0
   1e9c8:	cmp	r7, #0
   1e9cc:	bne	1e968 <argp_failure@@Base+0x1a74>
   1e9d0:	tst	r2, #255	; 0xff
   1e9d4:	mov	r6, r2
   1e9d8:	beq	1e9f8 <argp_failure@@Base+0x1b04>
   1e9dc:	tst	sl, #255	; 0xff
   1e9e0:	mov	r7, sl
   1e9e4:	bne	1ea2c <argp_failure@@Base+0x1b38>
   1e9e8:	cmp	r5, #0
   1e9ec:	beq	1ea14 <argp_failure@@Base+0x1b20>
   1e9f0:	ldrb	r7, [r5]
   1e9f4:	b	1ea2c <argp_failure@@Base+0x1b38>
   1e9f8:	cmp	r9, #0
   1e9fc:	beq	1ea1c <argp_failure@@Base+0x1b28>
   1ea00:	ldrb	r6, [r9]
   1ea04:	tst	sl, #255	; 0xff
   1ea08:	mov	r7, sl
   1ea0c:	bne	1ea2c <argp_failure@@Base+0x1b38>
   1ea10:	b	1e9e8 <argp_failure@@Base+0x1af4>
   1ea14:	mov	r7, #0
   1ea18:	b	1ea2c <argp_failure@@Base+0x1b38>
   1ea1c:	mov	r6, #0
   1ea20:	tst	sl, #255	; 0xff
   1ea24:	mov	r7, sl
   1ea28:	beq	1e9e8 <argp_failure@@Base+0x1af4>
   1ea2c:	bl	1167c <__ctype_tolower_loc@plt>
   1ea30:	ldr	r2, [r0]
   1ea34:	uxtb	r0, r7
   1ea38:	uxtb	r1, r6
   1ea3c:	ldr	r3, [r2, r0, lsl #2]
   1ea40:	ldr	r2, [r2, r1, lsl #2]
   1ea44:	subs	r4, r2, r3
   1ea48:	subseq	r4, r0, r1
   1ea4c:	bne	1e5fc <argp_failure@@Base+0x1708>
   1ea50:	ldr	r0, [sp, #24]
   1ea54:	uxtb	r4, r0
   1ea58:	cmp	r4, #0
   1ea5c:	movwne	r4, #1
   1ea60:	tst	sl, #255	; 0xff
   1ea64:	subne	r4, r4, #1
   1ea68:	cmp	r4, #0
   1ea6c:	bne	1e5fc <argp_failure@@Base+0x1708>
   1ea70:	ldr	r0, [sp, #24]
   1ea74:	tst	r0, #255	; 0xff
   1ea78:	beq	1ea8c <argp_failure@@Base+0x1b98>
   1ea7c:	mov	r4, #0
   1ea80:	mov	r0, r4
   1ea84:	sub	sp, fp, #28
   1ea88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ea8c:	cmp	r9, #0
   1ea90:	mov	r4, r9
   1ea94:	movwne	r4, #1
   1ea98:	cmp	r5, #0
   1ea9c:	subne	r4, r4, #1
   1eaa0:	cmp	r4, #0
   1eaa4:	bne	1e5fc <argp_failure@@Base+0x1708>
   1eaa8:	cmp	r9, #0
   1eaac:	beq	1ea7c <argp_failure@@Base+0x1b88>
   1eab0:	mov	r0, r9
   1eab4:	mov	r1, r5
   1eab8:	bl	115e0 <strcasecmp@plt>
   1eabc:	cmp	r0, #0
   1eac0:	mov	r4, r0
   1eac4:	moveq	r4, #0
   1eac8:	mov	r0, r4
   1eacc:	sub	sp, fp, #28
   1ead0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ead4:	push	{r4, r5, fp, lr}
   1ead8:	add	fp, sp, #8
   1eadc:	mov	r4, r1
   1eae0:	mov	r5, r0
   1eae4:	ldr	r1, [r1, #12]
   1eae8:	ldr	r0, [r0, #12]
   1eaec:	cmp	r0, r1
   1eaf0:	beq	1eb04 <argp_failure@@Base+0x1c10>
   1eaf4:	bl	1ead4 <argp_failure@@Base+0x1be0>
   1eaf8:	cmp	r0, #0
   1eafc:	beq	1eb04 <argp_failure@@Base+0x1c10>
   1eb00:	pop	{r4, r5, fp, pc}
   1eb04:	ldr	r1, [r5, #8]
   1eb08:	ldr	r2, [r4, #8]
   1eb0c:	orr	r0, r2, r1
   1eb10:	sub	r3, r1, r2
   1eb14:	cmn	r0, #1
   1eb18:	mov	r0, r3
   1eb1c:	suble	r0, r2, r1
   1eb20:	ands	r1, r2, r1
   1eb24:	movmi	r0, r3
   1eb28:	cmp	r0, #0
   1eb2c:	popne	{r4, r5, fp, pc}
   1eb30:	ldr	r0, [r5, #4]
   1eb34:	ldr	r1, [r4, #4]
   1eb38:	sub	r0, r1, r0
   1eb3c:	pop	{r4, r5, fp, pc}
   1eb40:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1eb44:	add	fp, sp, #24
   1eb48:	mov	r4, r0
   1eb4c:	ldr	r0, [r1, #12]
   1eb50:	mov	r5, r1
   1eb54:	cmp	r0, #0
   1eb58:	beq	1ebd4 <argp_failure@@Base+0x1ce0>
   1eb5c:	ldr	r1, [r5, #8]
   1eb60:	ldr	r0, [r5]
   1eb64:	ldr	r6, [r1]
   1eb68:	ldr	r7, [r0, #16]
   1eb6c:	cmp	r6, #0
   1eb70:	ldrne	r1, [r1, #4]
   1eb74:	cmpne	r1, #0
   1eb78:	bne	1ec1c <argp_failure@@Base+0x1d28>
   1eb7c:	cmp	r7, #0
   1eb80:	beq	1ecbc <argp_failure@@Base+0x1dc8>
   1eb84:	ldr	r0, [r7]
   1eb88:	cmp	r0, #0
   1eb8c:	beq	1ecbc <argp_failure@@Base+0x1dc8>
   1eb90:	ldrb	r1, [r0]
   1eb94:	cmp	r1, #0
   1eb98:	beq	1ecbc <argp_failure@@Base+0x1dc8>
   1eb9c:	cmp	r6, #0
   1eba0:	beq	1ec80 <argp_failure@@Base+0x1d8c>
   1eba4:	ldr	r1, [r6, #16]
   1eba8:	cmp	r1, r7
   1ebac:	beq	1ecbc <argp_failure@@Base+0x1dc8>
   1ebb0:	cmp	r1, #0
   1ebb4:	beq	1ec74 <argp_failure@@Base+0x1d80>
   1ebb8:	ldr	r1, [r1, #12]
   1ebbc:	cmp	r1, r7
   1ebc0:	cmpne	r1, #0
   1ebc4:	bne	1ebb8 <argp_failure@@Base+0x1cc4>
   1ebc8:	cmp	r1, r7
   1ebcc:	bne	1ec80 <argp_failure@@Base+0x1d8c>
   1ebd0:	b	1ecbc <argp_failure@@Base+0x1dc8>
   1ebd4:	ldr	r6, [r5, #4]
   1ebd8:	ldr	r0, [r6, #28]
   1ebdc:	ldr	r1, [r6, #32]
   1ebe0:	add	r2, r0, #2
   1ebe4:	cmp	r2, r1
   1ebe8:	bls	1ec04 <argp_failure@@Base+0x1d10>
   1ebec:	mov	r0, r6
   1ebf0:	mov	r1, #2
   1ebf4:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ebf8:	cmp	r0, #0
   1ebfc:	beq	1ecc4 <argp_failure@@Base+0x1dd0>
   1ec00:	ldr	r0, [r6, #28]
   1ec04:	movw	r1, #8236	; 0x202c
   1ec08:	strh	r1, [r0]
   1ec0c:	ldr	r0, [r6, #28]
   1ec10:	add	r0, r0, #2
   1ec14:	str	r0, [r6, #28]
   1ec18:	b	1ecc4 <argp_failure@@Base+0x1dd0>
   1ec1c:	ldr	r1, [r6, #12]
   1ec20:	ldr	r0, [r0, #12]
   1ec24:	cmp	r0, r1
   1ec28:	beq	1eb7c <argp_failure@@Base+0x1c88>
   1ec2c:	ldr	r8, [r5, #4]
   1ec30:	ldr	r0, [r8, #28]
   1ec34:	ldr	r1, [r8, #32]
   1ec38:	cmp	r0, r1
   1ec3c:	bcc	1ec58 <argp_failure@@Base+0x1d64>
   1ec40:	mov	r0, r8
   1ec44:	mov	r1, #1
   1ec48:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ec4c:	cmp	r0, #0
   1ec50:	beq	1eb7c <argp_failure@@Base+0x1c88>
   1ec54:	ldr	r0, [r8, #28]
   1ec58:	add	r1, r0, #1
   1ec5c:	str	r1, [r8, #28]
   1ec60:	mov	r1, #10
   1ec64:	strb	r1, [r0]
   1ec68:	cmp	r7, #0
   1ec6c:	bne	1eb84 <argp_failure@@Base+0x1c90>
   1ec70:	b	1ecbc <argp_failure@@Base+0x1dc8>
   1ec74:	mov	r1, #0
   1ec78:	cmp	r1, r7
   1ec7c:	beq	1ecbc <argp_failure@@Base+0x1dc8>
   1ec80:	ldr	r1, [r5, #4]
   1ec84:	mov	r2, r5
   1ec88:	ldr	r8, [r1, #12]
   1ec8c:	ldr	r1, [r7, #16]
   1ec90:	bl	1ed4c <argp_failure@@Base+0x1e58>
   1ec94:	ldr	r6, [r5, #4]
   1ec98:	ldr	r1, [r6, #24]
   1ec9c:	ldr	r2, [r6, #28]
   1eca0:	ldr	r0, [r6, #16]
   1eca4:	sub	r1, r2, r1
   1eca8:	cmp	r1, r0
   1ecac:	bls	1ecb8 <argp_failure@@Base+0x1dc4>
   1ecb0:	mov	r0, r6
   1ecb4:	bl	206f4 <argp_failure@@Base+0x3800>
   1ecb8:	str	r8, [r6, #12]
   1ecbc:	mov	r0, #0
   1ecc0:	str	r0, [r5, #12]
   1ecc4:	ldr	r5, [r5, #4]
   1ecc8:	ldr	r1, [r5, #24]
   1eccc:	ldr	r2, [r5, #28]
   1ecd0:	ldr	r0, [r5, #16]
   1ecd4:	sub	r1, r2, r1
   1ecd8:	cmp	r1, r0
   1ecdc:	bls	1ece8 <argp_failure@@Base+0x1df4>
   1ece0:	mov	r0, r5
   1ece4:	bl	206f4 <argp_failure@@Base+0x3800>
   1ece8:	ldr	r0, [r5, #20]
   1ecec:	cmp	r0, #0
   1ecf0:	subgt	r4, r4, r0
   1ecf4:	cmp	r4, #1
   1ecf8:	blt	1ed48 <argp_failure@@Base+0x1e54>
   1ecfc:	mov	r6, #32
   1ed00:	b	1ed18 <argp_failure@@Base+0x1e24>
   1ed04:	add	r1, r0, #1
   1ed08:	str	r1, [r5, #28]
   1ed0c:	strb	r6, [r0]
   1ed10:	cmp	r4, #0
   1ed14:	ble	1ed48 <argp_failure@@Base+0x1e54>
   1ed18:	ldr	r0, [r5, #28]
   1ed1c:	ldr	r1, [r5, #32]
   1ed20:	sub	r4, r4, #1
   1ed24:	cmp	r0, r1
   1ed28:	bcc	1ed04 <argp_failure@@Base+0x1e10>
   1ed2c:	mov	r0, r5
   1ed30:	mov	r1, #1
   1ed34:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ed38:	cmp	r0, #0
   1ed3c:	beq	1ed10 <argp_failure@@Base+0x1e1c>
   1ed40:	ldr	r0, [r5, #28]
   1ed44:	b	1ed04 <argp_failure@@Base+0x1e10>
   1ed48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ed4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ed50:	add	fp, sp, #28
   1ed54:	sub	sp, sp, #4
   1ed58:	mov	r9, r2
   1ed5c:	mov	r8, r0
   1ed60:	cmp	r1, #0
   1ed64:	mov	r6, r0
   1ed68:	beq	1eda8 <argp_failure@@Base+0x1eb4>
   1ed6c:	ldr	r0, [r1, #20]
   1ed70:	mov	r4, r1
   1ed74:	mov	r6, r8
   1ed78:	cmp	r0, #0
   1ed7c:	beq	1eda8 <argp_failure@@Base+0x1eb4>
   1ed80:	ldr	r1, [r9, #16]
   1ed84:	mov	r0, r4
   1ed88:	bl	1982c <argp_parse@@Base+0xd2c>
   1ed8c:	ldr	r3, [r4, #20]
   1ed90:	mov	r2, r0
   1ed94:	movw	r0, #3
   1ed98:	mov	r1, r8
   1ed9c:	movt	r0, #512	; 0x200
   1eda0:	blx	r3
   1eda4:	mov	r6, r0
   1eda8:	cmp	r6, #0
   1edac:	beq	1efd8 <argp_failure@@Base+0x20e4>
   1edb0:	ldrb	r0, [r6]
   1edb4:	cmp	r0, #0
   1edb8:	beq	1efcc <argp_failure@@Base+0x20d8>
   1edbc:	ldr	r0, [r9, #8]
   1edc0:	ldr	r0, [r0]
   1edc4:	cmp	r0, #0
   1edc8:	beq	1ee08 <argp_failure@@Base+0x1f14>
   1edcc:	ldr	r4, [r9, #4]
   1edd0:	ldr	r0, [r4, #28]
   1edd4:	ldr	r1, [r4, #32]
   1edd8:	cmp	r0, r1
   1eddc:	bcc	1edf8 <argp_failure@@Base+0x1f04>
   1ede0:	mov	r0, r4
   1ede4:	mov	r1, #1
   1ede8:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1edec:	cmp	r0, #0
   1edf0:	beq	1ee08 <argp_failure@@Base+0x1f14>
   1edf4:	ldr	r0, [r4, #28]
   1edf8:	add	r1, r0, #1
   1edfc:	str	r1, [r4, #28]
   1ee00:	mov	r1, #10
   1ee04:	strb	r1, [r0]
   1ee08:	ldr	r7, [r9, #4]
   1ee0c:	movw	sl, #23176	; 0x5a88
   1ee10:	movt	sl, #3
   1ee14:	ldr	r4, [sl, #24]
   1ee18:	ldr	r1, [r7, #24]
   1ee1c:	ldr	r2, [r7, #28]
   1ee20:	ldr	r0, [r7, #16]
   1ee24:	sub	r1, r2, r1
   1ee28:	cmp	r1, r0
   1ee2c:	bls	1ee38 <argp_failure@@Base+0x1f44>
   1ee30:	mov	r0, r7
   1ee34:	bl	206f4 <argp_failure@@Base+0x3800>
   1ee38:	ldr	r0, [r7, #20]
   1ee3c:	cmp	r0, #0
   1ee40:	subgt	r4, r4, r0
   1ee44:	cmp	r4, #1
   1ee48:	blt	1ee98 <argp_failure@@Base+0x1fa4>
   1ee4c:	mov	r5, #32
   1ee50:	b	1ee68 <argp_failure@@Base+0x1f74>
   1ee54:	add	r1, r0, #1
   1ee58:	str	r1, [r7, #28]
   1ee5c:	strb	r5, [r0]
   1ee60:	cmp	r4, #0
   1ee64:	ble	1ee98 <argp_failure@@Base+0x1fa4>
   1ee68:	ldr	r0, [r7, #28]
   1ee6c:	ldr	r1, [r7, #32]
   1ee70:	sub	r4, r4, #1
   1ee74:	cmp	r0, r1
   1ee78:	bcc	1ee54 <argp_failure@@Base+0x1f60>
   1ee7c:	mov	r0, r7
   1ee80:	mov	r1, #1
   1ee84:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ee88:	cmp	r0, #0
   1ee8c:	beq	1ee60 <argp_failure@@Base+0x1f6c>
   1ee90:	ldr	r0, [r7, #28]
   1ee94:	b	1ee54 <argp_failure@@Base+0x1f60>
   1ee98:	ldr	r4, [r9, #4]
   1ee9c:	ldr	r5, [sl, #24]
   1eea0:	ldr	r1, [r4, #24]
   1eea4:	ldr	r2, [r4, #28]
   1eea8:	ldr	r0, [r4, #16]
   1eeac:	mov	r7, r4
   1eeb0:	sub	r1, r2, r1
   1eeb4:	mov	r2, sl
   1eeb8:	mov	sl, r5
   1eebc:	cmp	r1, r0
   1eec0:	bls	1eee8 <argp_failure@@Base+0x1ff4>
   1eec4:	mov	r0, r4
   1eec8:	mov	r7, r2
   1eecc:	bl	206f4 <argp_failure@@Base+0x3800>
   1eed0:	ldr	sl, [r7, #24]
   1eed4:	ldr	r7, [r9, #4]
   1eed8:	ldr	r1, [r7, #24]
   1eedc:	ldr	r2, [r7, #28]
   1eee0:	ldr	r0, [r7, #16]
   1eee4:	sub	r1, r2, r1
   1eee8:	str	r5, [r4, #4]
   1eeec:	cmp	r1, r0
   1eef0:	mov	r5, r7
   1eef4:	bls	1ef04 <argp_failure@@Base+0x2010>
   1eef8:	mov	r0, r7
   1eefc:	bl	206f4 <argp_failure@@Base+0x3800>
   1ef00:	ldr	r5, [r9, #4]
   1ef04:	mov	r0, r6
   1ef08:	str	sl, [r7, #12]
   1ef0c:	bl	116c4 <strlen@plt>
   1ef10:	cmp	r0, #0
   1ef14:	beq	1ef60 <argp_failure@@Base+0x206c>
   1ef18:	mov	r4, r0
   1ef1c:	ldr	r0, [r5, #28]
   1ef20:	ldr	r1, [r5, #32]
   1ef24:	add	r2, r0, r4
   1ef28:	cmp	r2, r1
   1ef2c:	bls	1ef48 <argp_failure@@Base+0x2054>
   1ef30:	mov	r0, r5
   1ef34:	mov	r1, r4
   1ef38:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1ef3c:	cmp	r0, #0
   1ef40:	beq	1ef60 <argp_failure@@Base+0x206c>
   1ef44:	ldr	r0, [r5, #28]
   1ef48:	mov	r1, r6
   1ef4c:	mov	r2, r4
   1ef50:	bl	11598 <memcpy@plt>
   1ef54:	ldr	r0, [r5, #28]
   1ef58:	add	r0, r0, r4
   1ef5c:	str	r0, [r5, #28]
   1ef60:	ldr	r5, [r9, #4]
   1ef64:	ldr	r2, [r5, #24]
   1ef68:	ldr	r0, [r5, #28]
   1ef6c:	ldr	r1, [r5, #16]
   1ef70:	mov	r4, r5
   1ef74:	sub	r2, r0, r2
   1ef78:	cmp	r2, r1
   1ef7c:	bls	1ef90 <argp_failure@@Base+0x209c>
   1ef80:	mov	r0, r5
   1ef84:	bl	206f4 <argp_failure@@Base+0x3800>
   1ef88:	ldr	r4, [r9, #4]
   1ef8c:	ldr	r0, [r4, #28]
   1ef90:	mov	r1, #0
   1ef94:	str	r1, [r5, #4]
   1ef98:	ldr	r1, [r4, #32]
   1ef9c:	cmp	r0, r1
   1efa0:	bcc	1efbc <argp_failure@@Base+0x20c8>
   1efa4:	mov	r0, r4
   1efa8:	mov	r1, #1
   1efac:	bl	20c70 <argp_failure@@Base+0x3d7c>
   1efb0:	cmp	r0, #0
   1efb4:	beq	1efcc <argp_failure@@Base+0x20d8>
   1efb8:	ldr	r0, [r4, #28]
   1efbc:	add	r1, r0, #1
   1efc0:	str	r1, [r4, #28]
   1efc4:	mov	r1, #10
   1efc8:	strb	r1, [r0]
   1efcc:	ldr	r0, [r9, #8]
   1efd0:	mov	r1, #1
   1efd4:	str	r1, [r0, #4]
   1efd8:	cmp	r6, r8
   1efdc:	beq	1eff0 <argp_failure@@Base+0x20fc>
   1efe0:	mov	r0, r6
   1efe4:	sub	sp, fp, #28
   1efe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1efec:	b	19edc <argp_parse@@Base+0x13dc>
   1eff0:	sub	sp, fp, #28
   1eff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1eff8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1effc:	add	fp, sp, #28
   1f000:	sub	sp, sp, #92	; 0x5c
   1f004:	mvn	r4, #0
   1f008:	cmp	r0, #1
   1f00c:	blt	1fb58 <argp_failure@@Base+0x2c64>
   1f010:	ldr	ip, [fp, #16]
   1f014:	mov	r9, r2
   1f018:	mov	r2, r0
   1f01c:	mov	r8, r1
   1f020:	mov	r0, #0
   1f024:	str	r3, [fp, #-48]	; 0xffffffd0
   1f028:	ldr	r6, [ip]
   1f02c:	ldr	r4, [ip, #4]
   1f030:	str	r0, [ip, #12]
   1f034:	cmp	r6, #0
   1f038:	beq	1f05c <argp_failure@@Base+0x2168>
   1f03c:	ldr	r0, [ip, #16]
   1f040:	cmp	r0, #0
   1f044:	beq	1f064 <argp_failure@@Base+0x2170>
   1f048:	ldrb	r0, [r9]
   1f04c:	cmp	r0, #45	; 0x2d
   1f050:	cmpne	r0, #43	; 0x2b
   1f054:	addeq	r9, r9, #1
   1f058:	b	1f0d8 <argp_failure@@Base+0x21e4>
   1f05c:	mov	r6, #1
   1f060:	str	r6, [ip]
   1f064:	mov	r0, #0
   1f068:	str	r6, [ip, #28]
   1f06c:	str	r6, [ip, #32]
   1f070:	str	r0, [ip, #20]
   1f074:	ldrb	r1, [r9]
   1f078:	cmp	r1, #43	; 0x2b
   1f07c:	beq	1f08c <argp_failure@@Base+0x2198>
   1f080:	cmp	r1, #45	; 0x2d
   1f084:	bne	1f098 <argp_failure@@Base+0x21a4>
   1f088:	mov	r0, #2
   1f08c:	str	r0, [ip, #24]
   1f090:	add	r9, r9, #1
   1f094:	b	1f0d0 <argp_failure@@Base+0x21dc>
   1f098:	ldr	r0, [fp, #20]
   1f09c:	cmp	r0, #0
   1f0a0:	bne	1f0c8 <argp_failure@@Base+0x21d4>
   1f0a4:	movw	r0, #16105	; 0x3ee9
   1f0a8:	mov	r5, ip
   1f0ac:	mov	r7, r2
   1f0b0:	movt	r0, #2
   1f0b4:	bl	11640 <getenv@plt>
   1f0b8:	mov	r2, r7
   1f0bc:	mov	ip, r5
   1f0c0:	cmp	r0, #0
   1f0c4:	beq	1fb64 <argp_failure@@Base+0x2c70>
   1f0c8:	mov	r0, #0
   1f0cc:	str	r0, [ip, #24]
   1f0d0:	mov	r0, #1
   1f0d4:	str	r0, [ip, #16]
   1f0d8:	ldrb	r0, [r9]
   1f0dc:	ldr	r5, [ip, #20]
   1f0e0:	str	r8, [fp, #-32]	; 0xffffffe0
   1f0e4:	subs	r1, r0, #58	; 0x3a
   1f0e8:	movne	r1, r4
   1f0ec:	cmp	r5, #0
   1f0f0:	str	r1, [fp, #-44]	; 0xffffffd4
   1f0f4:	beq	1f168 <argp_failure@@Base+0x2274>
   1f0f8:	ldrb	r0, [r5]
   1f0fc:	cmp	r0, #0
   1f100:	beq	1f168 <argp_failure@@Base+0x2274>
   1f104:	str	r2, [fp, #-36]	; 0xffffffdc
   1f108:	add	r8, r5, #1
   1f10c:	mov	r0, r9
   1f110:	mov	r7, ip
   1f114:	str	r8, [ip, #20]
   1f118:	ldrb	r4, [r5]
   1f11c:	mov	r1, r4
   1f120:	bl	116d0 <strchr@plt>
   1f124:	ldrb	r1, [r5, #1]
   1f128:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f12c:	cmp	r1, #0
   1f130:	orr	r1, r4, #1
   1f134:	addeq	r6, r6, #1
   1f138:	streq	r6, [r7]
   1f13c:	cmp	r1, #59	; 0x3b
   1f140:	cmpne	r0, #0
   1f144:	bne	1f1c8 <argp_failure@@Base+0x22d4>
   1f148:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f14c:	cmp	r0, #0
   1f150:	bne	1fb98 <argp_failure@@Base+0x2ca4>
   1f154:	str	r4, [r7, #8]
   1f158:	mov	r4, #63	; 0x3f
   1f15c:	mov	r0, r4
   1f160:	sub	sp, fp, #28
   1f164:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f168:	mov	r3, ip
   1f16c:	str	r9, [sp, #48]	; 0x30
   1f170:	mov	r5, ip
   1f174:	ldr	r9, [r3, #32]!
   1f178:	cmp	r9, r6
   1f17c:	strgt	r6, [r3]
   1f180:	movgt	r9, r6
   1f184:	ldr	r7, [r5, #28]!
   1f188:	cmp	r7, r6
   1f18c:	strgt	r6, [r5]
   1f190:	movgt	r7, r6
   1f194:	ldr	r4, [ip, #24]
   1f198:	cmp	r4, #1
   1f19c:	bne	1f674 <argp_failure@@Base+0x2780>
   1f1a0:	cmp	r7, r9
   1f1a4:	cmpne	r9, r6
   1f1a8:	bne	1f254 <argp_failure@@Base+0x2360>
   1f1ac:	cmp	r9, r6
   1f1b0:	mov	r1, r5
   1f1b4:	mov	r0, r6
   1f1b8:	bne	1f620 <argp_failure@@Base+0x272c>
   1f1bc:	cmp	r6, r2
   1f1c0:	blt	1f644 <argp_failure@@Base+0x2750>
   1f1c4:	b	1f660 <argp_failure@@Base+0x276c>
   1f1c8:	ldrb	r2, [r0]
   1f1cc:	ldrb	r1, [r0, #1]
   1f1d0:	cmp	r2, #87	; 0x57
   1f1d4:	bne	1f22c <argp_failure@@Base+0x2338>
   1f1d8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1f1dc:	cmp	r2, #0
   1f1e0:	beq	1f22c <argp_failure@@Base+0x2338>
   1f1e4:	cmp	r1, #59	; 0x3b
   1f1e8:	bne	1f22c <argp_failure@@Base+0x2338>
   1f1ec:	ldrb	r0, [r8]
   1f1f0:	cmp	r0, #0
   1f1f4:	bne	1fbc8 <argp_failure@@Base+0x2cd4>
   1f1f8:	cmp	r6, r3
   1f1fc:	bne	1fbc0 <argp_failure@@Base+0x2ccc>
   1f200:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f204:	cmp	r0, #0
   1f208:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1f20c:	bne	1fcc8 <argp_failure@@Base+0x2dd4>
   1f210:	str	r4, [r7, #8]
   1f214:	ldrb	r4, [r9]
   1f218:	cmp	r4, #58	; 0x3a
   1f21c:	movwne	r4, #63	; 0x3f
   1f220:	mov	r0, r4
   1f224:	sub	sp, fp, #28
   1f228:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f22c:	cmp	r1, #58	; 0x3a
   1f230:	bne	1fb58 <argp_failure@@Base+0x2c64>
   1f234:	ldrb	r0, [r0, #2]
   1f238:	ldrb	r1, [r8]
   1f23c:	cmp	r0, #58	; 0x3a
   1f240:	bne	1f790 <argp_failure@@Base+0x289c>
   1f244:	cmp	r1, #0
   1f248:	bne	1f798 <argp_failure@@Base+0x28a4>
   1f24c:	mov	r0, #0
   1f250:	b	1fc88 <argp_failure@@Base+0x2d94>
   1f254:	cmp	r6, r9
   1f258:	str	r4, [sp, #28]
   1f25c:	str	r5, [sp, #56]	; 0x38
   1f260:	str	r7, [fp, #-40]	; 0xffffffd8
   1f264:	str	r3, [sp, #52]	; 0x34
   1f268:	str	r2, [fp, #-36]	; 0xffffffdc
   1f26c:	ble	1f5fc <argp_failure@@Base+0x2708>
   1f270:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f274:	cmp	r0, r9
   1f278:	bge	1f5fc <argp_failure@@Base+0x2708>
   1f27c:	add	r0, r8, r9, lsl #2
   1f280:	ldr	lr, [fp, #-40]	; 0xffffffd8
   1f284:	mov	r2, r6
   1f288:	str	r0, [fp, #-52]	; 0xffffffcc
   1f28c:	sub	r0, r8, r9, lsl #2
   1f290:	str	r0, [sp, #32]
   1f294:	rsb	r0, r9, #1
   1f298:	add	r0, r8, r0, lsl #2
   1f29c:	str	r0, [sp, #44]	; 0x2c
   1f2a0:	mvn	r0, r9
   1f2a4:	str	r0, [fp, #-56]	; 0xffffffc8
   1f2a8:	add	r0, r8, r0, lsl #2
   1f2ac:	add	r0, r0, #4
   1f2b0:	str	r0, [sp, #24]
   1f2b4:	add	r0, r8, #4
   1f2b8:	str	r0, [sp, #60]	; 0x3c
   1f2bc:	sub	r4, r9, lr
   1f2c0:	sub	r0, r2, r9
   1f2c4:	cmp	r0, r4
   1f2c8:	bgt	1f2f0 <argp_failure@@Base+0x23fc>
   1f2cc:	b	1f39c <argp_failure@@Base+0x24a8>
   1f2d0:	mov	r2, sl
   1f2d4:	cmp	r2, r9
   1f2d8:	cmpgt	r9, lr
   1f2dc:	ble	1f5fc <argp_failure@@Base+0x2708>
   1f2e0:	sub	r4, r9, lr
   1f2e4:	sub	r0, r2, r9
   1f2e8:	cmp	r0, r4
   1f2ec:	ble	1f39c <argp_failure@@Base+0x24a8>
   1f2f0:	sub	sl, r2, r4
   1f2f4:	cmp	r4, #1
   1f2f8:	blt	1f2d0 <argp_failure@@Base+0x23dc>
   1f2fc:	mov	r3, #0
   1f300:	cmp	r4, #4
   1f304:	bcc	1f558 <argp_failure@@Base+0x2664>
   1f308:	add	r5, r8, r2, lsl #2
   1f30c:	add	r1, r8, lr, lsl #2
   1f310:	cmp	r1, r5
   1f314:	bcs	1f328 <argp_failure@@Base+0x2434>
   1f318:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1f31c:	add	r5, r8, sl, lsl #2
   1f320:	cmp	r5, r0
   1f324:	bcc	1f558 <argp_failure@@Base+0x2664>
   1f328:	bic	r3, r4, #3
   1f32c:	mov	r0, #1
   1f330:	str	sl, [sp, #40]	; 0x28
   1f334:	subs	r5, r3, #4
   1f338:	add	r5, r0, r5, lsr #2
   1f33c:	and	r0, r5, #1
   1f340:	str	r0, [sp, #36]	; 0x24
   1f344:	beq	1f514 <argp_failure@@Base+0x2620>
   1f348:	sub	r8, r5, r0
   1f34c:	ldr	r0, [sp, #24]
   1f350:	add	r5, r2, lr
   1f354:	mov	r7, #0
   1f358:	add	sl, r0, r5, lsl #2
   1f35c:	mov	r5, #0
   1f360:	add	ip, r1, r5
   1f364:	add	r0, sl, r5
   1f368:	add	r5, r5, #32
   1f36c:	subs	r8, r8, #2
   1f370:	add	r7, r7, #8
   1f374:	vld1.32	{d16-d17}, [r0]
   1f378:	vld1.32	{d18-d19}, [ip]
   1f37c:	vst1.32	{d16-d17}, [ip]!
   1f380:	vst1.32	{d18-d19}, [r0]!
   1f384:	vld1.32	{d16-d17}, [r0]
   1f388:	vld1.32	{d18-d19}, [ip]
   1f38c:	vst1.32	{d16-d17}, [ip]
   1f390:	vst1.32	{d18-d19}, [r0]
   1f394:	bne	1f360 <argp_failure@@Base+0x246c>
   1f398:	b	1f518 <argp_failure@@Base+0x2624>
   1f39c:	cmp	r0, #1
   1f3a0:	blt	1f4fc <argp_failure@@Base+0x2608>
   1f3a4:	mov	sl, #0
   1f3a8:	cmp	r0, #3
   1f3ac:	bls	1f478 <argp_failure@@Base+0x2584>
   1f3b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f3b4:	add	r1, r3, r2, lsl #2
   1f3b8:	add	r8, r3, lr, lsl #2
   1f3bc:	cmp	r8, r1
   1f3c0:	bcs	1f3dc <argp_failure@@Base+0x24e8>
   1f3c4:	ldr	r3, [sp, #32]
   1f3c8:	add	r1, r2, lr
   1f3cc:	add	r1, r3, r1, lsl #2
   1f3d0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f3d4:	cmp	r3, r1
   1f3d8:	bcc	1f478 <argp_failure@@Base+0x2584>
   1f3dc:	bic	sl, r0, #3
   1f3e0:	mov	r3, #1
   1f3e4:	subs	r1, sl, #4
   1f3e8:	add	r1, r3, r1, lsr #2
   1f3ec:	and	r3, r1, #1
   1f3f0:	str	r3, [sp, #40]	; 0x28
   1f3f4:	beq	1f5e4 <argp_failure@@Base+0x26f0>
   1f3f8:	sub	r7, r3, r1
   1f3fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f400:	mov	r1, #0
   1f404:	mov	ip, #32
   1f408:	mov	r5, r3
   1f40c:	mov	r4, r8
   1f410:	adds	r7, r7, #2
   1f414:	add	r1, r1, #8
   1f418:	vld1.32	{d16-d17}, [r5]!
   1f41c:	vld1.32	{d18-d19}, [r4]!
   1f420:	vst1.32	{d16-d17}, [r8], ip
   1f424:	vst1.32	{d18-d19}, [r3], ip
   1f428:	vld1.32	{d16-d17}, [r5]
   1f42c:	vld1.32	{d18-d19}, [r4]
   1f430:	vst1.32	{d16-d17}, [r4]
   1f434:	vst1.32	{d18-d19}, [r5]
   1f438:	bne	1f408 <argp_failure@@Base+0x2514>
   1f43c:	ldr	r3, [sp, #40]	; 0x28
   1f440:	ldr	ip, [fp, #16]
   1f444:	cmp	r3, #0
   1f448:	beq	1f470 <argp_failure@@Base+0x257c>
   1f44c:	ldr	r4, [fp, #-32]	; 0xffffffe0
   1f450:	add	r3, r1, lr
   1f454:	add	r1, r1, r9
   1f458:	add	r3, r4, r3, lsl #2
   1f45c:	add	r1, r4, r1, lsl #2
   1f460:	vld1.32	{d16-d17}, [r1]
   1f464:	vld1.32	{d18-d19}, [r3]
   1f468:	vst1.32	{d16-d17}, [r3]
   1f46c:	vst1.32	{d18-d19}, [r1]
   1f470:	cmp	r0, sl
   1f474:	beq	1f4fc <argp_failure@@Base+0x2608>
   1f478:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1f47c:	tst	r0, #1
   1f480:	mov	r4, sl
   1f484:	add	r1, r2, r1
   1f488:	beq	1f4ac <argp_failure@@Base+0x25b8>
   1f48c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f490:	add	r7, sl, r9
   1f494:	add	r4, sl, lr
   1f498:	ldr	r5, [r3, r7, lsl #2]
   1f49c:	ldr	r8, [r3, r4, lsl #2]
   1f4a0:	str	r5, [r3, r4, lsl #2]
   1f4a4:	orr	r4, sl, #1
   1f4a8:	str	r8, [r3, r7, lsl #2]
   1f4ac:	cmp	r1, sl
   1f4b0:	beq	1f4fc <argp_failure@@Base+0x2608>
   1f4b4:	ldr	r3, [sp, #60]	; 0x3c
   1f4b8:	add	r1, lr, r4
   1f4bc:	add	r4, r9, r4
   1f4c0:	add	r1, r3, r1, lsl #2
   1f4c4:	add	r3, r3, r4, lsl #2
   1f4c8:	sub	r4, r4, r2
   1f4cc:	ldr	r7, [r1, #-4]
   1f4d0:	ldr	r5, [r3, #-4]
   1f4d4:	adds	r4, r4, #2
   1f4d8:	str	r5, [r1, #-4]
   1f4dc:	str	r7, [r3, #-4]
   1f4e0:	ldr	r7, [r1]
   1f4e4:	ldr	r5, [r3]
   1f4e8:	str	r5, [r1]
   1f4ec:	str	r7, [r3]
   1f4f0:	add	r1, r1, #8
   1f4f4:	add	r3, r3, #8
   1f4f8:	bne	1f4cc <argp_failure@@Base+0x25d8>
   1f4fc:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1f500:	add	lr, r0, lr
   1f504:	cmp	r2, r9
   1f508:	cmpgt	r9, lr
   1f50c:	bgt	1f2e0 <argp_failure@@Base+0x23ec>
   1f510:	b	1f5fc <argp_failure@@Base+0x2708>
   1f514:	mov	r7, #0
   1f518:	ldr	r0, [sp, #36]	; 0x24
   1f51c:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1f520:	ldr	sl, [sp, #40]	; 0x28
   1f524:	cmp	r0, #0
   1f528:	beq	1f54c <argp_failure@@Base+0x2658>
   1f52c:	add	r0, r7, lr
   1f530:	add	r1, r7, sl
   1f534:	add	r0, r8, r0, lsl #2
   1f538:	add	r1, r8, r1, lsl #2
   1f53c:	vld1.32	{d16-d17}, [r1]
   1f540:	vld1.32	{d18-d19}, [r0]
   1f544:	vst1.32	{d16-d17}, [r0]
   1f548:	vst1.32	{d18-d19}, [r1]
   1f54c:	ldr	ip, [fp, #16]
   1f550:	cmp	r4, r3
   1f554:	beq	1f2d0 <argp_failure@@Base+0x23dc>
   1f558:	mvn	r0, r3
   1f55c:	tst	r4, #1
   1f560:	add	r1, r9, r0
   1f564:	beq	1f584 <argp_failure@@Base+0x2690>
   1f568:	add	r0, r3, lr
   1f56c:	add	r5, r3, sl
   1f570:	orr	r3, r3, #1
   1f574:	ldr	r7, [r8, r0, lsl #2]
   1f578:	ldr	r4, [r8, r5, lsl #2]
   1f57c:	str	r4, [r8, r0, lsl #2]
   1f580:	str	r7, [r8, r5, lsl #2]
   1f584:	cmp	r1, lr
   1f588:	beq	1f2d0 <argp_failure@@Base+0x23dc>
   1f58c:	ldr	r4, [sp, #60]	; 0x3c
   1f590:	add	r0, lr, r3
   1f594:	sub	r1, r9, r3
   1f598:	add	r4, r4, r0, lsl #2
   1f59c:	add	r0, r2, lr
   1f5a0:	ldr	r2, [sp, #44]	; 0x2c
   1f5a4:	add	r0, r0, r3
   1f5a8:	add	r2, r2, r0, lsl #2
   1f5ac:	ldr	r0, [r4, #-4]
   1f5b0:	ldr	r3, [r2, #-4]
   1f5b4:	sub	r1, r1, #2
   1f5b8:	cmp	lr, r1
   1f5bc:	str	r3, [r4, #-4]
   1f5c0:	str	r0, [r2, #-4]
   1f5c4:	ldr	r0, [r4]
   1f5c8:	ldr	r3, [r2]
   1f5cc:	str	r3, [r4]
   1f5d0:	str	r0, [r2]
   1f5d4:	add	r2, r2, #8
   1f5d8:	add	r4, r4, #8
   1f5dc:	bne	1f5ac <argp_failure@@Base+0x26b8>
   1f5e0:	b	1f2d0 <argp_failure@@Base+0x23dc>
   1f5e4:	mov	r1, #0
   1f5e8:	ldr	r3, [sp, #40]	; 0x28
   1f5ec:	ldr	ip, [fp, #16]
   1f5f0:	cmp	r3, #0
   1f5f4:	bne	1f44c <argp_failure@@Base+0x2558>
   1f5f8:	b	1f470 <argp_failure@@Base+0x257c>
   1f5fc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f600:	ldr	r3, [sp, #52]	; 0x34
   1f604:	ldr	r5, [sp, #56]	; 0x38
   1f608:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f60c:	ldr	r4, [sp, #28]
   1f610:	add	r0, r0, r6
   1f614:	mov	r1, r3
   1f618:	sub	r0, r0, r9
   1f61c:	str	r0, [r5]
   1f620:	mov	r7, r0
   1f624:	str	r6, [r1]
   1f628:	cmp	r6, r2
   1f62c:	blt	1f644 <argp_failure@@Base+0x2750>
   1f630:	b	1f660 <argp_failure@@Base+0x276c>
   1f634:	add	r6, r6, #1
   1f638:	cmp	r2, r6
   1f63c:	str	r6, [ip]
   1f640:	beq	1f668 <argp_failure@@Base+0x2774>
   1f644:	ldr	r0, [r8, r6, lsl #2]
   1f648:	ldrb	r1, [r0]
   1f64c:	cmp	r1, #45	; 0x2d
   1f650:	bne	1f634 <argp_failure@@Base+0x2740>
   1f654:	ldrb	r0, [r0, #1]
   1f658:	cmp	r0, #0
   1f65c:	beq	1f634 <argp_failure@@Base+0x2740>
   1f660:	mov	r9, r6
   1f664:	b	1f66c <argp_failure@@Base+0x2778>
   1f668:	mov	r9, r2
   1f66c:	mov	r6, r9
   1f670:	str	r9, [r3]
   1f674:	cmp	r6, r2
   1f678:	beq	1fb4c <argp_failure@@Base+0x2c58>
   1f67c:	mov	sl, r4
   1f680:	movw	r4, #14118	; 0x3726
   1f684:	ldr	r0, [r8, r6, lsl #2]
   1f688:	str	r5, [sp, #56]	; 0x38
   1f68c:	str	r7, [fp, #-40]	; 0xffffffd8
   1f690:	str	r3, [sp, #52]	; 0x34
   1f694:	str	r2, [fp, #-36]	; 0xffffffdc
   1f698:	movt	r4, #2
   1f69c:	mov	r1, r4
   1f6a0:	bl	1152c <strcmp@plt>
   1f6a4:	cmp	r0, #0
   1f6a8:	beq	1f738 <argp_failure@@Base+0x2844>
   1f6ac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f6b0:	ldr	ip, [fp, #16]
   1f6b4:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1f6b8:	cmp	r6, r2
   1f6bc:	beq	1fb4c <argp_failure@@Base+0x2c58>
   1f6c0:	ldr	r5, [r8, r6, lsl #2]
   1f6c4:	mov	r3, r4
   1f6c8:	mvn	r4, #0
   1f6cc:	ldrb	r0, [r5]
   1f6d0:	cmp	r0, #45	; 0x2d
   1f6d4:	bne	1f770 <argp_failure@@Base+0x287c>
   1f6d8:	mov	r7, r5
   1f6dc:	ldrb	r1, [r7, #1]!
   1f6e0:	cmp	r1, #0
   1f6e4:	beq	1f770 <argp_failure@@Base+0x287c>
   1f6e8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1f6ec:	cmp	r0, #0
   1f6f0:	beq	1fcb8 <argp_failure@@Base+0x2dc4>
   1f6f4:	ldr	r9, [fp, #12]
   1f6f8:	cmp	r1, #45	; 0x2d
   1f6fc:	bne	1fc14 <argp_failure@@Base+0x2d20>
   1f700:	add	r0, r5, #2
   1f704:	mov	r1, r8
   1f708:	str	r0, [ip, #20]
   1f70c:	ldr	r0, [fp, #8]
   1f710:	stm	sp, {r0, r9, ip}
   1f714:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1f718:	str	r3, [sp, #16]
   1f71c:	str	r0, [sp, #12]
   1f720:	mov	r0, r2
   1f724:	ldr	r2, [sp, #48]	; 0x30
   1f728:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1f72c:	bl	1fd10 <argp_failure@@Base+0x2e1c>
   1f730:	sub	sp, fp, #28
   1f734:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f738:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f73c:	ldr	ip, [fp, #16]
   1f740:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1f744:	add	r2, r6, #1
   1f748:	cmp	r0, r9
   1f74c:	str	r2, [ip]
   1f750:	cmpne	r9, r2
   1f754:	bne	1f7a8 <argp_failure@@Base+0x28b4>
   1f758:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f75c:	ldr	r1, [sp, #56]	; 0x38
   1f760:	cmp	r0, r9
   1f764:	mov	r0, r2
   1f768:	beq	1fb34 <argp_failure@@Base+0x2c40>
   1f76c:	b	1fb3c <argp_failure@@Base+0x2c48>
   1f770:	cmp	sl, #0
   1f774:	addne	r0, r6, #1
   1f778:	strne	r5, [ip, #12]
   1f77c:	movne	r4, #1
   1f780:	strne	r0, [ip]
   1f784:	mov	r0, r4
   1f788:	sub	sp, fp, #28
   1f78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f790:	cmp	r1, #0
   1f794:	beq	1fb6c <argp_failure@@Base+0x2c78>
   1f798:	add	r0, r6, #1
   1f79c:	str	r8, [r7, #12]
   1f7a0:	str	r0, [r7]
   1f7a4:	b	1fc8c <argp_failure@@Base+0x2d98>
   1f7a8:	cmp	r6, r9
   1f7ac:	str	r2, [sp, #48]	; 0x30
   1f7b0:	blt	1fb14 <argp_failure@@Base+0x2c20>
   1f7b4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f7b8:	cmp	r0, r9
   1f7bc:	bge	1fb14 <argp_failure@@Base+0x2c20>
   1f7c0:	add	r0, r8, r9, lsl #2
   1f7c4:	ldr	ip, [fp, #-40]	; 0xffffffd8
   1f7c8:	str	r0, [fp, #-44]	; 0xffffffd4
   1f7cc:	sub	r0, r8, r9, lsl #2
   1f7d0:	str	r0, [sp, #44]	; 0x2c
   1f7d4:	rsb	r0, r9, #1
   1f7d8:	add	r0, r8, r0, lsl #2
   1f7dc:	str	r0, [fp, #-56]	; 0xffffffc8
   1f7e0:	mvn	r0, r9
   1f7e4:	str	r0, [fp, #-48]	; 0xffffffd0
   1f7e8:	add	r0, r8, r0, lsl #2
   1f7ec:	add	r0, r0, #4
   1f7f0:	str	r0, [sp, #40]	; 0x28
   1f7f4:	add	r0, r8, #4
   1f7f8:	str	r0, [fp, #-52]	; 0xffffffcc
   1f7fc:	ldr	r0, [sp, #48]	; 0x30
   1f800:	sub	r4, r9, ip
   1f804:	sub	sl, r0, r9
   1f808:	cmp	sl, r4
   1f80c:	bgt	1f834 <argp_failure@@Base+0x2940>
   1f810:	b	1f8dc <argp_failure@@Base+0x29e8>
   1f814:	mov	r0, r3
   1f818:	cmp	r0, r9
   1f81c:	cmpgt	r9, ip
   1f820:	ble	1fb14 <argp_failure@@Base+0x2c20>
   1f824:	sub	r4, r9, ip
   1f828:	sub	sl, r0, r9
   1f82c:	cmp	sl, r4
   1f830:	ble	1f8dc <argp_failure@@Base+0x29e8>
   1f834:	sub	r3, r0, r4
   1f838:	cmp	r4, #1
   1f83c:	blt	1f814 <argp_failure@@Base+0x2920>
   1f840:	mov	r1, #0
   1f844:	cmp	r4, #4
   1f848:	bcc	1f9bc <argp_failure@@Base+0x2ac8>
   1f84c:	add	r2, r8, r0, lsl #2
   1f850:	add	r7, r8, ip, lsl #2
   1f854:	cmp	r7, r2
   1f858:	bcs	1f86c <argp_failure@@Base+0x2978>
   1f85c:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1f860:	add	r2, r8, r3, lsl #2
   1f864:	cmp	r2, r5
   1f868:	bcc	1f9bc <argp_failure@@Base+0x2ac8>
   1f86c:	bic	r1, r4, #3
   1f870:	mov	r6, #1
   1f874:	subs	r2, r1, #4
   1f878:	add	r2, r6, r2, lsr #2
   1f87c:	and	r6, r2, #1
   1f880:	str	r6, [sp, #60]	; 0x3c
   1f884:	beq	1f97c <argp_failure@@Base+0x2a88>
   1f888:	ldr	r5, [sp, #40]	; 0x28
   1f88c:	sub	r2, r6, r2
   1f890:	add	r6, ip, r0
   1f894:	add	lr, r5, r6, lsl #2
   1f898:	mov	r5, #0
   1f89c:	mov	r6, #0
   1f8a0:	add	sl, r7, r5
   1f8a4:	add	r8, lr, r5
   1f8a8:	adds	r2, r2, #2
   1f8ac:	add	r5, r5, #32
   1f8b0:	add	r6, r6, #8
   1f8b4:	vld1.32	{d16-d17}, [r8]
   1f8b8:	vld1.32	{d18-d19}, [sl]
   1f8bc:	vst1.32	{d16-d17}, [sl]!
   1f8c0:	vst1.32	{d18-d19}, [r8]!
   1f8c4:	vld1.32	{d16-d17}, [r8]
   1f8c8:	vld1.32	{d18-d19}, [sl]
   1f8cc:	vst1.32	{d16-d17}, [sl]
   1f8d0:	vst1.32	{d18-d19}, [r8]
   1f8d4:	bne	1f8a0 <argp_failure@@Base+0x29ac>
   1f8d8:	b	1f980 <argp_failure@@Base+0x2a8c>
   1f8dc:	cmp	sl, #1
   1f8e0:	blt	1fb04 <argp_failure@@Base+0x2c10>
   1f8e4:	mov	r1, #0
   1f8e8:	cmp	sl, #3
   1f8ec:	bls	1fa84 <argp_failure@@Base+0x2b90>
   1f8f0:	add	r2, r8, r0, lsl #2
   1f8f4:	add	r7, r8, ip, lsl #2
   1f8f8:	cmp	r7, r2
   1f8fc:	bcs	1f918 <argp_failure@@Base+0x2a24>
   1f900:	ldr	r3, [sp, #44]	; 0x2c
   1f904:	add	r2, ip, r0
   1f908:	add	r2, r3, r2, lsl #2
   1f90c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f910:	cmp	r3, r2
   1f914:	bcc	1fa84 <argp_failure@@Base+0x2b90>
   1f918:	bic	r1, sl, #3
   1f91c:	mov	r3, #1
   1f920:	subs	r2, r1, #4
   1f924:	add	r2, r3, r2, lsr #2
   1f928:	and	r3, r2, #1
   1f92c:	str	r3, [sp, #60]	; 0x3c
   1f930:	beq	1fa48 <argp_failure@@Base+0x2b54>
   1f934:	ldr	r5, [fp, #-44]	; 0xffffffd4
   1f938:	sub	r6, r3, r2
   1f93c:	mov	r4, #0
   1f940:	mov	lr, #32
   1f944:	mov	r2, r5
   1f948:	mov	r3, r7
   1f94c:	adds	r6, r6, #2
   1f950:	add	r4, r4, #8
   1f954:	vld1.32	{d16-d17}, [r2]!
   1f958:	vld1.32	{d18-d19}, [r3]!
   1f95c:	vst1.32	{d16-d17}, [r7], lr
   1f960:	vst1.32	{d18-d19}, [r5], lr
   1f964:	vld1.32	{d16-d17}, [r2]
   1f968:	vld1.32	{d18-d19}, [r3]
   1f96c:	vst1.32	{d16-d17}, [r3]
   1f970:	vst1.32	{d18-d19}, [r2]
   1f974:	bne	1f944 <argp_failure@@Base+0x2a50>
   1f978:	b	1fa4c <argp_failure@@Base+0x2b58>
   1f97c:	mov	r6, #0
   1f980:	ldr	r2, [sp, #60]	; 0x3c
   1f984:	ldr	r8, [fp, #-32]	; 0xffffffe0
   1f988:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1f98c:	cmp	r2, #0
   1f990:	beq	1f9b4 <argp_failure@@Base+0x2ac0>
   1f994:	add	r2, r6, ip
   1f998:	add	r7, r6, r3
   1f99c:	add	r2, r8, r2, lsl #2
   1f9a0:	add	r7, r8, r7, lsl #2
   1f9a4:	vld1.32	{d16-d17}, [r7]
   1f9a8:	vld1.32	{d18-d19}, [r2]
   1f9ac:	vst1.32	{d16-d17}, [r2]
   1f9b0:	vst1.32	{d18-d19}, [r7]
   1f9b4:	cmp	r4, r1
   1f9b8:	beq	1f814 <argp_failure@@Base+0x2920>
   1f9bc:	mvn	r2, r1
   1f9c0:	tst	r4, #1
   1f9c4:	add	r2, r9, r2
   1f9c8:	beq	1f9e8 <argp_failure@@Base+0x2af4>
   1f9cc:	add	r7, r1, ip
   1f9d0:	add	r5, r1, r3
   1f9d4:	orr	r1, r1, #1
   1f9d8:	ldr	r6, [r8, r7, lsl #2]
   1f9dc:	ldr	r4, [r8, r5, lsl #2]
   1f9e0:	str	r4, [r8, r7, lsl #2]
   1f9e4:	str	r6, [r8, r5, lsl #2]
   1f9e8:	cmp	r2, ip
   1f9ec:	beq	1f814 <argp_failure@@Base+0x2920>
   1f9f0:	add	r0, ip, r0
   1f9f4:	sub	r2, r9, r1
   1f9f8:	add	r7, ip, r1
   1f9fc:	ldr	r4, [fp, #-52]	; 0xffffffcc
   1fa00:	add	r0, r0, r1
   1fa04:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1fa08:	add	r7, r4, r7, lsl #2
   1fa0c:	add	r0, r1, r0, lsl #2
   1fa10:	ldr	r1, [r7, #-4]
   1fa14:	ldr	r6, [r0, #-4]
   1fa18:	sub	r2, r2, #2
   1fa1c:	cmp	ip, r2
   1fa20:	str	r6, [r7, #-4]
   1fa24:	str	r1, [r0, #-4]
   1fa28:	ldr	r1, [r7]
   1fa2c:	ldr	r6, [r0]
   1fa30:	str	r6, [r7]
   1fa34:	str	r1, [r0]
   1fa38:	add	r0, r0, #8
   1fa3c:	add	r7, r7, #8
   1fa40:	bne	1fa10 <argp_failure@@Base+0x2b1c>
   1fa44:	b	1f814 <argp_failure@@Base+0x2920>
   1fa48:	mov	r4, #0
   1fa4c:	ldr	r2, [sp, #60]	; 0x3c
   1fa50:	cmp	r2, #0
   1fa54:	beq	1fa78 <argp_failure@@Base+0x2b84>
   1fa58:	add	r2, r4, ip
   1fa5c:	add	r3, r4, r9
   1fa60:	add	r2, r8, r2, lsl #2
   1fa64:	add	r3, r8, r3, lsl #2
   1fa68:	vld1.32	{d16-d17}, [r3]
   1fa6c:	vld1.32	{d18-d19}, [r2]
   1fa70:	vst1.32	{d16-d17}, [r2]
   1fa74:	vst1.32	{d18-d19}, [r3]
   1fa78:	ldr	lr, [fp, #-36]	; 0xffffffdc
   1fa7c:	cmp	sl, r1
   1fa80:	beq	1fb04 <argp_failure@@Base+0x2c10>
   1fa84:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1fa88:	tst	sl, #1
   1fa8c:	mov	r3, r1
   1fa90:	add	r2, r0, r2
   1fa94:	beq	1fab4 <argp_failure@@Base+0x2bc0>
   1fa98:	add	r6, r1, r9
   1fa9c:	add	r3, r1, ip
   1faa0:	ldr	r5, [r8, r6, lsl #2]
   1faa4:	ldr	r7, [r8, r3, lsl #2]
   1faa8:	str	r5, [r8, r3, lsl #2]
   1faac:	orr	r3, r1, #1
   1fab0:	str	r7, [r8, r6, lsl #2]
   1fab4:	cmp	r2, r1
   1fab8:	beq	1fb04 <argp_failure@@Base+0x2c10>
   1fabc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1fac0:	add	r1, ip, r3
   1fac4:	add	r3, r9, r3
   1fac8:	add	r1, r2, r1, lsl #2
   1facc:	add	r2, r2, r3, lsl #2
   1fad0:	sub	r3, r3, r0
   1fad4:	ldr	r7, [r1, #-4]
   1fad8:	ldr	r6, [r2, #-4]
   1fadc:	adds	r3, r3, #2
   1fae0:	str	r6, [r1, #-4]
   1fae4:	str	r7, [r2, #-4]
   1fae8:	ldr	r7, [r1]
   1faec:	ldr	r6, [r2]
   1faf0:	str	r6, [r1]
   1faf4:	str	r7, [r2]
   1faf8:	add	r1, r1, #8
   1fafc:	add	r2, r2, #8
   1fb00:	bne	1fad4 <argp_failure@@Base+0x2be0>
   1fb04:	add	ip, sl, ip
   1fb08:	cmp	r0, r9
   1fb0c:	cmpgt	r9, ip
   1fb10:	bgt	1f824 <argp_failure@@Base+0x2930>
   1fb14:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1fb18:	ldr	r2, [sp, #48]	; 0x30
   1fb1c:	ldr	r1, [sp, #56]	; 0x38
   1fb20:	ldr	ip, [fp, #16]
   1fb24:	add	r0, r0, r2
   1fb28:	sub	r0, r0, r9
   1fb2c:	str	r0, [r1]
   1fb30:	ldr	r1, [sp, #52]	; 0x34
   1fb34:	str	r2, [r1]
   1fb38:	str	r0, [fp, #-40]	; 0xffffffd8
   1fb3c:	ldr	r7, [fp, #-40]	; 0xffffffd8
   1fb40:	str	lr, [ip]
   1fb44:	str	lr, [ip, #32]
   1fb48:	mov	r9, lr
   1fb4c:	cmp	r7, r9
   1fb50:	mvn	r4, #0
   1fb54:	strne	r7, [ip]
   1fb58:	mov	r0, r4
   1fb5c:	sub	sp, fp, #28
   1fb60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fb64:	mov	r0, #1
   1fb68:	b	1f0cc <argp_failure@@Base+0x21d8>
   1fb6c:	cmp	r6, r3
   1fb70:	bne	1fc78 <argp_failure@@Base+0x2d84>
   1fb74:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fb78:	cmp	r0, #0
   1fb7c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1fb80:	bne	1fcec <argp_failure@@Base+0x2df8>
   1fb84:	str	r4, [r7, #8]
   1fb88:	ldrb	r4, [r9]
   1fb8c:	cmp	r4, #58	; 0x3a
   1fb90:	movwne	r4, #63	; 0x3f
   1fb94:	b	1fc8c <argp_failure@@Base+0x2d98>
   1fb98:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1fb9c:	movw	r1, #16032	; 0x3ea0
   1fba0:	mov	r3, r4
   1fba4:	movt	r1, #2
   1fba8:	ldr	r2, [r0]
   1fbac:	movw	r0, #23248	; 0x5ad0
   1fbb0:	movt	r0, #3
   1fbb4:	ldr	r0, [r0]
   1fbb8:	bl	116dc <fprintf@plt>
   1fbbc:	b	1f154 <argp_failure@@Base+0x2260>
   1fbc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1fbc4:	ldr	r8, [r0, r6, lsl #2]
   1fbc8:	ldr	r2, [fp, #8]
   1fbcc:	movw	r1, #16101	; 0x3ee5
   1fbd0:	str	r8, [r7, #12]
   1fbd4:	mov	r0, #0
   1fbd8:	movt	r1, #2
   1fbdc:	str	r0, [r7, #12]
   1fbe0:	str	r8, [r7, #20]
   1fbe4:	str	r2, [sp]
   1fbe8:	stmib	sp, {r0, r7}
   1fbec:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1fbf0:	str	r1, [sp, #16]
   1fbf4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1fbf8:	mov	r2, r9
   1fbfc:	str	r0, [sp, #12]
   1fc00:	mov	r0, r3
   1fc04:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fc08:	bl	1fd10 <argp_failure@@Base+0x2e1c>
   1fc0c:	sub	sp, fp, #28
   1fc10:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fc14:	cmp	r9, #0
   1fc18:	beq	1fcb8 <argp_failure@@Base+0x2dc4>
   1fc1c:	ldrb	r0, [r5, #2]
   1fc20:	cmp	r0, #0
   1fc24:	beq	1fca0 <argp_failure@@Base+0x2dac>
   1fc28:	ldr	r1, [fp, #8]
   1fc2c:	movw	r0, #14119	; 0x3727
   1fc30:	str	r7, [ip, #20]
   1fc34:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1fc38:	movt	r0, #2
   1fc3c:	stm	sp, {r1, r9, ip}
   1fc40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1fc44:	str	r0, [sp, #16]
   1fc48:	mov	r0, r2
   1fc4c:	ldr	r2, [sp, #48]	; 0x30
   1fc50:	str	r1, [sp, #12]
   1fc54:	mov	r1, r8
   1fc58:	bl	1fd10 <argp_failure@@Base+0x2e1c>
   1fc5c:	ldr	ip, [fp, #16]
   1fc60:	mov	r4, r0
   1fc64:	cmn	r0, #1
   1fc68:	bne	1fb58 <argp_failure@@Base+0x2c64>
   1fc6c:	ldr	r6, [ip]
   1fc70:	ldr	r5, [r8, r6, lsl #2]
   1fc74:	b	1fcb8 <argp_failure@@Base+0x2dc4>
   1fc78:	add	r0, r6, #1
   1fc7c:	str	r0, [r7]
   1fc80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1fc84:	ldr	r0, [r0, r6, lsl #2]
   1fc88:	str	r0, [r7, #12]
   1fc8c:	mov	r0, #0
   1fc90:	str	r0, [r7, #20]
   1fc94:	mov	r0, r4
   1fc98:	sub	sp, fp, #28
   1fc9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fca0:	ldr	r0, [sp, #48]	; 0x30
   1fca4:	bl	116d0 <strchr@plt>
   1fca8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1fcac:	ldr	ip, [fp, #16]
   1fcb0:	cmp	r0, #0
   1fcb4:	beq	1fc28 <argp_failure@@Base+0x2d34>
   1fcb8:	ldr	r9, [sp, #48]	; 0x30
   1fcbc:	add	r5, r5, #1
   1fcc0:	str	r5, [ip, #20]
   1fcc4:	b	1f108 <argp_failure@@Base+0x2214>
   1fcc8:	ldr	r2, [r0]
   1fccc:	movw	r0, #23248	; 0x5ad0
   1fcd0:	movw	r1, #16060	; 0x3ebc
   1fcd4:	mov	r3, r4
   1fcd8:	movt	r0, #3
   1fcdc:	movt	r1, #2
   1fce0:	ldr	r0, [r0]
   1fce4:	bl	116dc <fprintf@plt>
   1fce8:	b	1f210 <argp_failure@@Base+0x231c>
   1fcec:	ldr	r2, [r0]
   1fcf0:	movw	r0, #23248	; 0x5ad0
   1fcf4:	movw	r1, #16060	; 0x3ebc
   1fcf8:	mov	r3, r4
   1fcfc:	movt	r0, #3
   1fd00:	movt	r1, #2
   1fd04:	ldr	r0, [r0]
   1fd08:	bl	116dc <fprintf@plt>
   1fd0c:	b	1fb84 <argp_failure@@Base+0x2c90>
   1fd10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1fd14:	add	fp, sp, #28
   1fd18:	sub	sp, sp, #44	; 0x2c
   1fd1c:	str	r0, [sp, #8]
   1fd20:	ldr	r0, [fp, #16]
   1fd24:	str	r2, [sp, #12]
   1fd28:	str	r1, [sp, #16]
   1fd2c:	ldr	r8, [r0, #20]
   1fd30:	mov	r9, r8
   1fd34:	b	1fd3c <argp_failure@@Base+0x2e48>
   1fd38:	add	r9, r9, #1
   1fd3c:	ldrb	r0, [r9]
   1fd40:	cmp	r0, #0
   1fd44:	cmpne	r0, #61	; 0x3d
   1fd48:	bne	1fd38 <argp_failure@@Base+0x2e44>
   1fd4c:	ldr	sl, [r3]
   1fd50:	mvn	r0, #0
   1fd54:	str	r0, [sp, #24]
   1fd58:	cmp	sl, #0
   1fd5c:	beq	1ff08 <argp_failure@@Base+0x3014>
   1fd60:	sub	r0, r9, r8
   1fd64:	mov	r4, #0
   1fd68:	mov	r6, sl
   1fd6c:	mov	r7, r3
   1fd70:	str	r3, [sp, #28]
   1fd74:	str	r0, [fp, #-32]	; 0xffffffe0
   1fd78:	b	1fd8c <argp_failure@@Base+0x2e98>
   1fd7c:	ldr	r6, [r7, #16]!
   1fd80:	add	r4, r4, #1
   1fd84:	cmp	r6, #0
   1fd88:	beq	1fdc0 <argp_failure@@Base+0x2ecc>
   1fd8c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1fd90:	mov	r0, r6
   1fd94:	mov	r1, r8
   1fd98:	bl	11820 <strncmp@plt>
   1fd9c:	cmp	r0, #0
   1fda0:	bne	1fd7c <argp_failure@@Base+0x2e88>
   1fda4:	mov	r0, r6
   1fda8:	bl	116c4 <strlen@plt>
   1fdac:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1fdb0:	cmp	r1, r0
   1fdb4:	bne	1fd7c <argp_failure@@Base+0x2e88>
   1fdb8:	str	r4, [sp, #24]
   1fdbc:	b	2017c <argp_failure@@Base+0x3288>
   1fdc0:	cmp	sl, #0
   1fdc4:	beq	1ff24 <argp_failure@@Base+0x3030>
   1fdc8:	ldr	r0, [fp, #12]
   1fdcc:	cmp	r0, #0
   1fdd0:	beq	1ffa4 <argp_failure@@Base+0x30b0>
   1fdd4:	ldr	r0, [fp, #20]
   1fdd8:	cmp	r0, #0
   1fddc:	beq	202c0 <argp_failure@@Base+0x33cc>
   1fde0:	mov	r0, #0
   1fde4:	ldr	r6, [sp, #28]
   1fde8:	mov	r5, #0
   1fdec:	mov	r7, #0
   1fdf0:	str	r0, [sp, #32]
   1fdf4:	mvn	r0, #0
   1fdf8:	str	r0, [sp, #24]
   1fdfc:	mov	r0, #0
   1fe00:	str	r0, [sp, #4]
   1fe04:	mov	r0, #0
   1fe08:	str	r0, [sp, #20]
   1fe0c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1fe10:	mov	r0, sl
   1fe14:	mov	r1, r8
   1fe18:	bl	11820 <strncmp@plt>
   1fe1c:	cmp	r0, #0
   1fe20:	beq	1fe48 <argp_failure@@Base+0x2f54>
   1fe24:	mov	r1, r5
   1fe28:	ldr	sl, [r6, #16]!
   1fe2c:	cmp	sl, #0
   1fe30:	beq	20158 <argp_failure@@Base+0x3264>
   1fe34:	ldr	r0, [fp, #16]
   1fe38:	add	r1, r1, #1
   1fe3c:	mov	r5, r1
   1fe40:	ldr	r8, [r0, #20]
   1fe44:	b	1fe0c <argp_failure@@Base+0x2f18>
   1fe48:	cmp	r7, #0
   1fe4c:	beq	1fec8 <argp_failure@@Base+0x2fd4>
   1fe50:	ldr	r0, [sp, #32]
   1fe54:	mov	r1, r5
   1fe58:	cmp	r0, #0
   1fe5c:	bne	1fe28 <argp_failure@@Base+0x2f34>
   1fe60:	ldr	r8, [sp, #20]
   1fe64:	cmp	r8, #0
   1fe68:	bne	1fea4 <argp_failure@@Base+0x2fb0>
   1fe6c:	mov	r0, r4
   1fe70:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   1fe74:	cmp	r0, #0
   1fe78:	beq	1fee4 <argp_failure@@Base+0x2ff0>
   1fe7c:	mov	r1, #0
   1fe80:	mov	r2, r4
   1fe84:	mov	r8, r0
   1fe88:	bl	11718 <memset@plt>
   1fe8c:	ldr	r0, [sp, #24]
   1fe90:	mov	r1, #1
   1fe94:	mov	r2, #1
   1fe98:	str	r1, [sp, #4]
   1fe9c:	mov	r1, r5
   1fea0:	strb	r2, [r8, r0]
   1fea4:	mov	r0, #1
   1fea8:	str	r8, [sp, #20]
   1feac:	strb	r0, [r8, r1]
   1feb0:	mov	r0, #0
   1feb4:	str	r0, [sp, #32]
   1feb8:	ldr	sl, [r6, #16]!
   1febc:	cmp	sl, #0
   1fec0:	bne	1fe34 <argp_failure@@Base+0x2f40>
   1fec4:	b	20158 <argp_failure@@Base+0x3264>
   1fec8:	mov	r7, r6
   1fecc:	mov	r1, r5
   1fed0:	str	r5, [sp, #24]
   1fed4:	ldr	sl, [r6, #16]!
   1fed8:	cmp	sl, #0
   1fedc:	bne	1fe34 <argp_failure@@Base+0x2f40>
   1fee0:	b	20158 <argp_failure@@Base+0x3264>
   1fee4:	mov	r0, #1
   1fee8:	mov	r1, r5
   1feec:	str	r0, [sp, #32]
   1fef0:	mov	r0, #0
   1fef4:	str	r0, [sp, #20]
   1fef8:	ldr	sl, [r6, #16]!
   1fefc:	cmp	sl, #0
   1ff00:	bne	1fe34 <argp_failure@@Base+0x2f40>
   1ff04:	b	20158 <argp_failure@@Base+0x3264>
   1ff08:	mov	r0, #0
   1ff0c:	mov	r4, #0
   1ff10:	mov	r7, #0
   1ff14:	mov	r1, #0
   1ff18:	mov	r8, #0
   1ff1c:	mov	r6, r3
   1ff20:	b	1ff38 <argp_failure@@Base+0x3044>
   1ff24:	ldr	r6, [sp, #28]
   1ff28:	mov	r0, #0
   1ff2c:	mov	r7, #0
   1ff30:	mov	r1, #0
   1ff34:	mov	r8, #0
   1ff38:	str	r0, [sp, #32]
   1ff3c:	cmp	r1, #0
   1ff40:	ldreq	r0, [sp, #32]
   1ff44:	cmpeq	r0, #0
   1ff48:	beq	20174 <argp_failure@@Base+0x3280>
   1ff4c:	ldr	r0, [fp, #20]
   1ff50:	cmp	r0, #0
   1ff54:	bne	2038c <argp_failure@@Base+0x3498>
   1ff58:	cmp	r8, #0
   1ff5c:	beq	1ff68 <argp_failure@@Base+0x3074>
   1ff60:	mov	r0, r1
   1ff64:	bl	19edc <argp_parse@@Base+0x13dc>
   1ff68:	ldr	r0, [fp, #16]
   1ff6c:	ldr	r4, [r0, #20]
   1ff70:	mov	r5, r0
   1ff74:	mov	r0, r4
   1ff78:	bl	116c4 <strlen@plt>
   1ff7c:	mov	r1, #0
   1ff80:	add	r0, r4, r0
   1ff84:	str	r1, [r5, #8]
   1ff88:	str	r0, [r5, #20]
   1ff8c:	ldr	r0, [r5]
   1ff90:	add	r0, r0, #1
   1ff94:	str	r0, [r5]
   1ff98:	mov	r0, #63	; 0x3f
   1ff9c:	sub	sp, fp, #28
   1ffa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ffa4:	mov	r0, #0
   1ffa8:	mov	r6, #0
   1ffac:	mov	r7, #0
   1ffb0:	str	r0, [sp, #36]	; 0x24
   1ffb4:	mvn	r0, #0
   1ffb8:	str	r0, [sp, #24]
   1ffbc:	mov	r0, #0
   1ffc0:	str	r0, [sp, #32]
   1ffc4:	mov	r0, #0
   1ffc8:	str	r0, [sp, #4]
   1ffcc:	mov	r0, #0
   1ffd0:	str	r0, [sp, #20]
   1ffd4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1ffd8:	mov	r0, sl
   1ffdc:	mov	r1, r8
   1ffe0:	bl	11820 <strncmp@plt>
   1ffe4:	cmp	r0, #0
   1ffe8:	beq	2001c <argp_failure@@Base+0x3128>
   1ffec:	ldr	r5, [sp, #28]
   1fff0:	ldr	r3, [sp, #36]	; 0x24
   1fff4:	add	r0, r5, r6, lsl #4
   1fff8:	ldr	sl, [r0, #16]
   1fffc:	cmp	sl, #0
   20000:	beq	20158 <argp_failure@@Base+0x3264>
   20004:	ldr	r0, [fp, #16]
   20008:	add	r3, r3, #16
   2000c:	add	r6, r6, #1
   20010:	str	r3, [sp, #36]	; 0x24
   20014:	ldr	r8, [r0, #20]
   20018:	b	1ffd4 <argp_failure@@Base+0x30e0>
   2001c:	ldr	r5, [sp, #28]
   20020:	ldr	r3, [sp, #36]	; 0x24
   20024:	cmp	r7, #0
   20028:	add	r0, r5, r3
   2002c:	beq	200c4 <argp_failure@@Base+0x31d0>
   20030:	ldr	r1, [r0, #4]
   20034:	ldr	r2, [r7, #4]
   20038:	cmp	r2, r1
   2003c:	bne	20050 <argp_failure@@Base+0x315c>
   20040:	ldr	r1, [r0, #8]
   20044:	ldr	r2, [r7, #8]
   20048:	cmp	r2, r1
   2004c:	beq	200e0 <argp_failure@@Base+0x31ec>
   20050:	ldr	r0, [sp, #32]
   20054:	cmp	r0, #0
   20058:	bne	1fff4 <argp_failure@@Base+0x3100>
   2005c:	ldr	r0, [fp, #20]
   20060:	cmp	r0, #0
   20064:	beq	20100 <argp_failure@@Base+0x320c>
   20068:	ldr	r8, [sp, #20]
   2006c:	mov	r0, #0
   20070:	str	r0, [sp, #32]
   20074:	cmp	r8, #0
   20078:	bne	20114 <argp_failure@@Base+0x3220>
   2007c:	mov	r0, r4
   20080:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   20084:	cmp	r0, #0
   20088:	beq	20134 <argp_failure@@Base+0x3240>
   2008c:	mov	r8, r0
   20090:	mov	r0, #0
   20094:	mov	r1, #0
   20098:	mov	r2, r4
   2009c:	str	r0, [sp, #32]
   200a0:	mov	r0, r8
   200a4:	bl	11718 <memset@plt>
   200a8:	ldr	r3, [sp, #36]	; 0x24
   200ac:	ldr	r0, [sp, #24]
   200b0:	mov	r2, #1
   200b4:	mov	r1, #1
   200b8:	str	r1, [sp, #4]
   200bc:	strb	r2, [r8, r0]
   200c0:	b	20114 <argp_failure@@Base+0x3220>
   200c4:	mov	r7, r0
   200c8:	str	r6, [sp, #24]
   200cc:	add	r0, r5, r6, lsl #4
   200d0:	ldr	sl, [r0, #16]
   200d4:	cmp	sl, #0
   200d8:	bne	20004 <argp_failure@@Base+0x3110>
   200dc:	b	20158 <argp_failure@@Base+0x3264>
   200e0:	ldr	r1, [sp, #32]
   200e4:	cmp	r1, #0
   200e8:	bne	1fff4 <argp_failure@@Base+0x3100>
   200ec:	ldr	r0, [r0, #12]
   200f0:	ldr	r1, [r7, #12]
   200f4:	cmp	r1, r0
   200f8:	bne	2005c <argp_failure@@Base+0x3168>
   200fc:	b	1fff4 <argp_failure@@Base+0x3100>
   20100:	ldr	r8, [sp, #20]
   20104:	mov	r0, #1
   20108:	str	r0, [sp, #32]
   2010c:	cmp	r8, #0
   20110:	beq	20140 <argp_failure@@Base+0x324c>
   20114:	mov	r0, #1
   20118:	str	r8, [sp, #20]
   2011c:	strb	r0, [r8, r6]
   20120:	add	r0, r5, r6, lsl #4
   20124:	ldr	sl, [r0, #16]
   20128:	cmp	sl, #0
   2012c:	bne	20004 <argp_failure@@Base+0x3110>
   20130:	b	20158 <argp_failure@@Base+0x3264>
   20134:	ldr	r3, [sp, #36]	; 0x24
   20138:	mov	r0, #1
   2013c:	str	r0, [sp, #32]
   20140:	mov	r0, #0
   20144:	str	r0, [sp, #20]
   20148:	add	r0, r5, r6, lsl #4
   2014c:	ldr	sl, [r0, #16]
   20150:	cmp	sl, #0
   20154:	bne	20004 <argp_failure@@Base+0x3110>
   20158:	ldr	r6, [sp, #28]
   2015c:	ldr	r1, [sp, #20]
   20160:	ldr	r8, [sp, #4]
   20164:	cmp	r1, #0
   20168:	ldreq	r0, [sp, #32]
   2016c:	cmpeq	r0, #0
   20170:	bne	1ff4c <argp_failure@@Base+0x3058>
   20174:	cmp	r7, #0
   20178:	beq	2021c <argp_failure@@Base+0x3328>
   2017c:	ldr	r1, [fp, #16]
   20180:	mov	r0, #0
   20184:	str	r0, [r1, #20]
   20188:	mov	r2, r1
   2018c:	ldr	r1, [r1]
   20190:	add	r0, r1, #1
   20194:	str	r0, [r2]
   20198:	ldrb	r3, [r9]
   2019c:	ldr	r2, [r7, #4]
   201a0:	cmp	r3, #0
   201a4:	beq	201c0 <argp_failure@@Base+0x32cc>
   201a8:	cmp	r2, #0
   201ac:	beq	2029c <argp_failure@@Base+0x33a8>
   201b0:	ldr	r1, [fp, #16]
   201b4:	add	r0, r9, #1
   201b8:	str	r0, [r1, #12]
   201bc:	b	201ec <argp_failure@@Base+0x32f8>
   201c0:	cmp	r2, #1
   201c4:	bne	201ec <argp_failure@@Base+0x32f8>
   201c8:	ldr	r2, [sp, #8]
   201cc:	cmp	r0, r2
   201d0:	bge	2035c <argp_failure@@Base+0x3468>
   201d4:	ldr	r2, [fp, #16]
   201d8:	add	r1, r1, #2
   201dc:	str	r1, [r2]
   201e0:	ldr	r1, [sp, #16]
   201e4:	ldr	r0, [r1, r0, lsl #2]
   201e8:	str	r0, [r2, #12]
   201ec:	ldr	r0, [fp, #8]
   201f0:	cmp	r0, #0
   201f4:	ldrne	r1, [sp, #24]
   201f8:	strne	r1, [r0]
   201fc:	ldr	r1, [r7, #8]
   20200:	ldr	r0, [r7, #12]
   20204:	cmp	r1, #0
   20208:	beq	20384 <argp_failure@@Base+0x3490>
   2020c:	str	r0, [r1]
   20210:	mov	r0, #0
   20214:	sub	sp, fp, #28
   20218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2021c:	ldr	r0, [fp, #12]
   20220:	cmp	r0, #0
   20224:	beq	20268 <argp_failure@@Base+0x3374>
   20228:	ldr	r0, [fp, #16]
   2022c:	ldr	r1, [sp, #16]
   20230:	ldr	r0, [r0]
   20234:	ldr	r0, [r1, r0, lsl #2]
   20238:	ldrb	r0, [r0, #1]
   2023c:	cmp	r0, #45	; 0x2d
   20240:	beq	20268 <argp_failure@@Base+0x3374>
   20244:	ldr	r0, [fp, #16]
   20248:	ldr	r0, [r0, #20]
   2024c:	ldrb	r1, [r0]
   20250:	ldr	r0, [sp, #12]
   20254:	bl	116d0 <strchr@plt>
   20258:	mov	r1, r0
   2025c:	mvn	r0, #0
   20260:	cmp	r1, #0
   20264:	bne	20384 <argp_failure@@Base+0x3490>
   20268:	ldr	r0, [fp, #20]
   2026c:	cmp	r0, #0
   20270:	bne	20484 <argp_failure@@Base+0x3590>
   20274:	ldr	r1, [fp, #16]
   20278:	mov	r0, #0
   2027c:	str	r0, [r1, #20]
   20280:	str	r0, [r1, #8]
   20284:	ldr	r0, [r1]
   20288:	add	r0, r0, #1
   2028c:	str	r0, [r1]
   20290:	mov	r0, #63	; 0x3f
   20294:	sub	sp, fp, #28
   20298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2029c:	ldr	r0, [fp, #20]
   202a0:	cmp	r0, #0
   202a4:	bne	204b8 <argp_failure@@Base+0x35c4>
   202a8:	ldr	r0, [r7, #12]
   202ac:	ldr	r1, [fp, #16]
   202b0:	str	r0, [r1, #8]
   202b4:	mov	r0, #63	; 0x3f
   202b8:	sub	sp, fp, #28
   202bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   202c0:	ldr	r5, [sp, #28]
   202c4:	mov	r0, #0
   202c8:	mov	r6, #0
   202cc:	mov	r7, #0
   202d0:	str	r0, [sp, #32]
   202d4:	mvn	r0, #0
   202d8:	str	r0, [sp, #24]
   202dc:	b	20300 <argp_failure@@Base+0x340c>
   202e0:	ldr	r0, [sp, #32]
   202e4:	cmp	r0, #0
   202e8:	movweq	r0, #1
   202ec:	str	r0, [sp, #32]
   202f0:	ldr	sl, [r5, #16]!
   202f4:	add	r6, r6, #1
   202f8:	cmp	sl, #0
   202fc:	beq	2033c <argp_failure@@Base+0x3448>
   20300:	ldr	r2, [fp, #-32]	; 0xffffffe0
   20304:	mov	r0, sl
   20308:	mov	r1, r8
   2030c:	bl	11820 <strncmp@plt>
   20310:	cmp	r0, #0
   20314:	bne	202f0 <argp_failure@@Base+0x33fc>
   20318:	cmp	r7, #0
   2031c:	bne	202e0 <argp_failure@@Base+0x33ec>
   20320:	mov	r7, r5
   20324:	mov	r0, r6
   20328:	str	r6, [sp, #24]
   2032c:	ldr	sl, [r5, #16]!
   20330:	add	r6, r6, #1
   20334:	cmp	sl, #0
   20338:	bne	20300 <argp_failure@@Base+0x340c>
   2033c:	ldr	r6, [sp, #28]
   20340:	mov	r1, #0
   20344:	mov	r8, #0
   20348:	cmp	r1, #0
   2034c:	ldreq	r0, [sp, #32]
   20350:	cmpeq	r0, #0
   20354:	bne	1ff4c <argp_failure@@Base+0x3058>
   20358:	b	20174 <argp_failure@@Base+0x3280>
   2035c:	ldr	r0, [fp, #20]
   20360:	cmp	r0, #0
   20364:	bne	204e8 <argp_failure@@Base+0x35f4>
   20368:	ldr	r0, [r7, #12]
   2036c:	ldr	r1, [fp, #16]
   20370:	str	r0, [r1, #8]
   20374:	ldr	r0, [sp, #12]
   20378:	ldrb	r0, [r0]
   2037c:	cmp	r0, #58	; 0x3a
   20380:	movwne	r0, #63	; 0x3f
   20384:	sub	sp, fp, #28
   20388:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2038c:	movw	sl, #23248	; 0x5ad0
   20390:	mov	r9, r1
   20394:	ldr	r1, [sp, #32]
   20398:	movt	sl, #3
   2039c:	ldr	r0, [sl]
   203a0:	cmp	r1, #0
   203a4:	beq	203dc <argp_failure@@Base+0x34e8>
   203a8:	ldr	r1, [sp, #16]
   203ac:	ldr	r3, [fp, #24]
   203b0:	ldr	r2, [r1]
   203b4:	ldr	r1, [fp, #16]
   203b8:	ldr	r1, [r1, #20]
   203bc:	str	r1, [sp]
   203c0:	movw	r1, #16121	; 0x3ef9
   203c4:	movt	r1, #2
   203c8:	bl	116dc <fprintf@plt>
   203cc:	mov	r1, r9
   203d0:	cmp	r8, #0
   203d4:	bne	1ff60 <argp_failure@@Base+0x306c>
   203d8:	b	1ff68 <argp_failure@@Base+0x3074>
   203dc:	bl	117b4 <flockfile@plt>
   203e0:	ldr	r1, [fp, #16]
   203e4:	ldr	r0, [sp, #16]
   203e8:	ldr	r5, [fp, #24]
   203ec:	ldr	r1, [r1, #20]
   203f0:	ldr	r2, [r0]
   203f4:	ldr	r0, [sl]
   203f8:	mov	r3, r5
   203fc:	str	r1, [sp]
   20400:	movw	r1, #16153	; 0x3f19
   20404:	movt	r1, #2
   20408:	bl	116dc <fprintf@plt>
   2040c:	cmp	r4, #0
   20410:	beq	20460 <argp_failure@@Base+0x356c>
   20414:	mov	r7, r9
   20418:	ldrb	r0, [r7]
   2041c:	cmp	r0, #0
   20420:	bne	20438 <argp_failure@@Base+0x3544>
   20424:	add	r6, r6, #16
   20428:	add	r7, r7, #1
   2042c:	subs	r4, r4, #1
   20430:	bne	20418 <argp_failure@@Base+0x3524>
   20434:	b	20460 <argp_failure@@Base+0x356c>
   20438:	ldr	r3, [r6]
   2043c:	ldr	r0, [sl]
   20440:	movw	r1, #16200	; 0x3f48
   20444:	mov	r2, r5
   20448:	movt	r1, #2
   2044c:	bl	116dc <fprintf@plt>
   20450:	add	r6, r6, #16
   20454:	add	r7, r7, #1
   20458:	subs	r4, r4, #1
   2045c:	bne	20418 <argp_failure@@Base+0x3524>
   20460:	ldr	r1, [sl]
   20464:	mov	r0, #10
   20468:	bl	11790 <fputc@plt>
   2046c:	ldr	r0, [sl]
   20470:	bl	115ec <funlockfile@plt>
   20474:	mov	r1, r9
   20478:	cmp	r8, #0
   2047c:	bne	1ff60 <argp_failure@@Base+0x306c>
   20480:	b	1ff68 <argp_failure@@Base+0x3074>
   20484:	ldr	r1, [fp, #16]
   20488:	ldr	r0, [sp, #16]
   2048c:	ldr	r3, [fp, #24]
   20490:	ldr	r2, [r0]
   20494:	movw	r0, #23248	; 0x5ad0
   20498:	ldr	r1, [r1, #20]
   2049c:	movt	r0, #3
   204a0:	ldr	r0, [r0]
   204a4:	str	r1, [sp]
   204a8:	movw	r1, #16208	; 0x3f50
   204ac:	movt	r1, #2
   204b0:	bl	116dc <fprintf@plt>
   204b4:	b	20274 <argp_failure@@Base+0x3380>
   204b8:	ldr	r0, [sp, #16]
   204bc:	ldr	r1, [r7]
   204c0:	ldr	r3, [fp, #24]
   204c4:	ldr	r2, [r0]
   204c8:	movw	r0, #23248	; 0x5ad0
   204cc:	str	r1, [sp]
   204d0:	movw	r1, #16240	; 0x3f70
   204d4:	movt	r0, #3
   204d8:	movt	r1, #2
   204dc:	ldr	r0, [r0]
   204e0:	bl	116dc <fprintf@plt>
   204e4:	b	202a8 <argp_failure@@Base+0x33b4>
   204e8:	ldr	r0, [sp, #16]
   204ec:	ldr	r1, [r7]
   204f0:	ldr	r3, [fp, #24]
   204f4:	ldr	r2, [r0]
   204f8:	movw	r0, #23248	; 0x5ad0
   204fc:	str	r1, [sp]
   20500:	movw	r1, #16285	; 0x3f9d
   20504:	movt	r0, #3
   20508:	movt	r1, #2
   2050c:	ldr	r0, [r0]
   20510:	bl	116dc <fprintf@plt>
   20514:	b	20368 <argp_failure@@Base+0x3474>
   20518:	push	{r4, r5, r6, r7, fp, lr}
   2051c:	add	fp, sp, #16
   20520:	sub	sp, sp, #16
   20524:	movw	r6, #23220	; 0x5ab4
   20528:	movw	r7, #23376	; 0x5b50
   2052c:	movt	r6, #3
   20530:	movt	r7, #3
   20534:	ldm	r6, {r4, r5}
   20538:	str	r7, [sp, #8]
   2053c:	stm	r7, {r4, r5}
   20540:	ldr	r5, [fp, #16]
   20544:	str	r5, [sp, #12]
   20548:	ldr	r5, [fp, #12]
   2054c:	str	r5, [sp, #4]
   20550:	ldr	r5, [fp, #8]
   20554:	str	r5, [sp]
   20558:	bl	1eff8 <argp_failure@@Base+0x2104>
   2055c:	ldr	r1, [r7]
   20560:	ldr	r2, [r7, #8]
   20564:	ldr	r3, [r7, #12]
   20568:	str	r1, [r6]
   2056c:	movw	r1, #23472	; 0x5bb0
   20570:	str	r2, [r6, #8]
   20574:	movt	r1, #3
   20578:	str	r3, [r1]
   2057c:	sub	sp, fp, #16
   20580:	pop	{r4, r5, r6, r7, fp, pc}
   20584:	push	{r4, r5, r6, sl, fp, lr}
   20588:	add	fp, sp, #16
   2058c:	sub	sp, sp, #16
   20590:	movw	r5, #23220	; 0x5ab4
   20594:	movw	r6, #23376	; 0x5b50
   20598:	movt	r5, #3
   2059c:	movt	r6, #3
   205a0:	ldm	r5, {r3, r4}
   205a4:	stm	r6, {r3, r4}
   205a8:	mov	r4, #0
   205ac:	mov	r3, #1
   205b0:	str	r4, [sp]
   205b4:	stmib	sp, {r4, r6}
   205b8:	str	r3, [sp, #12]
   205bc:	mov	r3, #0
   205c0:	bl	1eff8 <argp_failure@@Base+0x2104>
   205c4:	ldr	r1, [r6]
   205c8:	ldr	r2, [r6, #8]
   205cc:	ldr	r3, [r6, #12]
   205d0:	str	r1, [r5]
   205d4:	movw	r1, #23472	; 0x5bb0
   205d8:	str	r2, [r5, #8]
   205dc:	movt	r1, #3
   205e0:	str	r3, [r1]
   205e4:	sub	sp, fp, #16
   205e8:	pop	{r4, r5, r6, sl, fp, pc}
   205ec:	cmp	r2, #0
   205f0:	beq	20620 <argp_failure@@Base+0x372c>
   205f4:	mvn	r3, #0
   205f8:	udiv	r3, r3, r2
   205fc:	cmp	r3, r1
   20600:	bcs	20620 <argp_failure@@Base+0x372c>
   20604:	push	{fp, lr}
   20608:	mov	fp, sp
   2060c:	bl	116e8 <__errno_location@plt>
   20610:	mov	r1, #12
   20614:	str	r1, [r0]
   20618:	mov	r0, #0
   2061c:	pop	{fp, pc}
   20620:	mul	r1, r2, r1
   20624:	b	1b484 <_obstack_memory_used@@Base+0x10e4>
   20628:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   2062c:	add	fp, sp, #24
   20630:	mov	r7, r0
   20634:	mov	r0, #36	; 0x24
   20638:	mov	r8, r3
   2063c:	mov	r9, r2
   20640:	mov	r6, r1
   20644:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   20648:	cmp	r0, #0
   2064c:	beq	20694 <argp_failure@@Base+0x37a0>
   20650:	mov	r5, #0
   20654:	str	r7, [r0]
   20658:	stmib	r0, {r6, r9}
   2065c:	str	r8, [r0, #12]
   20660:	mov	r4, r0
   20664:	str	r5, [r0, #16]
   20668:	str	r5, [r0, #20]
   2066c:	mov	r0, #200	; 0xc8
   20670:	bl	1b454 <_obstack_memory_used@@Base+0x10b4>
   20674:	cmp	r0, #0
   20678:	str	r0, [r4, #24]
   2067c:	beq	206a0 <argp_failure@@Base+0x37ac>
   20680:	add	r1, r0, #200	; 0xc8
   20684:	str	r0, [r4, #28]
   20688:	mov	r0, r4
   2068c:	str	r1, [r4, #32]
   20690:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   20694:	mov	r5, #0
   20698:	mov	r0, r5
   2069c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   206a0:	mov	r0, r4
   206a4:	bl	19edc <argp_parse@@Base+0x13dc>
   206a8:	mov	r0, r5
   206ac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   206b0:	push	{r4, sl, fp, lr}
   206b4:	add	fp, sp, #8
   206b8:	mov	r4, r0
   206bc:	bl	206f4 <argp_failure@@Base+0x3800>
   206c0:	ldr	r0, [r4, #24]
   206c4:	ldr	r1, [r4, #28]
   206c8:	cmp	r1, r0
   206cc:	bls	206e0 <argp_failure@@Base+0x37ec>
   206d0:	ldr	r3, [r4]
   206d4:	sub	r2, r1, r0
   206d8:	mov	r1, #1
   206dc:	bl	115a4 <fwrite_unlocked@plt>
   206e0:	ldr	r0, [r4, #24]
   206e4:	bl	19edc <argp_parse@@Base+0x13dc>
   206e8:	mov	r0, r4
   206ec:	pop	{r4, sl, fp, lr}
   206f0:	b	19edc <argp_parse@@Base+0x13dc>
   206f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   206f8:	add	fp, sp, #28
   206fc:	sub	sp, sp, #12
   20700:	mov	sl, r0
   20704:	ldr	r0, [r0, #16]
   20708:	ldr	r1, [sl, #24]
   2070c:	ldr	r8, [sl, #28]
   20710:	add	r5, r1, r0
   20714:	cmp	r5, r8
   20718:	bcs	20c5c <argp_failure@@Base+0x3d68>
   2071c:	ldr	r7, [sl, #20]
   20720:	mov	r3, #32
   20724:	cmp	r7, #0
   20728:	bne	20760 <argp_failure@@Base+0x386c>
   2072c:	b	20768 <argp_failure@@Base+0x3874>
   20730:	ldr	r0, [sp, #8]
   20734:	cmp	r7, #0
   20738:	mvneq	r7, #0
   2073c:	str	r7, [sl, #20]
   20740:	sub	r0, r0, r6
   20744:	add	r0, r0, r9
   20748:	add	r8, r5, r0
   2074c:	str	r8, [sl, #28]
   20750:	cmp	r5, r8
   20754:	bcs	20c5c <argp_failure@@Base+0x3d68>
   20758:	cmp	r7, #0
   2075c:	beq	20768 <argp_failure@@Base+0x3874>
   20760:	mov	r9, r5
   20764:	b	20808 <argp_failure@@Base+0x3914>
   20768:	ldr	r7, [sl, #4]
   2076c:	cmp	r7, #0
   20770:	beq	20988 <argp_failure@@Base+0x3a94>
   20774:	ldr	r1, [sl, #32]
   20778:	add	r0, r8, r7
   2077c:	mov	r4, r7
   20780:	cmp	r0, r1
   20784:	bcs	207bc <argp_failure@@Base+0x38c8>
   20788:	add	r9, r5, r7
   2078c:	sub	r2, r8, r5
   20790:	mov	r1, r5
   20794:	mov	r0, r9
   20798:	bl	11550 <memmove@plt>
   2079c:	ldr	r0, [sl, #28]
   207a0:	mov	r1, #32
   207a4:	mov	r2, r7
   207a8:	add	r0, r0, r7
   207ac:	str	r0, [sl, #28]
   207b0:	mov	r0, r5
   207b4:	bl	11718 <memset@plt>
   207b8:	b	20800 <argp_failure@@Base+0x390c>
   207bc:	ldr	r0, [sl]
   207c0:	ldr	r1, [r0, #20]
   207c4:	ldr	r2, [r0, #24]
   207c8:	cmp	r1, r2
   207cc:	bcs	207e8 <argp_failure@@Base+0x38f4>
   207d0:	add	r2, r1, #1
   207d4:	str	r2, [r0, #20]
   207d8:	strb	r3, [r1]
   207dc:	subs	r4, r4, #1
   207e0:	bne	207bc <argp_failure@@Base+0x38c8>
   207e4:	b	207fc <argp_failure@@Base+0x3908>
   207e8:	mov	r1, #32
   207ec:	bl	11760 <__overflow@plt>
   207f0:	mov	r3, #32
   207f4:	subs	r4, r4, #1
   207f8:	bne	207bc <argp_failure@@Base+0x38c8>
   207fc:	mov	r9, r5
   20800:	str	r7, [sl, #20]
   20804:	ldr	r8, [sl, #28]
   20808:	sub	r6, r8, r9
   2080c:	mov	r0, r9
   20810:	mov	r1, #10
   20814:	mov	r2, r6
   20818:	bl	1173c <memchr@plt>
   2081c:	cmn	r7, #1
   20820:	mov	r4, r0
   20824:	movle	r7, #0
   20828:	strle	r7, [sl, #20]
   2082c:	cmp	r4, #0
   20830:	beq	20864 <argp_failure@@Base+0x3970>
   20834:	ldr	r5, [sl, #8]
   20838:	sub	r0, r4, r9
   2083c:	mov	r3, #32
   20840:	add	r0, r0, r7
   20844:	cmp	r0, r5
   20848:	bge	20878 <argp_failure@@Base+0x3984>
   2084c:	mov	r7, #0
   20850:	add	r5, r4, #1
   20854:	str	r7, [sl, #20]
   20858:	cmp	r5, r8
   2085c:	bcc	20758 <argp_failure@@Base+0x3864>
   20860:	b	20c5c <argp_failure@@Base+0x3d68>
   20864:	ldr	r5, [sl, #8]
   20868:	add	r0, r7, r6
   2086c:	mov	r4, r8
   20870:	cmp	r0, r5
   20874:	bcc	20c40 <argp_failure@@Base+0x3d4c>
   20878:	ldr	r0, [sl, #12]
   2087c:	cmn	r0, #1
   20880:	str	r0, [sp, #4]
   20884:	ble	208e0 <argp_failure@@Base+0x39ec>
   20888:	subs	r0, r5, r7
   2088c:	mov	r1, #0
   20890:	str	r6, [sp, #8]
   20894:	add	r5, r9, r0
   20898:	bmi	2093c <argp_failure@@Base+0x3a48>
   2089c:	str	r0, [sp]
   208a0:	bl	116a0 <__ctype_b_loc@plt>
   208a4:	ldr	r0, [r0]
   208a8:	mov	r7, r5
   208ac:	ldrb	r1, [r7]
   208b0:	ldrb	r1, [r0, r1, lsl #1]
   208b4:	tst	r1, #1
   208b8:	bne	20990 <argp_failure@@Base+0x3a9c>
   208bc:	sub	r7, r7, #1
   208c0:	cmp	r7, r9
   208c4:	bcs	208ac <argp_failure@@Base+0x39b8>
   208c8:	ldr	r0, [sp]
   208cc:	mov	r1, #0
   208d0:	add	r6, r7, #1
   208d4:	cmp	r6, r9
   208d8:	bhi	2094c <argp_failure@@Base+0x3a58>
   208dc:	b	209a4 <argp_failure@@Base+0x3ab0>
   208e0:	mov	r0, r6
   208e4:	sub	r6, r5, #1
   208e8:	cmp	r4, r8
   208ec:	bcs	20c48 <argp_failure@@Base+0x3d54>
   208f0:	sub	r0, r6, r7
   208f4:	sub	r2, r8, r4
   208f8:	mov	r1, r4
   208fc:	add	r0, r9, r0
   20900:	bl	11550 <memmove@plt>
   20904:	ldr	r0, [sl, #20]
   20908:	ldr	r1, [sl, #28]
   2090c:	mov	r7, #0
   20910:	mov	r3, #32
   20914:	add	r5, r9, r5
   20918:	str	r7, [sl, #20]
   2091c:	sub	r0, r6, r0
   20920:	add	r0, r9, r0
   20924:	sub	r0, r4, r0
   20928:	add	r8, r1, r0
   2092c:	str	r8, [sl, #28]
   20930:	cmp	r5, r8
   20934:	bcc	20758 <argp_failure@@Base+0x3864>
   20938:	b	20c5c <argp_failure@@Base+0x3d68>
   2093c:	mov	r7, r5
   20940:	add	r6, r7, #1
   20944:	cmp	r6, r9
   20948:	bls	209a4 <argp_failure@@Base+0x3ab0>
   2094c:	cmp	r1, #0
   20950:	beq	20a7c <argp_failure@@Base+0x3b88>
   20954:	ldr	r4, [sp, #4]
   20958:	sub	r1, r7, #1
   2095c:	mov	r7, r1
   20960:	cmp	r1, r9
   20964:	bcc	20a80 <argp_failure@@Base+0x3b8c>
   20968:	bl	116a0 <__ctype_b_loc@plt>
   2096c:	mov	r1, r7
   20970:	ldr	r0, [r0]
   20974:	ldrb	r2, [r1], #-1
   20978:	ldrb	r0, [r0, r2, lsl #1]
   2097c:	tst	r0, #1
   20980:	bne	2095c <argp_failure@@Base+0x3a68>
   20984:	b	20a80 <argp_failure@@Base+0x3b8c>
   20988:	mov	r7, #0
   2098c:	b	20760 <argp_failure@@Base+0x386c>
   20990:	ldr	r0, [sp]
   20994:	mov	r1, #1
   20998:	add	r6, r7, #1
   2099c:	cmp	r6, r9
   209a0:	bhi	2094c <argp_failure@@Base+0x3a58>
   209a4:	cmp	r5, r4
   209a8:	bcs	209dc <argp_failure@@Base+0x3ae8>
   209ac:	add	r0, r9, r0
   209b0:	add	r1, r0, #1
   209b4:	mov	r5, r1
   209b8:	cmp	r1, r4
   209bc:	bcs	209dc <argp_failure@@Base+0x3ae8>
   209c0:	bl	116a0 <__ctype_b_loc@plt>
   209c4:	mov	r1, r5
   209c8:	ldr	r0, [r0]
   209cc:	ldrb	r2, [r1], #1
   209d0:	ldrb	r0, [r0, r2, lsl #1]
   209d4:	tst	r0, #1
   209d8:	beq	209b4 <argp_failure@@Base+0x3ac0>
   209dc:	cmp	r5, r4
   209e0:	beq	20c14 <argp_failure@@Base+0x3d20>
   209e4:	bl	116a0 <__ctype_b_loc@plt>
   209e8:	ldr	r0, [r0]
   209ec:	mov	r6, r5
   209f0:	ldrb	r1, [r6, #1]!
   209f4:	ldrb	r1, [r0, r1, lsl #1]
   209f8:	tst	r1, #1
   209fc:	bne	209f0 <argp_failure@@Base+0x3afc>
   20a00:	ldr	r4, [sp, #4]
   20a04:	mov	r3, #32
   20a08:	add	r0, r8, #1
   20a0c:	cmp	r6, r0
   20a10:	bne	20a94 <argp_failure@@Base+0x3ba0>
   20a14:	cmp	r8, r6
   20a18:	bls	20b28 <argp_failure@@Base+0x3c34>
   20a1c:	ldr	r0, [sl, #32]
   20a20:	sub	r1, r0, r5
   20a24:	cmp	r1, r4
   20a28:	bgt	20b28 <argp_failure@@Base+0x3c34>
   20a2c:	sub	r0, r0, r8
   20a30:	add	r1, r4, #1
   20a34:	cmp	r0, r1
   20a38:	ble	20ac0 <argp_failure@@Base+0x3bcc>
   20a3c:	mov	r0, r4
   20a40:	sub	r4, r8, r6
   20a44:	add	r7, r5, #1
   20a48:	mov	r1, r6
   20a4c:	add	r0, r7, r0
   20a50:	mov	r2, r4
   20a54:	bl	11550 <memmove@plt>
   20a58:	ldr	r0, [sl, #12]
   20a5c:	mov	r1, #10
   20a60:	mov	r3, #32
   20a64:	strb	r1, [r5]
   20a68:	mov	r5, r7
   20a6c:	add	r6, r7, r0
   20a70:	add	r0, r6, r4
   20a74:	sub	r0, r0, r9
   20a78:	b	20b10 <argp_failure@@Base+0x3c1c>
   20a7c:	ldr	r4, [sp, #4]
   20a80:	add	r5, r7, #1
   20a84:	mov	r3, #32
   20a88:	add	r0, r8, #1
   20a8c:	cmp	r6, r0
   20a90:	beq	20a14 <argp_failure@@Base+0x3b20>
   20a94:	cmp	r8, r6
   20a98:	bls	20b28 <argp_failure@@Base+0x3c34>
   20a9c:	mvn	r0, r5
   20aa0:	add	r0, r0, r6
   20aa4:	cmp	r0, r4
   20aa8:	bge	20b28 <argp_failure@@Base+0x3c34>
   20aac:	ldr	r0, [sl, #32]
   20ab0:	sub	r0, r0, r8
   20ab4:	add	r1, r4, #1
   20ab8:	cmp	r0, r1
   20abc:	bgt	20a3c <argp_failure@@Base+0x3b48>
   20ac0:	ldr	r0, [sl, #24]
   20ac4:	cmp	r5, r0
   20ac8:	bls	20ae0 <argp_failure@@Base+0x3bec>
   20acc:	ldr	r3, [sl]
   20ad0:	sub	r2, r5, r0
   20ad4:	mov	r1, #1
   20ad8:	bl	115a4 <fwrite_unlocked@plt>
   20adc:	mov	r3, #32
   20ae0:	ldr	r0, [sl]
   20ae4:	ldr	r1, [r0, #20]
   20ae8:	ldr	r2, [r0, #24]
   20aec:	cmp	r1, r2
   20af0:	bcs	20c30 <argp_failure@@Base+0x3d3c>
   20af4:	add	r2, r1, #1
   20af8:	str	r2, [r0, #20]
   20afc:	mov	r0, #10
   20b00:	strb	r0, [r1]
   20b04:	ldr	r5, [sl, #24]
   20b08:	sub	r0, r8, r5
   20b0c:	mov	r9, r5
   20b10:	str	r0, [sp, #8]
   20b14:	ldr	r7, [sl, #12]
   20b18:	sub	r0, r6, r5
   20b1c:	cmp	r0, r7
   20b20:	blt	20b40 <argp_failure@@Base+0x3c4c>
   20b24:	b	20bc4 <argp_failure@@Base+0x3cd0>
   20b28:	mov	r0, #10
   20b2c:	strb	r0, [r5], #1
   20b30:	ldr	r7, [sl, #12]
   20b34:	sub	r0, r6, r5
   20b38:	cmp	r0, r7
   20b3c:	bge	20bc4 <argp_failure@@Base+0x3cd0>
   20b40:	ldr	r0, [sp, #8]
   20b44:	add	r0, r9, r0
   20b48:	add	r0, r0, #1
   20b4c:	cmp	r6, r0
   20b50:	bne	20b64 <argp_failure@@Base+0x3c70>
   20b54:	ldr	r0, [sl, #32]
   20b58:	sub	r0, r0, r6
   20b5c:	cmp	r0, r7
   20b60:	bge	20bc4 <argp_failure@@Base+0x3cd0>
   20b64:	cmp	r7, #1
   20b68:	blt	20be8 <argp_failure@@Base+0x3cf4>
   20b6c:	mov	r4, #0
   20b70:	ldr	r0, [sl]
   20b74:	ldr	r1, [r0, #20]
   20b78:	ldr	r2, [r0, #24]
   20b7c:	cmp	r1, r2
   20b80:	bcs	20ba4 <argp_failure@@Base+0x3cb0>
   20b84:	add	r2, r1, #1
   20b88:	str	r2, [r0, #20]
   20b8c:	strb	r3, [r1]
   20b90:	ldr	r7, [sl, #12]
   20b94:	add	r4, r4, #1
   20b98:	cmp	r4, r7
   20b9c:	blt	20b70 <argp_failure@@Base+0x3c7c>
   20ba0:	b	20be8 <argp_failure@@Base+0x3cf4>
   20ba4:	mov	r1, #32
   20ba8:	bl	11760 <__overflow@plt>
   20bac:	mov	r3, #32
   20bb0:	ldr	r7, [sl, #12]
   20bb4:	add	r4, r4, #1
   20bb8:	cmp	r4, r7
   20bbc:	blt	20b70 <argp_failure@@Base+0x3c7c>
   20bc0:	b	20be8 <argp_failure@@Base+0x3cf4>
   20bc4:	cmp	r7, #1
   20bc8:	blt	20be8 <argp_failure@@Base+0x3cf4>
   20bcc:	mov	r0, #0
   20bd0:	strb	r3, [r5, r0]
   20bd4:	add	r0, r0, #1
   20bd8:	ldr	r7, [sl, #12]
   20bdc:	cmp	r0, r7
   20be0:	blt	20bd0 <argp_failure@@Base+0x3cdc>
   20be4:	add	r5, r5, r0
   20be8:	cmp	r5, r6
   20bec:	bcs	20730 <argp_failure@@Base+0x383c>
   20bf0:	ldr	r0, [sp, #8]
   20bf4:	mov	r1, r6
   20bf8:	add	r0, r9, r0
   20bfc:	sub	r2, r0, r6
   20c00:	mov	r0, r5
   20c04:	bl	11550 <memmove@plt>
   20c08:	ldr	r7, [sl, #12]
   20c0c:	mov	r3, #32
   20c10:	b	20730 <argp_failure@@Base+0x383c>
   20c14:	mov	r7, #0
   20c18:	add	r5, r4, #1
   20c1c:	mov	r3, #32
   20c20:	str	r7, [sl, #20]
   20c24:	cmp	r5, r8
   20c28:	bcc	20758 <argp_failure@@Base+0x3864>
   20c2c:	b	20c5c <argp_failure@@Base+0x3d68>
   20c30:	mov	r1, #10
   20c34:	bl	11760 <__overflow@plt>
   20c38:	mov	r3, #32
   20c3c:	b	20b04 <argp_failure@@Base+0x3c10>
   20c40:	str	r0, [sl, #20]
   20c44:	b	20c5c <argp_failure@@Base+0x3d68>
   20c48:	add	r0, r7, r0
   20c4c:	str	r0, [sl, #20]
   20c50:	sub	r0, r6, r0
   20c54:	add	r8, r8, r0
   20c58:	str	r8, [sl, #28]
   20c5c:	ldr	r0, [sl, #24]
   20c60:	sub	r0, r8, r0
   20c64:	str	r0, [sl, #16]
   20c68:	sub	sp, fp, #28
   20c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20c70:	push	{r4, r5, r6, sl, fp, lr}
   20c74:	add	fp, sp, #16
   20c78:	mov	r4, r0
   20c7c:	mov	r5, r1
   20c80:	ldr	r0, [r0, #28]
   20c84:	mov	r6, #1
   20c88:	ldr	r1, [r4, #32]
   20c8c:	sub	r0, r1, r0
   20c90:	cmp	r0, r5
   20c94:	bcs	20d54 <argp_failure@@Base+0x3e60>
   20c98:	mov	r0, r4
   20c9c:	bl	206f4 <argp_failure@@Base+0x3800>
   20ca0:	ldr	r0, [r4, #24]
   20ca4:	ldr	r1, [r4, #28]
   20ca8:	ldr	r3, [r4]
   20cac:	sub	r2, r1, r0
   20cb0:	mov	r1, #1
   20cb4:	bl	115a4 <fwrite_unlocked@plt>
   20cb8:	mov	r1, r0
   20cbc:	ldr	r0, [r4, #24]
   20cc0:	ldr	r2, [r4, #28]
   20cc4:	sub	r3, r2, r0
   20cc8:	cmp	r1, r3
   20ccc:	bne	20d20 <argp_failure@@Base+0x3e2c>
   20cd0:	mov	r1, #0
   20cd4:	mov	r6, #1
   20cd8:	str	r1, [r4, #16]
   20cdc:	str	r0, [r4, #28]
   20ce0:	ldr	r1, [r4, #32]
   20ce4:	sub	r1, r1, r0
   20ce8:	cmp	r1, r5
   20cec:	bcs	20d54 <argp_failure@@Base+0x3e60>
   20cf0:	adds	r5, r1, r5
   20cf4:	bcs	20d44 <argp_failure@@Base+0x3e50>
   20cf8:	mov	r1, r5
   20cfc:	bl	1b484 <_obstack_memory_used@@Base+0x10e4>
   20d00:	cmp	r0, #0
   20d04:	beq	20d44 <argp_failure@@Base+0x3e50>
   20d08:	str	r0, [r4, #24]
   20d0c:	add	r1, r0, r5
   20d10:	str	r0, [r4, #28]
   20d14:	mov	r0, r6
   20d18:	str	r1, [r4, #32]
   20d1c:	pop	{r4, r5, r6, sl, fp, pc}
   20d20:	sub	r2, r2, r1
   20d24:	str	r2, [r4, #28]
   20d28:	sub	r2, r2, r0
   20d2c:	ldr	r3, [r4, #16]
   20d30:	sub	r3, r3, r1
   20d34:	add	r1, r0, r1
   20d38:	str	r3, [r4, #16]
   20d3c:	bl	11550 <memmove@plt>
   20d40:	b	20d50 <argp_failure@@Base+0x3e5c>
   20d44:	bl	116e8 <__errno_location@plt>
   20d48:	mov	r1, #12
   20d4c:	str	r1, [r0]
   20d50:	mov	r6, #0
   20d54:	mov	r0, r6
   20d58:	pop	{r4, r5, r6, sl, fp, pc}
   20d5c:	sub	sp, sp, #8
   20d60:	push	{r4, r5, r6, r7, fp, lr}
   20d64:	add	fp, sp, #16
   20d68:	sub	sp, sp, #8
   20d6c:	mov	r5, r1
   20d70:	mov	r4, r0
   20d74:	mov	r1, #150	; 0x96
   20d78:	add	r6, fp, #8
   20d7c:	str	r2, [fp, #8]
   20d80:	str	r3, [fp, #12]
   20d84:	mov	r0, r4
   20d88:	bl	20c70 <argp_failure@@Base+0x3d7c>
   20d8c:	cmp	r0, #0
   20d90:	beq	20ddc <argp_failure@@Base+0x3ee8>
   20d94:	str	r6, [sp, #4]
   20d98:	mov	r2, r5
   20d9c:	mov	r3, r6
   20da0:	ldr	r0, [r4, #28]
   20da4:	ldr	r1, [r4, #32]
   20da8:	sub	r7, r1, r0
   20dac:	mov	r1, r7
   20db0:	bl	117c0 <vsnprintf@plt>
   20db4:	add	r1, r0, #1
   20db8:	cmp	r0, r7
   20dbc:	bcs	20d84 <argp_failure@@Base+0x3e90>
   20dc0:	ldr	r1, [r4, #28]
   20dc4:	add	r1, r1, r0
   20dc8:	str	r1, [r4, #28]
   20dcc:	sub	sp, fp, #16
   20dd0:	pop	{r4, r5, r6, r7, fp, lr}
   20dd4:	add	sp, sp, #8
   20dd8:	bx	lr
   20ddc:	mvn	r0, #0
   20de0:	sub	sp, fp, #16
   20de4:	pop	{r4, r5, r6, r7, fp, lr}
   20de8:	add	sp, sp, #8
   20dec:	bx	lr
   20df0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20df4:	mov	r7, r0
   20df8:	ldr	r6, [pc, #72]	; 20e48 <argp_failure@@Base+0x3f54>
   20dfc:	ldr	r5, [pc, #72]	; 20e4c <argp_failure@@Base+0x3f58>
   20e00:	add	r6, pc, r6
   20e04:	add	r5, pc, r5
   20e08:	sub	r6, r6, r5
   20e0c:	mov	r8, r1
   20e10:	mov	r9, r2
   20e14:	bl	114c4 <calloc@plt-0x20>
   20e18:	asrs	r6, r6, #2
   20e1c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e20:	mov	r4, #0
   20e24:	add	r4, r4, #1
   20e28:	ldr	r3, [r5], #4
   20e2c:	mov	r2, r9
   20e30:	mov	r1, r8
   20e34:	mov	r0, r7
   20e38:	blx	r3
   20e3c:	cmp	r6, r4
   20e40:	bne	20e24 <argp_failure@@Base+0x3f30>
   20e44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e48:	andeq	r4, r1, r4, lsl #2
   20e4c:	strdeq	r4, [r1], -ip
   20e50:	bx	lr

Disassembly of section .fini:

00020e54 <.fini>:
   20e54:	push	{r3, lr}
   20e58:	pop	{r3, pc}
