

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'
================================================================
* Date:           Thu Dec 29 13:24:15 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_417_2  |       84|       84|         5|          4|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       79|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       71|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       71|      263|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln417_fu_182_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln417_fu_176_p2  |      icmp|   0|  0|   9|           5|           5|
    |or_ln22_1_fu_297_p2   |        or|   0|  0|   8|           8|           2|
    |or_ln22_2_fu_307_p2   |        or|   0|  0|   8|           8|           2|
    |or_ln22_3_fu_317_p2   |        or|   0|  0|   8|           8|           3|
    |or_ln22_4_fu_327_p2   |        or|   0|  0|   8|           8|           3|
    |or_ln22_5_fu_337_p2   |        or|   0|  0|   8|           8|           3|
    |or_ln22_6_fu_347_p2   |        or|   0|  0|   8|           8|           3|
    |or_ln22_fu_226_p2     |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  79|          67|          25|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  26|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    5|         10|
    |buf_r_address0               |  26|          5|    8|         40|
    |buf_r_address1               |  26|          5|    8|         40|
    |buf_r_d0                     |  26|          5|    8|         40|
    |buf_r_d1                     |  26|          5|    8|         40|
    |i_15_fu_78                   |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 184|         37|   47|        193|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_15_fu_78                   |  5|   0|    5|          0|
    |i_reg_364                    |  5|   0|    5|          0|
    |icmp_ln417_reg_369           |  1|   0|    1|          0|
    |shl_ln_reg_378               |  5|   0|    8|          3|
    |trunc_ln22_2_reg_388         |  8|   0|    8|          0|
    |trunc_ln22_3_reg_393         |  8|   0|    8|          0|
    |trunc_ln22_4_reg_398         |  8|   0|    8|          0|
    |trunc_ln22_5_reg_403         |  8|   0|    8|          0|
    |trunc_ln22_6_reg_408         |  8|   0|    8|          0|
    |trunc_ln22_7_reg_413         |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 71|   0|   74|          3|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_417_2|  return value|
|spu_s_address0  |  out|    5|   ap_memory|                                 spu_s|         array|
|spu_s_ce0       |  out|    1|   ap_memory|                                 spu_s|         array|
|spu_s_q0        |   in|   64|   ap_memory|                                 spu_s|         array|
|buf_r_address0  |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_we0       |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_d0        |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_address1  |  out|    8|   ap_memory|                                 buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                                 buf_r|         array|
|buf_r_d1        |  out|    8|   ap_memory|                                 buf_r|         array|
+----------------+-----+-----+------------+--------------------------------------+--------------+

