// Seed: 1176198434
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_7 = 1;
  assign id_6 = 1'b0;
  wire id_8;
  wire id_9;
  ;
  assign id_1 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_15,
      id_5,
      id_10,
      id_10
  );
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9[-1] = 1 ? id_13 : 1;
endmodule
