{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx.v@147:157@HdlIdDef", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/udp_ip_tx.v@175:185", "reg [7:0] output_ip_protocol_reg = 0;\nreg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@178:188", "reg [7:0] output_ip_protocol_reg = 0;\nreg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@179:189", "reg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@118:128", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\nreg [7:0]  output_eth_payload_tkeep_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@151:161", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@180:190", "reg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@150:160", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\nreg        output_eth_payload_tlast_int;\nreg        output_eth_payload_tuser_int;\nwire       output_eth_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@152:162", "reg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\nreg [63:0] save_ip_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@110:120", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@117:127", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@107:117", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@144:154", "reg input_ip_payload_tready_reg = 0, input_ip_payload_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@179:189", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\nreg       output_ip_payload_tlast_int;\nreg       output_ip_payload_tuser_int;\nwire      output_ip_payload_tready_int_early;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@182:192", "\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\nreg        output_ip_payload_tready_int = 0;\nreg        output_ip_payload_tlast_int;\nreg        output_ip_payload_tuser_int;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@110:120", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\nreg       output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@146:156", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/udp_ip_tx_64.v@179:189", "reg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [63:0] output_ip_payload_tdata_int;\nreg [7:0]  output_ip_payload_tkeep_int;\nreg        output_ip_payload_tvalid_int;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@147:157", "reg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@99:109", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@176:186", "reg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/udp_ip_tx.v@176:186", "reg [15:0] output_ip_header_checksum_reg = 0;\nreg [31:0] output_ip_source_ip_reg = 0;\nreg [31:0] output_ip_dest_ip_reg = 0;\n\nreg busy_reg = 0;\nreg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n\n// internal datapath\nreg [7:0] output_ip_payload_tdata_int;\nreg       output_ip_payload_tvalid_int;\nreg       output_ip_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@106:116", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@109:119", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\nreg [7:0] output_eth_payload_tdata_int;\nreg       output_eth_payload_tvalid_int;\n"]], "Diff Content": {"Delete": [[152, "reg error_payload_early_termination_reg = 0, error_payload_early_termination_next;\n"]], "Add": [[152, "reg busy_reg = 1'b0;\n"], [152, "reg error_payload_early_termination_reg = 1'b0, error_payload_early_termination_next;\n"]]}}