module fulladder_tb();
reg a,b,cin;
wire sum,cout;
integer k;
fulladder DUT(sum,cout,a,b,cin);
initial
begin
for(k=0;k<8;k++)
begin
   #1 {a,b,cin}=k;
   $display($time," a=%b,b=%b,cin=%b,sum=%b,cout=%b",a,b,cin,sum,cout);
end
end
initial
begin
$dumpfile("fulladder.vcd");
$dumpvars(0,fulladder_tb);
#10 $finish;
end
endmodule