Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/ --output-directory=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/ --report-file=bsf:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.qsys
Progress: Loading Methodology_CA3/asd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding Edge_detector_0 [Edge_detector 1.0]
Progress: Parameterizing module Edge_detector_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/ --output-directory=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.html --report-file=sopcinfo:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.sopcinfo --report-file=cmp:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.cmp --report-file=qip:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/asd.qip --report-file=svd --report-file=regmap:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/asd.regmap --report-file=debuginfo:D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/asd.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22E22C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/asd.qsys --language=VERILOG
Progress: Loading Methodology_CA3/asd.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding Edge_detector_0 [Edge_detector 1.0]
Progress: Parameterizing module Edge_detector_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: asd: Generating asd "asd" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 15 connections
Info: merlin_translator_transform: After transform: 12 modules, 36 connections
Info: merlin_domain_transform: After transform: 25 modules, 101 connections
Info: merlin_router_transform: After transform: 32 modules, 122 connections
Info: merlin_burst_transform: After transform: 34 modules, 128 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 156 connections
Info: merlin_width_transform: After transform: 51 modules, 168 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 54 modules, 221 connections
Info: merlin_hierarchy_transform: After transform: 6 modules, 19 connections
Info: merlin_mm_transform: After transform: 6 modules, 19 connections
Info: merlin_interrupt_mapper_transform: After transform: 7 modules, 22 connections
Info: reset_adaptation_transform: After transform: 10 modules, 30 connections
Info: nios2_qsys_0: Starting RTL generation for module 'asd_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=asd_nios2_qsys_0 --dir=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0001_nios2_qsys_0_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0001_nios2_qsys_0_gen//asd_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2023.01.21 14:52:58 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2023.01.21 14:52:58 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2023.01.21 14:53:00 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2023.01.21 14:53:00 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2023.01.21 14:53:00 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2023.01.21 14:53:00 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2023.01.21 14:53:01 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2023.01.21 14:53:01 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2023.01.21 14:53:02 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'asd_nios2_qsys_0'
Info: nios2_qsys_0: "asd" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'asd_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=asd_onchip_memory2_0 --dir=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0002_onchip_memory2_0_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0002_onchip_memory2_0_gen//asd_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'asd_onchip_memory2_0'
Info: onchip_memory2_0: "asd" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'asd_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=asd_new_sdram_controller_0 --dir=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/sajja/AppData/Local/Temp/alt9378_2682485718659233777.dir/0003_new_sdram_controller_0_gen//asd_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'asd_new_sdram_controller_0'
Info: new_sdram_controller_0: "asd" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: Edge_detector_0: "asd" instantiated Edge_detector "Edge_detector_0"
Info: pipeline_bridge_swap_transform: After transform: 49 modules, 155 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 49 modules, 155 connections
Info: mm_interconnect_0: "asd" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "asd" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "asd" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_002"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_002"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/HDL_CODE/VERILOG/Quartus/Methodology_CA3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: asd: Done "asd" with 32 modules, 50 files, 1028603 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
