  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file 'D:/Proyectos/tfg_hardware_accelerator/src/forward_fw.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/tb/train_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_test_data.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'D:/Proyectos/tfg_hardware_accelerator/data/mnist_train_data.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=train_step' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7a100tcsg324-1' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 9.295 seconds; current allocated memory: 263.621 MB.
INFO: [HLS 200-10] Analyzing design file '../src/forward_fw.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../src/forward_fw.cpp:120:15)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (../src/forward_fw.cpp:121:18)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/forward_fw.cpp:136:17)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file ../src/forward_fw.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.827 seconds; current allocated memory: 266.684 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,562 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,145 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,260 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,136 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,102 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,101 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,110 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,124 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_1' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:91:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:93:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_1' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:70:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_1' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:53:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_2' is marked as complete unroll implied by the pipeline pragma (../src/forward_fw.cpp:56:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_91_1' (../src/forward_fw.cpp:91:19) in function 'updateHidden' completely with a factor of 4 (../src/forward_fw.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_2' (../src/forward_fw.cpp:93:26) in function 'updateHidden' completely with a factor of 8 (../src/forward_fw.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (../src/forward_fw.cpp:70:19) in function 'forwardOutput' completely with a factor of 1 (../src/forward_fw.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_53_1' (../src/forward_fw.cpp:53:19) in function 'forwardHidden' completely with a factor of 4 (../src/forward_fw.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_2' (../src/forward_fw.cpp:56:26) in function 'forwardHidden' completely with a factor of 8 (../src/forward_fw.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'signum(ap_fixed<12, 12, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'forwardHidden(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (../src/forward_fw.cpp:48:0)
INFO: [HLS 214-449] Automatically partitioning array 'W1' dimension 1 completely based on constant index. (../src/forward_fw.cpp:17:0)
INFO: [HLS 214-449] Automatically partitioning array 'W1' dimension 2 completely based on constant index. (../src/forward_fw.cpp:17:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE10hidden_pos' dimension 1 completely based on constant index. (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE7out_pos' dimension 1 completely based on constant index. (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE10hidden_neg' dimension 1 completely based on constant index. (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE7out_neg' dimension 1 completely based on constant index. (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'W1' due to pipeline pragma (../src/forward_fw.cpp:50:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'W1' due to pipeline pragma (../src/forward_fw.cpp:50:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'train_step(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, int, ap_uint<4> volatile&)::hidden_neg' due to pipeline pragma (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'train_step(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, int, ap_uint<4> volatile&)::hidden_pos' due to pipeline pragma (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'train_step(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, int, ap_uint<4> volatile&)::out_neg' due to pipeline pragma (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'train_step(ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, int, int, ap_uint<4> volatile&)::out_pos' due to pipeline pragma (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE7out_pos': Complete partitioning on dimension 1. (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE7out_neg': Complete partitioning on dimension 1. (../src/forward_fw.cpp:121:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE10hidden_pos': Complete partitioning on dimension 1. (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10train_stepPK8ap_fixedILi8ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_iiRV7ap_uintILi4EEE10hidden_neg': Complete partitioning on dimension 1. (../src/forward_fw.cpp:120:0)
INFO: [HLS 214-248] Applying array_partition to 'W1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../src/forward_fw.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.37 seconds; current allocated memory: 269.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 269.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 273.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 275.465 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'train_step' (../src/forward_fw.cpp:104:1), detected/extracted 2 process function(s): 
	 'Block_entry_img_pos_rd_hidden_neg_fb_proc'
	 'Block_entry_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'forwardHidden.1' (../src/forward_fw.cpp:28:19)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'forwardHidden' (../src/forward_fw.cpp:28:19)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 296.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 333.965 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'train_step' ...
WARNING: [SYN 201-103] Legalizing function name 'forwardHidden.1' to 'forwardHidden_1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardHidden' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'forwardHidden'.
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden' (function 'forwardHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_9', ../src/forward_fw.cpp:57) on array 'img_pos' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden' (function 'forwardHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_14', ../src/forward_fw.cpp:57) on array 'img_pos' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden' (function 'forwardHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load', ../src/forward_fw.cpp:57) on array 'img_pos' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden' (function 'forwardHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_8', ../src/forward_fw.cpp:57) on array 'img_pos' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden' (function 'forwardHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_13', ../src/forward_fw.cpp:57) on array 'img_pos' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 14, function 'forwardHidden'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 339.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 340.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forwardHidden_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=sum_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln57) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'forwardHidden.1'.
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden_1' (function 'forwardHidden.1'): Unable to schedule 'load' operation 8 bit ('img_neg_load_2', ../src/forward_fw.cpp:57) on array 'img_neg' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'img_neg'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden_1' (function 'forwardHidden.1'): Unable to schedule 'load' operation 8 bit ('img_neg_load_7', ../src/forward_fw.cpp:57) on array 'img_neg' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'img_neg'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden_1' (function 'forwardHidden.1'): Unable to schedule 'load' operation 8 bit ('img_neg_load', ../src/forward_fw.cpp:57) on array 'img_neg' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'img_neg'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden_1' (function 'forwardHidden.1'): Unable to schedule 'load' operation 8 bit ('img_neg_load_1', ../src/forward_fw.cpp:57) on array 'img_neg' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'img_neg'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'forwardHidden_1' (function 'forwardHidden.1'): Unable to schedule 'load' operation 8 bit ('img_neg_load_6', ../src/forward_fw.cpp:57) on array 'img_neg' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'img_neg'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 14, function 'forwardHidden.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 342.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 342.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'updateHidden' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=w_new) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'updateHidden'.
WARNING: [HLS 200-885] The II Violation in module 'updateHidden' (function 'updateHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load', ../src/forward_fw.cpp:94) on array 'img_pos' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'updateHidden' (function 'updateHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_1', ../src/forward_fw.cpp:94) on array 'img_pos' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'updateHidden' (function 'updateHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_2', ../src/forward_fw.cpp:94) on array 'img_pos' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'updateHidden' (function 'updateHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_3', ../src/forward_fw.cpp:94) on array 'img_pos' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'updateHidden' (function 'updateHidden'): Unable to schedule 'load' operation 8 bit ('img_pos_load_6', ../src/forward_fw.cpp:94) on array 'img_pos' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'img_pos'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 12, function 'updateHidden'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 344.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 345.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_img_pos_rd_hidden_neg_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 345.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 346.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 346.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 346.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'train_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 346.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 346.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardHidden' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardHidden' pipeline 'forwardHidden' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_11_4_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_11s_11_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardHidden'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 350.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forwardHidden_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'forwardHidden_1' pipeline 'forwardHidden.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_10s_11_4_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_2s_11s_11_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forwardHidden_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 355.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'updateHidden' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'updateHidden' pipeline 'updateHidden' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_3s_2s_10_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'updateHidden'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 361.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_img_pos_rd_hidden_neg_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'W1_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'W1_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_pos_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_pos_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_pos_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_pos' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_neg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_neg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_neg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_hidden_neg' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_img_pos_rd_hidden_neg_fb_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.446 seconds; current allocated memory: 366.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 367.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'train_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/img_pos' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/img_neg' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/last_sample' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/sample_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'train_step/leds_port' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'leds_port' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'train_step' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_pos', 'img_neg', 'last_sample', 'sample_idx' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'train_step'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 368.559 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 371.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.519 seconds; current allocated memory: 378.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for train_step.
INFO: [VLOG 209-307] Generating Verilog RTL for train_step.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 4 seconds. Total elapsed time: 67.982 seconds; peak allocated memory: 379.785 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 16s
