--***********************************************************************************************************--
--						USED LIBRAIRIES						     --
--***********************************************************************************************************--
USE WORK.mem_types.ALL;
--**********************************************************************************************************--
--						ENTITY DECLARATION					    --
--**********************************************************************************************************--
ENTITY inter_wt IS
PORT( 
	N: IN T(18 DOWNTO 0);
	Ind: IN index (18 DOWNTO 0);
	R: IN T(15 DOWNTO 0);
	S: OUT T(34 DOWNTO 0)
);
END inter_wt;
--***********************************************************************************************************--
--						ARCHITECTURE DESCRIPTION				     --
--***********************************************************************************************************--
ARCHITECTURE RTL OF inter_wt IS
BEGIN
	PROCESS(N,R)
	VARIABLE j : INTEGER:=18;
	VARIABLE k : INTEGER:=15;
	BEGIN
		--j:=18;
		--k:=15;
		FOR i IN 34 DOWNTO 0 LOOP
			IF Ind(j)=i and j>=0 THEN
				S(i)<= N(j);
				j:=j-1;
			ELSIF  k>=0 THEN
				S(i)<= R(k) ;
				k:=k-1;
			END IF;
		END LOOP;
	END PROCESS;
END RTL;
	 