/*
 * These source files contain a hardware description of a network
 * automatically generated by CONNECT (CONfigurable NEtwork Creation Tool).
 *
 * This product includes a hardware design developed by Carnegie Mellon
 * University.
 *
 * Copyright (c) 2012 by Michael K. Papamichael, Carnegie Mellon University
 *
 * For more information, see the CONNECT project website at:
 *   http://www.ece.cmu.edu/~mpapamic/connect
 *
 * This design is provided for internal, non-commercial research use only, 
 * cannot be used for, or in support of, goods or services, and is not for
 * redistribution, with or without modifications.
 * 
 * You may not use the name "Carnegie Mellon University" or derivations
 * thereof to endorse or promote products derived from this software.
 *
 * THE SOFTWARE IS PROVIDED "AS-IS" WITHOUT ANY WARRANTY OF ANY KIND, EITHER
 * EXPRESS, IMPLIED OR STATUTORY, INCLUDING BUT NOT LIMITED TO ANY WARRANTY
 * THAT THE SOFTWARE WILL CONFORM TO SPECIFICATIONS OR BE ERROR-FREE AND ANY
 * IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
 * TITLE, OR NON-INFRINGEMENT.  IN NO EVENT SHALL CARNEGIE MELLON UNIVERSITY
 * BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO DIRECT, INDIRECT,
 * SPECIAL OR CONSEQUENTIAL DAMAGES, ARISING OUT OF, RESULTING FROM, OR IN
 * ANY WAY CONNECTED WITH THIS SOFTWARE (WHETHER OR NOT BASED UPON WARRANTY,
 * CONTRACT, TORT OR OTHERWISE).
 *
 */


/* =========================================================================
 * 
 * Filename:            testbench_sample.v
 * Date created:        05-28-2012
 * Last modified:       11-30-2012
 * Authors:		Michael Papamichael <papamixATcs.cmu.edu>
 *
 * Description:
 * Minimal testbench sample for CONNECT networks with Peek flow control
 * 
 * =========================================================================
 */

`ifndef XST_SYNTH

`timescale 1ns / 1ps

`include "connect_parameters.v"


module CONNECT_testbench_sample_peek();
  parameter HalfClkPeriod = 3.2;
  localparam ClkPeriod = 2*HalfClkPeriod;

  // non-VC routers still reeserve 1 dummy bit for VC.
  parameter vc_bits = (`NUM_VCS > 1) ? $clog2(`NUM_VCS) : 1;
  parameter dest_bits = $clog2(`NUM_USER_RECV_PORTS);
  localparam flit_port_width = 2 /*valid and tail bits*/+ `FLIT_DATA_WIDTH + dest_bits + vc_bits;
  //localparam credit_port_width = 1 + vc_bits; // 1 valid bit
  localparam credit_port_width = `NUM_VCS; // 1 valid bit
  localparam test_cycles = 20;

  reg Clk;
  reg user_clk_i;
  reg RESET;

  // input regs
  reg EN_send_port [0:`NUM_USER_SEND_PORTS-1]; // enable sending flits
  reg [flit_port_width-1:0] flit_in [0:`NUM_USER_SEND_PORTS-1]; // send port inputs

  reg send_credit [0:`NUM_USER_RECV_PORTS-1]; // enable sending credits
  reg [credit_port_width-1:0] credit_in [0:`NUM_USER_RECV_PORTS-1]; //recv port credits

  // output wires
  wire [credit_port_width-1:0] credit_out [0:`NUM_USER_SEND_PORTS-1];
  wire [flit_port_width-1:0] flit_out [0:`NUM_USER_RECV_PORTS-1];

  reg [31:0] cycle;
  integer i;

  // packet fields
  reg is_valid;
  reg is_tail;
  reg [dest_bits-1:0] dest;
  reg [vc_bits-1:0]   vc;
  reg [`FLIT_DATA_WIDTH-1:0] data;

  // Generate Clock
  initial Clk = 0;
  always #(HalfClkPeriod) Clk = ~Clk;

  // Run simulation 
  initial begin 
    cycle = 0;
    for(i = 0; i < `NUM_USER_SEND_PORTS; i = i + 1) 
	 begin 
		 flit_in[i] = 0; 
		 EN_send_port[i] = 0; 
	 end
    for(i = 0; i < `NUM_USER_RECV_PORTS; i = i + 1) 
	 begin 
		 credit_in[i] = 'b1; 
		 send_credit[i] = 'b1; 
	 end //constantly provide credits
    
    $display("---- Performing Reset ----");
    RESET = 0; // perform reset (active low) 
    #(50*ClkPeriod+HalfClkPeriod); 
    RESET = 1; 
    #(HalfClkPeriod);

//	// send a 2-flit packet from send port 0 to receive port 1
//	EN_send_port[0] = 1'b1;
//	EN_send_port[1] = 1'b0;
//	EN_send_port[2] = 1'b0;
//	EN_send_port[3] = 1'b0;
//	is_valid = 1'b1;
//	is_tail = 1'b0;
//	dest = 2'b01;
//	data = 16'ha;
//	vc = 0;
//	flit_in[0] = {is_valid, is_tail, dest, vc, data};
//	$display("@%3d: Sending flit %x into send port %0d from Router %0d to Router %0d", cycle, flit_in[0], 0, 0, dest);

//    #(ClkPeriod);
//    // send 2nd flit of packet
//    EN_send_port[0] = 1'b1;
//    dest = 2'b11;
//    data = 'hb;
//    flit_in[0] = {1'b1 /*valid*/, 1'b1 /*tail*/, dest, vc, data};
//    $display("@%3d: Injecting flit %x into send port %0d", cycle, flit_in[0], 0);
//    
//    #(ClkPeriod);
//    #(ClkPeriod);
//    #(ClkPeriod);
//    #(ClkPeriod);
//    #(ClkPeriod);
//    // stop sending flits
//    EN_send_port[0] = 1'b0;
//    flit_in[0] = 'b0; // valid bit
  end


  // Monitor arriving flits
  always @ (posedge Clk) begin
  
  	EN_send_port[0] = 1'b1;
	EN_send_port[1] = 1'b1;
	EN_send_port[2] = 1'b1;
	EN_send_port[3] = 1'b1;
	is_valid = 1'b1;
	is_tail = 1'b0;
	dest = 2'b01;
	data = 16'ha;
	vc = 0;
	flit_in[0] = {is_valid, is_tail, dest, vc, data};
	
	
	$display("@%3d: Sending flit %x into send port %0d from Router %0d to Router %0d", cycle, flit_in[0], 0, 0, dest);
	if(flit_out[i][flit_port_width-1]) begin // valid flit
		cycle <= cycle + 1;
		for(i = 0; i < `NUM_USER_RECV_PORTS; i = i + 1) begin
			$display("@%3d: Ejecting flit %x at receive port %0d", cycle, flit_out[i], i);
		end
	end

    // terminate simulation
    if (cycle > test_cycles) begin
      $finish();
    end
  end


myNetworkAurora dut
(
	.RESET(RESET),
	.INIT_CLK1(Clk),
	.INIT_CLK2(Clk),
	.GTPD5_P1(Clk),
	.GTPD5_N1(!Clk),
	.GTPD5_P2(Clk),
	.GTPD5_N2(!Clk),
	.CHANNEL_UP(channel_up),
//	.USER_CLK(user_clk_i),


	.send_ports_0_putFlit_flit_in(flit_in[0]),
	.EN_send_ports_0_putFlit(EN_send_port[0]),

	.EN_send_ports_0_getNonFullVCs(1'b1), // drain credits
	.send_ports_0_getNonFullVCs(credit_out[0]),

	.send_ports_1_putFlit_flit_in(flit_in[1]),
	.EN_send_ports_1_putFlit(EN_send_port[1]),

	.EN_send_ports_1_getNonFullVCs(1'b1), // drain credits
	.send_ports_1_getNonFullVCs(credit_out[1]),
	
	.send_ports_2_putFlit_flit_in(flit_in[2]),
	.EN_send_ports_2_putFlit(EN_send_port[2]),

	.EN_send_ports_2_getNonFullVCs(1'b1), // drain credits
	.send_ports_2_getNonFullVCs(credit_out[0]),

	.send_ports_3_putFlit_flit_in(flit_in[3]),
	.EN_send_ports_3_putFlit(EN_send_port[3]),

	.EN_send_ports_3_getNonFullVCs(1'b1), // drain credits
	.send_ports_3_getNonFullVCs(credit_out[1]),

	.EN_recv_ports_0_getFlit(1'b1), // drain flits
	.recv_ports_0_getFlit(flit_out[0]),

	.recv_ports_0_putNonFullVCs_nonFullVCs(credit_in[0]),
	.EN_recv_ports_0_putNonFullVCs(send_credit[0]),

	.EN_recv_ports_1_getFlit(1'b1), // drain flits
	.recv_ports_1_getFlit(flit_out[1]),

	.recv_ports_1_putNonFullVCs_nonFullVCs(credit_in[1]),
	.EN_recv_ports_1_putNonFullVCs(send_credit[1]),

	.EN_recv_ports_2_getFlit(1'b1), // drain flits
	.recv_ports_2_getFlit(flit_out[2]),

	.recv_ports_2_putNonFullVCs_nonFullVCs(credit_in[0]),
	.EN_recv_ports_2_putNonFullVCs(send_credit[2]),

	.EN_recv_ports_3_getFlit(1'b1), // drain flits
	.recv_ports_3_getFlit(flit_out[3]),

	.recv_ports_3_putNonFullVCs_nonFullVCs(credit_in[1]),
	.EN_recv_ports_3_putNonFullVCs(send_credit[3])
);

endmodule

`endif
