{
  "module_name": "hns_dsaf_reg.h",
  "hash_id": "a5c3164caf348ade6667b7dd17279da83317c40b2af97170d84d110f06541abb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/hisilicon/hns/hns_dsaf_reg.h",
  "human_readable_source": " \n \n\n#ifndef _DSAF_REG_H_\n#define _DSAF_REG_H_\n\n#include <linux/regmap.h>\n#define HNS_DEBUG_RING_IRQ_IDX\t\t0\n#define HNS_SERVICE_RING_IRQ_IDX\t59\n#define HNSV2_SERVICE_RING_IRQ_IDX\t25\n\n#define DSAF_MAX_PORT_NUM\t6\n#define DSAF_MAX_VM_NUM\t\t128\n\n#define DSAF_COMM_DEV_NUM\t1\n#define DSAF_PPE_INODE_BASE\t6\n#define DSAF_DEBUG_NW_NUM\t2\n#define DSAF_SERVICE_NW_NUM\t6\n#define DSAF_COMM_CHN\t\tDSAF_SERVICE_NW_NUM\n#define DSAF_GE_NUM\t\t((DSAF_SERVICE_NW_NUM) + (DSAF_DEBUG_NW_NUM))\n#define DSAF_XGE_NUM\t\tDSAF_SERVICE_NW_NUM\n#define DSAF_PORT_TYPE_NUM 3\n#define DSAF_NODE_NUM\t\t18\n#define DSAF_XOD_BIG_NUM\tDSAF_NODE_NUM\n#define DSAF_SBM_NUM\t\tDSAF_NODE_NUM\n#define DSAFV2_SBM_NUM\t\t8\n#define DSAFV2_SBM_XGE_CHN    6\n#define DSAFV2_SBM_PPE_CHN    1\n#define DASFV2_ROCEE_CRD_NUM  1\n\n#define DSAF_VOQ_NUM\t\tDSAF_NODE_NUM\n#define DSAF_INODE_NUM\t\tDSAF_NODE_NUM\n#define DSAF_XOD_NUM\t\t8\n#define DSAF_TBL_NUM\t\t8\n#define DSAF_SW_PORT_NUM\t8\n#define DSAF_TOTAL_QUEUE_NUM\t129\n\n \n#define DSAFV2_MAC_FUZZY_TCAM_NUM    DSAF_MAX_PORT_NUM\n\n#define DSAF_TCAM_SUM\t\t512\n#define DSAF_LINE_SUM\t\t(2048 * 14)\n\n#define DSAF_SUB_SC_NT_SRAM_CLK_SEL_REG\t\t\t0x100\n#define DSAF_SUB_SC_HILINK3_CRG_CTRL0_REG\t\t0x180\n#define DSAF_SUB_SC_HILINK3_CRG_CTRL1_REG\t\t0x184\n#define DSAF_SUB_SC_HILINK3_CRG_CTRL2_REG\t\t0x188\n#define DSAF_SUB_SC_HILINK3_CRG_CTRL3_REG\t\t0x18C\n#define DSAF_SUB_SC_HILINK4_CRG_CTRL0_REG\t\t0x190\n#define DSAF_SUB_SC_HILINK4_CRG_CTRL1_REG\t\t0x194\n#define DSAF_SUB_SC_DSAF_CLK_EN_REG\t\t\t0x300\n#define DSAF_SUB_SC_DSAF_CLK_DIS_REG\t\t\t0x304\n#define DSAF_SUB_SC_NT_CLK_EN_REG\t\t\t0x308\n#define DSAF_SUB_SC_NT_CLK_DIS_REG\t\t\t0x30C\n#define DSAF_SUB_SC_XGE_CLK_EN_REG\t\t\t0x310\n#define DSAF_SUB_SC_XGE_CLK_DIS_REG\t\t\t0x314\n#define DSAF_SUB_SC_GE_CLK_EN_REG\t\t\t0x318\n#define DSAF_SUB_SC_GE_CLK_DIS_REG\t\t\t0x31C\n#define DSAF_SUB_SC_PPE_CLK_EN_REG\t\t\t0x320\n#define DSAF_SUB_SC_PPE_CLK_DIS_REG\t\t\t0x324\n#define DSAF_SUB_SC_RCB_PPE_COM_CLK_EN_REG\t\t0x350\n#define DSAF_SUB_SC_RCB_PPE_COM_CLK_DIS_REG\t\t0x354\n#define DSAF_SUB_SC_XBAR_RESET_REQ_REG\t\t\t0xA00\n#define DSAF_SUB_SC_XBAR_RESET_DREQ_REG\t\t\t0xA04\n#define DSAF_SUB_SC_NT_RESET_REQ_REG\t\t\t0xA08\n#define DSAF_SUB_SC_NT_RESET_DREQ_REG\t\t\t0xA0C\n#define DSAF_SUB_SC_XGE_RESET_REQ_REG\t\t\t0xA10\n#define DSAF_SUB_SC_XGE_RESET_DREQ_REG\t\t\t0xA14\n#define DSAF_SUB_SC_GE_RESET_REQ0_REG\t\t\t0xA18\n#define DSAF_SUB_SC_GE_RESET_DREQ0_REG\t\t\t0xA1C\n#define DSAF_SUB_SC_GE_RESET_REQ1_REG\t\t\t0xA20\n#define DSAF_SUB_SC_GE_RESET_DREQ1_REG\t\t\t0xA24\n#define DSAF_SUB_SC_PPE_RESET_REQ_REG\t\t\t0xA48\n#define DSAF_SUB_SC_PPE_RESET_DREQ_REG\t\t\t0xA4C\n#define DSAF_SUB_SC_RCB_PPE_COM_RESET_REQ_REG\t\t0xA88\n#define DSAF_SUB_SC_RCB_PPE_COM_RESET_DREQ_REG\t\t0xA8C\n#define DSAF_SUB_SC_DSAF_RESET_REQ_REG\t\t\t0xAA8\n#define DSAF_SUB_SC_DSAF_RESET_DREQ_REG\t\t\t0xAAC\n#define DSAF_SUB_SC_ROCEE_RESET_REQ_REG\t\t\t0xA50\n#define DSAF_SUB_SC_ROCEE_RESET_DREQ_REG\t\t0xA54\n#define DSAF_SUB_SC_ROCEE_CLK_DIS_REG\t\t\t0x32C\n#define DSAF_SUB_SC_ROCEE_CLK_EN_REG\t\t\t0x328\n#define DSAF_SUB_SC_LIGHT_MODULE_DETECT_EN_REG\t\t0x2060\n#define DSAF_SUB_SC_TCAM_MBIST_EN_REG\t\t\t0x2300\n#define DSAF_SUB_SC_DSAF_CLK_ST_REG\t\t\t0x5300\n#define DSAF_SUB_SC_NT_CLK_ST_REG\t\t\t0x5304\n#define DSAF_SUB_SC_XGE_CLK_ST_REG\t\t\t0x5308\n#define DSAF_SUB_SC_GE_CLK_ST_REG\t\t\t0x530C\n#define DSAF_SUB_SC_PPE_CLK_ST_REG\t\t\t0x5310\n#define DSAF_SUB_SC_ROCEE_CLK_ST_REG\t\t\t0x5314\n#define DSAF_SUB_SC_CPU_CLK_ST_REG\t\t\t0x5318\n#define DSAF_SUB_SC_RCB_PPE_COM_CLK_ST_REG\t\t0x5328\n#define DSAF_SUB_SC_XBAR_RESET_ST_REG\t\t\t0x5A00\n#define DSAF_SUB_SC_NT_RESET_ST_REG\t\t\t0x5A04\n#define DSAF_SUB_SC_XGE_RESET_ST_REG\t\t\t0x5A08\n#define DSAF_SUB_SC_GE_RESET_ST0_REG\t\t\t0x5A0C\n#define DSAF_SUB_SC_GE_RESET_ST1_REG\t\t\t0x5A10\n#define DSAF_SUB_SC_PPE_RESET_ST_REG\t\t\t0x5A24\n#define DSAF_SUB_SC_RCB_PPE_COM_RESET_ST_REG\t\t0x5A44\n\n \n#define HNS_MAC_HILINK3_REG DSAF_SUB_SC_HILINK3_CRG_CTRL0_REG\n#define HNS_MAC_HILINK4_REG DSAF_SUB_SC_HILINK4_CRG_CTRL0_REG\n#define HNS_MAC_HILINK3V2_REG DSAF_SUB_SC_HILINK3_CRG_CTRL1_REG\n#define HNS_MAC_HILINK4V2_REG DSAF_SUB_SC_HILINK4_CRG_CTRL1_REG\n#define HNS_MAC_LANE0_CTLEDFE_REG 0x000BFFCCULL\n#define HNS_MAC_LANE1_CTLEDFE_REG 0x000BFFBCULL\n#define HNS_MAC_LANE2_CTLEDFE_REG 0x000BFFACULL\n#define HNS_MAC_LANE3_CTLEDFE_REG 0x000BFF9CULL\n#define HNS_MAC_LANE0_STATE_REG 0x000BFFD4ULL\n#define HNS_MAC_LANE1_STATE_REG 0x000BFFC4ULL\n#define HNS_MAC_LANE2_STATE_REG 0x000BFFB4ULL\n#define HNS_MAC_LANE3_STATE_REG 0x000BFFA4ULL\n\n#define HILINK_RESET_TIMOUT 10000\n\n#define DSAF_SRAM_INIT_OVER_0_REG\t0x0\n#define DSAF_CFG_0_REG\t\t\t0x4\n#define DSAF_ECC_ERR_INVERT_0_REG\t0x8\n#define DSAF_ABNORMAL_TIMEOUT_0_REG\t0x1C\n#define DSAF_FSM_TIMEOUT_0_REG\t\t0x20\n#define DSAF_DSA_REG_CNT_CLR_CE_REG\t0x2C\n#define DSAF_DSA_SBM_INF_FIFO_THRD_REG\t0x30\n#define DSAF_DSA_SRAM_1BIT_ECC_SEL_REG\t0x34\n#define DSAF_DSA_SRAM_1BIT_ECC_CNT_REG\t0x38\n#define DSAF_PFC_EN_0_REG\t\t0x50\n#define DSAF_PFC_UNIT_CNT_0_REG\t\t0x70\n#define DSAF_XGE_INT_MSK_0_REG\t\t0x100\n#define DSAF_PPE_INT_MSK_0_REG\t\t0x120\n#define DSAF_ROCEE_INT_MSK_0_REG\t0x140\n#define DSAF_XGE_INT_SRC_0_REG\t\t0x160\n#define DSAF_PPE_INT_SRC_0_REG\t\t0x180\n#define DSAF_ROCEE_INT_SRC_0_REG\t0x1A0\n#define DSAF_XGE_INT_STS_0_REG\t\t0x1C0\n#define DSAF_PPE_INT_STS_0_REG\t\t0x1E0\n#define DSAF_ROCEE_INT_STS_0_REG\t0x200\n#define DSAFV2_SERDES_LBK_0_REG         0x220\n#define DSAF_PAUSE_CFG_REG\t\t0x240\n#define DSAF_ROCE_PORT_MAP_REG\t\t0x2A0\n#define DSAF_ROCE_SL_MAP_REG\t\t0x2A4\n#define DSAF_PPE_QID_CFG_0_REG\t\t0x300\n#define DSAF_SW_PORT_TYPE_0_REG\t\t0x320\n#define DSAF_STP_PORT_TYPE_0_REG\t0x340\n#define DSAF_MIX_DEF_QID_0_REG\t\t0x360\n#define DSAF_PORT_DEF_VLAN_0_REG\t0x380\n#define DSAF_VM_DEF_VLAN_0_REG\t\t0x400\n\n#define DSAF_INODE_CUT_THROUGH_CFG_0_REG\t0x1000\n#define DSAF_INODE_ECC_INVERT_EN_0_REG\t\t0x1008\n#define DSAF_INODE_ECC_ERR_ADDR_0_REG\t\t0x100C\n#define DSAF_INODE_IN_PORT_NUM_0_REG\t\t0x1018\n#define DSAF_INODE_PRI_TC_CFG_0_REG\t\t0x101C\n#define DSAF_INODE_BP_STATUS_0_REG\t\t0x1020\n#define DSAF_INODE_PAD_DISCARD_NUM_0_REG\t0x1028\n#define DSAF_INODE_FINAL_IN_MAN_NUM_0_REG\t0x102C\n#define DSAF_INODE_FINAL_IN_PKT_NUM_0_REG\t0x1030\n#define DSAF_INODE_SBM_PID_NUM_0_REG\t\t0x1038\n#define DSAF_INODE_FINAL_IN_PAUSE_NUM_0_REG\t0x103C\n#define DSAFV2_INODE_FINAL_IN_PAUSE_NUM_0_REG\t0x1024\n#define DSAF_INODE_SBM_RELS_NUM_0_REG\t\t0x104C\n#define DSAF_INODE_SBM_DROP_NUM_0_REG\t\t0x1050\n#define DSAF_INODE_CRC_FALSE_NUM_0_REG\t\t0x1054\n#define DSAF_INODE_BP_DISCARD_NUM_0_REG\t\t0x1058\n#define DSAF_INODE_RSLT_DISCARD_NUM_0_REG\t0x105C\n#define DSAF_INODE_LOCAL_ADDR_FALSE_NUM_0_REG\t0x1060\n#define DSAF_INODE_VOQ_OVER_NUM_0_REG\t\t0x1068\n#define DSAF_INODE_BD_SAVE_STATUS_0_REG\t\t0x1900\n#define DSAF_INODE_BD_ORDER_STATUS_0_REG\t0x1950\n#define DSAF_INODE_SW_VLAN_TAG_DISC_0_REG\t0x1A00\n#define DSAF_INODE_IN_DATA_STP_DISC_0_REG\t0x1A50\n#define DSAF_INODE_GE_FC_EN_0_REG\t\t0x1B00\n#define DSAF_INODE_VC0_IN_PKT_NUM_0_REG\t\t0x1B50\n#define DSAF_INODE_VC1_IN_PKT_NUM_0_REG\t\t0x103C\n#define DSAF_INODE_IN_PRIO_PAUSE_BASE_REG\t0x1C00\n#define DSAF_INODE_IN_PRIO_PAUSE_BASE_OFFSET\t0x100\n#define DSAF_INODE_IN_PRIO_PAUSE_OFFSET\t\t0x50\n\n#define DSAF_SBM_CFG_REG_0_REG\t\t\t0x2000\n#define DSAF_SBM_BP_CFG_0_XGE_REG_0_REG\t\t0x2004\n#define DSAF_SBM_BP_CFG_0_PPE_REG_0_REG\t\t0x2304\n#define DSAF_SBM_BP_CFG_0_ROCEE_REG_0_REG\t0x2604\n#define DSAF_SBM_BP_CFG_1_REG_0_REG\t\t0x2008\n#define DSAF_SBM_BP_CFG_2_XGE_REG_0_REG\t\t0x200C\n#define DSAF_SBM_BP_CFG_2_PPE_REG_0_REG\t\t0x230C\n#define DSAF_SBM_BP_CFG_2_ROCEE_REG_0_REG\t0x260C\n#define DSAF_SBM_ROCEE_CFG_REG_REG\t\t0x2380\n#define DSAFV2_SBM_BP_CFG_2_ROCEE_REG_0_REG\t0x238C\n#define DSAF_SBM_FREE_CNT_0_0_REG\t\t0x2010\n#define DSAF_SBM_FREE_CNT_1_0_REG\t\t0x2014\n#define DSAF_SBM_BP_CNT_0_0_REG\t\t\t0x2018\n#define DSAF_SBM_BP_CNT_1_0_REG\t\t\t0x201C\n#define DSAF_SBM_BP_CNT_2_0_REG\t\t\t0x2020\n#define DSAF_SBM_BP_CNT_3_0_REG\t\t\t0x2024\n#define DSAF_SBM_INER_ST_0_REG\t\t\t0x2028\n#define DSAF_SBM_MIB_REQ_FAILED_TC_0_REG\t0x202C\n#define DSAF_SBM_LNK_INPORT_CNT_0_REG\t\t0x2030\n#define DSAF_SBM_LNK_DROP_CNT_0_REG\t\t0x2034\n#define DSAF_SBM_INF_OUTPORT_CNT_0_REG\t\t0x2038\n#define DSAF_SBM_LNK_INPORT_TC0_CNT_0_REG\t0x203C\n#define DSAF_SBM_LNK_INPORT_TC1_CNT_0_REG\t0x2040\n#define DSAF_SBM_LNK_INPORT_TC2_CNT_0_REG\t0x2044\n#define DSAF_SBM_LNK_INPORT_TC3_CNT_0_REG\t0x2048\n#define DSAF_SBM_LNK_INPORT_TC4_CNT_0_REG\t0x204C\n#define DSAF_SBM_LNK_INPORT_TC5_CNT_0_REG\t0x2050\n#define DSAF_SBM_LNK_INPORT_TC6_CNT_0_REG\t0x2054\n#define DSAF_SBM_LNK_INPORT_TC7_CNT_0_REG\t0x2058\n#define DSAF_SBM_LNK_REQ_CNT_0_REG\t\t0x205C\n#define DSAF_SBM_LNK_RELS_CNT_0_REG\t\t0x2060\n#define DSAF_SBM_BP_CFG_3_REG_0_REG\t\t0x2068\n#define DSAF_SBM_BP_CFG_4_REG_0_REG\t\t0x206C\n\n#define DSAF_XOD_ETS_TSA_TC0_TC3_CFG_0_REG\t0x3000\n#define DSAF_XOD_ETS_TSA_TC4_TC7_CFG_0_REG\t0x3004\n#define DSAF_XOD_ETS_BW_TC0_TC3_CFG_0_REG\t0x3008\n#define DSAF_XOD_ETS_BW_TC4_TC7_CFG_0_REG\t0x300C\n#define DSAF_XOD_ETS_BW_OFFSET_CFG_0_REG\t0x3010\n#define DSAF_XOD_ETS_TOKEN_CFG_0_REG\t\t0x3014\n#define DSAF_XOD_PFS_CFG_0_0_REG\t\t0x3018\n#define DSAF_XOD_PFS_CFG_1_0_REG\t\t0x301C\n#define DSAF_XOD_PFS_CFG_2_0_REG\t\t0x3020\n#define DSAF_XOD_GNT_L_0_REG\t\t\t0x3024\n#define DSAF_XOD_GNT_H_0_REG\t\t\t0x3028\n#define DSAF_XOD_CONNECT_STATE_0_REG\t\t0x302C\n#define DSAF_XOD_RCVPKT_CNT_0_REG\t\t0x3030\n#define DSAF_XOD_RCVTC0_CNT_0_REG\t\t0x3034\n#define DSAF_XOD_RCVTC1_CNT_0_REG\t\t0x3038\n#define DSAF_XOD_RCVTC2_CNT_0_REG\t\t0x303C\n#define DSAF_XOD_RCVTC3_CNT_0_REG\t\t0x3040\n#define DSAF_XOD_RCVVC0_CNT_0_REG\t\t0x3044\n#define DSAF_XOD_RCVVC1_CNT_0_REG\t\t0x3048\n#define DSAF_XOD_XGE_RCVIN0_CNT_0_REG\t\t0x304C\n#define DSAF_XOD_XGE_RCVIN1_CNT_0_REG\t\t0x3050\n#define DSAF_XOD_XGE_RCVIN2_CNT_0_REG\t\t0x3054\n#define DSAF_XOD_XGE_RCVIN3_CNT_0_REG\t\t0x3058\n#define DSAF_XOD_XGE_RCVIN4_CNT_0_REG\t\t0x305C\n#define DSAF_XOD_XGE_RCVIN5_CNT_0_REG\t\t0x3060\n#define DSAF_XOD_XGE_RCVIN6_CNT_0_REG\t\t0x3064\n#define DSAF_XOD_XGE_RCVIN7_CNT_0_REG\t\t0x3068\n#define DSAF_XOD_PPE_RCVIN0_CNT_0_REG\t\t0x306C\n#define DSAF_XOD_PPE_RCVIN1_CNT_0_REG\t\t0x3070\n#define DSAF_XOD_ROCEE_RCVIN0_CNT_0_REG\t\t0x3074\n#define DSAF_XOD_ROCEE_RCVIN1_CNT_0_REG\t\t0x3078\n#define DSAF_XOD_FIFO_STATUS_0_REG\t\t0x307C\n#define DSAF_XOD_XGE_PFC_PRIO_CNT_BASE_REG\t0x3A00\n#define DSAF_XOD_XGE_PFC_PRIO_CNT_OFFSET\t0x4\n\n#define DSAF_VOQ_ECC_INVERT_EN_0_REG\t\t0x4004\n#define DSAF_VOQ_SRAM_PKT_NUM_0_REG\t\t0x4008\n#define DSAF_VOQ_IN_PKT_NUM_0_REG\t\t0x400C\n#define DSAF_VOQ_OUT_PKT_NUM_0_REG\t\t0x4010\n#define DSAF_VOQ_ECC_ERR_ADDR_0_REG\t\t0x4014\n#define DSAF_VOQ_BP_STATUS_0_REG\t\t0x4018\n#define DSAF_VOQ_SPUP_IDLE_0_REG\t\t0x401C\n#define DSAF_VOQ_XGE_XOD_REQ_0_0_REG\t\t0x4024\n#define DSAF_VOQ_XGE_XOD_REQ_1_0_REG\t\t0x4028\n#define DSAF_VOQ_PPE_XOD_REQ_0_REG\t\t0x402C\n#define DSAF_VOQ_ROCEE_XOD_REQ_0_REG\t\t0x4030\n#define DSAF_VOQ_BP_ALL_THRD_0_REG\t\t0x4034\n\n#define DSAF_TBL_CTRL_0_REG\t\t\t0x5000\n#define DSAF_TBL_INT_MSK_0_REG\t\t\t0x5004\n#define DSAF_TBL_INT_SRC_0_REG\t\t\t0x5008\n#define DSAF_TBL_INT_STS_0_REG\t\t\t0x5100\n#define DSAF_TBL_TCAM_ADDR_0_REG\t\t0x500C\n#define DSAF_TBL_LINE_ADDR_0_REG\t\t0x5010\n#define DSAF_TBL_TCAM_HIGH_0_REG\t\t0x5014\n#define DSAF_TBL_TCAM_LOW_0_REG\t\t\t0x5018\n#define DSAF_TBL_TCAM_MCAST_CFG_4_0_REG\t\t0x501C\n#define DSAF_TBL_TCAM_MCAST_CFG_3_0_REG\t\t0x5020\n#define DSAF_TBL_TCAM_MCAST_CFG_2_0_REG\t\t0x5024\n#define DSAF_TBL_TCAM_MCAST_CFG_1_0_REG\t\t0x5028\n#define DSAF_TBL_TCAM_MCAST_CFG_0_0_REG\t\t0x502C\n#define DSAF_TBL_TCAM_UCAST_CFG_0_REG\t\t0x5030\n#define DSAF_TBL_LIN_CFG_0_REG\t\t\t0x5034\n#define DSAF_TBL_TCAM_RDATA_HIGH_0_REG\t\t0x5038\n#define DSAF_TBL_TCAM_RDATA_LOW_0_REG\t\t0x503C\n#define DSAF_TBL_TCAM_RAM_RDATA4_0_REG\t\t0x5040\n#define DSAF_TBL_TCAM_RAM_RDATA3_0_REG\t\t0x5044\n#define DSAF_TBL_TCAM_RAM_RDATA2_0_REG\t\t0x5048\n#define DSAF_TBL_TCAM_RAM_RDATA1_0_REG\t\t0x504C\n#define DSAF_TBL_TCAM_RAM_RDATA0_0_REG\t\t0x5050\n#define DSAF_TBL_LIN_RDATA_0_REG\t\t0x5054\n#define DSAF_TBL_DA0_MIS_INFO1_0_REG\t\t0x5058\n#define DSAF_TBL_DA0_MIS_INFO0_0_REG\t\t0x505C\n#define DSAF_TBL_SA_MIS_INFO2_0_REG\t\t0x5104\n#define DSAF_TBL_SA_MIS_INFO1_0_REG\t\t0x5098\n#define DSAF_TBL_SA_MIS_INFO0_0_REG\t\t0x509C\n#define DSAF_TBL_PUL_0_REG\t\t\t0x50A0\n#define DSAF_TBL_OLD_RSLT_0_REG\t\t\t0x50A4\n#define DSAF_TBL_OLD_SCAN_VAL_0_REG\t\t0x50A8\n#define DSAF_TBL_DFX_CTRL_0_REG\t\t\t0x50AC\n#define DSAF_TBL_DFX_STAT_0_REG\t\t\t0x50B0\n#define DSAF_TBL_DFX_STAT_2_0_REG\t\t0x5108\n#define DSAF_TBL_LKUP_NUM_I_0_REG\t\t0x50C0\n#define DSAF_TBL_LKUP_NUM_O_0_REG\t\t0x50E0\n#define DSAF_TBL_UCAST_BCAST_MIS_INFO_0_0_REG\t0x510C\n#define DSAF_TBL_TCAM_MATCH_CFG_H_REG\t\t0x5130\n#define DSAF_TBL_TCAM_MATCH_CFG_L_REG\t\t0x5134\n\n#define DSAF_INODE_FIFO_WL_0_REG\t\t0x6000\n#define DSAF_ONODE_FIFO_WL_0_REG\t\t0x6020\n#define DSAF_XGE_GE_WORK_MODE_0_REG\t\t0x6040\n#define DSAF_XGE_APP_RX_LINK_UP_0_REG\t\t0x6080\n#define DSAF_NETPORT_CTRL_SIG_0_REG\t\t0x60A0\n#define DSAF_XGE_CTRL_SIG_CFG_0_REG\t\t0x60C0\n\n#define PPE_COM_CFG_QID_MODE_REG\t\t0x0\n#define PPE_COM_INTEN_REG\t\t\t0x110\n#define PPE_COM_RINT_REG\t\t\t0x114\n#define PPE_COM_INTSTS_REG\t\t\t0x118\n#define PPE_COM_HIS_RX_PKT_QID_DROP_CNT_REG\t0x300\n#define PPE_COM_HIS_RX_PKT_QID_OK_CNT_REG\t0x600\n#define PPE_COM_HIS_TX_PKT_QID_ERR_CNT_REG\t0x900\n#define PPE_COM_HIS_TX_PKT_QID_OK_CNT_REG\t0xC00\n#define PPE_COM_COMMON_CNT_CLR_CE_REG\t\t0x1120\n\n#define PPE_CFG_TX_FIFO_THRSLD_REG\t\t0x0\n#define PPE_CFG_RX_FIFO_THRSLD_REG\t\t0x4\n#define PPE_CFG_RX_FIFO_PAUSE_THRSLD_REG\t0x8\n#define PPE_CFG_RX_FIFO_SW_BP_THRSLD_REG\t0xC\n#define PPE_CFG_PAUSE_IDLE_CNT_REG\t\t0x10\n#define PPE_CFG_BUS_CTRL_REG\t\t\t0x40\n#define PPE_CFG_TNL_TO_BE_RST_REG\t\t0x48\n#define PPE_CURR_TNL_CAN_RST_REG\t\t0x4C\n#define PPE_CFG_XGE_MODE_REG\t\t\t0x80\n#define PPE_CFG_MAX_FRAME_LEN_REG\t\t0x84\n#define PPE_CFG_RX_PKT_MODE_REG\t\t\t0x88\n#define PPE_CFG_RX_VLAN_TAG_REG\t\t\t0x8C\n#define PPE_CFG_TAG_GEN_REG\t\t\t0x90\n#define PPE_CFG_PARSE_TAG_REG\t\t\t0x94\n#define PPE_CFG_PRO_CHECK_EN_REG\t\t0x98\n#define PPEV2_CFG_TSO_EN_REG\t\t\t0xA0\n#define PPEV2_VLAN_STRIP_EN_REG\t\t\t0xAC\n#define PPE_INTEN_REG\t\t\t\t0x100\n#define PPE_RINT_REG\t\t\t\t0x104\n#define PPE_INTSTS_REG\t\t\t\t0x108\n#define PPE_CFG_RX_PKT_INT_REG\t\t\t0x140\n#define PPE_CFG_HEAT_DECT_TIME0_REG\t\t0x144\n#define PPE_CFG_HEAT_DECT_TIME1_REG\t\t0x148\n#define PPE_HIS_RX_SW_PKT_CNT_REG\t\t0x200\n#define PPE_HIS_RX_WR_BD_OK_PKT_CNT_REG\t\t0x204\n#define PPE_HIS_RX_PKT_NO_BUF_CNT_REG\t\t0x208\n#define PPE_HIS_TX_BD_CNT_REG\t\t\t0x20C\n#define PPE_HIS_TX_PKT_CNT_REG\t\t\t0x210\n#define PPE_HIS_TX_PKT_OK_CNT_REG\t\t0x214\n#define PPE_HIS_TX_PKT_EPT_CNT_REG\t\t0x218\n#define PPE_HIS_TX_PKT_CS_FAIL_CNT_REG\t\t0x21C\n#define PPE_HIS_RX_APP_BUF_FAIL_CNT_REG\t\t0x220\n#define PPE_HIS_RX_APP_BUF_WAIT_CNT_REG\t\t0x224\n#define PPE_HIS_RX_PKT_DROP_FUL_CNT_REG\t\t0x228\n#define PPE_HIS_RX_PKT_DROP_PRT_CNT_REG\t\t0x22C\n#define PPE_TNL_0_5_CNT_CLR_CE_REG\t\t0x300\n#define PPE_CFG_AXI_DBG_REG\t\t\t0x304\n#define PPE_HIS_PRO_ERR_REG\t\t\t0x308\n#define PPE_HIS_TNL_FIFO_ERR_REG\t\t0x30C\n#define PPE_CURR_CFF_DATA_NUM_REG\t\t0x310\n#define PPE_CURR_RX_ST_REG\t\t\t0x314\n#define PPE_CURR_TX_ST_REG\t\t\t0x318\n#define PPE_CURR_RX_FIFO0_REG\t\t\t0x31C\n#define PPE_CURR_RX_FIFO1_REG\t\t\t0x320\n#define PPE_CURR_TX_FIFO0_REG\t\t\t0x324\n#define PPE_CURR_TX_FIFO1_REG\t\t\t0x328\n#define PPE_ECO0_REG\t\t\t\t0x32C\n#define PPE_ECO1_REG\t\t\t\t0x330\n#define PPE_ECO2_REG\t\t\t\t0x334\n#define PPEV2_INDRECTION_TBL_REG\t\t0x800\n#define PPEV2_RSS_KEY_REG\t\t\t0x900\n\n#define RCB_COM_CFG_ENDIAN_REG\t\t\t0x0\n#define RCB_COM_CFG_SYS_FSH_REG\t\t\t0xC\n#define RCB_COM_CFG_INIT_FLAG_REG\t\t0x10\n#define RCB_COM_CFG_PKT_REG\t\t\t0x30\n#define RCB_COM_CFG_RINVLD_REG\t\t\t0x34\n#define RCB_COM_CFG_FNA_REG\t\t\t0x38\n#define RCB_COM_CFG_FA_REG\t\t\t0x3C\n#define RCB_COM_CFG_PKT_TC_BP_REG\t\t0x40\n#define RCB_COM_CFG_PPE_TNL_CLKEN_REG\t\t0x44\n#define RCBV2_COM_CFG_USER_REG\t\t\t0x30\n#define RCBV2_COM_CFG_TSO_MODE_REG\t\t0x50\n\n#define RCB_COM_INTMSK_TX_PKT_REG\t\t0x3A0\n#define RCB_COM_RINT_TX_PKT_REG\t\t\t0x3A8\n#define RCB_COM_INTMASK_ECC_ERR_REG\t\t0x400\n#define RCB_COM_INTSTS_ECC_ERR_REG\t\t0x408\n#define RCB_COM_EBD_SRAM_ERR_REG\t\t0x410\n#define RCB_COM_RXRING_ERR_REG\t\t\t0x41C\n#define RCB_COM_TXRING_ERR_REG\t\t\t0x420\n#define RCB_COM_TX_FBD_ERR_REG\t\t\t0x424\n#define RCB_SRAM_ECC_CHK_EN_REG\t\t\t0x428\n#define RCB_SRAM_ECC_CHK0_REG\t\t\t0x42C\n#define RCB_SRAM_ECC_CHK1_REG\t\t\t0x430\n#define RCB_SRAM_ECC_CHK2_REG\t\t\t0x434\n#define RCB_SRAM_ECC_CHK3_REG\t\t\t0x438\n#define RCB_SRAM_ECC_CHK4_REG\t\t\t0x43c\n#define RCB_SRAM_ECC_CHK5_REG\t\t\t0x440\n#define RCB_ECC_ERR_ADDR0_REG\t\t\t0x450\n#define RCB_ECC_ERR_ADDR3_REG\t\t\t0x45C\n#define RCB_ECC_ERR_ADDR4_REG\t\t\t0x460\n#define RCB_ECC_ERR_ADDR5_REG\t\t\t0x464\n\n#define RCB_COM_SF_CFG_INTMASK_RING\t\t0x470\n#define RCB_COM_SF_CFG_RING_STS\t\t\t0x474\n#define RCB_COM_SF_CFG_RING\t\t\t0x478\n#define RCB_COM_SF_CFG_INTMASK_BD\t\t0x47C\n#define RCB_COM_SF_CFG_BD_RINT_STS\t\t0x480\n#define RCB_COM_RCB_RD_BD_BUSY\t\t\t0x490\n#define RCB_COM_RCB_FBD_CRT_EN\t\t\t0x494\n#define RCB_COM_AXI_WR_ERR_INTMASK\t\t0x498\n#define RCB_COM_AXI_ERR_STS\t\t\t0x49C\n#define RCB_COM_CHK_TX_FBD_NUM_REG\t\t0x4a0\n\n#define RCB_CFG_BD_NUM_REG\t\t\t0x9000\n#define RCB_CFG_PKTLINE_REG\t\t\t0x9050\n\n#define RCB_CFG_OVERTIME_REG\t\t\t0x9300\n#define RCB_CFG_PKTLINE_INT_NUM_REG\t\t0x9304\n#define RCB_CFG_OVERTIME_INT_NUM_REG\t\t0x9308\n#define RCB_PORT_INT_GAPTIME_REG\t\t0x9400\n#define RCB_PORT_CFG_OVERTIME_REG\t\t0x9430\n\n#define RCB_RING_RX_RING_BASEADDR_L_REG\t\t0x00000\n#define RCB_RING_RX_RING_BASEADDR_H_REG\t\t0x00004\n#define RCB_RING_RX_RING_BD_NUM_REG\t\t0x00008\n#define RCB_RING_RX_RING_BD_LEN_REG\t\t0x0000C\n#define RCB_RING_RX_RING_PKTLINE_REG\t\t0x00010\n#define RCB_RING_RX_RING_TAIL_REG\t\t0x00018\n#define RCB_RING_RX_RING_HEAD_REG\t\t0x0001C\n#define RCB_RING_RX_RING_FBDNUM_REG\t\t0x00020\n#define RCB_RING_RX_RING_PKTNUM_RECORD_REG\t0x0002C\n\n#define RCB_RING_TX_RING_BASEADDR_L_REG\t\t0x00040\n#define RCB_RING_TX_RING_BASEADDR_H_REG\t\t0x00044\n#define RCB_RING_TX_RING_BD_NUM_REG\t\t0x00048\n#define RCB_RING_TX_RING_BD_LEN_REG\t\t0x0004C\n#define RCB_RING_TX_RING_PKTLINE_REG\t\t0x00050\n#define RCB_RING_TX_RING_TAIL_REG\t\t0x00058\n#define RCB_RING_TX_RING_HEAD_REG\t\t0x0005C\n#define RCB_RING_TX_RING_FBDNUM_REG\t\t0x00060\n#define RCB_RING_TX_RING_OFFSET_REG\t\t0x00064\n#define RCB_RING_TX_RING_PKTNUM_RECORD_REG\t0x0006C\n\n#define RCB_RING_PREFETCH_EN_REG\t\t0x0007C\n#define RCB_RING_CFG_VF_NUM_REG\t\t\t0x00080\n#define RCB_RING_ASID_REG\t\t\t0x0008C\n#define RCB_RING_RX_VM_REG\t\t\t0x00090\n#define RCB_RING_T0_BE_RST\t\t\t0x00094\n#define RCB_RING_COULD_BE_RST\t\t\t0x00098\n#define RCB_RING_WRR_WEIGHT_REG\t\t\t0x0009c\n\n#define RCB_RING_INTMSK_RXWL_REG\t\t0x000A0\n#define RCB_RING_INTSTS_RX_RING_REG\t\t0x000A4\n#define RCBV2_RX_RING_INT_STS_REG\t\t0x000A8\n#define RCB_RING_INTMSK_TXWL_REG\t\t0x000AC\n#define RCB_RING_INTSTS_TX_RING_REG\t\t0x000B0\n#define RCBV2_TX_RING_INT_STS_REG\t\t0x000B4\n#define RCB_RING_INTMSK_RX_OVERTIME_REG\t\t0x000B8\n#define RCB_RING_INTSTS_RX_OVERTIME_REG\t\t0x000BC\n#define RCB_RING_INTMSK_TX_OVERTIME_REG\t\t0x000C4\n#define RCB_RING_INTSTS_TX_OVERTIME_REG\t\t0x000C8\n\n#define GMAC_FIFO_STATE_REG\t\t\t0x0000UL\n#define GMAC_DUPLEX_TYPE_REG\t\t\t0x0008UL\n#define GMAC_FD_FC_TYPE_REG\t\t\t0x000CUL\n#define GMAC_TX_WATER_LINE_REG\t\t\t0x0010UL\n#define GMAC_FC_TX_TIMER_REG\t\t\t0x001CUL\n#define GMAC_FD_FC_ADDR_LOW_REG\t\t\t0x0020UL\n#define GMAC_FD_FC_ADDR_HIGH_REG\t\t0x0024UL\n#define GMAC_IPG_TX_TIMER_REG\t\t\t0x0030UL\n#define GMAC_PAUSE_THR_REG\t\t\t0x0038UL\n#define GMAC_MAX_FRM_SIZE_REG\t\t\t0x003CUL\n#define GMAC_PORT_MODE_REG\t\t\t0x0040UL\n#define GMAC_PORT_EN_REG\t\t\t0x0044UL\n#define GMAC_PAUSE_EN_REG\t\t\t0x0048UL\n#define GMAC_SHORT_RUNTS_THR_REG\t\t0x0050UL\n#define GMAC_AN_NEG_STATE_REG\t\t\t0x0058UL\n#define GMAC_TX_LOCAL_PAGE_REG\t\t\t0x005CUL\n#define GMAC_TRANSMIT_CONTROL_REG\t\t0x0060UL\n#define GMAC_REC_FILT_CONTROL_REG\t\t0x0064UL\n#define GMAC_PTP_CONFIG_REG\t\t\t0x0074UL\n\n#define GMAC_RX_OCTETS_TOTAL_OK_REG\t\t0x0080UL\n#define GMAC_RX_OCTETS_BAD_REG\t\t\t0x0084UL\n#define GMAC_RX_UC_PKTS_REG\t\t\t0x0088UL\n#define GMAC_RX_MC_PKTS_REG\t\t\t0x008CUL\n#define GMAC_RX_BC_PKTS_REG\t\t\t0x0090UL\n#define GMAC_RX_PKTS_64OCTETS_REG\t\t0x0094UL\n#define GMAC_RX_PKTS_65TO127OCTETS_REG\t\t0x0098UL\n#define GMAC_RX_PKTS_128TO255OCTETS_REG\t\t0x009CUL\n#define GMAC_RX_PKTS_255TO511OCTETS_REG\t\t0x00A0UL\n#define GMAC_RX_PKTS_512TO1023OCTETS_REG\t0x00A4UL\n#define GMAC_RX_PKTS_1024TO1518OCTETS_REG\t0x00A8UL\n#define GMAC_RX_PKTS_1519TOMAXOCTETS_REG\t0x00ACUL\n#define GMAC_RX_FCS_ERRORS_REG\t\t\t0x00B0UL\n#define GMAC_RX_TAGGED_REG\t\t\t0x00B4UL\n#define GMAC_RX_DATA_ERR_REG\t\t\t0x00B8UL\n#define GMAC_RX_ALIGN_ERRORS_REG\t\t0x00BCUL\n#define GMAC_RX_LONG_ERRORS_REG\t\t\t0x00C0UL\n#define GMAC_RX_JABBER_ERRORS_REG\t\t0x00C4UL\n#define GMAC_RX_PAUSE_MACCTRL_FRAM_REG\t\t0x00C8UL\n#define GMAC_RX_UNKNOWN_MACCTRL_FRAM_REG\t0x00CCUL\n#define GMAC_RX_VERY_LONG_ERR_CNT_REG\t\t0x00D0UL\n#define GMAC_RX_RUNT_ERR_CNT_REG\t\t0x00D4UL\n#define GMAC_RX_SHORT_ERR_CNT_REG\t\t0x00D8UL\n#define GMAC_RX_FILT_PKT_CNT_REG\t\t0x00E8UL\n#define GMAC_RX_OCTETS_TOTAL_FILT_REG\t\t0x00ECUL\n#define GMAC_OCTETS_TRANSMITTED_OK_REG\t\t0x0100UL\n#define GMAC_OCTETS_TRANSMITTED_BAD_REG\t\t0x0104UL\n#define GMAC_TX_UC_PKTS_REG\t\t\t0x0108UL\n#define GMAC_TX_MC_PKTS_REG\t\t\t0x010CUL\n#define GMAC_TX_BC_PKTS_REG\t\t\t0x0110UL\n#define GMAC_TX_PKTS_64OCTETS_REG\t\t0x0114UL\n#define GMAC_TX_PKTS_65TO127OCTETS_REG\t\t0x0118UL\n#define GMAC_TX_PKTS_128TO255OCTETS_REG\t\t0x011CUL\n#define GMAC_TX_PKTS_255TO511OCTETS_REG\t\t0x0120UL\n#define GMAC_TX_PKTS_512TO1023OCTETS_REG\t0x0124UL\n#define GMAC_TX_PKTS_1024TO1518OCTETS_REG\t0x0128UL\n#define GMAC_TX_PKTS_1519TOMAXOCTETS_REG\t0x012CUL\n#define GMAC_TX_EXCESSIVE_LENGTH_DROP_REG\t0x014CUL\n#define GMAC_TX_UNDERRUN_REG\t\t\t0x0150UL\n#define GMAC_TX_TAGGED_REG\t\t\t0x0154UL\n#define GMAC_TX_CRC_ERROR_REG\t\t\t0x0158UL\n#define GMAC_TX_PAUSE_FRAMES_REG\t\t0x015CUL\n#define GAMC_RX_MAX_FRAME\t\t\t0x0170UL\n#define GMAC_LINE_LOOP_BACK_REG\t\t\t0x01A8UL\n#define GMAC_CF_CRC_STRIP_REG\t\t\t0x01B0UL\n#define GMAC_MODE_CHANGE_EN_REG\t\t\t0x01B4UL\n#define GMAC_SIXTEEN_BIT_CNTR_REG\t\t0x01CCUL\n#define GMAC_LD_LINK_COUNTER_REG\t\t0x01D0UL\n#define GMAC_LOOP_REG\t\t\t\t0x01DCUL\n#define GMAC_RECV_CONTROL_REG\t\t\t0x01E0UL\n#define GMAC_PCS_RX_EN_REG\t\t\t0x01E4UL\n#define GMAC_VLAN_CODE_REG\t\t\t0x01E8UL\n#define GMAC_RX_OVERRUN_CNT_REG\t\t\t0x01ECUL\n#define GMAC_RX_LENGTHFIELD_ERR_CNT_REG\t\t0x01F4UL\n#define GMAC_RX_FAIL_COMMA_CNT_REG\t\t0x01F8UL\n#define GMAC_STATION_ADDR_LOW_0_REG\t\t0x0200UL\n#define GMAC_STATION_ADDR_HIGH_0_REG\t\t0x0204UL\n#define GMAC_STATION_ADDR_LOW_1_REG\t\t0x0208UL\n#define GMAC_STATION_ADDR_HIGH_1_REG\t\t0x020CUL\n#define GMAC_STATION_ADDR_LOW_2_REG\t\t0x0210UL\n#define GMAC_STATION_ADDR_HIGH_2_REG\t\t0x0214UL\n#define GMAC_STATION_ADDR_LOW_3_REG\t\t0x0218UL\n#define GMAC_STATION_ADDR_HIGH_3_REG\t\t0x021CUL\n#define GMAC_STATION_ADDR_LOW_4_REG\t\t0x0220UL\n#define GMAC_STATION_ADDR_HIGH_4_REG\t\t0x0224UL\n#define GMAC_STATION_ADDR_LOW_5_REG\t\t0x0228UL\n#define GMAC_STATION_ADDR_HIGH_5_REG\t\t0x022CUL\n#define GMAC_STATION_ADDR_LOW_MSK_0_REG\t\t0x0230UL\n#define GMAC_STATION_ADDR_HIGH_MSK_0_REG\t0x0234UL\n#define GMAC_STATION_ADDR_LOW_MSK_1_REG\t\t0x0238UL\n#define GMAC_STATION_ADDR_HIGH_MSK_1_REG\t0x023CUL\n#define GMAC_MAC_SKIP_LEN_REG\t\t\t0x0240UL\n#define GMAC_TX_LOOP_PKT_PRI_REG\t\t0x0378UL\n\n#define XGMAC_INT_STATUS_REG\t\t\t0x0\n#define XGMAC_INT_ENABLE_REG\t\t\t0x4\n#define XGMAC_INT_SET_REG\t\t\t0x8\n#define XGMAC_IERR_U_INFO_REG\t\t\t0xC\n#define XGMAC_OVF_INFO_REG\t\t\t0x10\n#define XGMAC_OVF_CNT_REG\t\t\t0x14\n#define XGMAC_PORT_MODE_REG\t\t\t0x40\n#define XGMAC_CLK_ENABLE_REG\t\t\t0x44\n#define XGMAC_RESET_REG\t\t\t\t0x48\n#define XGMAC_LINK_CONTROL_REG\t\t\t0x50\n#define XGMAC_LINK_STATUS_REG\t\t\t0x54\n#define XGMAC_SPARE_REG\t\t\t\t0xC0\n#define XGMAC_SPARE_CNT_REG\t\t\t0xC4\n\n#define XGMAC_MAC_ENABLE_REG\t\t\t0x100\n#define XGMAC_MAC_CONTROL_REG\t\t\t0x104\n#define XGMAC_MAC_IPG_REG\t\t\t0x120\n#define XGMAC_MAC_MSG_CRC_EN_REG\t\t0x124\n#define XGMAC_MAC_MSG_IMG_REG\t\t\t0x128\n#define XGMAC_MAC_MSG_FC_CFG_REG\t\t0x12C\n#define XGMAC_MAC_MSG_TC_CFG_REG\t\t0x130\n#define XGMAC_MAC_PAD_SIZE_REG\t\t\t0x134\n#define XGMAC_MAC_MIN_PKT_SIZE_REG\t\t0x138\n#define XGMAC_MAC_MAX_PKT_SIZE_REG\t\t0x13C\n#define XGMAC_MAC_PAUSE_CTRL_REG\t\t0x160\n#define XGMAC_MAC_PAUSE_TIME_REG\t\t0x164\n#define XGMAC_MAC_PAUSE_GAP_REG\t\t\t0x168\n#define XGMAC_MAC_PAUSE_LOCAL_MAC_H_REG\t\t0x16C\n#define XGMAC_MAC_PAUSE_LOCAL_MAC_L_REG\t\t0x170\n#define XGMAC_MAC_PAUSE_PEER_MAC_H_REG\t\t0x174\n#define XGMAC_MAC_PAUSE_PEER_MAC_L_REG\t\t0x178\n#define XGMAC_MAC_PFC_PRI_EN_REG\t\t0x17C\n#define XGMAC_MAC_1588_CTRL_REG\t\t\t0x180\n#define XGMAC_MAC_1588_TX_PORT_DLY_REG\t\t0x184\n#define XGMAC_MAC_1588_RX_PORT_DLY_REG\t\t0x188\n#define XGMAC_MAC_1588_ASYM_DLY_REG\t\t0x18C\n#define XGMAC_MAC_1588_ADJUST_CFG_REG\t\t0x190\n#define XGMAC_MAC_Y1731_ETH_TYPE_REG\t\t0x194\n#define XGMAC_MAC_MIB_CONTROL_REG\t\t0x198\n#define XGMAC_MAC_WAN_RATE_ADJUST_REG\t\t0x19C\n#define XGMAC_MAC_TX_ERR_MARK_REG\t\t0x1A0\n#define XGMAC_MAC_TX_LF_RF_CONTROL_REG\t\t0x1A4\n#define XGMAC_MAC_RX_LF_RF_STATUS_REG\t\t0x1A8\n#define XGMAC_MAC_TX_RUNT_PKT_CNT_REG\t\t0x1C0\n#define XGMAC_MAC_RX_RUNT_PKT_CNT_REG\t\t0x1C4\n#define XGMAC_MAC_RX_PREAM_ERR_PKT_CNT_REG\t0x1C8\n#define XGMAC_MAC_TX_LF_RF_TERM_PKT_CNT_REG\t0x1CC\n#define XGMAC_MAC_TX_SN_MISMATCH_PKT_CNT_REG\t0x1D0\n#define XGMAC_MAC_RX_ERR_MSG_CNT_REG\t\t0x1D4\n#define XGMAC_MAC_RX_ERR_EFD_CNT_REG\t\t0x1D8\n#define XGMAC_MAC_ERR_INFO_REG\t\t\t0x1DC\n#define XGMAC_MAC_DBG_INFO_REG\t\t\t0x1E0\n\n#define XGMAC_PCS_BASER_SYNC_THD_REG\t\t0x330\n#define XGMAC_PCS_STATUS1_REG\t\t\t0x404\n#define XGMAC_PCS_BASER_STATUS1_REG\t\t0x410\n#define XGMAC_PCS_BASER_STATUS2_REG\t\t0x414\n#define XGMAC_PCS_BASER_SEEDA_0_REG\t\t0x420\n#define XGMAC_PCS_BASER_SEEDA_1_REG\t\t0x424\n#define XGMAC_PCS_BASER_SEEDB_0_REG\t\t0x428\n#define XGMAC_PCS_BASER_SEEDB_1_REG\t\t0x42C\n#define XGMAC_PCS_BASER_TEST_CONTROL_REG\t0x430\n#define XGMAC_PCS_BASER_TEST_ERR_CNT_REG\t0x434\n#define XGMAC_PCS_DBG_INFO_REG\t\t\t0x4C0\n#define XGMAC_PCS_DBG_INFO1_REG\t\t\t0x4C4\n#define XGMAC_PCS_DBG_INFO2_REG\t\t\t0x4C8\n#define XGMAC_PCS_DBG_INFO3_REG\t\t\t0x4CC\n\n#define XGMAC_PMA_ENABLE_REG\t\t\t0x700\n#define XGMAC_PMA_CONTROL_REG\t\t\t0x704\n#define XGMAC_PMA_SIGNAL_STATUS_REG\t\t0x708\n#define XGMAC_PMA_DBG_INFO_REG\t\t\t0x70C\n#define XGMAC_PMA_FEC_ABILITY_REG\t\t0x740\n#define XGMAC_PMA_FEC_CONTROL_REG\t\t0x744\n#define XGMAC_PMA_FEC_CORR_BLOCK_CNT__REG\t0x750\n#define XGMAC_PMA_FEC_UNCORR_BLOCK_CNT__REG\t0x760\n\n#define XGMAC_TX_PKTS_FRAGMENT\t\t\t0x0000\n#define XGMAC_TX_PKTS_UNDERSIZE\t\t\t0x0008\n#define XGMAC_TX_PKTS_UNDERMIN\t\t\t0x0010\n#define XGMAC_TX_PKTS_64OCTETS\t\t\t0x0018\n#define XGMAC_TX_PKTS_65TO127OCTETS\t\t0x0020\n#define XGMAC_TX_PKTS_128TO255OCTETS\t\t0x0028\n#define XGMAC_TX_PKTS_256TO511OCTETS\t\t0x0030\n#define XGMAC_TX_PKTS_512TO1023OCTETS\t\t0x0038\n#define XGMAC_TX_PKTS_1024TO1518OCTETS\t\t0x0040\n#define XGMAC_TX_PKTS_1519TOMAXOCTETS\t\t0x0048\n#define XGMAC_TX_PKTS_1519TOMAXOCTETSOK\t\t0x0050\n#define XGMAC_TX_PKTS_OVERSIZE\t\t\t0x0058\n#define XGMAC_TX_PKTS_JABBER\t\t\t0x0060\n#define XGMAC_TX_GOODPKTS\t\t\t0x0068\n#define XGMAC_TX_GOODOCTETS\t\t\t0x0070\n#define XGMAC_TX_TOTAL_PKTS\t\t\t0x0078\n#define XGMAC_TX_TOTALOCTETS\t\t\t0x0080\n#define XGMAC_TX_UNICASTPKTS\t\t\t0x0088\n#define XGMAC_TX_MULTICASTPKTS\t\t\t0x0090\n#define XGMAC_TX_BROADCASTPKTS\t\t\t0x0098\n#define XGMAC_TX_PRI0PAUSEPKTS\t\t\t0x00a0\n#define XGMAC_TX_PRI1PAUSEPKTS\t\t\t0x00a8\n#define XGMAC_TX_PRI2PAUSEPKTS\t\t\t0x00b0\n#define XGMAC_TX_PRI3PAUSEPKTS\t\t\t0x00b8\n#define XGMAC_TX_PRI4PAUSEPKTS\t\t\t0x00c0\n#define XGMAC_TX_PRI5PAUSEPKTS\t\t\t0x00c8\n#define XGMAC_TX_PRI6PAUSEPKTS\t\t\t0x00d0\n#define XGMAC_TX_PRI7PAUSEPKTS\t\t\t0x00d8\n#define XGMAC_TX_MACCTRLPKTS\t\t\t0x00e0\n#define XGMAC_TX_1731PKTS\t\t\t0x00e8\n#define XGMAC_TX_1588PKTS\t\t\t0x00f0\n#define XGMAC_RX_FROMAPPGOODPKTS\t\t0x00f8\n#define XGMAC_RX_FROMAPPBADPKTS\t\t\t0x0100\n#define XGMAC_TX_ERRALLPKTS\t\t\t0x0108\n\n#define XGMAC_RX_PKTS_FRAGMENT\t\t\t0x0110\n#define XGMAC_RX_PKTSUNDERSIZE\t\t\t0x0118\n#define XGMAC_RX_PKTS_UNDERMIN\t\t\t0x0120\n#define XGMAC_RX_PKTS_64OCTETS\t\t\t0x0128\n#define XGMAC_RX_PKTS_65TO127OCTETS\t\t0x0130\n#define XGMAC_RX_PKTS_128TO255OCTETS\t\t0x0138\n#define XGMAC_RX_PKTS_256TO511OCTETS\t\t0x0140\n#define XGMAC_RX_PKTS_512TO1023OCTETS\t\t0x0148\n#define XGMAC_RX_PKTS_1024TO1518OCTETS\t\t0x0150\n#define XGMAC_RX_PKTS_1519TOMAXOCTETS\t\t0x0158\n#define XGMAC_RX_PKTS_1519TOMAXOCTETSOK\t\t0x0160\n#define XGMAC_RX_PKTS_OVERSIZE\t\t\t0x0168\n#define XGMAC_RX_PKTS_JABBER\t\t\t0x0170\n#define XGMAC_RX_GOODPKTS\t\t\t0x0178\n#define XGMAC_RX_GOODOCTETS\t\t\t0x0180\n#define XGMAC_RX_TOTAL_PKTS\t\t\t0x0188\n#define XGMAC_RX_TOTALOCTETS\t\t\t0x0190\n#define XGMAC_RX_UNICASTPKTS\t\t\t0x0198\n#define XGMAC_RX_MULTICASTPKTS\t\t\t0x01a0\n#define XGMAC_RX_BROADCASTPKTS\t\t\t0x01a8\n#define XGMAC_RX_PRI0PAUSEPKTS\t\t\t0x01b0\n#define XGMAC_RX_PRI1PAUSEPKTS\t\t\t0x01b8\n#define XGMAC_RX_PRI2PAUSEPKTS\t\t\t0x01c0\n#define XGMAC_RX_PRI3PAUSEPKTS\t\t\t0x01c8\n#define XGMAC_RX_PRI4PAUSEPKTS\t\t\t0x01d0\n#define XGMAC_RX_PRI5PAUSEPKTS\t\t\t0x01d8\n#define XGMAC_RX_PRI6PAUSEPKTS\t\t\t0x01e0\n#define XGMAC_RX_PRI7PAUSEPKTS\t\t\t0x01e8\n#define XGMAC_RX_MACCTRLPKTS\t\t\t0x01f0\n#define XGMAC_TX_SENDAPPGOODPKTS\t\t0x01f8\n#define XGMAC_TX_SENDAPPBADPKTS\t\t\t0x0200\n#define XGMAC_RX_1731PKTS\t\t\t0x0208\n#define XGMAC_RX_SYMBOLERRPKTS\t\t\t0x0210\n#define XGMAC_RX_FCSERRPKTS\t\t\t0x0218\n\n#define DSAF_SRAM_INIT_OVER_M 0xff\n#define DSAFV2_SRAM_INIT_OVER_M 0x3ff\n#define DSAF_SRAM_INIT_OVER_S 0\n\n#define DSAF_CFG_EN_S 0\n#define DSAF_CFG_TC_MODE_S 1\n#define DSAF_CFG_CRC_EN_S 2\n#define DSAF_CFG_SBM_INIT_S 3\n#define DSAF_CFG_MIX_MODE_S 4\n#define DSAF_CFG_STP_MODE_S 5\n#define DSAF_CFG_LOCA_ADDR_EN_S 6\n#define DSAFV2_CFG_VLAN_TAG_MODE_S 17\n\n#define DSAF_CNT_CLR_CE_S 0\n#define DSAF_SNAP_EN_S 1\n\n#define HNS_DSAF_PFC_UNIT_CNT_FOR_XGE 41\n#define HNS_DSAF_PFC_UNIT_CNT_FOR_GE_1000 410\n#define HNS_DSAF_PFC_UNIT_CNT_FOR_GE_2500 103\n\n#define DSAF_PFC_UNINT_CNT_M ((1ULL << 9) - 1)\n#define DSAF_PFC_UNINT_CNT_S 0\n\n#define DSAF_MAC_PAUSE_RX_EN_B 2\n#define DSAF_PFC_PAUSE_RX_EN_B 1\n#define DSAF_PFC_PAUSE_TX_EN_B 0\n\n#define DSAF_PPE_QID_CFG_M 0xFF\n#define DSAF_PPE_QID_CFG_S 0\n\n#define DSAF_SW_PORT_TYPE_M 3\n#define DSAF_SW_PORT_TYPE_S 0\n\n#define DSAF_STP_PORT_TYPE_M 7\n#define DSAF_STP_PORT_TYPE_S 0\n\n#define DSAF_INODE_IN_PORT_NUM_M 7\n#define DSAF_INODE_IN_PORT_NUM_S 0\n#define DSAFV2_INODE_IN_PORT1_NUM_M (7ULL << 3)\n#define DSAFV2_INODE_IN_PORT1_NUM_S 3\n#define DSAFV2_INODE_IN_PORT2_NUM_M (7ULL << 6)\n#define DSAFV2_INODE_IN_PORT2_NUM_S 6\n#define DSAFV2_INODE_IN_PORT3_NUM_M (7ULL << 9)\n#define DSAFV2_INODE_IN_PORT3_NUM_S 9\n#define DSAFV2_INODE_IN_PORT4_NUM_M (7ULL << 12)\n#define DSAFV2_INODE_IN_PORT4_NUM_S 12\n#define DSAFV2_INODE_IN_PORT5_NUM_M (7ULL << 15)\n#define DSAFV2_INODE_IN_PORT5_NUM_S 15\n\n#define HNS_DSAF_I4TC_CFG 0x18688688\n#define HNS_DSAF_I8TC_CFG 0x18FAC688\n\n#define DSAF_SBM_CFG_SHCUT_EN_S 0\n#define DSAF_SBM_CFG_EN_S 1\n#define DSAF_SBM_CFG_MIB_EN_S 2\n#define DSAF_SBM_CFG_ECC_INVERT_EN_S 3\n\n#define DSAF_SBM_CFG0_VC1_MAX_BUF_NUM_S 0\n#define DSAF_SBM_CFG0_VC1_MAX_BUF_NUM_M (((1ULL << 10) - 1) << 0)\n#define DSAF_SBM_CFG0_VC0_MAX_BUF_NUM_S 10\n#define DSAF_SBM_CFG0_VC0_MAX_BUF_NUM_M (((1ULL << 10) - 1) << 10)\n#define DSAF_SBM_CFG0_COM_MAX_BUF_NUM_S 20\n#define DSAF_SBM_CFG0_COM_MAX_BUF_NUM_M (((1ULL << 11) - 1) << 20)\n\n#define DSAF_SBM_CFG1_TC4_MAX_BUF_NUM_S 0\n#define DSAF_SBM_CFG1_TC4_MAX_BUF_NUM_M (((1ULL << 10) - 1) << 0)\n#define DSAF_SBM_CFG1_TC0_MAX_BUF_NUM_S 10\n#define DSAF_SBM_CFG1_TC0_MAX_BUF_NUM_M (((1ULL << 10) - 1) << 10)\n\n#define DSAF_SBM_CFG2_SET_BUF_NUM_S 0\n#define DSAF_SBM_CFG2_SET_BUF_NUM_M (((1ULL << 10) - 1) << 0)\n#define DSAF_SBM_CFG2_RESET_BUF_NUM_S 10\n#define DSAF_SBM_CFG2_RESET_BUF_NUM_M (((1ULL << 10) - 1) << 10)\n\n#define DSAF_SBM_CFG3_SET_BUF_NUM_NO_PFC_S 0\n#define DSAF_SBM_CFG3_SET_BUF_NUM_NO_PFC_M (((1ULL << 10) - 1) << 0)\n#define DSAF_SBM_CFG3_RESET_BUF_NUM_NO_PFC_S 10\n#define DSAF_SBM_CFG3_RESET_BUF_NUM_NO_PFC_M (((1ULL << 10) - 1) << 10)\n\n#define DSAFV2_SBM_CFG0_VC1_MAX_BUF_NUM_S 0\n#define DSAFV2_SBM_CFG0_VC1_MAX_BUF_NUM_M (((1ULL << 9) - 1) << 0)\n#define DSAFV2_SBM_CFG0_VC0_MAX_BUF_NUM_S 9\n#define DSAFV2_SBM_CFG0_VC0_MAX_BUF_NUM_M (((1ULL << 9) - 1) << 9)\n#define DSAFV2_SBM_CFG0_COM_MAX_BUF_NUM_S 18\n#define DSAFV2_SBM_CFG0_COM_MAX_BUF_NUM_M (((1ULL << 10) - 1) << 18)\n\n#define DSAFV2_SBM_CFG1_TC4_MAX_BUF_NUM_S 0\n#define DSAFV2_SBM_CFG1_TC4_MAX_BUF_NUM_M (((1ULL << 9) - 1) << 0)\n#define DSAFV2_SBM_CFG1_TC0_MAX_BUF_NUM_S 9\n#define DSAFV2_SBM_CFG1_TC0_MAX_BUF_NUM_M (((1ULL << 9) - 1) << 9)\n\n#define DSAFV2_SBM_CFG2_SET_BUF_NUM_S 0\n#define DSAFV2_SBM_CFG2_SET_BUF_NUM_M (((1ULL << 9) - 1) << 0)\n#define DSAFV2_SBM_CFG2_RESET_BUF_NUM_S 9\n#define DSAFV2_SBM_CFG2_RESET_BUF_NUM_M (((1ULL << 9) - 1) << 9)\n\n#define DSAFV2_SBM_CFG3_SET_BUF_NUM_NO_PFC_S 0\n#define DSAFV2_SBM_CFG3_SET_BUF_NUM_NO_PFC_M (((1ULL << 9) - 1) << 0)\n#define DSAFV2_SBM_CFG3_RESET_BUF_NUM_NO_PFC_S 9\n#define DSAFV2_SBM_CFG3_RESET_BUF_NUM_NO_PFC_M (((1ULL << 9) - 1) << 9)\n\n#define DSAFV2_SBM_CFG4_SET_BUF_NUM_NO_PFC_S 0\n#define DSAFV2_SBM_CFG4_SET_BUF_NUM_NO_PFC_M (((1ULL << 9) - 1) << 0)\n#define DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_S 9\n#define DSAFV2_SBM_CFG4_RESET_BUF_NUM_NO_PFC_M (((1ULL << 9) - 1) << 9)\n\n#define DSAF_CHNS_MASK\t\t\t0x3f000\n#define DSAF_SBM_ROCEE_CFG_CRD_EN_B\t2\n#define SRST_TIME_INTERVAL\t\t20\n#define DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_S 0\n#define DSAFV2_SBM_CFG2_ROCEE_SET_BUF_NUM_M (((1ULL << 8) - 1) << 0)\n#define DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_S 8\n#define DSAFV2_SBM_CFG2_ROCEE_RESET_BUF_NUM_M (((1ULL << 8) - 1) << 8)\n\n#define DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_S (0)\n#define DSAFV2_SBM_CFG2_PPE_SET_BUF_NUM_M (((1ULL << 6) - 1) << 0)\n#define DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_S (6)\n#define DSAFV2_SBM_CFG2_PPE_RESET_BUF_NUM_M (((1ULL << 6) - 1) << 6)\n#define DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_S (12)\n#define DSAFV2_SBM_CFG2_PPE_CFG_USEFUL_NUM_M (((1ULL << 6) - 1) << 12)\n\n#define DSAF_TBL_TCAM_ADDR_S 0\n#define DSAF_TBL_TCAM_ADDR_M ((1ULL << 9) - 1)\n\n#define DSAF_TBL_LINE_ADDR_S 0\n#define DSAF_TBL_LINE_ADDR_M ((1ULL << 15) - 1)\n\n#define DSAF_TBL_MCAST_CFG4_VM128_112_S 0\n#define DSAF_TBL_MCAST_CFG4_VM128_112_M (((1ULL << 7) - 1) << 0)\n#define DSAF_TBL_MCAST_CFG4_ITEM_VLD_S 7\n#define DSAF_TBL_MCAST_CFG4_OLD_EN_S 8\n\n#define DSAF_TBL_MCAST_CFG0_XGE5_0_S 0\n#define DSAF_TBL_MCAST_CFG0_XGE5_0_M (((1ULL << 6) - 1) << 0)\n#define DSAF_TBL_MCAST_CFG0_VM25_0_S 6\n#define DSAF_TBL_MCAST_CFG0_VM25_0_M (((1ULL << 26) - 1) << 6)\n\n#define DSAF_TBL_UCAST_CFG1_OUT_PORT_S 0\n#define DSAF_TBL_UCAST_CFG1_OUT_PORT_M (((1ULL << 8) - 1) << 0)\n#define DSAF_TBL_UCAST_CFG1_DVC_S 8\n#define DSAF_TBL_UCAST_CFG1_MAC_DISCARD_S 9\n#define DSAF_TBL_UCAST_CFG1_ITEM_VLD_S 10\n#define DSAF_TBL_UCAST_CFG1_OLD_EN_S 11\n\n#define DSAF_TBL_LINE_CFG_OUT_PORT_S 0\n#define DSAF_TBL_LINE_CFG_OUT_PORT_M (((1ULL << 8) - 1) << 0)\n#define DSAF_TBL_LINE_CFG_DVC_S 8\n#define DSAF_TBL_LINE_CFG_MAC_DISCARD_S 9\n\n#define DSAF_TBL_PUL_OLD_RSLT_RE_S 0\n#define DSAF_TBL_PUL_MCAST_VLD_S 1\n#define DSAF_TBL_PUL_TCAM_DATA_VLD_S 2\n#define DSAF_TBL_PUL_UCAST_VLD_S 3\n#define DSAF_TBL_PUL_LINE_VLD_S 4\n#define DSAF_TBL_PUL_TCAM_LOAD_S 5\n#define DSAF_TBL_PUL_LINE_LOAD_S 6\n\n#define DSAF_TBL_DFX_LINE_LKUP_NUM_EN_S 0\n#define DSAF_TBL_DFX_UC_LKUP_NUM_EN_S 1\n#define DSAF_TBL_DFX_MC_LKUP_NUM_EN_S 2\n#define DSAF_TBL_DFX_BC_LKUP_NUM_EN_S 3\n#define DSAF_TBL_DFX_RAM_ERR_INJECT_EN_S 4\n\n#define DSAF_VOQ_BP_ALL_DOWNTHRD_S 0\n#define DSAF_VOQ_BP_ALL_DOWNTHRD_M (((1ULL << 10) - 1) << 0)\n#define DSAF_VOQ_BP_ALL_UPTHRD_S 10\n#define DSAF_VOQ_BP_ALL_UPTHRD_M (((1ULL << 10) - 1) << 10)\n\n#define DSAF_XGE_GE_WORK_MODE_S 0\n#define DSAF_XGE_GE_LOOPBACK_S 1\n\n#define DSAF_FC_XGE_TX_PAUSE_S 0\n#define DSAF_REGS_XGE_CNT_CAR_S 1\n\n#define PPE_CFG_QID_MODE_DEF_QID_S\t0\n#define PPE_CFG_QID_MODE_DEF_QID_M\t(0xff << PPE_CFG_QID_MODE_DEF_QID_S)\n\n#define PPE_CFG_QID_MODE_CF_QID_MODE_S\t8\n#define PPE_CFG_QID_MODE_CF_QID_MODE_M\t(0x7 << PPE_CFG_QID_MODE_CF_QID_MODE_S)\n\n#define PPEV2_CFG_RSS_TBL_4N0_S\t0\n#define PPEV2_CFG_RSS_TBL_4N0_M\t(((1UL << 5) - 1) << PPEV2_CFG_RSS_TBL_4N0_S)\n\n#define PPEV2_CFG_RSS_TBL_4N1_S\t8\n#define PPEV2_CFG_RSS_TBL_4N1_M\t(((1UL << 5) - 1) << PPEV2_CFG_RSS_TBL_4N1_S)\n\n#define PPEV2_CFG_RSS_TBL_4N2_S\t16\n#define PPEV2_CFG_RSS_TBL_4N2_M\t(((1UL << 5) - 1) << PPEV2_CFG_RSS_TBL_4N2_S)\n\n#define PPEV2_CFG_RSS_TBL_4N3_S\t24\n#define PPEV2_CFG_RSS_TBL_4N3_M\t(((1UL << 5) - 1) << PPEV2_CFG_RSS_TBL_4N3_S)\n\n#define DSAFV2_SERDES_LBK_EN_B  8\n#define DSAFV2_SERDES_LBK_QID_S 0\n#define DSAFV2_SERDES_LBK_QID_M\t(((1UL << 8) - 1) << DSAFV2_SERDES_LBK_QID_S)\n\n#define PPE_CNT_CLR_CE_B\t0\n#define PPE_CNT_CLR_SNAP_EN_B\t1\n\n#define PPE_INT_GAPTIME_B\t0\n#define PPE_INT_GAPTIME_M\t0x3ff\n\n#define PPE_COMMON_CNT_CLR_CE_B\t0\n#define PPE_COMMON_CNT_CLR_SNAP_EN_B\t1\n#define RCB_COM_TSO_MODE_B\t0\n#define RCB_COM_CFG_FNA_B\t1\n#define RCB_COM_CFG_FA_B\t0\n\n#define GMAC_DUPLEX_TYPE_B 0\n\n#define GMAC_TX_WATER_LINE_MASK\t\t((1UL << 8) - 1)\n#define GMAC_TX_WATER_LINE_SHIFT\t0\n\n#define GMAC_FC_TX_TIMER_S 0\n#define GMAC_FC_TX_TIMER_M 0xffff\n\n#define GMAC_MAX_FRM_SIZE_S 0\n#define GMAC_MAX_FRM_SIZE_M 0xffff\n\n#define GMAC_PORT_MODE_S\t0\n#define GMAC_PORT_MODE_M\t0xf\n\n#define GMAC_RGMII_1000M_DELAY_B\t4\n#define GMAC_MII_TX_EDGE_SEL_B\t\t5\n#define GMAC_FIFO_ERR_AUTO_RST_B\t6\n#define GMAC_DBG_CLK_LOS_MSK_B\t\t7\n\n#define GMAC_PORT_RX_EN_B\t1\n#define GMAC_PORT_TX_EN_B\t2\n\n#define GMAC_PAUSE_EN_RX_FDFC_B 0\n#define GMAC_PAUSE_EN_TX_FDFC_B 1\n#define GMAC_PAUSE_EN_TX_HDFC_B 2\n\n#define GMAC_SHORT_RUNTS_THR_S 0\n#define GMAC_SHORT_RUNTS_THR_M 0x1f\n\n#define GMAC_AN_NEG_STAT_FD_B\t\t5\n#define GMAC_AN_NEG_STAT_HD_B\t\t6\n#define GMAC_AN_NEG_STAT_RF1_DUPLIEX_B\t12\n#define GMAC_AN_NEG_STAT_RF2_B\t\t13\n\n#define GMAC_AN_NEG_STAT_NP_LNK_OK_B\t15\n#define GMAC_AN_NEG_STAT_RX_SYNC_OK_B\t20\n#define GMAC_AN_NEG_STAT_AN_DONE_B\t21\n\n#define GMAC_AN_NEG_STAT_PS_S\t\t7\n#define GMAC_AN_NEG_STAT_PS_M\t\t(0x3 << GMAC_AN_NEG_STAT_PS_S)\n\n#define GMAC_AN_NEG_STAT_SPEED_S\t10\n#define GMAC_AN_NEG_STAT_SPEED_M\t(0x3 << GMAC_AN_NEG_STAT_SPEED_S)\n\n#define GMAC_TX_AN_EN_B\t\t5\n#define GMAC_TX_CRC_ADD_B\t6\n#define GMAC_TX_PAD_EN_B\t7\n\n#define GMAC_LINE_LOOPBACK_B\t0\n\n#define GMAC_LP_REG_CF_EXT_DRV_LP_B\t1\n#define GMAC_LP_REG_CF2MI_LP_EN_B\t2\n\n#define GMAC_MODE_CHANGE_EB_B\t0\n#define GMAC_UC_MATCH_EN_B\t0\n#define GMAC_ADDR_EN_B\t\t16\n\n#define GMAC_RECV_CTRL_STRIP_PAD_EN_B\t3\n#define GMAC_RECV_CTRL_RUNT_PKT_EN_B\t4\n\n#define GMAC_TX_LOOP_PKT_HIG_PRI_B\t0\n#define GMAC_TX_LOOP_PKT_EN_B\t\t1\n\n#define XGMAC_PORT_MODE_TX_S\t\t0x0\n#define XGMAC_PORT_MODE_TX_M\t\t(0x3 << XGMAC_PORT_MODE_TX_S)\n#define XGMAC_PORT_MODE_TX_40G_B\t0x3\n#define XGMAC_PORT_MODE_RX_S\t\t0x4\n#define XGMAC_PORT_MODE_RX_M\t\t(0x3 << XGMAC_PORT_MODE_RX_S)\n#define XGMAC_PORT_MODE_RX_40G_B\t0x7\n\n#define XGMAC_ENABLE_TX_B\t\t0\n#define XGMAC_ENABLE_RX_B\t\t1\n\n#define XGMAC_UNIDIR_EN_B\t\t0\n#define XGMAC_RF_TX_EN_B\t\t1\n#define XGMAC_LF_RF_INSERT_S\t\t2\n#define XGMAC_LF_RF_INSERT_M\t\t(0x3 << XGMAC_LF_RF_INSERT_S)\n\n#define XGMAC_CTL_TX_FCS_B\t\t0\n#define XGMAC_CTL_TX_PAD_B\t\t1\n#define XGMAC_CTL_TX_PREAMBLE_TRANS_B\t3\n#define XGMAC_CTL_TX_UNDER_MIN_ERR_B\t4\n#define XGMAC_CTL_TX_TRUNCATE_B\t\t5\n#define XGMAC_CTL_TX_1588_B\t\t8\n#define XGMAC_CTL_TX_1731_B\t\t9\n#define XGMAC_CTL_TX_PFC_B\t\t10\n#define XGMAC_CTL_RX_FCS_B\t\t16\n#define XGMAC_CTL_RX_FCS_STRIP_B\t17\n#define XGMAC_CTL_RX_PREAMBLE_TRANS_B\t19\n#define XGMAC_CTL_RX_UNDER_MIN_ERR_B\t20\n#define XGMAC_CTL_RX_TRUNCATE_B\t\t21\n#define XGMAC_CTL_RX_1588_B\t\t24\n#define XGMAC_CTL_RX_1731_B\t\t25\n#define XGMAC_CTL_RX_PFC_B\t\t26\n\n#define XGMAC_PMA_FEC_CTL_TX_B\t\t0\n#define XGMAC_PMA_FEC_CTL_RX_B\t\t1\n#define XGMAC_PMA_FEC_CTL_ERR_EN\t2\n#define XGMAC_PMA_FEC_CTL_ERR_SH\t3\n\n#define XGMAC_PAUSE_CTL_TX_B\t\t0\n#define XGMAC_PAUSE_CTL_RX_B\t\t1\n#define XGMAC_PAUSE_CTL_RSP_MODE_B\t2\n#define XGMAC_PAUSE_CTL_TX_XOFF_B\t3\n\nstatic inline void dsaf_write_reg(u8 __iomem *base, u32 reg, u32 value)\n{\n\twritel(value, base + reg);\n}\n\n#define dsaf_write_dev(a, reg, value) \\\n\tdsaf_write_reg((a)->io_base, (reg), (value))\n\nstatic inline u32 dsaf_read_reg(u8 __iomem *base, u32 reg)\n{\n\treturn readl(base + reg);\n}\n\nstatic inline void dsaf_write_syscon(struct regmap *base, u32 reg, u32 value)\n{\n\tregmap_write(base, reg, value);\n}\n\nstatic inline int dsaf_read_syscon(struct regmap *base, u32 reg, u32 *val)\n{\n\treturn regmap_read(base, reg, val);\n}\n\n#define dsaf_read_dev(a, reg) \\\n\tdsaf_read_reg((a)->io_base, (reg))\n\n#define dsaf_set_field(origin, mask, shift, val) \\\n\tdo { \\\n\t\t(origin) &= (~(mask)); \\\n\t\t(origin) |= (((val) << (shift)) & (mask)); \\\n\t} while (0)\n\n#define dsaf_set_bit(origin, shift, val) \\\n\tdsaf_set_field((origin), (1ull << (shift)), (shift), (val))\n\nstatic inline void dsaf_set_reg_field(u8 __iomem *base, u32 reg, u32 mask,\n\t\t\t\t      u32 shift, u32 val)\n{\n\tu32 origin = dsaf_read_reg(base, reg);\n\n\tdsaf_set_field(origin, mask, shift, val);\n\tdsaf_write_reg(base, reg, origin);\n}\n\n#define dsaf_set_dev_field(dev, reg, mask, shift, val) \\\n\tdsaf_set_reg_field((dev)->io_base, (reg), (mask), (shift), (val))\n\n#define dsaf_set_dev_bit(dev, reg, bit, val) \\\n\tdsaf_set_reg_field((dev)->io_base, (reg), (1ull << (bit)), (bit), (val))\n\n#define dsaf_get_field(origin, mask, shift) (((origin) & (mask)) >> (shift))\n\n#define dsaf_get_bit(origin, shift) \\\n\tdsaf_get_field((origin), (1ull << (shift)), (shift))\n\nstatic inline u32 dsaf_get_reg_field(u8 __iomem *base, u32 reg, u32 mask,\n\t\t\t\t     u32 shift)\n{\n\tu32 origin;\n\n\torigin = dsaf_read_reg(base, reg);\n\treturn dsaf_get_field(origin, mask, shift);\n}\n\n#define dsaf_get_dev_field(dev, reg, mask, shift) \\\n\tdsaf_get_reg_field((dev)->io_base, (reg), (mask), (shift))\n\n#define dsaf_get_dev_bit(dev, reg, bit) \\\n\tdsaf_get_reg_field((dev)->io_base, (reg), (1ull << (bit)), (bit))\n\n#define dsaf_write_b(addr, data)\\\n\twriteb((data), (__iomem u8 *)(addr))\n#define dsaf_read_b(addr)\\\n\treadb((__iomem u8 *)(addr))\n\n#define hns_mac_reg_read64(drv, offset) \\\n\treadq((__iomem void *)(((drv)->io_base + 0xc00 + (offset))))\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}