===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4726 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4368 ( 22.0%)    0.4368 ( 29.7%)  FIR Parser
    0.8534 ( 42.9%)    0.4982 ( 33.8%)  'firrtl.circuit' Pipeline
    0.1496 (  7.5%)    0.0830 (  5.6%)    'firrtl.module' Pipeline
    0.1496 (  7.5%)    0.0830 (  5.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0128 (  0.6%)    0.0128 (  0.9%)    InferWidths
    0.0521 (  2.6%)    0.0521 (  3.5%)    LowerFIRRTLTypes
    0.5764 ( 29.0%)    0.3061 ( 20.8%)    'firrtl.module' Pipeline
    0.0930 (  4.7%)    0.0523 (  3.6%)      ExpandWhens
    0.4833 ( 24.3%)    0.2537 ( 17.2%)      SimpleCanonicalizer
    0.0412 (  2.1%)    0.0412 (  2.8%)    IMConstProp
    0.0035 (  0.2%)    0.0035 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0044 (  0.2%)    0.0024 (  0.2%)    'firrtl.module' Pipeline
    0.0044 (  0.2%)    0.0024 (  0.2%)      CheckWidths
    0.1673 (  8.4%)    0.1673 ( 11.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3222 ( 16.2%)    0.1769 ( 12.0%)  'hw.module' Pipeline
    0.0069 (  0.3%)    0.0060 (  0.4%)    HWCleanup
    0.1598 (  8.0%)    0.0865 (  5.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1555 (  7.8%)    0.0843 (  5.7%)    SimpleCanonicalizer
    0.0201 (  1.0%)    0.0201 (  1.4%)  HWLegalizeNames
    0.0351 (  1.8%)    0.0197 (  1.3%)  'hw.module' Pipeline
    0.0351 (  1.8%)    0.0197 (  1.3%)    PrettifyVerilog
    0.1526 (  7.7%)    0.1526 ( 10.4%)  Output
    0.0009 (  0.0%)    0.0009 (  0.1%)  Rest
    1.9887 (100.0%)    1.4726 (100.0%)  Total

{
  totalTime: 1.485,
  maxMemory: 93233152
}
