# Generated by Yosys 0.53+11 (git sha1 55bd950af, g++ 9.4.0-1ubuntu1~20.04.2 -fPIC -O3)

.model top
.inputs clk RX
.outputs TX LED
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=RX O=RX_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=RX_SB_LUT4_I3_O E=rxb.urx1.os_tick Q=RX_SB_LUT4_I3_O_SB_DFFE_D_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=RX_SB_LUT4_I3_O_SB_DFFE_D_Q E=rxb.urx1.os_tick Q=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1] I2=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1] I3=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] O=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110011000011
.gate SB_LUT4 I0=rxb.urx1.os_tick I1=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1] I2=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[1] I3=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] O=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101010101000
.gate SB_DFFE C=clk D=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_D E=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O Q=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] O=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFE C=clk D=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O E=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O Q=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=txb.utx1.tx_state[3] I2=txb.utx1.tx_state[2] I3=txb.utx1.tx_shift[0] O=TX
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111100000011
.gate SB_DFFESR C=clk D=ctrl_S_SB_DFFESR_Q_D[0] E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=ctrl_S[1] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=ctrl_S_SB_DFFESR_Q_1_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=ctrl_S[2] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0] I1=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1] I2=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=ctrl_S_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101010101010
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=rxb._b[3] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] O=ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001101100000000
.gate SB_DFFESR C=clk D=ctrl_S_SB_DFFESR_Q_2_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=ctrl_S[3] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=ctrl_S_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101100101001
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=ctrl_S_SB_DFFESR_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000100001
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] O=ctrl_S_SB_DFFESR_Q_D[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101010011010110
.gate SB_DFFESS C=clk D=ctrl_S_SB_DFFESS_Q_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=ctrl_S[0] S=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
.gate SB_LUT4 I0=ctrl_S_SB_DFFESS_Q_D_SB_LUT4_O_I0[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=ctrl_S_SB_DFFESS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101010101010101
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=ctrl_S_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111111010110
.gate SB_DFFE C=clk D=put_SB_DFFE_Q_D[0] E=put_SB_DFFE_Q_E Q=put
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=put_SB_DFFE_Q_D[0] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2[2] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=put_SB_DFFE_Q_D_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=txb.tx1_start I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2[2] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111111111001111
.gate SB_LUT4 I0=$false I1=txb.tx1_start I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2[2] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000110000
.gate SB_DFFSR C=clk D=$true Q=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[1] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=txb.utx1.tx_state[3] I1=txb.utx1.tx_state[2] I2=txb.utx1.tx_state[1] I3=txb.utx1.tx_state[0] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=txb._b[3] I1=txb._e[3] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[2] I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[3] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=txb._e[1] I1=txb._b[1] I2=txb._b[0] I3=txb._e[0] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=txb._b[4] I1=txb._e[4] I2=txb._e[2] I3=txb._b[2] O=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$false I1=$false I2=ctrl_S[3] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I1[1] O=put_SB_DFFE_Q_D[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$false I1=put_SB_DFFE_Q_E_SB_LUT4_O_I1[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=put_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000000000
.gate SB_LUT4 I0=$false I1=$false I2=ctrl_S[3] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I1[1] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=$false I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=put_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=rst_cnt[15] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010001110101111
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._b[3] I2=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$false I1=rxb._b[0] I2=rxb._e[0] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._e[2] I2=rxb._b[1] I3=rxb._e[1] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=rxb._e[4] I2=rxb._b[4] I3=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100001100000000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._e[2] I2=rxb._b[1] I3=rxb._e[1] O=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000010111011
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_D Q=rst_cnt[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_1_D Q=rst_cnt[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_10_D Q=rst_cnt[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[5] I3=rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[4]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_11_D Q=rst_cnt[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[4] I3=rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_11_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[3]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_12_D Q=rst_cnt[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[3] I3=rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_12_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[2]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_13_D Q=rst_cnt[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[2] I3=rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt[0] CO=rst_cnt_SB_DFF_Q_13_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[1]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_14_D Q=rst_cnt[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[1] I3=rst_cnt[0] O=rst_cnt_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_15_D Q=rst_cnt[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rst_cnt[0] O=rst_cnt_SB_DFF_Q_15_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[14] I3=rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[13]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_2_D Q=rst_cnt[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[13] I3=rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_2_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[12]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_3_D Q=rst_cnt[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[12] I3=rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_3_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[11]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_4_D Q=rst_cnt[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[11] I3=rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_4_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[10]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_5_D Q=rst_cnt[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[10] I3=rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_5_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[9]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_6_D Q=rst_cnt[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[9] I3=rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_6_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[8]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_7_D Q=rst_cnt[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[8] I3=rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_7_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[7]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_8_D Q=rst_cnt[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[7] I3=rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_8_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[6]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rst_cnt_SB_DFF_Q_9_D Q=rst_cnt[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[6] I3=rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_10_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_9_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[5]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=rst_cnt[15] I3=rst_cnt_SB_DFF_Q_D_SB_LUT4_O_I3 O=rst_cnt_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rst_cnt_SB_DFF_Q_1_D_SB_LUT4_O_I3 CO=rst_cnt_SB_DFF_Q_D_SB_LUT4_O_I3 I0=$false I1=rst_cnt[14]
.attr src "uart_terminal.v:82.16-82.27|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._b_SB_DFFE_Q_D E=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O Q=rxb._b[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb._b_SB_DFFE_Q_1_D E=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O Q=rxb._b[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[3] I3=rxb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=rxb._b_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=rxb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=$false I1=rxb._b[2]
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._b_SB_DFFE_Q_2_D E=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O Q=rxb._b[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[2] I3=rxb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=rxb._b_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._b[0] CO=rxb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=$false I1=rxb._b[1]
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._b_SB_DFFE_Q_3_D E=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O Q=rxb._b[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[1] I3=rxb._b[0] O=rxb._b_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=rxb._b_SB_DFFE_Q_4_D E=put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O Q=rxb._b[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxb._b[0] O=rxb._b_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[4] I3=rxb._b_SB_DFFE_Q_D_SB_LUT4_O_I3 O=rxb._b_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=rxb._b_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=rxb._b[3]
.attr src "uart_rx_buf.v:68.15-68.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._e_SB_DFFE_Q_D E=rxb.urx1.rx_ready Q=rxb._e[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb._e_SB_DFFE_Q_1_D E=rxb.urx1.rx_ready Q=rxb._e[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[3] I3=rxb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=rxb._e_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=rxb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=$false I1=rxb._e[2]
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._e_SB_DFFE_Q_2_D E=rxb.urx1.rx_ready Q=rxb._e[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[2] I3=rxb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=rxb._e_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._e[0] CO=rxb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=$false I1=rxb._e[1]
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb._e_SB_DFFE_Q_3_D E=rxb.urx1.rx_ready Q=rxb._e[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[1] I3=rxb._e[0] O=rxb._e_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=rxb._e_SB_DFFE_Q_4_D E=rxb.urx1.rx_ready Q=rxb._e[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:66.1-87.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxb._e[0] O=rxb._e_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[4] I3=rxb._e_SB_DFFE_Q_D_SB_LUT4_O_I3 O=rxb._e_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=rxb._e_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=rxb._e[3]
.attr src "uart_rx_buf.v:82.15-82.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[0]_SB_DFFE_Q_E Q=rxb.rbuf[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[0]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=rxb._e[1] I2=rxb._e[0] I3=rxb.urx1.rx_ready O=rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=rxb.rbuf[0][6] I1=rxb.rbuf[1][6] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[0]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=rxb._b[2] I1=rxb.rbuf[0]_SB_LUT4_I0_O[1] I2=rxb.rbuf[0]_SB_LUT4_I0_O[2] I3=rxb.rbuf[0]_SB_LUT4_I0_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[7]_SB_LUT4_I1_1_O[2] I3=rxb.rbuf[7]_SB_LUT4_I1_1_O[3] O=rxb.rbuf[0]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010001010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[10]_SB_DFFE_Q_E Q=rxb.rbuf[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[10]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[11]_SB_DFFE_Q_E Q=rxb.rbuf[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[11]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=rxb.rbuf[11][5] I1=rxb.rbuf[10][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[9]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[11][4] I2=rxb.rbuf[10][4] I3=rxb._b[0] O=rxb.rbuf[9]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=rxb.rbuf[11][6] I2=rxb.rbuf[10][6] I3=rxb._b[0] O=rxb.rbuf[8]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=$false I1=rxb.rbuf[11][7] I2=rxb.rbuf[10][7] I3=rxb._b[0] O=rxb.rbuf[8]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[12]_SB_DFFE_Q_E Q=rxb.rbuf[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[12]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=rxb.rbuf[12][5] I1=rxb.rbuf[13][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[12]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=rxb.rbuf[12]_SB_LUT4_I0_O[2] I3=rxb.rbuf[12]_SB_LUT4_I0_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010100010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[13]_SB_DFFE_Q_E Q=rxb.rbuf[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[13]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rxb.rbuf[13][4] I1=rxb.rbuf[12][4] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[13]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=rxb.rbuf[13][7] I1=rxb.rbuf[12][7] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[15]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000010100000011
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=rxb.rbuf[13]_SB_LUT4_I0_O[2] I3=rxb.rbuf[13]_SB_LUT4_I0_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=$false I1=rxb.rbuf[13][6] I2=rxb.rbuf[12][6] I3=rxb._b[0] O=rxb.rbuf[13]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=rxb.rbuf[13]_SB_LUT4_I1_O[2] I3=rxb.rbuf[13]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000010100010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[14]_SB_DFFE_Q_E Q=rxb.rbuf[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[14]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=rxb.rbuf[14][5] I1=rxb.rbuf[15][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[12]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000010100000
.gate SB_LUT4 I0=rxb.rbuf[14][4] I1=rxb.rbuf[15][4] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[13]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000010100000
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[15]_SB_DFFE_Q_E Q=rxb.rbuf[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[15]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rxb.rbuf[15][7] I1=rxb.rbuf[14][7] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[15]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000000110000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb.rbuf[15]_SB_LUT4_I0_O[1] I2=rxb.rbuf[15]_SB_LUT4_I0_O[2] I3=rxb.rbuf[15]_SB_LUT4_I0_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000001010111
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=rxb.rbuf[8]_SB_LUT4_I1_1_O[2] I3=rxb.rbuf[8]_SB_LUT4_I1_1_O[3] O=rxb.rbuf[15]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[15][6] I2=rxb.rbuf[14][6] I3=rxb._b[0] O=rxb.rbuf[13]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[1]_SB_DFFE_Q_E Q=rxb.rbuf[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[1]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[1] I3=rxb._e[0] O=rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_LUT4 I0=rxb.rbuf[1][5] I1=rxb.rbuf[0][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[3]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=rxb.rbuf[1][4] I2=rxb.rbuf[3][4] I3=rxb._b[1] O=rxb.rbuf[1]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=rxb.rbuf[1][7] I2=rxb.rbuf[3][7] I3=rxb._b[1] O=rxb.rbuf[1]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[1]_SB_LUT4_I1_1_O[2] I3=rxb.rbuf[1]_SB_LUT4_I1_1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[1]_SB_LUT4_I1_O[2] I3=rxb.rbuf[1]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[2]_SB_DFFE_Q_E Q=rxb.rbuf[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[2]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=rxb._e[1] I2=rxb._e[0] I3=rxb.urx1.rx_ready O=rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[2][4] I2=rxb.rbuf[0][4] I3=rxb._b[1] O=rxb.rbuf[1]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[2][7] I2=rxb.rbuf[0][7] I3=rxb._b[1] O=rxb.rbuf[1]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[3]_SB_DFFE_Q_E Q=rxb.rbuf[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[3]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$false I1=$false I2=rxb._e[1] I3=rxb._e[0] O=rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rxb.rbuf[3][5] I1=rxb.rbuf[2][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[3]_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=rxb.rbuf[3][6] I1=rxb.rbuf[2][6] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[0]_SB_LUT4_I0_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=rxb.rbuf[3]_SB_LUT4_I0_O[2] I3=rxb.rbuf[3]_SB_LUT4_I0_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010101010100
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[4]_SB_DFFE_Q_E Q=rxb.rbuf[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[4]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[4][5] I2=rxb.rbuf[5][5] I3=rxb._b[0] O=rxb.rbuf[4]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=rxb.rbuf[4][6] I2=rxb.rbuf[6][6] I3=rxb._b[1] O=rxb.rbuf[7]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=rxb.rbuf[4]_SB_LUT4_I1_O[2] I3=rxb.rbuf[4]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100000101010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[5]_SB_DFFE_Q_E Q=rxb.rbuf[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[5]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[5][7] I2=rxb.rbuf[7][7] I3=rxb._b[1] O=rxb.rbuf[5]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[5]_SB_LUT4_I1_O[2] I3=rxb.rbuf[5]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010001010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[6]_SB_DFFE_Q_E Q=rxb.rbuf[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[6]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011000000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[6][5] I2=rxb.rbuf[7][5] I3=rxb._b[0] O=rxb.rbuf[4]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=rxb.rbuf[6][4] I2=rxb.rbuf[4][4] I3=rxb._b[1] O=rxb.rbuf[7]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[6][7] I2=rxb.rbuf[4][7] I3=rxb._b[1] O=rxb.rbuf[5]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[7]_SB_DFFE_Q_E Q=rxb.rbuf[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[7]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[7][4] I2=rxb.rbuf[5][4] I3=rxb._b[1] O=rxb.rbuf[7]_SB_LUT4_I1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[7][6] I2=rxb.rbuf[5][6] I3=rxb._b[1] O=rxb.rbuf[7]_SB_LUT4_I1_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[7]_SB_LUT4_I1_O[2] I3=rxb.rbuf[7]_SB_LUT4_I1_O[3] O=rxb.rbuf[7]_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010001010
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[8]_SB_DFFE_Q_E Q=rxb.rbuf[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=rxb._e[3] I2=rxb._e[2] I3=rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[2] O=rxb.rbuf[8]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[8][6] I2=rxb.rbuf[9][6] I3=rxb._b[0] O=rxb.rbuf[8]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=rxb.rbuf[8][7] I2=rxb.rbuf[9][7] I3=rxb._b[0] O=rxb.rbuf[8]_SB_LUT4_I1_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=rxb.rbuf[8]_SB_LUT4_I1_O[2] I3=rxb.rbuf[8]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[0] E=rxb.rbuf[9]_SB_DFFE_Q_E Q=rxb.rbuf[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=rxb._e[3] I1=rxb._e[2] I2=rxb.urx1.rx_ready I3=rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[3] O=rxb.rbuf[9]_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_LUT4 I0=rxb.rbuf[9][5] I1=rxb.rbuf[8][5] I2=rxb._b[1] I3=rxb._b[0] O=rxb.rbuf[9]_SB_LUT4_I0_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$false I1=rxb._b[2] I2=rxb.rbuf[9]_SB_LUT4_I0_O[1] I3=rxb.rbuf[9]_SB_LUT4_I0_O[2] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$false I1=rxb.rbuf[9][4] I2=rxb.rbuf[8][4] I3=rxb._b[0] O=rxb.rbuf[9]_SB_LUT4_I1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100001111
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=rxb.rbuf[9]_SB_LUT4_I1_O[2] I3=rxb.rbuf[9]_SB_LUT4_I1_O[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_DFFESR C=clk D=rxb.urx1.os_cnt_SB_DFFESR_Q_D E=rxb.urx1.os_tick Q=rxb.urx1.os_cnt[2] R=rxb.urx1.os_cnt_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=rxb.urx1.os_cnt_SB_DFFESR_Q_1_D E=rxb.urx1.os_tick Q=rxb.urx1.os_cnt[1] R=rxb.urx1.os_cnt_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.os_cnt[1] I3=rxb.urx1.os_cnt[0] O=rxb.urx1.os_cnt_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:94.41-94.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=rxb.urx1.os_cnt_SB_DFFESR_Q_2_D E=rxb.urx1.os_tick Q=rxb.urx1.os_cnt[0] R=rxb.urx1.os_cnt_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxb.urx1.os_cnt[0] O=rxb.urx1.os_cnt_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.os_cnt[2] I3=rxb.urx1.os_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 O=rxb.urx1.os_cnt_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:94.41-94.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.os_cnt[0] CO=rxb.urx1.os_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.os_cnt[1]
.attr src "uart_rx.v:94.41-94.54|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_state[1] I3=rxb.urx1.rx_state[0] O=rxb.urx1.os_cnt_SB_DFFESR_Q_R[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_state[1] I3=rxb.urx1.rx_state[0] O=rxb.urx1.os_cnt_SB_DFFESR_Q_R[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010001000101
.gate SB_DFF C=clk D=rxb.urx1.os_tick_SB_DFF_Q_D Q=rxb.urx1.os_tick
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_CARRY CI=rxb.urx1.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI CO=rxb.urx1.os_tick_SB_DFF_Q_D I0=$false I1=rxb.urx1.tickgen.acc[14]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3 CO=rxb.urx1.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI I0=$false I1=rxb.urx1.tickgen.acc[13]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data_SB_DFFE_Q_D E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[7] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[6] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[5] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[4] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[3] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[2] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=rxb.urx1.rx_data[1] E=rxb.urx1.rx_data_SB_DFFE_Q_E Q=rxb.urx1.rx_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] O=rxb.urx1.rx_data_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_DFFESR C=clk D=$true E=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E Q=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] R=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=rxb.urx1.os_tick I2=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1] I3=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] O=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000001100
.gate SB_LUT4 I0=$false I1=$false I2=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1] I3=RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] O=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I1=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I2=rxb.urx1.os_cnt_SB_DFFESR_Q_R[2] I3=rxb.urx1.os_cnt_SB_DFFESR_Q_R[3] O=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111100
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] I3=rxb.urx1.rx_state[0] O=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.rx_state[3] I3=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] O=rxb.urx1.rx_data_SB_DFFE_Q_E
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=rxb.urx1.os_tick I1=rxb.urx1.os_cnt[2] I2=rxb.urx1.os_cnt[1] I3=rxb.urx1.os_cnt[0] O=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010000000000000
.gate SB_DFF C=clk D=rxb.urx1.rx_ready_SB_DFF_Q_D Q=rxb.urx1.rx_ready
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=rxb.urx1.rx_state[1] I2=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] I3=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[2] O=rxb.urx1.rx_ready_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100000000000000
.gate SB_DFFESR C=clk D=rxb.urx1.rx_state_SB_DFFESR_Q_D E=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O Q=rxb.urx1.rx_state[0] R=rxb.urx1.rx_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=rxb.urx1.rx_state_SB_DFFESR_Q_1_D E=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O Q=rxb.urx1.rx_state[1] R=rxb.urx1.rx_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_state[1] I3=rxb.urx1.rx_state[0] O=rxb.urx1.rx_state_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101010100000
.gate SB_DFFESR C=clk D=rxb.urx1.rx_state_SB_DFFESR_Q_2_D E=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O Q=rxb.urx1.rx_state[2] R=rxb.urx1.rx_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_state[1] I3=rxb.urx1.rx_state[0] O=rxb.urx1.rx_state_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010100010001000
.gate SB_DFFESR C=clk D=rxb.urx1.rx_state_SB_DFFESR_Q_3_D E=rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O Q=rxb.urx1.rx_state[3] R=rxb.urx1.rx_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_rx.v:78.1-124.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=rxb.urx1.rx_state[3] I1=rxb.urx1.rx_state[2] I2=rxb.urx1.rx_state[1] I3=rxb.urx1.rx_state[0] O=rxb.urx1.rx_state_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101110101010
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.rx_state[0] I3=rxb.urx1.rx_state_SB_DFFESR_Q_R[1] O=rxb.urx1.rx_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=rxb.urx1.rx_state[3] I2=rxb.urx1.rx_state[2] I3=rxb.urx1.rx_state[1] O=rxb.urx1.rx_state_SB_DFFESR_Q_R[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100110000
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_D Q=rxb.urx1.tickgen.acc[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_1_D Q=rxb.urx1.tickgen.acc[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_10_D Q=rxb.urx1.tickgen.acc[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[4] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_10_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[3]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_11_D Q=rxb.urx1.tickgen.acc[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[3] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_11_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_11_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[2]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_12_D Q=rxb.urx1.tickgen.acc[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[2] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_12_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc[0] CO=rxb.urx1.tickgen.acc_SB_DFF_Q_12_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[1]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_13_D Q=rxb.urx1.tickgen.acc[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[1] I3=rxb.urx1.tickgen.acc[0] O=rxb.urx1.tickgen.acc_SB_DFF_Q_13_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_14_D Q=rxb.urx1.tickgen.acc[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rxb.urx1.tickgen.acc[0] O=rxb.urx1.tickgen.acc_SB_DFF_Q_14_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[13] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_1_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[12]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_2_D Q=rxb.urx1.tickgen.acc[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[12] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_2_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[11]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_3_D Q=rxb.urx1.tickgen.acc[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[11] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_3_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[10]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_4_D Q=rxb.urx1.tickgen.acc[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[10] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_4_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[9]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_5_D Q=rxb.urx1.tickgen.acc[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[9] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_5_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[8]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_6_D Q=rxb.urx1.tickgen.acc[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[8] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_6_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[7]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_7_D Q=rxb.urx1.tickgen.acc[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[7] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_7_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[6]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_8_D Q=rxb.urx1.tickgen.acc[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$true I2=rxb.urx1.tickgen.acc[6] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_8_D_SB_LUT4_O_I3 I0=$false I1=rxb.urx1.tickgen.acc[5]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFF C=clk D=rxb.urx1.tickgen.acc_SB_DFF_Q_9_D Q=rxb.urx1.tickgen.acc[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[5] I3=rxb.urx1.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3 O=rxb.urx1.tickgen.acc_SB_DFF_Q_9_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=rxb.urx1.tickgen.acc_SB_DFF_Q_10_D_SB_LUT4_O_I3 CO=rxb.urx1.tickgen.acc_SB_DFF_Q_9_D_SB_LUT4_O_I3 I0=$true I1=rxb.urx1.tickgen.acc[4]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=rxb.urx1.tickgen.acc[14] I3=rxb.urx1.os_tick_SB_DFF_Q_D_SB_CARRY_CO_CI O=rxb.urx1.tickgen.acc_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[0] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_1_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[1] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=tx_data_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001000100010
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_2_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[2] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ctrl_S_SB_DFFESR_Q_D[0] I1=ctrl_S_SB_DFFESR_Q_D[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=tx_data_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111011101110
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_3_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[3] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] O=tx_data_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010110000
.gate SB_LUT4 I0=$false I1=ctrl_S[3] I2=ctrl_S[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000001100000000
.gate SB_LUT4 I0=$false I1=ctrl_S[3] I2=ctrl_S[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000110000000000
.gate SB_LUT4 I0=rxb._b[3] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100100001000000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001000010000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0] I1=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1] I2=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=rxb._b[3] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101011001111
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[6][1] I2=rxb.rbuf[7][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010001000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[4][1] I2=rxb.rbuf[5][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000001000100
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[9][1] I2=rxb.rbuf[8][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[10][1] I2=rxb.rbuf[11][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010001000
.gate SB_LUT4 I0=$false I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[13][1] I2=rxb.rbuf[12][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0100010001010000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[14][1] I2=rxb.rbuf[15][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010001000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[0][1] I2=rxb.rbuf[1][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101000001000100
.gate SB_LUT4 I0=rxb._b[1] I1=rxb.rbuf[2][1] I2=rxb.rbuf[3][1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000010001000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=rxb.rbuf[7][3] I1=rxb.rbuf[6][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=rxb.rbuf[4][3] I1=rxb.rbuf[5][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=rxb.rbuf[8][3] I1=rxb.rbuf[9][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=rxb.rbuf[11][3] I1=rxb.rbuf[10][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=$false I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=rxb.rbuf[13][3] I1=rxb.rbuf[12][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=rxb.rbuf[14][3] I1=rxb.rbuf[15][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000010100000
.gate SB_LUT4 I0=rxb.rbuf[0][3] I1=rxb.rbuf[1][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=rxb.rbuf[3][3] I1=rxb.rbuf[2][3] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010000011000000
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[3] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000101000101
.gate SB_LUT4 I0=$false I1=rxb.rbuf[2][2] I2=rxb.rbuf[0][2] I3=rxb._b[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[1][2] I2=rxb.rbuf[3][2] I3=rxb._b[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rxb._b[3] I1=rxb._b[2] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=rxb.rbuf[14][2] I1=rxb.rbuf[15][2] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1100000010100000
.gate SB_LUT4 I0=rxb.rbuf[13][2] I1=rxb.rbuf[12][2] I2=rxb._b[1] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=$false I1=rxb.rbuf[8][2] I2=rxb.rbuf[9][2] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=$false I1=rxb.rbuf[10][2] I2=rxb.rbuf[11][2] I3=rxb._b[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0000111100110011
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=$false I1=rxb.rbuf[4][2] I2=rxb.rbuf[6][2] I3=rxb._b[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=$false I1=rxb.rbuf[5][2] I2=rxb.rbuf[7][2] I3=rxb._b[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111000011001100
.gate SB_LUT4 I0=rxb._b[1] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101011100000010
.gate SB_LUT4 I0=rxb._b[2] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=rxb._b[1] I1=rxb._b[0] I2=rxb.rbuf[0][0] I3=rxb.rbuf[1][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0101010000010000
.gate SB_LUT4 I0=rxb._b[1] I1=rxb._b[0] I2=rxb.rbuf[3][0] I3=rxb.rbuf[2][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=rxb._b[1] I2=rxb.rbuf[6][0] I3=rxb.rbuf[4][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=rxb._b[1] I2=rxb.rbuf[5][0] I3=rxb.rbuf[7][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=rxb._b[2] I1=rxb.rbuf[11][0] I2=rxb._b[0] I3=rxb.rbuf[15][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0001000010110000
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[10][0] I3=rxb.rbuf[14][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[13][0] I3=rxb.rbuf[9][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000100001001100
.gate SB_LUT4 I0=rxb._b[2] I1=rxb._b[0] I2=rxb.rbuf[8][0] I3=rxb.rbuf[12][0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$false I1=$false I2=ctrl_S[1] I3=ctrl_S[0] O=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_4_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[4] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1] O=tx_data_SB_DFFESR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_5_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[5] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0] O=tx_data_SB_DFFESR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001111110011
.gate SB_LUT4 I0=ctrl_S[3] I1=ctrl_S[2] I2=ctrl_S[1] I3=ctrl_S[0] O=tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101111111010110
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_6_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[6] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2] O=tx_data_SB_DFFESR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0] I1=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1] I2=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011101100001011
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[0] I1=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[1] I2=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[2] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101011001111
.gate SB_LUT4 I0=$false I1=$false I2=rxb._b[3] I3=rxb.rbuf[7]_SB_LUT4_I1_O_SB_LUT4_I2_O[1] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_1_I0[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=rxb._b[3] I1=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[1] I2=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[2] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010100011111101
.gate SB_LUT4 I0=rxb._b[3] I1=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[1] I2=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[2] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[3] O=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010101100000001
.gate SB_DFFESR C=clk D=tx_data_SB_DFFESR_Q_7_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_O Q=tx_data[7] R=ctrl_S_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_terminal.v:81.1-140.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=$false I1=$false I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] I3=tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[3] O=tx_data_SB_DFFESR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[0] I1=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[1] I2=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] I3=tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] O=tx_data_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1010111011101110
.gate SB_DFFE C=clk D=txb._b_SB_DFFE_Q_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb._b[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=txb._b_SB_DFFE_Q_1_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb._b[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[3] I3=txb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=txb._b_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=txb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=$false I1=txb._b[2]
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=txb._b_SB_DFFE_Q_2_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb._b[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[2] I3=txb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=txb._b_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._b[0] CO=txb._b_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=$false I1=txb._b[1]
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=txb._b_SB_DFFE_Q_3_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb._b[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[1] I3=txb._b[0] O=txb._b_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=txb._b_SB_DFFE_Q_4_D E=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb._b[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=txb._b[0] O=txb._b_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[4] I3=txb._b_SB_DFFE_Q_D_SB_LUT4_O_I3 O=txb._b_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._b_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=txb._b_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=txb._b[3]
.attr src "uart_tx_buf.v:73.15-73.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=txb._e_SB_DFFE_Q_D E=put Q=txb._e[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=txb._e_SB_DFFE_Q_1_D E=put Q=txb._e[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._e[3] I3=txb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 O=txb._e_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 CO=txb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 I0=$false I1=txb._e[2]
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=txb._e_SB_DFFE_Q_2_D E=put Q=txb._e[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._e[2] I3=txb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 O=txb._e_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._e[0] CO=txb._e_SB_DFFE_Q_2_D_SB_LUT4_O_I3 I0=$false I1=txb._e[1]
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFE C=clk D=txb._e_SB_DFFE_Q_3_D E=put Q=txb._e[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=txb._e[1] I3=txb._e[0] O=txb._e_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=clk D=txb._e_SB_DFFE_Q_4_D E=put Q=txb._e[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=txb._e[0] O=txb._e_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=txb._e[4] I3=txb._e_SB_DFFE_Q_D_SB_LUT4_O_I3 O=txb._e_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb._e_SB_DFFE_Q_1_D_SB_LUT4_O_I3 CO=txb._e_SB_DFFE_Q_D_SB_LUT4_O_I3 I0=$false I1=txb._e[3]
.attr src "uart_tx_buf.v:90.15-90.21|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_RAM40_4K MASK[0]=$false MASK[1]=$false MASK[2]=$false MASK[3]=$false MASK[4]=$false MASK[5]=$false MASK[6]=$false MASK[7]=$false MASK[8]=$false MASK[9]=$false MASK[10]=$false MASK[11]=$false MASK[12]=$false MASK[13]=$false MASK[14]=$false MASK[15]=$false RADDR[0]=txb._b[1] RADDR[1]=txb._b[2] RADDR[2]=txb._b[3] RADDR[3]=$false RADDR[4]=$false RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=txb._b[0] RADDR[9]=$false RADDR[10]=$false RCLK=clk RCLKE=$true RDATA[0]=txb.rbuf.0.0_RDATA_8[3] RDATA[1]=txb.rbuf.0.0_RDATA_7[1] RDATA[2]=txb.rbuf.0.0_RDATA_6[3] RDATA[3]=txb.rbuf.0.0_RDATA_7[3] RDATA[4]=txb.rbuf.0.0_RDATA_5[3] RDATA[5]=txb.rbuf.0.0_RDATA_7[5] RDATA[6]=txb.rbuf.0.0_RDATA_4[3] RDATA[7]=txb.rbuf.0.0_RDATA_7[7] RDATA[8]=txb.rbuf.0.0_RDATA_3[3] RDATA[9]=txb.rbuf.0.0_RDATA_7[9] RDATA[10]=txb.rbuf.0.0_RDATA_2[3] RDATA[11]=txb.rbuf.0.0_RDATA_7[11] RDATA[12]=txb.rbuf.0.0_RDATA_1[3] RDATA[13]=txb.rbuf.0.0_RDATA_7[13] RDATA[14]=txb.rbuf.0.0_RDATA[2] RDATA[15]=txb.rbuf.0.0_RDATA_7[15] RE=$true WADDR[0]=txb.rbuf.0.0_WADDR_2[2] WADDR[1]=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[0] WADDR[2]=txb.rbuf.0.0_WADDR_1[1] WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=txb.rbuf.0.0_WADDR[1] WADDR[9]=$false WADDR[10]=$false WCLK=clk WCLKE=txb.rbuf.0.0_WCLKE WDATA[0]=txb.rbuf.0.0_WDATA_7 WDATA[1]=$false WDATA[2]=txb.rbuf.0.0_WDATA_3 WDATA[3]=$false WDATA[4]=txb.rbuf.0.0_WDATA_5 WDATA[5]=$false WDATA[6]=txb.rbuf.0.0_WDATA_1 WDATA[7]=$false WDATA[8]=txb.rbuf.0.0_WDATA_6 WDATA[9]=$false WDATA[10]=txb.rbuf.0.0_WDATA_2 WDATA[11]=$false WDATA[12]=txb.rbuf.0.0_WDATA_4 WDATA[13]=$false WDATA[14]=txb.rbuf.0.0_WDATA WDATA[15]=$false WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_4 Q=txb.rbuf.0.0_RDATA_1[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_1[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_1[3] O=txb.rbuf.0.0_RDATA_1_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_2 Q=txb.rbuf.0.0_RDATA_2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_2[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_2[3] O=txb.rbuf.0.0_RDATA_2_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_6 Q=txb.rbuf.0.0_RDATA_3[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_3[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_3[3] O=txb.rbuf.0.0_RDATA_3_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D Q=txb.rbuf.0.0_RDATA_4[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_1 Q=txb.rbuf.0.0_RDATA_4[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O_I2[0] I3=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O_I2[1] O=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=txb.tx1_start I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[1] I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] O=txb.rbuf.0.0_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011111111111111
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_5 Q=txb.rbuf.0.0_RDATA_5[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_5[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_5[3] O=txb.rbuf.0.0_RDATA_5_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_3 Q=txb.rbuf.0.0_RDATA_6[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_6[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_6[3] O=txb.rbuf.0.0_RDATA_6_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA_7 Q=txb.rbuf.0.0_RDATA_8[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_8[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_8[3] O=txb.rbuf.0.0_RDATA_8_SB_LUT4_I0_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFF C=clk D=txb.rbuf.0.0_WDATA Q=txb.rbuf.0.0_RDATA[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=txb.rbuf.0.0_RDATA[0] I2=txb.rbuf.0.0_RDATA_4[1] I3=txb.rbuf.0.0_RDATA[2] O=txb.utx1.tx_shift_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100111111000000
.gate SB_DFF C=clk D=txb._e[3] Q=txb.rbuf.0.0_WADDR_1[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[3] I3=txb.rbuf.0.0_WADDR_1[1] O=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000111100000000
.gate SB_DFF C=clk D=txb._e[1] Q=txb.rbuf.0.0_WADDR_2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb._b[3] I1=txb.rbuf.0.0_WADDR_1[1] I2=txb.rbuf.0.0_WADDR_2[2] I3=txb._b[1] O=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1101000000001101
.gate SB_DFF C=clk D=txb._e[0] Q=txb.rbuf.0.0_WADDR[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=$false I1=$false I2=txb._b[0] I3=txb.rbuf.0.0_WADDR[1] O=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_DFF C=clk D=txb._e[2] Q=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=put Q=txb.rbuf.0.0_WCLKE
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_LUT4 I0=txb._b[0] I1=txb.rbuf.0.0_WADDR[1] I2=txb.rbuf.0.0_WCLKE I3=txb.rbuf.0.0_WCLKE_SB_LUT4_I2_I3[3] O=txb.rbuf.0.0_RDATA_4_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[0] I1=txb._b[2] I2=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[2] I3=txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[3] O=txb.rbuf.0.0_WCLKE_SB_LUT4_I2_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000000000001001
.gate SB_DFF C=clk D=tx_data[6] Q=txb.rbuf.0.0_WDATA_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[5] Q=txb.rbuf.0.0_WDATA_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[4] Q=txb.rbuf.0.0_WDATA_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[3] Q=txb.rbuf.0.0_WDATA_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[2] Q=txb.rbuf.0.0_WDATA_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[1] Q=txb.rbuf.0.0_WDATA_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[0] Q=txb.rbuf.0.0_WDATA_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=tx_data[7] Q=txb.rbuf.0.0_WDATA
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFF C=clk D=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_1_O Q=txb.tx1_start
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx_buf.v:69.1-95.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
.gate SB_DFFSR C=clk D=txb.utx1.bit_tick_SB_DFFSR_Q_D Q=txb.utx1.bit_tick R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_CARRY CI=txb.utx1.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI CO=txb.utx1.bit_tick_SB_DFFSR_Q_D I0=$false I1=txb.utx1.tickgen.acc[14]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 CO=txb.utx1.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI I0=$false I1=txb.utx1.tickgen.acc[13]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.bit_tick I2=txb.utx1.tx_state[3] I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] O=txb.utx1.bit_tick_SB_LUT4_I1_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1110101011000000
.gate SB_LUT4 I0=$false I1=txb.tx1_start I2=txb.utx1.bit_tick I3=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] O=txb.utx1.bit_tick_SB_LUT4_I2_O
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 1100110011110000
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_D Q=txb.utx1.tickgen.acc[14] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_1_D Q=txb.utx1.tickgen.acc[13] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[13] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_1_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[12]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_2_D Q=txb.utx1.tickgen.acc[12] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[12] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[11]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_3_D Q=txb.utx1.tickgen.acc[11] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[11] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_3_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[10]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_4_D Q=txb.utx1.tickgen.acc[10] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[10] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_4_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[9]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_5_D Q=txb.utx1.tickgen.acc[9] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[9] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 I0=$true I1=txb.utx1.tickgen.acc[8]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_6_D Q=txb.utx1.tickgen.acc[7] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[7] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[6]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_7_D Q=txb.utx1.tickgen.acc[6] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[6] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_7_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_7_D_SB_LUT4_O_I3 I0=$true I1=txb.utx1.tickgen.acc[5]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSR C=clk D=txb.utx1.tickgen.acc_SB_DFFSR_Q_8_D Q=txb.utx1.tickgen.acc[2] R=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[2] I3=txb.utx1.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSR_Q_8_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc[0] CO=txb.utx1.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 I0=$true I1=txb.utx1.tickgen.acc[1]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tickgen.acc[14] I3=txb.utx1.bit_tick_SB_DFFSR_Q_D_SB_CARRY_CO_CI O=txb.utx1.tickgen.acc_SB_DFFSR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_D Q=txb.utx1.tickgen.acc[8] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_1_D Q=txb.utx1.tickgen.acc[5] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$true I2=txb.utx1.tickgen.acc[5] I3=txb.utx1.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSS_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSS_Q_1_D_SB_LUT4_O_I3 I0=$true I1=txb.utx1.tickgen.acc[4]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_2_D Q=txb.utx1.tickgen.acc[4] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$true I2=txb.utx1.tickgen.acc[4] I3=txb.utx1.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSS_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSS_Q_2_D_SB_LUT4_O_I3 I0=$true I1=txb.utx1.tickgen.acc[3]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_3_D Q=txb.utx1.tickgen.acc[3] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$true I2=txb.utx1.tickgen.acc[3] I3=txb.utx1.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSS_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSS_Q_3_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[2]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_4_D Q=txb.utx1.tickgen.acc[1] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$true I2=txb.utx1.tickgen.acc[1] I3=txb.utx1.tickgen.acc[0] O=txb.utx1.tickgen.acc_SB_DFFSS_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_DFFSS C=clk D=txb.utx1.tickgen.acc_SB_DFFSS_Q_5_D Q=txb.utx1.tickgen.acc[0] S=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:54.1-61.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=txb.utx1.tickgen.acc[0] O=txb.utx1.tickgen.acc_SB_DFFSS_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$true I2=txb.utx1.tickgen.acc[8] I3=txb.utx1.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3 O=txb.utx1.tickgen.acc_SB_DFFSS_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=txb.utx1.tickgen.acc_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 CO=txb.utx1.tickgen.acc_SB_DFFSS_Q_D_SB_LUT4_O_I3 I0=$false I1=txb.utx1.tickgen.acc[7]
.attr src "uart_baud_tick_gen.v:58.10-58.47|/usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
.gate SB_DFFESR C=clk D=txb.utx1.tx_shift_SB_DFFESR_Q_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[7] R=txb.rbuf.0.0_RDATA_4[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_1_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[6] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_2_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_2_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[5] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_6_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_3_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[4] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_1_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_4_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[3] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_5_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_4_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_5_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[2] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_3_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_5_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_DFFE C=clk D=txb.utx1.tx_shift_SB_DFFE_Q_6_D E=txb.utx1.bit_tick_SB_LUT4_I1_O Q=txb.utx1.tx_shift[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[1] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.rbuf.0.0_RDATA_8_SB_LUT4_I0_O[3] O=txb.utx1.tx_shift_SB_DFFE_Q_6_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_LUT4 I0=txb.tx1_start I1=txb.utx1.tx_shift[7] I2=put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] I3=txb.utx1.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I3[3] O=txb.utx1.tx_shift_SB_DFFE_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1111111101001100
.gate SB_LUT4 I0=txb.rbuf.0.0_RDATA_4[0] I1=txb.rbuf.0.0_RDATA_4[1] I2=txb.rbuf.0.0_RDATA_4[2] I3=txb.rbuf.0.0_RDATA_4[3] O=txb.utx1.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0000101100001000
.gate SB_DFFESR C=clk D=txb.utx1.tx_state_SB_DFFESR_Q_D E=txb.utx1.bit_tick_SB_LUT4_I2_O Q=txb.utx1.tx_state[0] R=txb.utx1.tx_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_DFFESR C=clk D=txb.utx1.tx_state_SB_DFFESR_Q_1_D E=txb.utx1.bit_tick_SB_LUT4_I2_O Q=txb.utx1.tx_state[1] R=txb.utx1.tx_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=txb.utx1.tx_state[3] I1=txb.utx1.tx_state[2] I2=txb.utx1.tx_state[1] I3=txb.utx1.tx_state[0] O=txb.utx1.tx_state_SB_DFFESR_Q_1_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 1000101010100000
.gate SB_DFFESR C=clk D=txb.utx1.tx_state_SB_DFFESR_Q_2_D E=txb.utx1.bit_tick_SB_LUT4_I2_O Q=txb.utx1.tx_state[2] R=txb.utx1.tx_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=txb.utx1.tx_state[3] I1=txb.utx1.tx_state[2] I2=txb.utx1.tx_state[1] I3=txb.utx1.tx_state[0] O=txb.utx1.tx_state_SB_DFFESR_Q_2_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010100010001001
.gate SB_DFFESR C=clk D=txb.utx1.tx_state_SB_DFFESR_Q_3_D E=txb.utx1.bit_tick_SB_LUT4_I2_O Q=txb.utx1.tx_state[3] R=txb.utx1.tx_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "uart_tx.v:63.1-85.4|/usr/local/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
.gate SB_LUT4 I0=txb.utx1.tx_state[3] I1=txb.utx1.tx_state[2] I2=txb.utx1.tx_state[1] I3=txb.utx1.tx_state[0] O=txb.utx1.tx_state_SB_DFFESR_Q_3_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
.param LUT_INIT 0010101010101110
.gate SB_LUT4 I0=$false I1=$false I2=txb.utx1.tx_state[3] I3=txb.utx1.tx_state[0] O=txb.utx1.tx_state_SB_DFFESR_Q_D
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=txb.utx1.tx_state[3] I2=txb.utx1.tx_state[1] I3=txb.utx1.tx_state[0] O=txb.utx1.tx_state_SB_DFFESR_Q_R
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
.param LUT_INIT 0011001100110000
.names rxb._b[3] tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_3_I1[0]
1 1
.names rxb._b[2] rxb.rbuf[0]_SB_LUT4_I0_O[0]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]
1 1
.names ctrl_S[3] put_SB_DFFE_Q_E_SB_LUT4_O_I1[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[1]
1 1
.names tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[0] tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[2]
1 1
.names rxb._b[2] rxb.rbuf[15]_SB_LUT4_I0_O[0]
1 1
.names rxb._b[2] rxb.rbuf[5]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[0] rxb.rbuf[5]_SB_LUT4_I1_O[1]
1 1
.names txb.tx1_start put_SB_DFFE_Q_D_SB_LUT4_I1_I2[0]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] put_SB_DFFE_Q_D_SB_LUT4_I1_I2[1]
1 1
.names txb._b[0] txb.rbuf.0.0_WADDR[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
1 1
.names rxb._b[0] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
1 1
.names txb._b[3] put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
1 1
.names txb._e[3] put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_O_I2[1]
1 1
.names rxb._b[2] rxb.rbuf[7]_SB_LUT4_I1_1_O[0]
1 1
.names rxb._b[0] rxb.rbuf[7]_SB_LUT4_I1_1_O[1]
1 1
.names rxb._e[3] rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names rxb._e[2] rxb.rbuf[2]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[0]
1 1
.names rxb._b[0] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
1 1
.names rxb._b[3] rxb.rbuf[13]_SB_LUT4_I0_O[0]
1 1
.names rxb._b[2] rxb.rbuf[13]_SB_LUT4_I0_O[1]
1 1
.names rxb._e[3] rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names rxb._e[2] rxb.rbuf[0]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] ctrl_S_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] ctrl_S_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] ctrl_S_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]
1 1
.names RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[1] RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[0]
1 1
.names RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[0] RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q[2]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names rxb._b[0] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_8_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[1] txb.rbuf.0.0_RDATA_8_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_8_SB_LUT4_I0_O[2]
1 1
.names rxb._e[4] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names rxb._b[4] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
1 1
.names rxb._b[0] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
1 1
.names rxb._e[0] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_8[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_8[2]
1 1
.names rxb._e[3] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names rxb._b[3] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_3_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[2] txb.rbuf.0.0_RDATA_3_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_3_SB_LUT4_I0_O[2]
1 1
.names rxb._e[3] rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names rxb._e[2] rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names rxb.urx1.rx_ready rxb.rbuf[3]_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_3[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_3[2]
1 1
.names rst_cnt[15] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
1 1
.names put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1] put_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] ctrl_S_SB_DFFESR_Q_1_D_SB_LUT4_O_I0[3]
1 1
.names put_SB_DFFE_Q_E_SB_LUT4_O_I1[1] put_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] put_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names rxb._b[3] rxb.rbuf[3]_SB_LUT4_I0_O[0]
1 1
.names rxb._b[2] rxb.rbuf[3]_SB_LUT4_I0_O[1]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_5_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[3] txb.rbuf.0.0_RDATA_5_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_5_SB_LUT4_I0_O[2]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_5[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_5[2]
1 1
.names rxb._e[3] rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
1 1
.names rxb._e[2] rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
1 1
.names rxb.urx1.rx_ready rxb.rbuf[1]_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
1 1
.names rxb._b[2] rxb.rbuf[9]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[1] rxb.rbuf[9]_SB_LUT4_I1_O[1]
1 1
.names rxb._b[3] rxb.rbuf[12]_SB_LUT4_I0_O[0]
1 1
.names rxb._b[2] rxb.rbuf[12]_SB_LUT4_I0_O[1]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
1 1
.names rxb._b[2] rxb.rbuf[4]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[1] rxb.rbuf[4]_SB_LUT4_I1_O[1]
1 1
.names rxb._b[2] rxb.rbuf[8]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[1] rxb.rbuf[8]_SB_LUT4_I1_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2[2] put_SB_DFFE_Q_D[1]
1 1
.names put_SB_DFFE_Q_E_SB_LUT4_O_I3[2] put_SB_DFFE_Q_D[2]
1 1
.names rxb._b[1] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_1_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[4] txb.rbuf.0.0_RDATA_1_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_1_SB_LUT4_I0_O[2]
1 1
.names rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[2] rxb.urx1.os_cnt_SB_DFFESR_Q_R[0]
1 1
.names rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[1] rxb.urx1.os_cnt_SB_DFFESR_Q_R[1]
1 1
.names rxb._b[2] rxb.rbuf[9]_SB_LUT4_I0_O[0]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_1[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_1[2]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_6_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[5] txb.rbuf.0.0_RDATA_6_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_6_SB_LUT4_I0_O[2]
1 1
.names rxb._b[2] rxb.rbuf[1]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[0] rxb.rbuf[1]_SB_LUT4_I1_O[1]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_6[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_6[2]
1 1
.names rxb.urx1.rx_state[1] rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O[0]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2] ctrl_S_SB_DFFESR_Q_D[2]
1 1
.names tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[3] ctrl_S_SB_DFFESR_Q_D[3]
1 1
.names rxb.urx1.rx_state[3] rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names rxb.urx1.rx_state[2] rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names rxb.urx1.rx_state[0] rxb.urx1.rx_data_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
1 1
.names rxb._b[2] rxb.rbuf[8]_SB_LUT4_I1_1_O[0]
1 1
.names rxb._b[1] rxb.rbuf[8]_SB_LUT4_I1_1_O[1]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
1 1
.names rxb._b[3] rxb.rbuf[7]_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
1 1
.names rxb._b[2] rxb.rbuf[13]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[1] rxb.rbuf[13]_SB_LUT4_I1_O[1]
1 1
.names txb.tx1_start txb.rbuf.0.0_RDATA_2_SB_LUT4_I0_O[0]
1 1
.names txb.utx1.tx_shift[6] txb.rbuf.0.0_RDATA_2_SB_LUT4_I0_O[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.rbuf.0.0_RDATA_2_SB_LUT4_I0_O[2]
1 1
.names rxb._b[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
1 1
.names rxb._b[1] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
1 1
.names txb._b[3] txb.rbuf.0.0_WADDR_1[0]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA_2[1]
1 1
.names txb.rbuf.0.0_RDATA_4[2] txb.rbuf.0.0_RDATA_2[2]
1 1
.names txb._b[3] txb.rbuf.0.0_WADDR_2[0]
1 1
.names txb.rbuf.0.0_WADDR_1[1] txb.rbuf.0.0_WADDR_2[1]
1 1
.names txb._b[1] txb.rbuf.0.0_WADDR_2[3]
1 1
.names ctrl_S[3] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
1 1
.names ctrl_S[2] tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
1 1
.names txb._b[2] txb.rbuf.0.0_WADDR_SB_LUT4_I3_O[1]
1 1
.names txb.tx1_start txb.utx1.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
1 1
.names txb.utx1.tx_shift[7] txb.utx1.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
1 1
.names put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[2] txb.utx1.tx_shift_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
1 1
.names txb._b[0] txb.rbuf.0.0_WCLKE_SB_LUT4_I2_I3[0]
1 1
.names txb.rbuf.0.0_WADDR[1] txb.rbuf.0.0_WCLKE_SB_LUT4_I2_I3[1]
1 1
.names txb.rbuf.0.0_WCLKE txb.rbuf.0.0_WCLKE_SB_LUT4_I2_I3[2]
1 1
.names rxb._b[3] tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_2_I1[0]
1 1
.names rxb._b[2] rxb.rbuf[1]_SB_LUT4_I1_1_O[0]
1 1
.names rxb._b[0] rxb.rbuf[1]_SB_LUT4_I1_1_O[1]
1 1
.names txb.rbuf.0.0_RDATA_4[1] txb.rbuf.0.0_RDATA[1]
1 1
.names rxb.urx1.rx_state[0] rxb.urx1.rx_state_SB_DFFESR_Q_R[0]
1 1
.names rxb._b[2] rxb.rbuf[7]_SB_LUT4_I1_O[0]
1 1
.names rxb._b[0] rxb.rbuf[7]_SB_LUT4_I1_O[1]
1 1
.names txb.tx1_start put_SB_DFFE_Q_D_SB_LUT4_I1_I2_SB_LUT4_I3_O_SB_DFFSR_R_Q[0]
1 1
.names rxb.urx1.filter_cnt[1] RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_1_O_SB_DFFE_E_Q[1]
1 1
.names rxb.urx1.filter_cnt[0] RX_SB_LUT4_I3_O_SB_DFFE_D_Q_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_DFFE_D_Q[0]
1 1
.names txb.rbuf.0.0_RDATA_8[3] txb.rbuf.0.0_RDATA_7[0]
1 1
.names txb.rbuf.0.0_RDATA_6[3] txb.rbuf.0.0_RDATA_7[2]
1 1
.names txb.rbuf.0.0_RDATA_5[3] txb.rbuf.0.0_RDATA_7[4]
1 1
.names txb.rbuf.0.0_RDATA_4[3] txb.rbuf.0.0_RDATA_7[6]
1 1
.names txb.rbuf.0.0_RDATA_3[3] txb.rbuf.0.0_RDATA_7[8]
1 1
.names txb.rbuf.0.0_RDATA_2[3] txb.rbuf.0.0_RDATA_7[10]
1 1
.names txb.rbuf.0.0_RDATA_1[3] txb.rbuf.0.0_RDATA_7[12]
1 1
.names txb.rbuf.0.0_RDATA[2] txb.rbuf.0.0_RDATA_7[14]
1 1
.names $undef LED
1 1
.names RX rxb.RX
1 1
.names clk rxb.clk
1 1
.names rxb.urx1.rx_data[0] rxb.rx1_data[0]
1 1
.names rxb.urx1.rx_data[1] rxb.rx1_data[1]
1 1
.names rxb.urx1.rx_data[2] rxb.rx1_data[2]
1 1
.names rxb.urx1.rx_data[3] rxb.rx1_data[3]
1 1
.names rxb.urx1.rx_data[4] rxb.rx1_data[4]
1 1
.names rxb.urx1.rx_data[5] rxb.rx1_data[5]
1 1
.names rxb.urx1.rx_data[6] rxb.rx1_data[6]
1 1
.names rxb.urx1.rx_data[7] rxb.rx1_data[7]
1 1
.names rxb.urx1.rx_ready rxb.rx1_ready
1 1
.names clk rxb.urx1.clk
1 1
.names RX rxb.urx1.rx
1 1
.names $undef rxb.urx1.rx_sync[0]
1 1
.names rxb.urx1.os_tick rxb.urx1.tickgen.acc[15]
1 1
.names clk rxb.urx1.tickgen.clk
1 1
.names $true rxb.urx1.tickgen.enable
1 1
.names rxb.urx1.os_tick rxb.urx1.tickgen.tick
1 1
.names TX txb.TX
1 1
.names clk txb.clk
1 1
.names tx_data[0] txb.data[0]
1 1
.names tx_data[1] txb.data[1]
1 1
.names tx_data[2] txb.data[2]
1 1
.names tx_data[3] txb.data[3]
1 1
.names tx_data[4] txb.data[4]
1 1
.names tx_data[5] txb.data[5]
1 1
.names tx_data[6] txb.data[6]
1 1
.names tx_data[7] txb.data[7]
1 1
.names put txb.put
1 1
.names $undef txb.tx1_data[7]
1 1
.names clk txb.utx1.clk
1 1
.names txb.utx1.bit_tick txb.utx1.tickgen.acc[15]
1 1
.names clk txb.utx1.tickgen.clk
1 1
.names txb.utx1.bit_tick txb.utx1.tickgen.tick
1 1
.names TX txb.utx1.tx
1 1
.names txb.tx1_data[0] txb.utx1.tx_data[0]
1 1
.names txb.tx1_data[1] txb.utx1.tx_data[1]
1 1
.names txb.tx1_data[2] txb.utx1.tx_data[2]
1 1
.names txb.tx1_data[3] txb.utx1.tx_data[3]
1 1
.names txb.tx1_data[4] txb.utx1.tx_data[4]
1 1
.names txb.tx1_data[5] txb.utx1.tx_data[5]
1 1
.names txb.tx1_data[6] txb.utx1.tx_data[6]
1 1
.names $undef txb.utx1.tx_data[7]
1 1
.names txb.tx1_start txb.utx1.tx_start
1 1
.end
