{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.649225",
   "Default View_TopLeft":"1074,-63",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_dac_ddr_clk -pg 1 -lvl 9 -x 2510 -y 420 -defaultsOSRD
preplace port port-id_dac_rst_spi -pg 1 -lvl 9 -x 2510 -y 440 -defaultsOSRD
preplace port port-id_dac_spi_sck -pg 1 -lvl 9 -x 2510 -y 460 -defaultsOSRD
preplace port port-id_dac_spi_cs -pg 1 -lvl 9 -x 2510 -y 480 -defaultsOSRD
preplace port port-id_dac_spi_sdo -pg 1 -lvl 9 -x 2510 -y 500 -defaultsOSRD
preplace port port-id_dac_relay_output -pg 1 -lvl 9 -x 2510 -y 520 -defaultsOSRD
preplace port port-id_dac_fsi_fs_output -pg 1 -lvl 9 -x 2510 -y 540 -defaultsOSRD
preplace port port-id_dac_fsj_fs_output -pg 1 -lvl 9 -x 2510 -y 560 -defaultsOSRD
preplace port port-id_dac_clkin -pg 1 -lvl 9 -x 2510 -y 300 -defaultsOSRD
preplace portBus dac_ddr_data -pg 1 -lvl 9 -x 2510 -y 400 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 5 -x 1390 -y 450 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 5 -x 1390 -y 270 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 180 -defaultsOSRD
preplace inst qam16_data_packet_0 -pg 1 -lvl 3 -x 580 -y 200 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -x 2310 -y 130 -defaultsOSRD
preplace inst qam16_data_generator_0 -pg 1 -lvl 2 -x 340 -y 180 -defaultsOSRD
preplace inst qam16_data_upsampler_0 -pg 1 -lvl 4 -x 890 -y 220 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 6 -x 1730 -y 410 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 6 -x 1730 -y 270 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 7 -x 1970 -y 400 -defaultsOSRD
preplace inst oddr_0 -pg 1 -lvl 8 -x 2310 -y 300 -defaultsOSRD
preplace inst axis_zmod_dac_v1_0_0 -pg 1 -lvl 8 -x 2310 -y 480 -defaultsOSRD
preplace netloc Net 1 1 7 230 250 450 280 700 80 1070 80 NJ 80 NJ 80 2090
preplace netloc clk_wiz_0_locked 1 1 7 220 260 460 290 710 90 NJ 90 NJ 90 NJ 90 2080
preplace netloc fir_compiler_0_s_axis_data_tready 1 4 4 1140 160 NJ 160 NJ 160 N
preplace netloc fir_compiler_1_s_axis_data_tready 1 4 1 1110 270n
preplace netloc m_axis_data_tdata 1 5 1 1610 410n
preplace netloc m_axis_data_tdata_1 1 5 1 NJ 270
preplace netloc m_axis_data_tvalid 1 5 3 N 470 NJ 470 2110
preplace netloc m_axis_imag_tdata 1 4 4 1120 100 NJ 100 NJ 100 N
preplace netloc m_axis_real_tdata 1 4 4 1130 170 NJ 170 NJ 170 2120
preplace netloc qam16_data_upsampler_0_m_axis_imag_tvalid 1 4 4 1100 140 NJ 140 NJ 140 N
preplace netloc qam16_data_upsampler_0_m_axis_real_tvalid 1 4 1 1080 270n
preplace netloc sys_clock_1 1 0 1 N 180
preplace netloc xlslice_0_Dout 1 6 2 1850 200 NJ
preplace netloc xlslice_1_Dout 1 6 2 1840 180 NJ
preplace netloc xlconcat_0_dout 1 7 1 2100 400n
preplace netloc axis_zmod_dac_v1_0_0_ddr_data 1 8 1 NJ 400
preplace netloc axis_zmod_dac_v1_0_0_ddr_clk 1 8 1 NJ 420
preplace netloc axis_zmod_dac_v1_0_0_rst_spi 1 8 1 NJ 440
preplace netloc axis_zmod_dac_v1_0_0_spi_sck 1 8 1 NJ 460
preplace netloc axis_zmod_dac_v1_0_0_spi_cs 1 8 1 NJ 480
preplace netloc axis_zmod_dac_v1_0_0_spi_sdo 1 8 1 NJ 500
preplace netloc axis_zmod_dac_v1_0_0_relay_output 1 8 1 NJ 520
preplace netloc axis_zmod_dac_v1_0_0_fsi_fs_output 1 8 1 NJ 540
preplace netloc axis_zmod_dac_v1_0_0_fsj_fs_output 1 8 1 NJ 560
preplace netloc oddr_0_clk_out 1 8 1 NJ 300
preplace netloc qam16_data_generator_0_m_axis 1 2 1 N 180
preplace netloc qam16_data_packet_0_m_axis 1 3 1 N 200
preplace netloc qam16_data_upsampler_0_m_axis_imag 1 4 1 1090 150n
preplace netloc qam16_data_upsampler_0_m_axis_real 1 4 1 N 230
levelinfo -pg 1 0 120 340 580 890 1390 1730 1970 2310 2510
pagesize -pg 1 -db -bbox -sgen -120 0 2700 620
"
}
0
