{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748596521641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748596521641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 30 16:15:21 2025 " "Processing started: Fri May 30 16:15:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748596521641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596521641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC_FPGA -c RISC_FPGA " "Command: quartus_sta RISC_FPGA -c RISC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596521641 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748596521696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748596521848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748596521848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596521889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596521890 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1748596522257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISC_FPGA.sdc " "Synopsys Design Constraints File file not found: 'RISC_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1748596522332 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522333 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[7\] SW\[7\] " "create_clock -period 1.000 -name SW\[7\] SW\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596522346 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596522346 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " "create_clock -period 1.000 -name RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1748596522346 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596522346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596522364 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596522364 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1748596522373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596522373 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748596522374 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748596522383 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596522553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596522553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.797 " "Worst-case setup slack is -14.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.797          -16658.559 SW\[7\]  " "  -14.797          -16658.559 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.948             -23.584 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -4.948             -23.584 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.237            -192.213 CLOCK_50  " "   -3.237            -192.213 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.350 " "Worst-case hold slack is 0.350" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 SW\[7\]  " "    0.350               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLOCK_50  " "    0.386               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    1.005               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.989 " "Worst-case recovery slack is -0.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.989             -29.670 SW\[7\]  " "   -0.989             -29.670 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878             -11.367 CLOCK_50  " "   -0.878             -11.367 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.981 " "Worst-case removal slack is 0.981" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981               0.000 CLOCK_50  " "    0.981               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 SW\[7\]  " "    1.405               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4173.029 SW\[7\]  " "   -3.000           -4173.029 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.505 CLOCK_50  " "   -3.000            -122.505 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.408               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596522579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596522579 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596522676 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596522676 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748596522679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748596522703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748596523063 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596523197 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596523197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596523197 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596523232 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596523232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.472 " "Worst-case setup slack is -13.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.472          -14922.049 SW\[7\]  " "  -13.472          -14922.049 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509             -21.642 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -4.509             -21.642 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.928            -167.747 CLOCK_50  " "   -2.928            -167.747 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 CLOCK_50  " "    0.339               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 SW\[7\]  " "    0.345               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.106               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    1.106               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.792 " "Worst-case recovery slack is -0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.792             -23.760 SW\[7\]  " "   -0.792             -23.760 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728              -8.854 CLOCK_50  " "   -0.728              -8.854 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 CLOCK_50  " "    0.862               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 SW\[7\]  " "    1.270               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4171.577 SW\[7\]  " "   -3.000           -4171.577 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -122.505 CLOCK_50  " "   -3.000            -122.505 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.386               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523259 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596523359 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596523359 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748596523362 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: choose_clk\|mux_out  from: dataa  to: combout " "Cell: choose_clk\|mux_out  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1748596523476 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1748596523476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596523476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1748596523486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1748596523486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.019 " "Worst-case setup slack is -7.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.019           -7686.300 SW\[7\]  " "   -7.019           -7686.300 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545             -12.232 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "   -2.545             -12.232 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.022             -50.631 CLOCK_50  " "   -1.022             -50.631 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 SW\[7\]  " "    0.160               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLOCK_50  " "    0.175               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.241               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.020 " "Worst-case recovery slack is 0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020               0.000 SW\[7\]  " "    0.020               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 CLOCK_50  " "    0.051               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.451 " "Worst-case removal slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 SW\[7\]  " "    0.687               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4952.795 SW\[7\]  " "   -3.000           -4952.795 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.409 CLOCK_50  " "   -3.000            -124.409 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\]  " "    0.411               0.000 RiscV_Datapath:DUT\|F_to_D_register:comp2\|InstrD\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748596523516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748596523516 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1748596523628 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748596523628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748596523955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748596524037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5057 " "Peak virtual memory: 5057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748596524149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 30 16:15:24 2025 " "Processing ended: Fri May 30 16:15:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748596524149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748596524149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748596524149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748596524149 ""}
