<stg><name>radix4_bfly.1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %d_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %d_imag_read

]]></Node>
<StgValue><ssdm name="d_imag_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %d_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %d_real_read

]]></Node>
<StgValue><ssdm name="d_real_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %c_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %c_imag_read

]]></Node>
<StgValue><ssdm name="c_imag_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %c_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %c_real_read

]]></Node>
<StgValue><ssdm name="c_real_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %b_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_imag_read

]]></Node>
<StgValue><ssdm name="b_imag_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:5 %b_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b_real_read

]]></Node>
<StgValue><ssdm name="b_real_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:6 %a_imag_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_imag_read

]]></Node>
<StgValue><ssdm name="a_imag_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:7 %a_real_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %a_real_read

]]></Node>
<StgValue><ssdm name="a_real_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:8 %ar0 = add i16 %b_real_read_1, i16 %a_real_read_1

]]></Node>
<StgValue><ssdm name="ar0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:9 %ai0 = add i16 %b_imag_read_1, i16 %a_imag_read_1

]]></Node>
<StgValue><ssdm name="ai0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:10 %ar1 = sub i16 %a_real_read_1, i16 %b_real_read_1

]]></Node>
<StgValue><ssdm name="ar1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:11 %ai1 = sub i16 %a_imag_read_1, i16 %b_imag_read_1

]]></Node>
<StgValue><ssdm name="ai1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:12 %cr0 = add i16 %d_real_read_1, i16 %c_real_read_1

]]></Node>
<StgValue><ssdm name="cr0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:13 %ci0 = add i16 %d_imag_read_1, i16 %c_imag_read_1

]]></Node>
<StgValue><ssdm name="ci0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:14 %cr1 = sub i16 %c_real_read_1, i16 %d_real_read_1

]]></Node>
<StgValue><ssdm name="cr1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:15 %ci1 = sub i16 %c_imag_read_1, i16 %d_imag_read_1

]]></Node>
<StgValue><ssdm name="ci1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %add_ln34 = add i16 %cr0, i16 %ar0

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:17 %add_ln34_1 = add i16 %ci0, i16 %ai0

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:18 %add_ln35 = add i16 %ci1, i16 %ar1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %sub_ln35 = sub i16 %ai1, i16 %cr1

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:20 %sub_ln36 = sub i16 %ar0, i16 %cr0

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:21 %sub_ln36_1 = sub i16 %ai0, i16 %ci0

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:22 %sub_ln37 = sub i16 %ar1, i16 %ci1

]]></Node>
<StgValue><ssdm name="sub_ln37"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:23 %add_ln37 = add i16 %cr1, i16 %ai1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:24 %mrv = insertvalue i128 <undef>, i16 %add_ln34

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:25 %mrv_1 = insertvalue i128 %mrv, i16 %add_ln34_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:26 %mrv_2 = insertvalue i128 %mrv_1, i16 %add_ln35

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:27 %mrv_3 = insertvalue i128 %mrv_2, i16 %sub_ln35

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:28 %mrv_4 = insertvalue i128 %mrv_3, i16 %sub_ln36

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:29 %mrv_5 = insertvalue i128 %mrv_4, i16 %sub_ln36_1

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:30 %mrv_6 = insertvalue i128 %mrv_5, i16 %sub_ln37

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
entry:31 %mrv_7 = insertvalue i128 %mrv_6, i16 %add_ln37

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="128">
<![CDATA[
entry:32 %ret_ln38 = ret i128 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
