<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fsmmoore00_fsmmoore0.ncd.
Design name: fsmmoore00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jun 06 15:50:55 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o fsmmoore00_fsmmoore0.twr -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practicas/03-fsmmoore00/promote.xml fsmmoore00_fsmmoore0.ncd fsmmoore00_fsmmoore0.prf 
Design file:     fsmmoore00_fsmmoore0.ncd
Preference file: fsmmoore00_fsmmoore0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "FS00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.823MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "FS00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.804ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[21]  (to FS00/clkaux +)

   Delay:              14.815ns  (43.6% logic, 56.4% route), 20 logic levels.

 Constraint Details:

     14.815ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.804ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO FS00/C01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI FS00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 FS00/C01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 FS00/C01/sdiv_11[21] (to FS00/clkaux)
                  --------
                   14.815   (43.6% logic, 56.4% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[20]  (to FS00/clkaux +)

   Delay:              14.721ns  (43.2% logic, 56.8% route), 19 logic levels.

 Constraint Details:

     14.721ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.898ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 FS00/C01/sdiv_11[20] (to FS00/clkaux)
                  --------
                   14.721   (43.2% logic, 56.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.950ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[19]  (to FS00/clkaux +)

   Delay:              14.669ns  (43.0% logic, 57.0% route), 19 logic levels.

 Constraint Details:

     14.669ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 465.950ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R16C21C.FCI to     R16C21C.F0 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 FS00/C01/sdiv_11[19] (to FS00/clkaux)
                  --------
                   14.669   (43.0% logic, 57.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.044ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[18]  (to FS00/clkaux +)

   Delay:              14.575ns  (42.6% logic, 57.4% route), 18 logic levels.

 Constraint Details:

     14.575ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.044ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R16C21B.FCI to     R16C21B.F1 FS00/C01/SLICE_3
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 FS00/C01/sdiv_11[18] (to FS00/clkaux)
                  --------
                   14.575   (42.6% logic, 57.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.085ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[7]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[21]  (to FS00/clkaux +)

   Delay:              14.534ns  (44.4% logic, 55.6% route), 20 logic levels.

 Constraint Details:

     14.534ns physical path delay FS00/C01/SLICE_8 to FS00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.085ns

 Physical Path Details:

      Data path FS00/C01/SLICE_8 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20A.CLK to     R16C20A.Q0 FS00/C01/SLICE_8 (from FS00/clkaux)
ROUTE         2     0.949     R16C20A.Q0 to     R17C19D.D1 FS00/C01/sdiv[7]
CTOF_DEL    ---     0.452     R17C19D.D1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO FS00/C01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI FS00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 FS00/C01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 FS00/C01/sdiv_11[21] (to FS00/clkaux)
                  --------
                   14.534   (44.4% logic, 55.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20A.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.096ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[17]  (to FS00/clkaux +)

   Delay:              14.523ns  (42.4% logic, 57.6% route), 18 logic levels.

 Constraint Details:

     14.523ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.096ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R16C21B.FCI to     R16C21B.F0 FS00/C01/SLICE_3
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 FS00/C01/sdiv_11[17] (to FS00/clkaux)
                  --------
                   14.523   (42.4% logic, 57.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[4]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[21]  (to FS00/clkaux +)

   Delay:              14.496ns  (44.5% logic, 55.5% route), 20 logic levels.

 Constraint Details:

     14.496ns physical path delay FS00/C01/SLICE_10 to FS00/C01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.123ns

 Physical Path Details:

      Data path FS00/C01/SLICE_10 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 FS00/C01/SLICE_10 (from FS00/clkaux)
ROUTE         2     0.911     R16C19C.Q1 to     R17C19D.B1 FS00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R17C19D.B1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R16C21C.FCI to    R16C21C.FCO FS00/C01/SLICE_2
ROUTE         1     0.000    R16C21C.FCO to    R16C21D.FCI FS00/C01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R16C21D.FCI to     R16C21D.F0 FS00/C01/SLICE_1
ROUTE         1     0.000     R16C21D.F0 to    R16C21D.DI0 FS00/C01/sdiv_11[21] (to FS00/clkaux)
                  --------
                   14.496   (44.5% logic, 55.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[7]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[20]  (to FS00/clkaux +)

   Delay:              14.440ns  (44.1% logic, 55.9% route), 19 logic levels.

 Constraint Details:

     14.440ns physical path delay FS00/C01/SLICE_8 to FS00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.179ns

 Physical Path Details:

      Data path FS00/C01/SLICE_8 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C20A.CLK to     R16C20A.Q0 FS00/C01/SLICE_8 (from FS00/clkaux)
ROUTE         2     0.949     R16C20A.Q0 to     R17C19D.D1 FS00/C01/sdiv[7]
CTOF_DEL    ---     0.452     R17C19D.D1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 FS00/C01/sdiv_11[20] (to FS00/clkaux)
                  --------
                   14.440   (44.1% logic, 55.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C20A.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[16]  (to FS00/clkaux +)

   Delay:              14.429ns  (42.1% logic, 57.9% route), 17 logic levels.

 Constraint Details:

     14.429ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.190ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     1.230     R16C19D.Q1 to     R17C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.452     R17C19D.A1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R16C21A.FCI to     R16C21A.F1 FS00/C01/SLICE_4
ROUTE         1     0.000     R16C21A.F1 to    R16C21A.DI1 FS00/C01/sdiv_11[16] (to FS00/clkaux)
                  --------
                   14.429   (42.1% logic, 57.9% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21A.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.217ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[4]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[20]  (to FS00/clkaux +)

   Delay:              14.402ns  (44.2% logic, 55.8% route), 19 logic levels.

 Constraint Details:

     14.402ns physical path delay FS00/C01/SLICE_10 to FS00/C01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.217ns

 Physical Path Details:

      Data path FS00/C01/SLICE_10 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C19C.CLK to     R16C19C.Q1 FS00/C01/SLICE_10 (from FS00/clkaux)
ROUTE         2     0.911     R16C19C.Q1 to     R17C19D.B1 FS00/C01/sdiv[4]
CTOF_DEL    ---     0.452     R17C19D.B1 to     R17C19D.F1 FS00/C01/SLICE_56
ROUTE         3     1.261     R17C19D.F1 to     R17C20B.B1 FS00/C01/oscout12lto19_i_a2_16_4
CTOF_DEL    ---     0.452     R17C20B.B1 to     R17C20B.F1 FS00/C01/SLICE_45
ROUTE         2     0.392     R17C20B.F1 to     R17C20C.C0 FS00/C01/N_24_9
CTOF_DEL    ---     0.452     R17C20C.C0 to     R17C20C.F0 FS00/C01/SLICE_44
ROUTE         1     0.904     R17C20C.F0 to     R18C20D.B0 FS00/C01/oscout52lt21
CTOF_DEL    ---     0.452     R18C20D.B0 to     R18C20D.F0 FS00/C01/SLICE_37
ROUTE         1     0.873     R18C20D.F0 to     R19C20B.A0 FS00/C01/oscOut_0_sqmuxa_6
CTOF_DEL    ---     0.452     R19C20B.A0 to     R19C20B.F0 FS00/C01/SLICE_36
ROUTE         2     1.294     R19C20B.F0 to     R21C20A.A1 FS00/C01/un1_oscout73_1
CTOF_DEL    ---     0.452     R21C20A.A1 to     R21C20A.F1 FS00/C01/SLICE_27
ROUTE         2     1.257     R21C20A.F1 to     R18C20A.B0 FS00/C01/un1_oscout73_2_0
CTOF_DEL    ---     0.452     R18C20A.B0 to     R18C20A.F0 FS00/C01/SLICE_33
ROUTE         1     1.149     R18C20A.F0 to     R16C19A.A0 FS00/C01/un1_oscout73_i
C0TOFCO_DE  ---     0.905     R16C19A.A0 to    R16C19A.FCO FS00/C01/SLICE_0
ROUTE         1     0.000    R16C19A.FCO to    R16C19B.FCI FS00/C01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R16C19B.FCI to    R16C19B.FCO FS00/C01/SLICE_11
ROUTE         1     0.000    R16C19B.FCO to    R16C19C.FCI FS00/C01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R16C19C.FCI to    R16C19C.FCO FS00/C01/SLICE_10
ROUTE         1     0.000    R16C19C.FCO to    R16C19D.FCI FS00/C01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R16C19D.FCI to    R16C19D.FCO FS00/C01/SLICE_9
ROUTE         1     0.000    R16C19D.FCO to    R16C20A.FCI FS00/C01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R16C20A.FCI to    R16C20A.FCO FS00/C01/SLICE_8
ROUTE         1     0.000    R16C20A.FCO to    R16C20B.FCI FS00/C01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R16C20B.FCI to    R16C20B.FCO FS00/C01/SLICE_7
ROUTE         1     0.000    R16C20B.FCO to    R16C20C.FCI FS00/C01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R16C20C.FCI to    R16C20C.FCO FS00/C01/SLICE_6
ROUTE         1     0.000    R16C20C.FCO to    R16C20D.FCI FS00/C01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R16C20D.FCI to    R16C20D.FCO FS00/C01/SLICE_5
ROUTE         1     0.000    R16C20D.FCO to    R16C21A.FCI FS00/C01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R16C21A.FCI to    R16C21A.FCO FS00/C01/SLICE_4
ROUTE         1     0.000    R16C21A.FCO to    R16C21B.FCI FS00/C01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R16C21B.FCI to    R16C21B.FCO FS00/C01/SLICE_3
ROUTE         1     0.000    R16C21B.FCO to    R16C21C.FCI FS00/C01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R16C21C.FCI to     R16C21C.F1 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 FS00/C01/sdiv_11[20] (to FS00/clkaux)
                  --------
                   14.402   (44.2% logic, 55.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C19C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.765        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.823MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FS00/clkaux" 2.080000    |             |             |
MHz ;                                   |    2.080 MHz|   66.823 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk0_c   Source: FS00/C01/SLICE_23.Q0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: FS03/un1_enfsm_2_uclk_i   Source: FS03/SLICE_57.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: FS03/E_act[0]   Source: FS03/SLICE_28.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: FS00/clkaux   Source: FS00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FS00/clkaux" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 378 connections (84.94% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jun 06 15:50:55 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o fsmmoore00_fsmmoore0.twr -gui -msgset C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practicas/03-fsmmoore00/promote.xml fsmmoore00_fsmmoore0.ncd fsmmoore00_fsmmoore0.prf 
Design file:     fsmmoore00_fsmmoore0.ncd
Preference file: fsmmoore00_fsmmoore0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "FS00/clkaux" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "FS00/clkaux" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[18]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[18]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_3 to FS00/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_3 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q1 FS00/C01/SLICE_3 (from FS00/clkaux)
ROUTE         9     0.132     R16C21B.Q1 to     R16C21B.A1 FS00/C01/sdiv[18]
CTOF_DEL    ---     0.101     R16C21B.A1 to     R16C21B.F1 FS00/C01/SLICE_3
ROUTE         1     0.000     R16C21B.F1 to    R16C21B.DI1 FS00/C01/sdiv_11[18] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[9]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[9]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_7 to FS00/C01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_7 to FS00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20B.CLK to     R16C20B.Q0 FS00/C01/SLICE_7 (from FS00/clkaux)
ROUTE         3     0.132     R16C20B.Q0 to     R16C20B.A0 FS00/C01/sdiv[9]
CTOF_DEL    ---     0.101     R16C20B.A0 to     R16C20B.F0 FS00/C01/SLICE_7
ROUTE         1     0.000     R16C20B.F0 to    R16C20B.DI0 FS00/C01/sdiv_11[9] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[4]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[4]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_10 to FS00/C01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_10 to FS00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19C.CLK to     R16C19C.Q1 FS00/C01/SLICE_10 (from FS00/clkaux)
ROUTE         2     0.132     R16C19C.Q1 to     R16C19C.A1 FS00/C01/sdiv[4]
CTOF_DEL    ---     0.101     R16C19C.A1 to     R16C19C.F1 FS00/C01/SLICE_10
ROUTE         1     0.000     R16C19C.F1 to    R16C19C.DI1 FS00/C01/sdiv_11[4] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/oscOut  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/oscOut  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_23 to FS00/C01/SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_23 to FS00/C01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C20C.CLK to     R21C20C.Q0 FS00/C01/SLICE_23 (from FS00/clkaux)
ROUTE        10     0.132     R21C20C.Q0 to     R21C20C.A0 clk0_c
CTOF_DEL    ---     0.101     R21C20C.A0 to     R21C20C.F0 FS00/C01/SLICE_23
ROUTE         1     0.000     R21C20C.F0 to    R21C20C.DI0 FS00/C01/oscOut_0 (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20C.CLK FS00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C20C.CLK FS00/clkaux
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[6]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[6]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_9 to FS00/C01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_9 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19D.CLK to     R16C19D.Q1 FS00/C01/SLICE_9 (from FS00/clkaux)
ROUTE         2     0.132     R16C19D.Q1 to     R16C19D.A1 FS00/C01/sdiv[6]
CTOF_DEL    ---     0.101     R16C19D.A1 to     R16C19D.F1 FS00/C01/SLICE_9
ROUTE         1     0.000     R16C19D.F1 to    R16C19D.DI1 FS00/C01/sdiv_11[6] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19D.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[17]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[17]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_3 to FS00/C01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_3 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21B.CLK to     R16C21B.Q0 FS00/C01/SLICE_3 (from FS00/clkaux)
ROUTE         7     0.132     R16C21B.Q0 to     R16C21B.A0 FS00/C01/sdiv[17]
CTOF_DEL    ---     0.101     R16C21B.A0 to     R16C21B.F0 FS00/C01/SLICE_3
ROUTE         1     0.000     R16C21B.F0 to    R16C21B.DI0 FS00/C01/sdiv_11[17] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[11]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[11]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_6 to FS00/C01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_6 to FS00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C20C.CLK to     R16C20C.Q0 FS00/C01/SLICE_6 (from FS00/clkaux)
ROUTE         3     0.132     R16C20C.Q0 to     R16C20C.A0 FS00/C01/sdiv[11]
CTOF_DEL    ---     0.101     R16C20C.A0 to     R16C20C.F0 FS00/C01/SLICE_6
ROUTE         1     0.000     R16C20C.F0 to    R16C20C.DI0 FS00/C01/sdiv_11[11] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C20C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[1]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[1]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_11 to FS00/C01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_11 to FS00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C19B.CLK to     R16C19B.Q0 FS00/C01/SLICE_11 (from FS00/clkaux)
ROUTE         2     0.132     R16C19B.Q0 to     R16C19B.A0 FS00/C01/sdiv[1]
CTOF_DEL    ---     0.101     R16C19B.A0 to     R16C19B.F0 FS00/C01/SLICE_11
ROUTE         1     0.000     R16C19B.F0 to    R16C19B.DI0 FS00/C01/sdiv_11[1] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C19B.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[19]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[19]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_2 to FS00/C01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_2 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q0 FS00/C01/SLICE_2 (from FS00/clkaux)
ROUTE         7     0.132     R16C21C.Q0 to     R16C21C.A0 FS00/C01/sdiv[19]
CTOF_DEL    ---     0.101     R16C21C.A0 to     R16C21C.F0 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F0 to    R16C21C.DI0 FS00/C01/sdiv_11[19] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              FS00/C01/sdiv[20]  (from FS00/clkaux +)
   Destination:    FF         Data in        FS00/C01/sdiv[20]  (to FS00/clkaux +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay FS00/C01/SLICE_2 to FS00/C01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path FS00/C01/SLICE_2 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C21C.CLK to     R16C21C.Q1 FS00/C01/SLICE_2 (from FS00/clkaux)
ROUTE         7     0.132     R16C21C.Q1 to     R16C21C.A1 FS00/C01/sdiv[20]
CTOF_DEL    ---     0.101     R16C21C.A1 to     R16C21C.F1 FS00/C01/SLICE_2
ROUTE         1     0.000     R16C21C.F1 to    R16C21C.DI1 FS00/C01/sdiv_11[20] (to FS00/clkaux)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path FS00/C00/OSCInst0 to FS00/C01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.443        OSC.OSC to    R16C21C.CLK FS00/clkaux
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FS00/clkaux" 2.080000    |             |             |
MHz ;                                   |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk0_c   Source: FS00/C01/SLICE_23.Q0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: FS03/un1_enfsm_2_uclk_i   Source: FS03/SLICE_57.F1   Loads: 4
   No transfer within this clock domain is found

Clock Domain: FS03/E_act[0]   Source: FS03/SLICE_28.Q0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: FS00/clkaux   Source: FS00/C00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "FS00/clkaux" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 378 connections (84.94% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
