#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

/* crg */
#define CSR_CRG_BASE 0x4000
#define CSR_CRG_RST_ADDR 0x4000
#define CSR_CRG_RST_SIZE 1

/* ctrl */
#define CSR_CTRL_BASE 0x0
#define CSR_CTRL_RESET_ADDR 0x0
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR 0x4
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR 0x8
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* dna */
#define CSR_DNA_BASE 0x4800
#define CSR_DNA_ID_ADDR 0x4800
#define CSR_DNA_ID_SIZE 2

/* fan */
#define CSR_FAN_BASE 0x6800
#define CSR_FAN_ENABLE_ADDR 0x6800
#define CSR_FAN_ENABLE_SIZE 1
#define CSR_FAN_WIDTH_ADDR 0x6804
#define CSR_FAN_WIDTH_SIZE 1
#define CSR_FAN_PERIOD_ADDR 0x6808
#define CSR_FAN_PERIOD_SIZE 1

/* flash */
#define CSR_FLASH_BASE 0x7000
#define CSR_FLASH_SPI_CTRL_ADDR 0x7000
#define CSR_FLASH_SPI_CTRL_SIZE 1
#define CSR_FLASH_SPI_STATUS_ADDR 0x7004
#define CSR_FLASH_SPI_STATUS_SIZE 1
#define CSR_FLASH_SPI_MOSI_ADDR 0x7008
#define CSR_FLASH_SPI_MOSI_SIZE 2
#define CSR_FLASH_SPI_MISO_ADDR 0x7010
#define CSR_FLASH_SPI_MISO_SIZE 2

/* gs12241_spi */
#define CSR_GS12241_SPI_BASE 0xe800
#define CSR_GS12241_SPI_CTRL_ADDR 0xe800
#define CSR_GS12241_SPI_CTRL_SIZE 1
#define CSR_GS12241_SPI_STATUS_ADDR 0xe804
#define CSR_GS12241_SPI_STATUS_SIZE 1
#define CSR_GS12241_SPI_MOSI_ADDR 0xe808
#define CSR_GS12241_SPI_MOSI_SIZE 1
#define CSR_GS12241_SPI_MISO_ADDR 0xe80c
#define CSR_GS12241_SPI_MISO_SIZE 1

/* gs12241_spi_cs_n */
#define CSR_GS12241_SPI_CS_N_BASE 0xe000
#define CSR_GS12241_SPI_CS_N_OUT_ADDR 0xe000
#define CSR_GS12241_SPI_CS_N_OUT_SIZE 1

/* gs12281_spi */
#define CSR_GS12281_SPI_BASE 0xd800
#define CSR_GS12281_SPI_CTRL_ADDR 0xd800
#define CSR_GS12281_SPI_CTRL_SIZE 1
#define CSR_GS12281_SPI_STATUS_ADDR 0xd804
#define CSR_GS12281_SPI_STATUS_SIZE 1
#define CSR_GS12281_SPI_MOSI_ADDR 0xd808
#define CSR_GS12281_SPI_MOSI_SIZE 1
#define CSR_GS12281_SPI_MISO_ADDR 0xd80c
#define CSR_GS12281_SPI_MISO_SIZE 1

/* gs12281_spi_cs_n */
#define CSR_GS12281_SPI_CS_N_BASE 0xd000
#define CSR_GS12281_SPI_CS_N_OUT_ADDR 0xd000
#define CSR_GS12281_SPI_CS_N_OUT_SIZE 1

/* icap */
#define CSR_ICAP_BASE 0x7800
#define CSR_ICAP_ADDR_ADDR 0x7800
#define CSR_ICAP_ADDR_SIZE 1
#define CSR_ICAP_DATA_ADDR 0x7804
#define CSR_ICAP_DATA_SIZE 1
#define CSR_ICAP_SEND_ADDR 0x7808
#define CSR_ICAP_SEND_SIZE 1
#define CSR_ICAP_DONE_ADDR 0x780c
#define CSR_ICAP_DONE_SIZE 1

/* pcie_dma0 */
#define CSR_PCIE_DMA0_BASE 0x8800
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR 0x8800
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_ADDR 0x8804
#define CSR_PCIE_DMA0_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_ADDR 0x880c
#define CSR_PCIE_DMA0_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_ADDR 0x8810
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_ADDR 0x8814
#define CSR_PCIE_DMA0_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_ADDR 0x8818
#define CSR_PCIE_DMA0_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_ADDR 0x881c
#define CSR_PCIE_DMA0_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR 0x8820
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_ADDR 0x8824
#define CSR_PCIE_DMA0_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA0_READER_TABLE_WE_ADDR 0x882c
#define CSR_PCIE_DMA0_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_ADDR 0x8830
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_ADDR 0x8834
#define CSR_PCIE_DMA0_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_ADDR 0x8838
#define CSR_PCIE_DMA0_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_ADDR 0x883c
#define CSR_PCIE_DMA0_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_ADDR 0x8840
#define CSR_PCIE_DMA0_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma1 */
#define CSR_PCIE_DMA1_BASE 0x9000
#define CSR_PCIE_DMA1_WRITER_ENABLE_ADDR 0x9000
#define CSR_PCIE_DMA1_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_VALUE_ADDR 0x9004
#define CSR_PCIE_DMA1_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA1_WRITER_TABLE_WE_ADDR 0x900c
#define CSR_PCIE_DMA1_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_PROG_N_ADDR 0x9010
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_STATUS_ADDR 0x9014
#define CSR_PCIE_DMA1_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_LEVEL_ADDR 0x9018
#define CSR_PCIE_DMA1_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA1_WRITER_TABLE_FLUSH_ADDR 0x901c
#define CSR_PCIE_DMA1_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA1_READER_ENABLE_ADDR 0x9020
#define CSR_PCIE_DMA1_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_VALUE_ADDR 0x9024
#define CSR_PCIE_DMA1_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA1_READER_TABLE_WE_ADDR 0x902c
#define CSR_PCIE_DMA1_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_PROG_N_ADDR 0x9030
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_STATUS_ADDR 0x9034
#define CSR_PCIE_DMA1_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_LEVEL_ADDR 0x9038
#define CSR_PCIE_DMA1_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA1_READER_TABLE_FLUSH_ADDR 0x903c
#define CSR_PCIE_DMA1_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA1_LOOPBACK_ENABLE_ADDR 0x9040
#define CSR_PCIE_DMA1_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma2 */
#define CSR_PCIE_DMA2_BASE 0x9800
#define CSR_PCIE_DMA2_WRITER_ENABLE_ADDR 0x9800
#define CSR_PCIE_DMA2_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_VALUE_ADDR 0x9804
#define CSR_PCIE_DMA2_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA2_WRITER_TABLE_WE_ADDR 0x980c
#define CSR_PCIE_DMA2_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_PROG_N_ADDR 0x9810
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_STATUS_ADDR 0x9814
#define CSR_PCIE_DMA2_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_LEVEL_ADDR 0x9818
#define CSR_PCIE_DMA2_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA2_WRITER_TABLE_FLUSH_ADDR 0x981c
#define CSR_PCIE_DMA2_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA2_READER_ENABLE_ADDR 0x9820
#define CSR_PCIE_DMA2_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_VALUE_ADDR 0x9824
#define CSR_PCIE_DMA2_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA2_READER_TABLE_WE_ADDR 0x982c
#define CSR_PCIE_DMA2_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_PROG_N_ADDR 0x9830
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_STATUS_ADDR 0x9834
#define CSR_PCIE_DMA2_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_LEVEL_ADDR 0x9838
#define CSR_PCIE_DMA2_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA2_READER_TABLE_FLUSH_ADDR 0x983c
#define CSR_PCIE_DMA2_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA2_LOOPBACK_ENABLE_ADDR 0x9840
#define CSR_PCIE_DMA2_LOOPBACK_ENABLE_SIZE 1

/* pcie_dma3 */
#define CSR_PCIE_DMA3_BASE 0xa000
#define CSR_PCIE_DMA3_WRITER_ENABLE_ADDR 0xa000
#define CSR_PCIE_DMA3_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_VALUE_ADDR 0xa004
#define CSR_PCIE_DMA3_WRITER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA3_WRITER_TABLE_WE_ADDR 0xa00c
#define CSR_PCIE_DMA3_WRITER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_PROG_N_ADDR 0xa010
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_STATUS_ADDR 0xa014
#define CSR_PCIE_DMA3_WRITER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_LEVEL_ADDR 0xa018
#define CSR_PCIE_DMA3_WRITER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA3_WRITER_TABLE_FLUSH_ADDR 0xa01c
#define CSR_PCIE_DMA3_WRITER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA3_READER_ENABLE_ADDR 0xa020
#define CSR_PCIE_DMA3_READER_ENABLE_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_VALUE_ADDR 0xa024
#define CSR_PCIE_DMA3_READER_TABLE_VALUE_SIZE 2
#define CSR_PCIE_DMA3_READER_TABLE_WE_ADDR 0xa02c
#define CSR_PCIE_DMA3_READER_TABLE_WE_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_PROG_N_ADDR 0xa030
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_PROG_N_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_STATUS_ADDR 0xa034
#define CSR_PCIE_DMA3_READER_TABLE_LOOP_STATUS_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_LEVEL_ADDR 0xa038
#define CSR_PCIE_DMA3_READER_TABLE_LEVEL_SIZE 1
#define CSR_PCIE_DMA3_READER_TABLE_FLUSH_ADDR 0xa03c
#define CSR_PCIE_DMA3_READER_TABLE_FLUSH_SIZE 1
#define CSR_PCIE_DMA3_LOOPBACK_ENABLE_ADDR 0xa040
#define CSR_PCIE_DMA3_LOOPBACK_ENABLE_SIZE 1

/* pcie_msi */
#define CSR_PCIE_MSI_BASE 0xa800
#define CSR_PCIE_MSI_ENABLE_ADDR 0xa800
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR 0xa804
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR 0xa808
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* pcie_phy */
#define CSR_PCIE_PHY_BASE 0x8000
#define CSR_PCIE_PHY_LNK_UP_ADDR 0x8000
#define CSR_PCIE_PHY_LNK_UP_SIZE 1
#define CSR_PCIE_PHY_MSI_ENABLE_ADDR 0x8004
#define CSR_PCIE_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_ADDR 0x8008
#define CSR_PCIE_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_ADDR 0x800c
#define CSR_PCIE_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_ADDR 0x8010
#define CSR_PCIE_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* sdi0_core */
#define CSR_SDI0_CORE_BASE 0xf000
#define CSR_SDI0_CORE_TX_RESET_ADDR 0xf000
#define CSR_SDI0_CORE_TX_RESET_SIZE 1
#define CSR_SDI0_CORE_TX_PLLSEL_ADDR 0xf004
#define CSR_SDI0_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI0_CORE_TX_MODE_ADDR 0xf008
#define CSR_SDI0_CORE_TX_MODE_SIZE 1
#define CSR_SDI0_CORE_TX_PACK_ADDR 0xf00c
#define CSR_SDI0_CORE_TX_PACK_SIZE 1
#define CSR_SDI0_CORE_TX_CRC_ADDR 0xf010
#define CSR_SDI0_CORE_TX_CRC_SIZE 1
#define CSR_SDI0_CORE_TX_SLEW_ADDR 0xf014
#define CSR_SDI0_CORE_TX_SLEW_SIZE 1
#define CSR_SDI0_CORE_TX_TXEN_ADDR 0xf018
#define CSR_SDI0_CORE_TX_TXEN_SIZE 1
#define CSR_SDI0_CORE_TX_CE_ERROR_ADDR 0xf01c
#define CSR_SDI0_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI0_CORE_RX_RESET_ADDR 0xf020
#define CSR_SDI0_CORE_RX_RESET_SIZE 1
#define CSR_SDI0_CORE_RX_MODE_ADDR 0xf024
#define CSR_SDI0_CORE_RX_MODE_SIZE 1
#define CSR_SDI0_CORE_RX_PACK_ADDR 0xf028
#define CSR_SDI0_CORE_RX_PACK_SIZE 1
#define CSR_SDI0_CORE_RX_CRC_ADDR 0xf02c
#define CSR_SDI0_CORE_RX_CRC_SIZE 1
#define CSR_SDI0_CORE_RX_LOCKED_ADDR 0xf030
#define CSR_SDI0_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI0_CORE_RX_FAMILY_ADDR 0xf034
#define CSR_SDI0_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI0_CORE_RX_RATE_ADDR 0xf038
#define CSR_SDI0_CORE_RX_RATE_SIZE 1
#define CSR_SDI0_CORE_RX_SCAN_ADDR 0xf03c
#define CSR_SDI0_CORE_RX_SCAN_SIZE 1
#define CSR_SDI0_CORE_RX_M_ADDR 0xf040
#define CSR_SDI0_CORE_RX_M_SIZE 1
#define CSR_SDI0_CORE_LOOPBACK_ADDR 0xf044
#define CSR_SDI0_CORE_LOOPBACK_SIZE 1
#define CSR_SDI0_CORE_CLK_FREQ_VALUE_ADDR 0xf048
#define CSR_SDI0_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI0_CORE_CLK_COUNTER_LATCH_ADDR 0xf04c
#define CSR_SDI0_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI0_CORE_CLK_COUNTER_VALUE_ADDR 0xf050
#define CSR_SDI0_CORE_CLK_COUNTER_VALUE_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_ENABLE_ADDR 0xf054
#define CSR_SDI0_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_FORMAT_ADDR 0xf058
#define CSR_SDI0_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI0_CORE_SD_PATTERN_PATTERN_ADDR 0xf05c
#define CSR_SDI0_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_ENABLE_ADDR 0xf060
#define CSR_SDI0_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_FORMAT_ADDR 0xf064
#define CSR_SDI0_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI0_CORE_HD_3G_PATTERN_PATTERN_ADDR 0xf068
#define CSR_SDI0_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI0_CORE_TX_SYNC_ENABLE_ADDR 0xf06c
#define CSR_SDI0_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI0_CORE_RX_SYNC_ENABLE_ADDR 0xf070
#define CSR_SDI0_CORE_RX_SYNC_ENABLE_SIZE 1

/* sdi1_core */
#define CSR_SDI1_CORE_BASE 0xf800
#define CSR_SDI1_CORE_TX_RESET_ADDR 0xf800
#define CSR_SDI1_CORE_TX_RESET_SIZE 1
#define CSR_SDI1_CORE_TX_PLLSEL_ADDR 0xf804
#define CSR_SDI1_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI1_CORE_TX_MODE_ADDR 0xf808
#define CSR_SDI1_CORE_TX_MODE_SIZE 1
#define CSR_SDI1_CORE_TX_PACK_ADDR 0xf80c
#define CSR_SDI1_CORE_TX_PACK_SIZE 1
#define CSR_SDI1_CORE_TX_CRC_ADDR 0xf810
#define CSR_SDI1_CORE_TX_CRC_SIZE 1
#define CSR_SDI1_CORE_TX_SLEW_ADDR 0xf814
#define CSR_SDI1_CORE_TX_SLEW_SIZE 1
#define CSR_SDI1_CORE_TX_TXEN_ADDR 0xf818
#define CSR_SDI1_CORE_TX_TXEN_SIZE 1
#define CSR_SDI1_CORE_TX_CE_ERROR_ADDR 0xf81c
#define CSR_SDI1_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI1_CORE_RX_RESET_ADDR 0xf820
#define CSR_SDI1_CORE_RX_RESET_SIZE 1
#define CSR_SDI1_CORE_RX_MODE_ADDR 0xf824
#define CSR_SDI1_CORE_RX_MODE_SIZE 1
#define CSR_SDI1_CORE_RX_PACK_ADDR 0xf828
#define CSR_SDI1_CORE_RX_PACK_SIZE 1
#define CSR_SDI1_CORE_RX_CRC_ADDR 0xf82c
#define CSR_SDI1_CORE_RX_CRC_SIZE 1
#define CSR_SDI1_CORE_RX_LOCKED_ADDR 0xf830
#define CSR_SDI1_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI1_CORE_RX_FAMILY_ADDR 0xf834
#define CSR_SDI1_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI1_CORE_RX_RATE_ADDR 0xf838
#define CSR_SDI1_CORE_RX_RATE_SIZE 1
#define CSR_SDI1_CORE_RX_SCAN_ADDR 0xf83c
#define CSR_SDI1_CORE_RX_SCAN_SIZE 1
#define CSR_SDI1_CORE_RX_M_ADDR 0xf840
#define CSR_SDI1_CORE_RX_M_SIZE 1
#define CSR_SDI1_CORE_LOOPBACK_ADDR 0xf844
#define CSR_SDI1_CORE_LOOPBACK_SIZE 1
#define CSR_SDI1_CORE_CLK_FREQ_VALUE_ADDR 0xf848
#define CSR_SDI1_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI1_CORE_CLK_COUNTER_LATCH_ADDR 0xf84c
#define CSR_SDI1_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI1_CORE_CLK_COUNTER_VALUE_ADDR 0xf850
#define CSR_SDI1_CORE_CLK_COUNTER_VALUE_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_ENABLE_ADDR 0xf854
#define CSR_SDI1_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_FORMAT_ADDR 0xf858
#define CSR_SDI1_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI1_CORE_SD_PATTERN_PATTERN_ADDR 0xf85c
#define CSR_SDI1_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_ENABLE_ADDR 0xf860
#define CSR_SDI1_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_FORMAT_ADDR 0xf864
#define CSR_SDI1_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI1_CORE_HD_3G_PATTERN_PATTERN_ADDR 0xf868
#define CSR_SDI1_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI1_CORE_TX_SYNC_ENABLE_ADDR 0xf86c
#define CSR_SDI1_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI1_CORE_RX_SYNC_ENABLE_ADDR 0xf870
#define CSR_SDI1_CORE_RX_SYNC_ENABLE_SIZE 1

/* sdi2_core */
#define CSR_SDI2_CORE_BASE 0x10000
#define CSR_SDI2_CORE_TX_RESET_ADDR 0x10000
#define CSR_SDI2_CORE_TX_RESET_SIZE 1
#define CSR_SDI2_CORE_TX_PLLSEL_ADDR 0x10004
#define CSR_SDI2_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI2_CORE_TX_MODE_ADDR 0x10008
#define CSR_SDI2_CORE_TX_MODE_SIZE 1
#define CSR_SDI2_CORE_TX_PACK_ADDR 0x1000c
#define CSR_SDI2_CORE_TX_PACK_SIZE 1
#define CSR_SDI2_CORE_TX_CRC_ADDR 0x10010
#define CSR_SDI2_CORE_TX_CRC_SIZE 1
#define CSR_SDI2_CORE_TX_SLEW_ADDR 0x10014
#define CSR_SDI2_CORE_TX_SLEW_SIZE 1
#define CSR_SDI2_CORE_TX_TXEN_ADDR 0x10018
#define CSR_SDI2_CORE_TX_TXEN_SIZE 1
#define CSR_SDI2_CORE_TX_CE_ERROR_ADDR 0x1001c
#define CSR_SDI2_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI2_CORE_RX_RESET_ADDR 0x10020
#define CSR_SDI2_CORE_RX_RESET_SIZE 1
#define CSR_SDI2_CORE_RX_MODE_ADDR 0x10024
#define CSR_SDI2_CORE_RX_MODE_SIZE 1
#define CSR_SDI2_CORE_RX_PACK_ADDR 0x10028
#define CSR_SDI2_CORE_RX_PACK_SIZE 1
#define CSR_SDI2_CORE_RX_CRC_ADDR 0x1002c
#define CSR_SDI2_CORE_RX_CRC_SIZE 1
#define CSR_SDI2_CORE_RX_LOCKED_ADDR 0x10030
#define CSR_SDI2_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI2_CORE_RX_FAMILY_ADDR 0x10034
#define CSR_SDI2_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI2_CORE_RX_RATE_ADDR 0x10038
#define CSR_SDI2_CORE_RX_RATE_SIZE 1
#define CSR_SDI2_CORE_RX_SCAN_ADDR 0x1003c
#define CSR_SDI2_CORE_RX_SCAN_SIZE 1
#define CSR_SDI2_CORE_RX_M_ADDR 0x10040
#define CSR_SDI2_CORE_RX_M_SIZE 1
#define CSR_SDI2_CORE_LOOPBACK_ADDR 0x10044
#define CSR_SDI2_CORE_LOOPBACK_SIZE 1
#define CSR_SDI2_CORE_CLK_FREQ_VALUE_ADDR 0x10048
#define CSR_SDI2_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI2_CORE_CLK_COUNTER_LATCH_ADDR 0x1004c
#define CSR_SDI2_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI2_CORE_CLK_COUNTER_VALUE_ADDR 0x10050
#define CSR_SDI2_CORE_CLK_COUNTER_VALUE_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_ENABLE_ADDR 0x10054
#define CSR_SDI2_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_FORMAT_ADDR 0x10058
#define CSR_SDI2_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI2_CORE_SD_PATTERN_PATTERN_ADDR 0x1005c
#define CSR_SDI2_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x10060
#define CSR_SDI2_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x10064
#define CSR_SDI2_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI2_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x10068
#define CSR_SDI2_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI2_CORE_TX_SYNC_ENABLE_ADDR 0x1006c
#define CSR_SDI2_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI2_CORE_RX_SYNC_ENABLE_ADDR 0x10070
#define CSR_SDI2_CORE_RX_SYNC_ENABLE_SIZE 1

/* sdi3_core */
#define CSR_SDI3_CORE_BASE 0x10800
#define CSR_SDI3_CORE_TX_RESET_ADDR 0x10800
#define CSR_SDI3_CORE_TX_RESET_SIZE 1
#define CSR_SDI3_CORE_TX_PLLSEL_ADDR 0x10804
#define CSR_SDI3_CORE_TX_PLLSEL_SIZE 1
#define CSR_SDI3_CORE_TX_MODE_ADDR 0x10808
#define CSR_SDI3_CORE_TX_MODE_SIZE 1
#define CSR_SDI3_CORE_TX_PACK_ADDR 0x1080c
#define CSR_SDI3_CORE_TX_PACK_SIZE 1
#define CSR_SDI3_CORE_TX_CRC_ADDR 0x10810
#define CSR_SDI3_CORE_TX_CRC_SIZE 1
#define CSR_SDI3_CORE_TX_SLEW_ADDR 0x10814
#define CSR_SDI3_CORE_TX_SLEW_SIZE 1
#define CSR_SDI3_CORE_TX_TXEN_ADDR 0x10818
#define CSR_SDI3_CORE_TX_TXEN_SIZE 1
#define CSR_SDI3_CORE_TX_CE_ERROR_ADDR 0x1081c
#define CSR_SDI3_CORE_TX_CE_ERROR_SIZE 1
#define CSR_SDI3_CORE_RX_RESET_ADDR 0x10820
#define CSR_SDI3_CORE_RX_RESET_SIZE 1
#define CSR_SDI3_CORE_RX_MODE_ADDR 0x10824
#define CSR_SDI3_CORE_RX_MODE_SIZE 1
#define CSR_SDI3_CORE_RX_PACK_ADDR 0x10828
#define CSR_SDI3_CORE_RX_PACK_SIZE 1
#define CSR_SDI3_CORE_RX_CRC_ADDR 0x1082c
#define CSR_SDI3_CORE_RX_CRC_SIZE 1
#define CSR_SDI3_CORE_RX_LOCKED_ADDR 0x10830
#define CSR_SDI3_CORE_RX_LOCKED_SIZE 1
#define CSR_SDI3_CORE_RX_FAMILY_ADDR 0x10834
#define CSR_SDI3_CORE_RX_FAMILY_SIZE 1
#define CSR_SDI3_CORE_RX_RATE_ADDR 0x10838
#define CSR_SDI3_CORE_RX_RATE_SIZE 1
#define CSR_SDI3_CORE_RX_SCAN_ADDR 0x1083c
#define CSR_SDI3_CORE_RX_SCAN_SIZE 1
#define CSR_SDI3_CORE_RX_M_ADDR 0x10840
#define CSR_SDI3_CORE_RX_M_SIZE 1
#define CSR_SDI3_CORE_LOOPBACK_ADDR 0x10844
#define CSR_SDI3_CORE_LOOPBACK_SIZE 1
#define CSR_SDI3_CORE_CLK_FREQ_VALUE_ADDR 0x10848
#define CSR_SDI3_CORE_CLK_FREQ_VALUE_SIZE 1
#define CSR_SDI3_CORE_CLK_COUNTER_LATCH_ADDR 0x1084c
#define CSR_SDI3_CORE_CLK_COUNTER_LATCH_SIZE 1
#define CSR_SDI3_CORE_CLK_COUNTER_VALUE_ADDR 0x10850
#define CSR_SDI3_CORE_CLK_COUNTER_VALUE_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_ENABLE_ADDR 0x10854
#define CSR_SDI3_CORE_SD_PATTERN_ENABLE_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_FORMAT_ADDR 0x10858
#define CSR_SDI3_CORE_SD_PATTERN_FORMAT_SIZE 1
#define CSR_SDI3_CORE_SD_PATTERN_PATTERN_ADDR 0x1085c
#define CSR_SDI3_CORE_SD_PATTERN_PATTERN_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_ENABLE_ADDR 0x10860
#define CSR_SDI3_CORE_HD_3G_PATTERN_ENABLE_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_FORMAT_ADDR 0x10864
#define CSR_SDI3_CORE_HD_3G_PATTERN_FORMAT_SIZE 1
#define CSR_SDI3_CORE_HD_3G_PATTERN_PATTERN_ADDR 0x10868
#define CSR_SDI3_CORE_HD_3G_PATTERN_PATTERN_SIZE 1
#define CSR_SDI3_CORE_TX_SYNC_ENABLE_ADDR 0x1086c
#define CSR_SDI3_CORE_TX_SYNC_ENABLE_SIZE 1
#define CSR_SDI3_CORE_RX_SYNC_ENABLE_ADDR 0x10870
#define CSR_SDI3_CORE_RX_SYNC_ENABLE_SIZE 1

/* sdi_genlock */
#define CSR_SDI_GENLOCK_BASE 0xc800
#define CSR_SDI_GENLOCK_HSYNC_ACTIVE_ADDR 0xc800
#define CSR_SDI_GENLOCK_HSYNC_ACTIVE_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_LATCH_ADDR 0xc804
#define CSR_SDI_GENLOCK_HSYNC_LATCH_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_PERIOD_ADDR 0xc808
#define CSR_SDI_GENLOCK_HSYNC_PERIOD_SIZE 1
#define CSR_SDI_GENLOCK_HSYNC_SEEN_ADDR 0xc80c
#define CSR_SDI_GENLOCK_HSYNC_SEEN_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_ACTIVE_ADDR 0xc810
#define CSR_SDI_GENLOCK_VSYNC_ACTIVE_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_LATCH_ADDR 0xc814
#define CSR_SDI_GENLOCK_VSYNC_LATCH_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_PERIOD_ADDR 0xc818
#define CSR_SDI_GENLOCK_VSYNC_PERIOD_SIZE 1
#define CSR_SDI_GENLOCK_VSYNC_SEEN_ADDR 0xc81c
#define CSR_SDI_GENLOCK_VSYNC_SEEN_SIZE 1

/* sdi_qpll */
#define CSR_SDI_QPLL_BASE 0xc000
#define CSR_SDI_QPLL_REFCLK_STABLE_ADDR 0xc000
#define CSR_SDI_QPLL_REFCLK_STABLE_SIZE 1
#define CSR_SDI_QPLL_PLL0_REFCLK_SEL_ADDR 0xc004
#define CSR_SDI_QPLL_PLL0_REFCLK_SEL_SIZE 1
#define CSR_SDI_QPLL_PLL1_REFCLK_SEL_ADDR 0xc008
#define CSR_SDI_QPLL_PLL1_REFCLK_SEL_SIZE 1

/* si5324_refclk_pwm */
#define CSR_SI5324_REFCLK_PWM_BASE 0x5800
#define CSR_SI5324_REFCLK_PWM_ENABLE_ADDR 0x5800
#define CSR_SI5324_REFCLK_PWM_ENABLE_SIZE 1
#define CSR_SI5324_REFCLK_PWM_WIDTH_ADDR 0x5804
#define CSR_SI5324_REFCLK_PWM_WIDTH_SIZE 1
#define CSR_SI5324_REFCLK_PWM_PERIOD_ADDR 0x5808
#define CSR_SI5324_REFCLK_PWM_PERIOD_SIZE 1

/* si5324_spi */
#define CSR_SI5324_SPI_BASE 0x6000
#define CSR_SI5324_SPI_CTRL_ADDR 0x6000
#define CSR_SI5324_SPI_CTRL_SIZE 1
#define CSR_SI5324_SPI_STATUS_ADDR 0x6004
#define CSR_SI5324_SPI_STATUS_SIZE 1
#define CSR_SI5324_SPI_MOSI_ADDR 0x6008
#define CSR_SI5324_SPI_MOSI_SIZE 1
#define CSR_SI5324_SPI_MISO_ADDR 0x600c
#define CSR_SI5324_SPI_MISO_SIZE 1

/* vcxos_refclk_pwm */
#define CSR_VCXOS_REFCLK_PWM_BASE 0xb800
#define CSR_VCXOS_REFCLK_PWM_ENABLE_ADDR 0xb800
#define CSR_VCXOS_REFCLK_PWM_ENABLE_SIZE 1
#define CSR_VCXOS_REFCLK_PWM_WIDTH_ADDR 0xb804
#define CSR_VCXOS_REFCLK_PWM_WIDTH_SIZE 1
#define CSR_VCXOS_REFCLK_PWM_PERIOD_ADDR 0xb808
#define CSR_VCXOS_REFCLK_PWM_PERIOD_SIZE 1

/* vcxos_refclk_sel */
#define CSR_VCXOS_REFCLK_SEL_BASE 0xb000
#define CSR_VCXOS_REFCLK_SEL_OUT_ADDR 0xb000
#define CSR_VCXOS_REFCLK_SEL_OUT_SIZE 1

/* xadc */
#define CSR_XADC_BASE 0x5000
#define CSR_XADC_TEMPERATURE_ADDR 0x5000
#define CSR_XADC_TEMPERATURE_SIZE 1
#define CSR_XADC_VCCINT_ADDR 0x5004
#define CSR_XADC_VCCINT_SIZE 1
#define CSR_XADC_VCCAUX_ADDR 0x5008
#define CSR_XADC_VCCAUX_SIZE 1
#define CSR_XADC_VCCBRAM_ADDR 0x500c
#define CSR_XADC_VCCBRAM_SIZE 1
#define CSR_IDENTIFIER_MEM_BASE 0x2000

/* constants */
#define TIMER0_INTERRUPT 1
#define UART_INTERRUPT 2
#define CSR_DATA_WIDTH 32
#define SYSTEM_CLOCK_FREQUENCY 125000000
#define PCIE_SDI_HW
#define PCIE_LANES 4
#define SDI_CHANNELS 4
#define GENLOCK_HSYNC_INTERRUPT 0
#define GENLOCK_VSYNC_INTERRUPT 1
#define PCIE_DMA0_READER_INTERRUPT 2
#define PCIE_DMA0_WRITER_INTERRUPT 3
#define PCIE_DMA1_READER_INTERRUPT 4
#define PCIE_DMA1_WRITER_INTERRUPT 5
#define PCIE_DMA2_READER_INTERRUPT 6
#define PCIE_DMA2_WRITER_INTERRUPT 7
#define PCIE_DMA3_READER_INTERRUPT 8
#define PCIE_DMA3_WRITER_INTERRUPT 9
#define SDI0_CORE_RX_LOCK_INTERRUPT 10
#define SDI1_CORE_RX_LOCK_INTERRUPT 11
#define SDI2_CORE_RX_LOCK_INTERRUPT 12
#define SDI3_CORE_RX_LOCK_INTERRUPT 13
#define CONFIG_CLOCK_FREQUENCY 125000000
#define CONFIG_CPU_RESET_ADDR 0
#define CONFIG_CPU_TYPE "NONE"
#define CONFIG_CSR_DATA_WIDTH 32

#endif
