

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_buf_fill'
================================================================
* Date:           Sat Feb 28 13:05:14 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.652 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- buf_fill  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cp_insertion.cpp:56]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln56 = store i11 0, i11 %i" [cp_insertion.cpp:56]   --->   Operation 8 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [cp_insertion.cpp:56]   --->   Operation 9 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [cp_insertion.cpp:56]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_eq  i11 %i_2, i11 1024" [cp_insertion.cpp:56]   --->   Operation 11 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%add_ln56 = add i11 %i_2, i11 1" [cp_insertion.cpp:56]   --->   Operation 12 'add' 'add_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc10.preheader.exitStub" [cp_insertion.cpp:56]   --->   Operation 13 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i11 %i_2" [cp_insertion.cpp:56]   --->   Operation 14 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_2, i32 2, i32 9" [cp_insertion.cpp:59]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V" [cp_insertion.cpp:59]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [cp_insertion.cpp:59]   --->   Operation 17 'extractvalue' 'p_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty" [cp_insertion.cpp:59]   --->   Operation 18 'extractvalue' 'p_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%switch_ln59 = switch i2 %trunc_ln56, void %arrayidx.2.case.3, i2 0, void %arrayidx.2.case.0, i2 1, void %arrayidx.2.case.1, i2 2, void %arrayidx.2.case.2" [cp_insertion.cpp:59]   --->   Operation 19 'switch' 'switch_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.73>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln56 = store i11 %add_ln56, i11 %i" [cp_insertion.cpp:56]   --->   Operation 20 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [cp_insertion.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cp_insertion.cpp:58]   --->   Operation 22 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [cp_insertion.cpp:59]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cp_insertion.cpp:56]   --->   Operation 24 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %lshr_ln" [cp_insertion.cpp:59]   --->   Operation 25 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_data_addr = getelementptr i32 %buf_data, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 26 'getelementptr' 'buf_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_data_1_addr = getelementptr i32 %buf_data_1, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 27 'getelementptr' 'buf_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_2_addr = getelementptr i32 %buf_data_2, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 28 'getelementptr' 'buf_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_data_3_addr = getelementptr i32 %buf_data_3, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 29 'getelementptr' 'buf_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_strb_addr = getelementptr i4 %buf_strb, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 30 'getelementptr' 'buf_strb_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_strb_1_addr = getelementptr i4 %buf_strb_1, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 31 'getelementptr' 'buf_strb_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_strb_2_addr = getelementptr i4 %buf_strb_2, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 32 'getelementptr' 'buf_strb_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_strb_3_addr = getelementptr i4 %buf_strb_3, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 33 'getelementptr' 'buf_strb_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_2_addr" [cp_insertion.cpp:59]   --->   Operation 34 'store' 'store_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_2_addr" [cp_insertion.cpp:59]   --->   Operation 35 'store' 'store_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 36 'br' 'br_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_1_addr" [cp_insertion.cpp:59]   --->   Operation 37 'store' 'store_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_1_addr" [cp_insertion.cpp:59]   --->   Operation 38 'store' 'store_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_addr" [cp_insertion.cpp:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_addr" [cp_insertion.cpp:59]   --->   Operation 41 'store' 'store_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 42 'br' 'br_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_3_addr" [cp_insertion.cpp:59]   --->   Operation 43 'store' 'store_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_3_addr" [cp_insertion.cpp:59]   --->   Operation 44 'store' 'store_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 45 'br' 'br_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln56', cp_insertion.cpp:56) of constant 0 on local variable 'i', cp_insertion.cpp:56 [16]  (0.427 ns)
	'load' operation 11 bit ('i', cp_insertion.cpp:56) on local variable 'i', cp_insertion.cpp:56 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln56', cp_insertion.cpp:56) [20]  (0.798 ns)
	'store' operation 0 bit ('store_ln56', cp_insertion.cpp:56) of variable 'add_ln56', cp_insertion.cpp:56 on local variable 'i', cp_insertion.cpp:56 [59]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('buf_data_2_addr', cp_insertion.cpp:59) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln59', cp_insertion.cpp:59) of variable 'p_s', cp_insertion.cpp:59 on array 'buf_data_2' [43]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
