Date: Sat, 28 Jan 2006 22:26:21 +0100
From: Sam Ravnborg <>
Subject: Re: [PATCH 2/2] [x86] align per-cpu section to configured cache bytes
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2006/1/28/125

On Fri, Jan 27, 2006 at 02:02:47PM -0800, Zach Brown wrote:
> [x86] align per-cpu section to configured cache bytes
> 
> This matches the fix for a bug seen on x86-64.  Test booted on old hardware
> that had 32 byte cachelines to begin with.
> 
>   Signed-off-by: Zach Brown <zach.brown@oracle.com>
I've applied this verbatim.
The asm-generic part suggested in other mail was not straightforward due
to subtle differences and I have not yet my cross compile environment
running on this box.
	Sam
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/