module top_module (
    input clk,
    input a,
    output q );

    reg q_reg;
    
    always@(posedge clk) begin
       q_reg <= a ;
        
    end
    
    assign q = ~q_reg;
    
endmodule
