/*
 * Copyright (C) 2014 STMicroelectronics (R&D) Limited.
 * Author: Giuseppe Condorelli <giuseppe.condorelli@st.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
/ {
	chosen {
		bootargs = "console=ttyAS0,115200";
		linux,stdout-path = &sbc_serial0;
	};

	aliases {
		ttyAS0 = &sbc_serial0;
		ethernet0 = &ethernet0;
	};

	soc {
		sbc_serial0: serial@9530000 {
			status = "okay";
		};

		leds {
			compatible = "gpio-leds";
			red {
				#gpio-cells = <2>;
				label = "Front Panel LED";
				gpios = <&PIO4 1 0>;
				linux,default-trigger = "heartbeat";
			};
			green {
				#gpio-cells = <2>;
				gpios = <&PIO1 3 0>;
				default-state = "off";
			};
		};

		rc: rc@09518000 {
			status = "okay";
		};

		/* SSC4 to PCIe connector */
		i2c4: i2c@9844000 {
			status = "okay";
		};

		/* SSC5 to STV6440,  PCIe connector, I2C Eeprom */
		i2c@9845000 {
			status = "okay";
		};

		/* SSC10 to STV0368 */
		i2c@9540000 {
			status = "okay";
		};

		/* SSC11 to HDMI */
		i2c@9541000 {
			status = "okay";
			/* HDMI V1.3a supports Standard mode only */
			clock-frequency = <100000>;
			st,i2c-min-scl-pulse-width-us = <0>;
			st,i2c-min-sda-pulse-width-us = <1>;
		};

		ethernet0: dwmac@9630000 {
			st,tx-retime-src = "clkgen";
			status = "okay";
			phy-mode = "rgmii";
			fixed-link = <1 1000 0 0>;
			snps,phy-addr = <0x1>;
		};

		realtek: rtl8367rb {
			compatible = "realtek,rtl8367rb";
			status = "okay";

			gpio-reset = <&PIO0 7 0>;
			gpio-sck = <&PIO1 1 0>;
			gpio-sda = <&PIO1 0 0>;

			rtl8367rb,extif1;
			rtl8367rb,extif1-mode = <1>;	// RGMII
			rtl8367rb,extif1-txdelay = <0>;
			rtl8367rb,extif1-rxdelay = <1>;
			rtl8367rb,extif1-force_mode = <1>;
			rtl8367rb,extif1-txpause = <2>;
			rtl8367rb,extif1-rxpause = <2>;
			rtl8367rb,extif1-link = <1>;
			rtl8367rb,extif1-duplex = <1>;
			rtl8367rb,extif1-speed = <2>; // Giga speed

			rtl8367rb,extif2;
			rtl8367rb,extif2-mode = <1>;	// RGMII
			rtl8367rb,extif2-txdelay = <1>;
			rtl8367rb,extif2-rxdelay = <1>;
			rtl8367rb,extif2-force_mode = <1>;
			rtl8367rb,extif2-txpause = <1>;
			rtl8367rb,extif2-rxpause = <1>;
			rtl8367rb,extif2-link = <1>;
			rtl8367rb,extif2-duplex = <1>;
			rtl8367rb,extif2-speed = <2>; // Giga speed
		};

		st_dwc3: dwc3@8f94000 {
			status = "okay";
		};

		/* select internal clock for miphy0 (sata) */
		miphy28lp_phy0: miphy28lp@0 {
			st,sata_gen = "gen3";
			status = "okay";
		};

		miphy28lp_phy1: miphy28lp@1 {
			st,osc-force-ext;
			status = "okay";
		};

		sata1: sata@9b28000 {
			status = "okay";
		};

		pcie0: pcie@9b00000 {
			status = "okay";
		};

		mmc1: sdhci@09080000 {
			status = "okay";
		};

		/* Uniperipheral*/
		snd_uni_player0: snd-uni-player@0 {
			status = "okay";
		};

		snd_uni_player1: snd-uni-player@1 {
			status = "okay";
		};

		snd_uni_player2: snd-uni-player@2 {
			status = "okay";
		};

		snd_uni_player3: snd-uni-player@3 {
			status = "okay";
		};

		snd_uni_reader0: snd-uni-reader@0 {
			status = "okay";
		};

		snd_uni_reader1: snd-uni-reader@1 {
			status = "okay";
		};

		snd_conv_dac_sc: snd-conv-dac-sc {
			status = "okay";
		};

		snd_conv_biphase: snd-conv-biphase {
			status = "okay";
		};
#ifdef CONFIG_SYNO_LSP_MONACO_SDK2_15_4

		nandbch: nand-bch {
			status = "okay";
			st,nand-banks = <&nand_banks>;
		};

		nand_banks: nand-banks {
			bank0 {
				/* NAND_BBT_USE_FLASH (4Gbit) */
				nand-on-flash-bbt;
				nand-no-autoincr;
				st,nand-csn = <0>;
				st,nand-timing-data = <&nand_timing0>;
				partitions {
					#address-cells = <1>;
					#size-cells = <1>;
					partition@0{
						label = "NAND Flash";
						reg = <0x00000000 0x20000000>;
					};
				};
			};
		};

		nand_timing0: nand-timing {
			sig-setup = <10>;
			sig-hol = <10>;
			CE-deassert = <0>;
			WE-to-RBn = <100>;
			wr-on = <10>;
			wr-off = <30>;
			rd-on = <10>;
			rd-off = <30>;
			chip-delay = <30>;		/* delay in us */
		};

		spifsm@9022000 {
			status = "okay";
			flash-name = "n25q256";
			partitions = <&b2148_fsm_partitions>;

			b2148_fsm_partitions: partitions-b2148 {
				#address-cells = <1>;
				#size-cells = <1>;
				partition@0 {
					label = "boot";
					/* 20M */
					reg = <0x00000000 0x01400000>;
				};
				partition@1400000 {
					label = "rest";
					/* 12M */
					reg = <0x01400000 0x00c00000>;
				};
			};
		};
#endif /* CONFIG_SYNO_LSP_MONACO_SDK2_15_4 */
	};
};
