=====
SETUP
-0.216
10.286
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/g0_0
7.897
8.517
u_la0_top/u_ao_mem_ctrl/g0_cZ
8.994
9.678
u_la0_top/u_ao_mem_ctrl/capture_mem_wr_Z
10.286
=====
SETUP
-0.124
10.193
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/g0_1_0_cZ
7.897
8.556
u_la0_top/u_ao_mem_ctrl/g0_3_cZ
8.763
9.155
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
10.193
=====
SETUP
0.668
9.401
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_10
5.285
5.828
u_la0_top/un2_match_final_cZ
7.038
7.722
u_la0_top/un2_start_reg_cZ
7.929
8.588
u_la0_top/trigger_seq_start_Z
9.401
=====
SETUP
1.001
9.069
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_10
5.285
5.828
u_la0_top/g0_8
6.019
6.639
u_la0_top/un1_triger_level_cnt_ac0_1
6.951
7.617
u_la0_top/triger_level_cnt_4_cZ[3]
8.410
9.069
u_la0_top/triger_level_cnt_Z[3]
9.069
=====
SETUP
1.541
8.528
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_10
5.285
5.828
u_la0_top/g0_8
6.019
6.639
u_la0_top/un1_triger_level_cnt_ac0_1
6.951
7.635
u_la0_top/triger_level_cnt_4_cZ[2]
7.844
8.528
u_la0_top/triger_level_cnt_Z[2]
8.528
=====
SETUP
1.610
8.460
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_10
5.285
5.828
u_la0_top/g0_8
6.019
6.639
u_la0_top/triger_level_cnt_4_cZ[0]
7.801
8.460
u_la0_top/triger_level_cnt_Z[0]
8.460
=====
SETUP
1.610
8.459
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ
7.775
8.459
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
8.459
=====
SETUP
1.878
8.192
10.070
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
8.192
=====
SETUP
1.952
8.117
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[5]
7.563
8.117
u_la0_top/u_ao_mem_ctrl/capture_length_Z[5]
8.117
=====
SETUP
1.952
8.117
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[6]
7.563
8.117
u_la0_top/u_ao_mem_ctrl/capture_length_Z[6]
8.117
=====
SETUP
1.952
8.117
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[7]
7.563
8.117
u_la0_top/u_ao_mem_ctrl/capture_length_Z[7]
8.117
=====
SETUP
1.952
8.117
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[8]
7.563
8.117
u_la0_top/u_ao_mem_ctrl/capture_length_Z[8]
8.117
=====
SETUP
1.966
8.103
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]
7.549
8.103
u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]
8.103
=====
SETUP
1.966
8.103
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[1]
7.549
8.103
u_la0_top/u_ao_mem_ctrl/capture_length_Z[1]
8.103
=====
SETUP
1.987
8.082
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[0]
7.423
8.082
u_la0_top/u_ao_mem_ctrl/capture_length_Z[0]
8.082
=====
SETUP
1.987
8.082
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[3]
7.423
8.082
u_la0_top/u_ao_mem_ctrl/capture_length_Z[3]
8.082
=====
SETUP
2.042
8.028
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_10
5.285
5.828
u_la0_top/g0_8
6.019
6.678
u_la0_top/un1_triger_level_cnt12_cZ
6.684
7.368
u_la0_top/triger_level_cnt_4_cZ[1]
7.583
8.028
u_la0_top/triger_level_cnt_Z[1]
8.028
=====
SETUP
2.082
7.988
10.069
I_phy1_rxc_ibuf
0.000
0.819
test_dv_Z
2.311
2.590
u_la0_top/genblk1.u_ao_match_0/m4
6.363
6.808
u_la0_top/genblk1.u_ao_match_0/N_51_i_cZ
7.304
7.988
u_la0_top/genblk1.u_ao_match_0/match_sep
7.988
=====
SETUP
2.168
7.901
10.069
I_phy1_rxc_ibuf
0.000
0.819
u_la0_top/triger_level_cnt_Z[2]
2.311
2.590
u_la0_top/triger_level_cnt_RNI52BK[3]
3.712
4.333
u_la0_top/g0_7_1_cZ
5.140
5.441
u_la0_top/g0_7
6.269
6.889
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]
7.217
7.901
u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]
7.901
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[0]
7.823
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[1]
7.823
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[2]
7.823
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[7]
7.823
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/internal_reg_start_syn_Z[0]
7.823
=====
SETUP
2.246
7.823
10.069
I_phy1_rxc_ibuf
4.000
4.825
u_la0_top/rst_ao_Z
6.352
6.630
u_la0_top/internal_reg_start_syn_Z[1]
7.823
=====
HOLD
0.368
2.312
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_force_triger_syn_Z[0]
1.931
2.172
u_la0_top/internal_reg_force_triger_syn_Z[1]
2.312
=====
HOLD
0.368
2.312
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_syn_Z[0]
1.931
2.172
u_la0_top/internal_reg_start_syn_Z[1]
2.312
=====
HOLD
0.512
2.456
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[0]
1.931
2.173
u_la0_top/capture_window_sel_3_cZ[0]
2.178
2.456
u_la0_top/capture_window_sel_Z[0]
2.456
=====
HOLD
0.528
6.488
5.960
I_phy1_rxc_ibuf
4.000
4.813
u_la0_top/rst_ao_syn_Z
5.947
6.189
u_la0_top/rst_ao_Z
6.488
=====
HOLD
0.582
2.526
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[2]
1.931
2.173
u_la0_top/capture_window_sel_3_cZ[2]
2.178
2.526
u_la0_top/capture_window_sel_Z[2]
2.526
=====
HOLD
0.582
2.526
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[3]
1.931
2.173
u_la0_top/triger_level_cnt_4_cZ[3]
2.178
2.526
u_la0_top/triger_level_cnt_Z[3]
2.526
=====
HOLD
0.648
2.592
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[2]
1.931
2.173
u_la0_top/triger_level_cnt_4_cZ[2]
2.179
2.592
u_la0_top/triger_level_cnt_Z[2]
2.592
=====
HOLD
0.670
2.614
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[8]
2.336
2.614
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]
2.614
=====
HOLD
0.670
2.614
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_lm_0[9]
2.336
2.614
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[9]
2.614
=====
HOLD
0.672
2.616
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[0]
1.931
2.173
u_la0_top/triger_level_cnt_4_cZ[0]
2.179
2.616
u_la0_top/triger_level_cnt_Z[0]
2.616
=====
HOLD
0.726
2.670
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel[3]
1.931
2.172
u_la0_top/capture_window_sel_3_cZ[3]
2.322
2.670
u_la0_top/capture_window_sel[3]
2.670
=====
HOLD
0.732
2.676
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/capture_loop_Z
2.676
=====
HOLD
0.740
2.684
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[9]
2.336
2.684
u_la0_top/u_ao_mem_ctrl/capture_length_Z[9]
2.684
=====
HOLD
0.809
2.753
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/capture_length_5_cZ[4]
2.475
2.753
u_la0_top/u_ao_mem_ctrl/capture_length_Z[4]
2.753
=====
HOLD
0.813
2.757
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/triger_level_cnt_Z[1]
1.931
2.172
u_la0_top/triger_level_cnt_4_cZ[1]
2.320
2.757
u_la0_top/triger_level_cnt_Z[1]
2.757
=====
HOLD
0.817
2.761
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/capture_window_sel_Z[1]
1.931
2.173
u_la0_top/capture_window_sel_3_cZ[1]
2.324
2.761
u_la0_top/capture_window_sel_Z[1]
2.761
=====
HOLD
0.833
2.861
2.029
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/capture_mem_addr_Z[8]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
2.861
=====
HOLD
0.837
2.781
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[0]
1.931
2.173
u_la0_top/internal_reg_start_dly_Z[1]
2.781
=====
HOLD
0.850
3.037
2.188
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[8]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
3.037
=====
HOLD
0.850
3.037
2.188
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[3]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
3.037
=====
HOLD
0.850
3.037
2.188
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[2]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
3.037
=====
HOLD
0.850
3.037
2.188
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[0]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
3.037
=====
HOLD
0.850
3.037
2.188
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/u_ao_mem_ctrl/data_reg_Z[4]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_mem_0_0
3.037
=====
HOLD
0.860
2.804
1.944
I_phy1_rxc_ibuf
0.000
0.811
u_la0_top/internal_reg_start_dly_Z[1]
1.931
2.173
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en7_cZ
2.526
2.804
u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_Z
2.804
=====
HOLD
0.895
2.839
1.944
I_phy1_rxc_ibuf
0.000
0.811
genblk2[1].U_IDDR_dq1
1.931
2.693
test_d_Z[1]
2.839
