INFO: [HLS 200-0] Workspace /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2 opened at Tue Dec 05 11:58:26 WIB 2017
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Command     config_clock returned 0; 0 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/plb46.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/fsl.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/axi4.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.lib 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.lib 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/dds_compiler.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfir.lib 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfft.lib 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_old.lib 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_vivado.lib 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Command       ap_source returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed medium 
Command       config_chip_info returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Command     import_lib returned 0; 0.03 sec.
Execute     source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/virtex.gen 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/plb46.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/fsl.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/axi4.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.gen 
Command             ap_source returned 0; 0.01 sec.
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command           ap_source returned 0; 0.02 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/dds_compiler.gen 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/util.gen 
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source returned 0; 0.14 sec.
Command         ap_source returned 0; 0.2 sec.
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0.2 sec.
Command     ap_source returned 0; 0.2 sec.
Execute     open_platform DefaultPlatform 
Command     open_platform returned 0; 0 sec.
Execute     import_lib /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_hp.lib 
Command         ap_source returned 0; 0.01 sec.
Command       ap_source returned 0; 0.02 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/target_info.tcl 
Command           ap_source returned 0; 0.01 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.hlp 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.hlp 
Command             ap_source returned 0; 0 sec.
Command           ap_source returned 0; 0 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.hlp 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.01 sec.
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Command       ap_source returned 0; 0 sec.
Command     import_lib returned 0; 0.04 sec.
Execute     source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command       ap_source returned 0; 0 sec.
Command     ap_source returned 0; 0 sec.
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         license_isbetapart xc7z020 
Command         license_isbetapart returned 1; 0.01 sec.
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command         config_chip_info returned 0; 0 sec.
Execute         config_chip_info -quiet -speed slow 
Command         config_chip_info returned 0; 0 sec.
Command       add_library returned 0; 0.02 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Command         get_default_platform returned 0; 0 sec.
Command       add_library returned 0; 0 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     set_part returned 0; 0.1 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command     config_chip_info returned 0; 0 sec.
Execute     config_chip_info -quiet -speed slow 
Command     config_chip_info returned 0; 0 sec.
Command   open_solution returned 0; 0.38 sec.
Execute   set_part xc7z020clg400-1 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       license_isbetapart xc7z020 
Command       license_isbetapart returned 1; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Command       config_chip_info returned 0; 0 sec.
Execute       config_chip_info -quiet -speed slow 
Command       config_chip_info returned 0; 0 sec.
Command     add_library returned 0; 0.01 sec.
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
Command     add_library returned 0; 0 sec.
Execute     get_default_platform 
Command     get_default_platform returned 0; 0 sec.
Command   set_part returned 0; 0.08 sec.
Execute   create_clock -period 5 -name default 
Command   create_clock returned 0; 0 sec.
Execute   source ./MadgwickAHRS/solution2/directives.tcl 
Execute     set_directive_pipeline integrateQdot 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0 sec.
Execute     set_directive_pipeline feedbackStep 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Command     set_directive_pipeline returned 0; 0 sec.
Command   ap_source returned 0; 0 sec.
Execute   csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -enable_clang39=0 
INFO: [HLS 200-10] Analyzing design file 'MadgwickAHRS.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
Execute       is_m_axi_addr64 
Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling MadgwickAHRS.cpp as C++
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__   -I "/opt/Xilinx/Vivado/2017.3/lnx64/tools/systemc/include" -I "/opt/Xilinx/Vivado/2017.3/include" -I "/opt/Xilinx/Vivado/2017.3/include/ap_sysc" -fexceptions -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ "MadgwickAHRS.cpp"  -o "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -I /opt/Xilinx/Vivado/2017.3/lnx64/tools/systemc/include -I /opt/Xilinx/Vivado/2017.3/include -I /opt/Xilinx/Vivado/2017.3/include/ap_sysc -fexceptions -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot -include etc/autopilot_ssdm_op.h -D__DSP48E1__ MadgwickAHRS.cpp -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.00.o
Command       clang returned 0; 1.93 sec.
Execute       is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.00.o 
Command       is_encrypted returned 0; 0 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -E "MadgwickAHRS.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E MadgwickAHRS.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp
Command       clang returned 0; 1.79 sec.
INFO: [HLS 200-0] GCC PP time: 1 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
INFO: [HLS 200-0] Setting directive 'PIPELINE' 
Execute       list_core -type functional_unit 
Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp.ap-line.cpp /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
Execute       cdt  "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp.ap-line.cpp"  -m "MadgwickAHRSupdate" -o "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/solution2.directive --source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS.cpp --error /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSP_Double_Pump DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db --ca --es --gf --pd --p2d /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db --sd --scff /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/.systemc_flag --ad 
Command       cdt returned 0; 2.45 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pp.0.cpp.ap-cdt.cpp /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.0.cpp /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -E "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.2.cpp
Command       clang returned 0; 1.86 sec.
Execute       get_default_platform 
Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-0] Processing labels
Execute       clang  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2017.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot -I /opt/Xilinx/Vivado/2017.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.g.bc
Command       clang returned 0; 1.82 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/ve_warning.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/pragma.status.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 318 ; free virtual = 6526
INFO: [HLS 200-0] Linking Release ...
Execute       llvm-ld /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.bc -disable-opt -L/opt/Xilinx/Vivado/2017.3/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o 
Command       llvm-ld returned 0; 0.91 sec.
Execute       disassemble /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o 
Execute         is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.bc 
Command         is_encrypted returned 0; 0 sec.
Command       disassemble returned 0; 0.9 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
Execute       llvm-ld /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRS.g.bc -disable-opt -L/opt/Xilinx/Vivado/2017.3/lnx64/lib -lm_basic -lhlsmc++ -lhlsm -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g 
Command       llvm-ld returned 0; 0.92 sec.
Execute       disassemble /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g 
Execute         is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.bc 
Command         is_encrypted returned 0; 0 sec.
Command       disassemble returned 0; 0.9 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 325 ; free virtual = 6526
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 -enable_clang39=0 
Execute         cleanup_all_models 
Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.pp.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.pp.0.bc -f 
Command         transform returned 0; 0.01 sec.
Execute         llvm-ld /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2017.3/lnx64/lib -lfloatconversion -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.0 
Command         llvm-ld returned 0; 0.9 sec.
INFO: [HLS 200-0] Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MadgwickAHRSupdate -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.0.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform returned 0; 0.1 sec.
Execute         disassemble /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1 /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1 
Execute           is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.91 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 358.805 ; gain = 13.375 ; free physical = 324 ; free virtual = 6526
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
Command         transform returned 0; 0.08 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
Execute         transform -syn-check /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform returned 0; 0.01 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 358.820 ; gain = 13.391 ; free physical = 323 ; free virtual = 6525
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.g.1.bc to /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
Execute         transform -hls -tmp /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.1.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'integrateQdot' (MadgwickAHRS.cpp:237).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'feedbackStep' (MadgwickAHRS.cpp:229).
INFO: [XFORM 203-501] Unrolling loop 'loop_integrateQdot' (MadgwickAHRS.cpp:238) in function 'integrateQdot' completely.
INFO: [XFORM 203-501] Unrolling loop 'loopfeedbackStep' (MadgwickAHRS.cpp:229) in function 'feedbackStep' completely.
INFO: [XFORM 203-102] Partitioning array 'qDot' (MadgwickAHRS.cpp:132) automatically.
INFO: [XFORM 203-102] Partitioning array 'qDot' (MadgwickAHRS.cpp:41) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:40) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 's' (MadgwickAHRS.cpp:131) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's' (MadgwickAHRS.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise' (MadgwickAHRS.cpp:215) automatically.
INFO: [XFORM 203-602] Inlining function 'invSqrt' into 'normalise.1' (MadgwickAHRS.cpp:215) automatically.
Command         transform returned 0; 0.25 sec.
INFO: [HLS 200-0] Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:209:44) to (MadgwickAHRS.cpp:209:38) in function 'normalise.1'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise.1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:212:2) to (MadgwickAHRS.cpp:216:33) in function 'normalise'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MadgwickAHRS.cpp:219:2) to (MadgwickAHRS.cpp:224:1) in function 'normalise'... converting 3 basic blocks.
Command         transform returned 0; 0.12 sec.
Execute         disassemble /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.2 /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.2 
Execute           is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.2.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.91 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 303 ; free virtual = 6505
INFO: [HLS 200-0] Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -check-stream -norm-name -legalize -validate-dataflow -cdfg-build /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.2.bc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'MadgwickAHRSupdateIMU' (MadgwickAHRS.cpp:136:1) into MadgwickAHRSupdateIM.
Command         transform returned 0; 0.3 sec.
Execute         disassemble /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.3 /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.3 
Execute           is_encrypted /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.o.3.bc 
Command           is_encrypted returned 0; 0 sec.
Command         disassemble returned 0; 0.93 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 486.801 ; gain = 141.371 ; free physical = 266 ; free virtual = 6468
INFO: [HLS 200-0] Finish building internal data model.
Command       opt_and_import_c returned 0; 4.55 sec.
Command     elaborate returned 0; 18.2 sec.
Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MadgwickAHRSupdate' ...
Execute       ap_set_top_model MadgwickAHRSupdate 
WARNING: [SYN 201-103] Legalizing function name 'normalise.1' to 'normalise_1'.
Command       ap_set_top_model returned 0; 0 sec.
Execute       get_model_list MadgwickAHRSupdate -filter all-wo-channel -topdown 
Command       get_model_list returned 0; 0 sec.
Execute       preproc_iomode -model MadgwickAHRSupdate 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model MadgwickAHRSupdateIM 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model integrateQdot 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model feedbackStep 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model normalise.1 
Command       preproc_iomode returned 0; 0 sec.
Execute       preproc_iomode -model normalise 
Command       preproc_iomode returned 0; 0 sec.
Execute       get_model_list MadgwickAHRSupdate -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-0] Configuring Module : normalise ...
Execute       set_default_model normalise 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit normalise 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : normalise.1 ...
Execute       set_default_model normalise.1 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit normalise.1 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : feedbackStep ...
Execute       set_default_model feedbackStep 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit feedbackStep 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : integrateQdot ...
Execute       set_default_model integrateQdot 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit integrateQdot 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : MadgwickAHRSupdateIM ...
Execute       set_default_model MadgwickAHRSupdateIM 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit MadgwickAHRSupdateIM 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Configuring Module : MadgwickAHRSupdate ...
Execute       set_default_model MadgwickAHRSupdate 
Command       set_default_model returned 0; 0 sec.
Execute       apply_spec_resource_limit MadgwickAHRSupdate 
Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-0] Preprocessing Module: normalise ...
Execute       set_default_model normalise 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model normalise 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess normalise 
Command       rtl_gen_preprocess returned 0; 0.01 sec.
INFO: [HLS 200-0] Preprocessing Module: normalise.1 ...
Execute       set_default_model normalise.1 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model normalise.1 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess normalise.1 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: feedbackStep ...
Execute       set_default_model feedbackStep 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model feedbackStep 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess feedbackStep 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: integrateQdot ...
Execute       set_default_model integrateQdot 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model integrateQdot 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess integrateQdot 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: MadgwickAHRSupdateIM ...
Execute       set_default_model MadgwickAHRSupdateIM 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model MadgwickAHRSupdateIM 
Command       cdfg_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess MadgwickAHRSupdateIM 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing Module: MadgwickAHRSupdate ...
Execute       set_default_model MadgwickAHRSupdate 
Command       set_default_model returned 0; 0 sec.
Execute       cdfg_preprocess -model MadgwickAHRSupdate 
Command       cdfg_preprocess returned 0; 0.01 sec.
Execute       rtl_gen_preprocess MadgwickAHRSupdate 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model normalise 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model normalise 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 19.28 seconds; current allocated memory: 112.615 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.1 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.sched.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling normalise.
Execute       set_default_model normalise 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model normalise 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=normalise
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 113.081 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.17 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding normalise.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model normalise.1 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model normalise.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.09 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 113.632 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.09 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.sched.adb -f 
Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling normalise.1.
Execute       set_default_model normalise.1 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model normalise.1 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=normalise.1
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.04 sec.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 114.062 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.16 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding normalise.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedbackStep 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model feedbackStep 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feedbackStep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.04 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 114.262 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.06 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.sched.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish scheduling feedbackStep.
Execute       set_default_model feedbackStep 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model feedbackStep 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=feedbackStep
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 114.483 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.12 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding feedbackStep.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'integrateQdot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model integrateQdot 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model integrateQdot 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'integrateQdot'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' and 'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (6.67ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q' (2.32 ns)
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) (4.35 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.09 sec.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 114.688 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.15 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.sched.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish scheduling integrateQdot.
Execute       set_default_model integrateQdot 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model integrateQdot 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=integrateQdot
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 114.900 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.verbose.bind.rpt -verbose -f 
Command       report returned 0; 0.11 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.bind.adb -f 
Command       db_write returned 0; 0.01 sec.
INFO: [HLS 200-0] Finish binding integrateQdot.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MadgwickAHRSupdateIM 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model MadgwickAHRSupdateIM 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 116.266 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.verbose.sched.rpt -verbose -f 
Command       report returned 0; 0.62 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.sched.adb -f 
Command       db_write returned 0; 0.04 sec.
INFO: [HLS 200-0] Finish scheduling MadgwickAHRSupdateIM.
Execute       set_default_model MadgwickAHRSupdateIM 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model MadgwickAHRSupdateIM 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=MadgwickAHRSupdateIM
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.53902ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fmul' operation ('tmp_6', MadgwickAHRS.cpp:138) (5.54 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 117.776 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.verbose.bind.rpt -verbose -f 
Command       report returned 0; 1.02 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.bind.adb -f 
Command       db_write returned 0; 0.04 sec.
INFO: [HLS 200-0] Finish binding MadgwickAHRSupdateIM.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MadgwickAHRSupdate 
Command       set_default_model returned 0; 0 sec.
Execute       schedule -model MadgwickAHRSupdate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule returned 0; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 120.598 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.verbose.sched.rpt -verbose -f 
Command       report returned 0; 1.55 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.sched.adb -f 
Command       db_write returned 0; 0.07 sec.
INFO: [HLS 200-0] Finish scheduling MadgwickAHRSupdate.
Execute       set_default_model MadgwickAHRSupdate 
Command       set_default_model returned 0; 0 sec.
Execute       bind -model MadgwickAHRSupdate 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=MadgwickAHRSupdate
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (6.55315ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fadd' operation ('tmp_71', MadgwickAHRS.cpp:54) (6.55 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind returned 0; 1.52 sec.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 124.019 MB.
Execute       report -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.verbose.bind.rpt -verbose -f 
Command       report returned 0; 2.38 sec.
Execute       db_write -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.bind.adb -f 
Command       db_write returned 0; 0.08 sec.
INFO: [HLS 200-0] Finish binding MadgwickAHRSupdate.
Execute       get_model_list MadgwickAHRSupdate -filter all-wo-channel 
Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess normalise 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess normalise.1 
Command       rtl_gen_preprocess returned 0; 0.01 sec.
Execute       rtl_gen_preprocess feedbackStep 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess integrateQdot 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess MadgwickAHRSupdateIM 
Command       rtl_gen_preprocess returned 0; 0 sec.
Execute       rtl_gen_preprocess MadgwickAHRSupdate 
Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model normalise -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fmul_32ns_32ns_32_5_max_dsp_1' to 'MadgwickAHRSupdatcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fcmp_32ns_32ns_1_4_1' to 'MadgwickAHRSupdatdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise'.
Command       create_rtl_model returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 125.152 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl normalise -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/normalise -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl normalise -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/normalise 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl normalise -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/normalise 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_tb_info normalise -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.02 sec.
Execute       report -model normalise -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/normalise_csynth.rpt -f 
Command       report returned 0; 0.03 sec.
Execute       report -model normalise -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/normalise_csynth.xml -f -x 
Command       report returned 0; 0.03 sec.
Execute       report -model normalise -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.verbose.rpt -verbose -f 
Command       report returned 0; 0.19 sec.
Execute       db_write -model normalise -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.adb -f 
Command       db_write returned 0; 0.06 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalise_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model normalise.1 -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalise_1'.
Command       create_rtl_model returned 0; 0.05 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 127.333 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl normalise.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/normalise_1 -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl normalise.1 -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/normalise_1 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl normalise.1 -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/normalise_1 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_tb_info normalise.1 -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1 -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.02 sec.
Execute       report -model normalise.1 -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/normalise_1_csynth.rpt -f 
Command       report returned 0; 0.03 sec.
Execute       report -model normalise.1 -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/normalise_1_csynth.xml -f -x 
Command       report returned 0; 0.03 sec.
Execute       report -model normalise.1 -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.verbose.rpt -verbose -f 
Command       report returned 0; 0.18 sec.
Execute       db_write -model normalise.1 -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.adb -f 
Command       db_write returned 0; 0.07 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackStep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedbackStep -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsub_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdateOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackStep'.
Command       create_rtl_model returned 0; 0.04 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 128.997 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl feedbackStep -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/feedbackStep -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl feedbackStep -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/feedbackStep 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl feedbackStep -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/feedbackStep 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info feedbackStep -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.03 sec.
Execute       report -model feedbackStep -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/feedbackStep_csynth.rpt -f 
Command       report returned 0; 0.04 sec.
Execute       report -model feedbackStep -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/feedbackStep_csynth.xml -f -x 
Command       report returned 0; 0.03 sec.
Execute       report -model feedbackStep -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.verbose.rpt -verbose -f 
Command       report returned 0; 0.14 sec.
Execute       db_write -model feedbackStep -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.adb -f 
Command       db_write returned 0; 0.05 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'integrateQdot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model integrateQdot -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fadd_32ns_32ns_32_9_full_dsp_1' to 'MadgwickAHRSupdatfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'integrateQdot'.
Command       create_rtl_model returned 0; 0.03 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 129.924 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl integrateQdot -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/integrateQdot -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_rtl integrateQdot -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/integrateQdot 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_rtl integrateQdot -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/integrateQdot 
Command       gen_rtl returned 0; 0 sec.
Execute       gen_tb_info integrateQdot -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.01 sec.
Execute       report -model integrateQdot -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/integrateQdot_csynth.rpt -f 
Command       report returned 0; 0.01 sec.
Execute       report -model integrateQdot -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/integrateQdot_csynth.xml -f -x 
Command       report returned 0; 0.02 sec.
Execute       report -model integrateQdot -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.verbose.rpt -verbose -f 
Command       report returned 0; 0.12 sec.
Execute       db_write -model integrateQdot -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.adb -f 
Command       db_write returned 0; 0.04 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdateIM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MadgwickAHRSupdateIM -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdateIM'.
Command       create_rtl_model returned 0; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 132.981 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0 sec.
Execute       gen_rtl MadgwickAHRSupdateIM -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/MadgwickAHRSupdateIM -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_rtl MadgwickAHRSupdateIM -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/MadgwickAHRSupdateIM 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_rtl MadgwickAHRSupdateIM -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/MadgwickAHRSupdateIM 
Command       gen_rtl returned 0; 0.01 sec.
Execute       gen_tb_info MadgwickAHRSupdateIM -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0.08 sec.
Execute       report -model MadgwickAHRSupdateIM -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/MadgwickAHRSupdateIM_csynth.rpt -f 
Command       report returned 0; 0.08 sec.
Execute       report -model MadgwickAHRSupdateIM -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/MadgwickAHRSupdateIM_csynth.xml -f -x 
Command       report returned 0; 0.07 sec.
Execute       report -model MadgwickAHRSupdateIM -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.verbose.rpt -verbose -f 
Command       report returned 0; 1.1 sec.
Execute       db_write -model MadgwickAHRSupdateIM -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.adb -f 
Command       db_write returned 0; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MadgwickAHRSupdate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MadgwickAHRSupdate -vendor xilinx -mg_file /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/g' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MadgwickAHRSupdate/m' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MadgwickAHRSupdate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'beta' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'beta' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'q' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_q' to 'MadgwickAHRSupdatg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MadgwickAHRSupdate_fsqrt_32ns_32ns_32_28_1' to 'MadgwickAHRSupdathbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatbkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatcud': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdateOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdatfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MadgwickAHRSupdathbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MadgwickAHRSupdate'.
Command       create_rtl_model returned 0; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 141.641 MB.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.rtl_wrap.cfg.tcl 
Command       ap_source returned 0; 0.01 sec.
Execute       gen_rtl MadgwickAHRSupdate -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/systemc/MadgwickAHRSupdate -synmodules normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0.02 sec.
Execute       gen_rtl MadgwickAHRSupdate -istop -style xilinx -f -lang vhdl -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/vhdl/MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0.26 sec.
Execute       gen_rtl MadgwickAHRSupdate -istop -style xilinx -f -lang vlog -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/verilog/MadgwickAHRSupdate 
Command       gen_rtl returned 0; 0.13 sec.
Execute       export_constraint_db -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.constraint.tcl -f -tool general 
Command       export_constraint_db returned 0; 0 sec.
Execute       report -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.design.xml -verbose -f -dv 
Command       report returned 0; 0.55 sec.
Execute       report -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.sdaccel.xml -verbose -f -sdaccel 
Command       report returned 0; 0.35 sec.
Execute       gen_tb_info MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate -p /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db 
Command       gen_tb_info returned 0; 0 sec.
Execute       report -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/MadgwickAHRSupdate_csynth.rpt -f 
Command       report returned 0; 0.13 sec.
Execute       report -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/syn/report/MadgwickAHRSupdate_csynth.xml -f -x 
Command       report returned 0; 0.12 sec.
Execute       report -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.verbose.rpt -verbose -f 
Command       report returned 0; 2.59 sec.
Execute       db_write -model MadgwickAHRSupdate -o /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.adb -f 
Command       db_write returned 0; 0.38 sec.
Execute       sc_get_clocks MadgwickAHRSupdate 
Command       sc_get_clocks returned 0; 0 sec.
Execute       sc_get_portdomain MadgwickAHRSupdate 
Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: normalise normalise.1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-0] Handling components in module [normalise] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.compgen.tcl 
INFO: [HLS 200-0] Found component MadgwickAHRSupdatbkb.
INFO: [HLS 200-0] Append model MadgwickAHRSupdatbkb
INFO: [HLS 200-0] Found component MadgwickAHRSupdatcud.
INFO: [HLS 200-0] Append model MadgwickAHRSupdatcud
INFO: [HLS 200-0] Found component MadgwickAHRSupdatdEe.
INFO: [HLS 200-0] Append model MadgwickAHRSupdatdEe
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [normalise_1] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.compgen.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [feedbackStep] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.compgen.tcl 
INFO: [HLS 200-0] Found component MadgwickAHRSupdateOg.
INFO: [HLS 200-0] Append model MadgwickAHRSupdateOg
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [integrateQdot] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.compgen.tcl 
INFO: [HLS 200-0] Found component MadgwickAHRSupdatfYi.
INFO: [HLS 200-0] Append model MadgwickAHRSupdatfYi
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [MadgwickAHRSupdateIM] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.compgen.tcl 
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Handling components in module [MadgwickAHRSupdate] ... 
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.compgen.tcl 
INFO: [HLS 200-0] Found component MadgwickAHRSupdathbi.
INFO: [HLS 200-0] Append model MadgwickAHRSupdathbi
INFO: [HLS 200-0] Found component MadgwickAHRSupdatg8j.
INFO: [HLS 200-0] Append model MadgwickAHRSupdatg8j
Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Append model normalise
INFO: [HLS 200-0] Append model normalise_1
INFO: [HLS 200-0] Append model feedbackStep
INFO: [HLS 200-0] Append model integrateQdot
INFO: [HLS 200-0] Append model MadgwickAHRSupdateIM
INFO: [HLS 200-0] Append model MadgwickAHRSupdate
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: MadgwickAHRSupdatbkb MadgwickAHRSupdatcud MadgwickAHRSupdatdEe MadgwickAHRSupdateOg MadgwickAHRSupdatfYi MadgwickAHRSupdathbi MadgwickAHRSupdatg8j normalise normalise_1 feedbackStep integrateQdot MadgwickAHRSupdateIM MadgwickAHRSupdate
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdatbkb
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdatcud
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdatdEe
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdateOg
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdatfYi
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdathbi
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdatg8j
INFO: [HLS 200-0] To file: write model normalise
INFO: [HLS 200-0] To file: write model normalise_1
INFO: [HLS 200-0] To file: write model feedbackStep
INFO: [HLS 200-0] To file: write model integrateQdot
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdateIM
INFO: [HLS 200-0] To file: write model MadgwickAHRSupdate
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
Execute       export_ssdm /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/a.export.ll 
Command       export_ssdm returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/generic/autopilot/op.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/generic/autopilot/op_simcore.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/generic/autopilot/interface.gen 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0.01 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/virtex.gen 
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/plb46.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/fsl.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/axi4.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/saxilite.gen 
Command               ap_source returned 0; 0.01 sec.
Execute               source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/maxi.gen 
Command               ap_source returned 0; 0.01 sec.
Command             ap_source returned 0; 0.02 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Command             ap_source returned 0; 0.02 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/dds_compiler.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfir.gen 
Command             ap_source returned 0; 0 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/util.gen 
Command             ap_source returned 0; 0.01 sec.
Execute             source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/ip/xfft.gen 
Command             ap_source returned 0; 0.13 sec.
Command           ap_source returned 0; 0.19 sec.
Execute           source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/dsp48.gen 
Command           ap_source returned 0; 0 sec.
Command         ap_source returned 0; 0.2 sec.
Command       ap_source returned 0; 0.2 sec.
Execute       source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2017.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Command         ap_source returned 0; 0 sec.
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/global.setting.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise.compgen.tcl 
Command       ap_source returned 0; 0.06 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/normalise_1.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/feedbackStep.compgen.tcl 
Command       ap_source returned 0; 0.02 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/integrateQdot.compgen.tcl 
Command       ap_source returned 0; 0.02 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdateIM.compgen.tcl 
Command       ap_source returned 0; 0 sec.
Execute       source /home/toni/Documents/vivado_projects/MadgwickAHRS/MadgwickAHRS/solution2/.autopilot/db/MadgwickAHRSupdate.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MadgwickAHRSupdatg8j_ram (RAM)' using block RAMs with power-on initialization.
Command       ap_source returned 0; 0.04 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 550.801 ; gain = 205.371 ; free physical = 214 ; free virtual = 6432
INFO: [SYSC 207-301] Generating SystemC RTL for MadgwickAHRSupdate.
INFO: [VHDL 208-304] Generating VHDL RTL for MadgwickAHRSupdate.
INFO: [VLOG 209-307] Generating Verilog RTL for MadgwickAHRSupdate.
Command     autosyn returned 0; 19.69 sec.
Command   csynth_design returned 0; 37.9 sec.
Command ap_source returned 0; 38.38 sec.
Execute cleanup_all 
Command cleanup_all returned 0; 0.02 sec.
