#ifndef PS1_ADDRESSES_H
#define PS1_ADDRESSES_H

// Valid part of KUSEG
#define SVREGION_KUSEG_VAL 0x00000000
// Invalid part of KUSEG
#define SVREGION_KUSEG_INV 0x20000000
#define SVREGION_KSEG0 0x80000000
#define SVREGION_KSEG1 0xA0000000
#define SVREGION_KSEG2 0xC0000000

#define VREGION_KUSEG_VAL SVREGION_KUSEG_VAL ... 0x1FFFFFFF
#define VREGION_KUSEG_INV SVREGION_KUSEG_INV ... 0x7FFFFFFF

#define VREGION_KSEG0 SVREGION_KSEG0 ... 0x9FFFFFFF
#define VREGION_KSEG1 SVREGION_KSEG1 ... 0xBFFFFFFF
#define VREGION_KSEG2 SVREGION_KSEG2 ... 0xFFFFFFFF

#define SREGION_BIOS_ROM 0x1FC00000
#define SREGION_RAM      0x00000000

#define REGION_BIOS_ROM SREGION_BIOS_ROM ... 0x1FC80000
#define REGION_RAM      SREGION_RAM      ... 0x001FFFFF

#define SREGION_EXP1 0x1F000000
#define REGION_EXP1 SREGION_EXP1 ... 0x1F7FFFFF

#define SREGION_DMA 0x1F801080
#define REGION_DMA SREGION_DMA ... 0x1F8010F4

#define MEM_CNT_EXP1_BASE  0x1F801000
#define MEM_CNT_EXP2_BASE  0x1F801004
#define MEM_CNT_EXP1_SIZE  0x1F801008
#define MEM_CNT_EXP3_SIZE  0x1F80100C
#define MEM_CNT_BIOS_ROM   0x1F801010
#define MEM_CNT_SPU_SIZE   0x1F801014
#define MEM_CNT_CDROM_SIZE 0x1F801018
#define MEM_CNT_EXP2_SIZE  0x1F80101C
#define MEM_CNT_COM_DELAY  0x1F801020
#define MEM_CNT_RAM_SIZE   0x1F801060
#define INTC_I_STAT        0x1F801070
#define INTC_I_MASK        0x1F801074
#define DMA0_BASE_ADDR     0x1F801080
#define DMA0_BLOCK_CTRL    0x1F801084
#define DMA0_CHANNEL_CTRL  0x1F801088
#define DMA1_BASE_ADDR     0x1F801090
#define DMA1_BLOCK_CTRL    0x1F801094
#define DMA1_CHANNEL_CTRL  0x1F801098
#define DMA2_BASE_ADDR     0x1F8010A0
#define DMA2_BLOCK_CTRL    0x1F8010A4
#define DMA2_CHANNEL_CTRL  0x1F8010A8
#define DMA3_BASE_ADDR     0x1F8010B0
#define DMA3_BLOCK_CTRL    0x1F8010B4
#define DMA3_CHANNEL_CTRL  0x1F8010B8
#define DMA4_BASE_ADDR     0x1F8010C0
#define DMA4_BLOCK_CTRL    0x1F8010C4
#define DMA4_CHANNEL_CTRL  0x1F8010C8
#define DMA5_BASE_ADDR     0x1F8010D0
#define DMA5_BLOCK_CTRL    0x1F8010D4
#define DMA5_CHANNEL_CTRL  0x1F8010D8
#define DMA6_BASE_ADDR     0x1F8010E0
#define DMA6_BLOCK_CTRL    0x1F8010E4
#define DMA6_CHANNEL_CTRL  0x1F8010E8
#define DMA_DPCR           0x1F8010F0
#define DMA_DICR           0x1F8010F4
#define GPU_GPUREAD        0x1F801810
#define GPU_GP0            0x1F801810
#define GPU_GP1            0x1F801814
#define GPU_GPUSTAT        0x1F801814
#define SPU_SPUCNT         0x1F801DAA
#define SPU_SPUSTAT        0x1F801DAE
#define MEM_CNT_CACHE_CTRL 0x3FFE0130

#define SREGION_DEBUG 0x1F802000
#define REGION_DEBUG  SREGION_DEBUG ... 0x1F80207F

#define UART_SRA     0x1F802021
#define UART_THRA    0x1F802023
#define UART_ACR     0x1F802024
#define UART_IMR     0x1F802025
#define UART_OPCR    0x1F80202D


#define SREGION_TIMERS 0x1F801100
#define REGION_TIMERS SREGION_TIMERS ... 0x1F80113F

#define EXP2_PSX_POST 0x1F802041

#define SREGION_SPU 0x1F801C00
#define REGION_SPU SREGION_SPU ... 0x1F801FFF

#endif //PS1_ADDRESSES_H
