input logic [15:0] sram_tb_tb1_edge_write_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_read_addr_gen_strides	SOLVE
input logic [5:0] [15:0] tb12output_read_addr_gen_strides	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_forloop_ranges	SOLVE
input logic [15:0] tb12output_read_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] tb12output_forloop_ranges	SOLVE
input logic [3:0] tb12output_forloop_dimensionality	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_sched_gen_sched_addr_gen_strides	SOLVE
input logic [15:0] sram_tb_tb1_edge_sched_gen_sched_addr_gen_starting_addr	SOLVE
input logic [15:0] sram_tb_tb1_edge_read_addr_gen_starting_addr	SOLVE
input logic [15:0] tb12output_read_sched_gen_sched_addr_gen_starting_addr	SOLVE
input logic [5:0] [15:0] sram_tb_tb1_edge_write_addr_gen_strides	SOLVE
input logic [5:0] [15:0] tb12output_read_sched_gen_sched_addr_gen_strides	SOLVE
input logic [3:0] sram_tb_tb1_edge_forloop_dimensionality	SOLVE
