#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 11 22:07:55 2023
# Process ID: 32439
# Current directory: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul
# Command line: vivado
# Log file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/vivado.log
# Journal file: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/vivado.jou
# Running On: binhkieudo-hotswap, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project mul . -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-100:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
file mkdir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_mul.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_mul.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/top.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {2} \
  CONFIG.C_NUM_PROBE_OUT {5} \
  CONFIG.C_PROBE_IN0_WIDTH {32} \
  CONFIG.C_PROBE_OUT2_WIDTH {3} \
  CONFIG.C_PROBE_OUT3_WIDTH {32} \
  CONFIG.C_PROBE_OUT4_WIDTH {32} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
generate_target all [get_files  /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 16
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Sat Nov 11 22:54:24 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
file mkdir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc w ]
add_files -fileset sim_1 /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc
set_property file_type Verilog [get_files  /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc]
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc
file delete -force /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sim_1/new/constr.xdc
file mkdir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc
launch_runs impl_1 -jobs 16
[Sat Nov 11 23:03:18 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
[Sat Nov 11 23:03:18 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/impl_1/runme.log
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_mul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.gen/sources_1/ip/vio_0/synth/vio_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_mul.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.gen/sources_1/ip/vio_0/synth/vio_0.v:]
set_property board_part xilinx.com:vc707:part0:1.4 [current_project]
WARNING: [Project 1-153] The current project device 'xc7a100tcsg324-1' does not match with the device on the 'XILINX.COM:VC707:PART0:1.4' board part. A device change to match the device on 'XILINX.COM:VC707:PART0:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to virtex7 (xc7vx485tffg1761-2)
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
upgrade_ip -srcset vio_0 -vlnv xilinx.com:ip:vio:3.0 [get_ips  vio_0] -log ip_upgrade.log
Upgrading 'vio_0'
INFO: [Project 1-386] Moving file '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/ip/vio_0/vio_0.xci' from fileset 'vio_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated vio_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vio_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/top.dcp to /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1 and adding it to utils fileset
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xc7a100tcsg324-1, does not match run part, xc7vx485tffg1761-2.
launch_runs impl_1 -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Sat Nov 11 23:23:38 2023] Launched vio_0_synth_1, synth_1...
Run output will be captured here:
vio_0_synth_1: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/vio_0_synth_1/runme.log
synth_1: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
[Sat Nov 11 23:23:38 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Sat Nov 11 23:29:33 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
[Sat Nov 11 23:29:33 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8176.715 ; gain = 0.000 ; free physical = 10465 ; free virtual = 84794
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8852.328 ; gain = 0.000 ; free physical = 9715 ; free virtual = 84085
Restored from archive | CPU: 0.200000 secs | Memory: 2.287918 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 8852.328 ; gain = 0.000 ; free physical = 9715 ; free virtual = 84085
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8852.328 ; gain = 0.000 ; free physical = 9715 ; free virtual = 84085
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 9155.266 ; gain = 1248.027 ; free physical = 9605 ; free virtual = 83949
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/top.dcp
launch_runs impl_1 -jobs 16
[Sat Nov 11 23:52:26 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
[Sat Nov 11 23:52:26 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9155.266 ; gain = 0.000 ; free physical = 8696 ; free virtual = 83116
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9155.266 ; gain = 0.000 ; free physical = 8552 ; free virtual = 82973
Restored from archive | CPU: 0.400000 secs | Memory: 2.285416 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.2 . Memory (MB): peak = 9155.266 ; gain = 0.000 ; free physical = 8552 ; free virtual = 82973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9155.266 ; gain = 0.000 ; free physical = 8552 ; free virtual = 82973
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastALU.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastALU.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/dynpreaddmultadd.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/dynpreaddmultadd.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastALU.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastALU.v
file delete -force /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastALU.v
set_property top dynpreaddmultadd [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 02:29:33 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
close_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Nov 12 02:30:50 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9315.340 ; gain = 0.000 ; free physical = 5822 ; free virtual = 81448
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9315.340 ; gain = 0.000 ; free physical = 5759 ; free virtual = 81385
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
close [ open /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastalu.v w ]
add_files /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastalu.v
update_compile_order -fileset sources_1
set_property top rv32_fastalu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/dynpreaddmultadd.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 03:58:47 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9515.434 ; gain = 0.000 ; free physical = 5624 ; free virtual = 81289
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1761-2' part. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9515.434 ; gain = 0.000 ; free physical = 5553 ; free virtual = 81218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:02:46 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:05:43 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9624.488 ; gain = 0.000 ; free physical = 5596 ; free virtual = 81263
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx485tffg1761-2' part. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9624.488 ; gain = 0.000 ; free physical = 5523 ; free virtual = 81190
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/sources_1/new/rv32_fastalu.v:77]
[Sun Nov 12 04:07:39 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:07:51 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:09:16 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:11:00 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
set_property top dynpreaddmultadd [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:13:03 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/dynpreaddmultadd.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:14:45 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/dynpreaddmultadd.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:15:51 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9817.586 ; gain = 0.000 ; free physical = 5600 ; free virtual = 81271
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9817.586 ; gain = 0.000 ; free physical = 5537 ; free virtual = 81208
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/dynpreaddmultadd.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:18:13 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
set_property top rv32_fastalu [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/dynpreaddmultadd.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:19:25 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:21:19 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.srcs/utils_1/imports/synth_1/top.dcp with file /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/rv32_fastalu.dcp
launch_runs synth_1 -jobs 16
[Sun Nov 12 04:24:09 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RISC-V/RVSecNoC/neorv32_verilog/mul/mul.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 12 04:26:04 2023...
