https://github.com/melgineer/fpga-vga-verilog/blob/main/README.md#fpga-vga-verilog
