set_property SRC_FILE_INFO {cfile:{C:/Users/Kudi Okerulu/Desktop/Projects/Verilog/project_1/project_1.srcs/constrs_1/new/andgate.xdc} rfile:../../../project_1.srcs/constrs_1/new/andgate.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A16 [get_ports a]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A17 [get_ports b]
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN A21 [get_ports c]
