// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

module kv_reg (
        input wire clk,
        input wire rst,

        input wire s_cpuif_req,
        input wire s_cpuif_req_is_wr,
        input wire [10:0] s_cpuif_addr,
        input wire [31:0] s_cpuif_wr_data,
        output wire s_cpuif_req_stall_wr,
        output wire s_cpuif_req_stall_rd,
        output wire s_cpuif_rd_ack,
        output wire s_cpuif_rd_err,
        output wire [31:0] s_cpuif_rd_data,
        output wire s_cpuif_wr_ack,
        output wire s_cpuif_wr_err,

        input kv_reg_pkg::kv_reg__in_t hwif_in,
        output kv_reg_pkg::kv_reg__out_t hwif_out
    );

    //--------------------------------------------------------------------------
    // CPU Bus interface logic
    //--------------------------------------------------------------------------
    logic cpuif_req;
    logic cpuif_req_is_wr;
    logic [10:0] cpuif_addr;
    logic [31:0] cpuif_wr_data;
    logic cpuif_req_stall_wr;
    logic cpuif_req_stall_rd;

    logic cpuif_rd_ack;
    logic cpuif_rd_err;
    logic [31:0] cpuif_rd_data;

    logic cpuif_wr_ack;
    logic cpuif_wr_err;

    assign cpuif_req = s_cpuif_req;
    assign cpuif_req_is_wr = s_cpuif_req_is_wr;
    assign cpuif_addr = s_cpuif_addr;
    assign cpuif_wr_data = s_cpuif_wr_data;
    assign s_cpuif_req_stall_wr = cpuif_req_stall_wr;
    assign s_cpuif_req_stall_rd = cpuif_req_stall_rd;
    assign s_cpuif_rd_ack = cpuif_rd_ack;
    assign s_cpuif_rd_err = cpuif_rd_err;
    assign s_cpuif_rd_data = cpuif_rd_data;
    assign s_cpuif_wr_ack = cpuif_wr_ack;
    assign s_cpuif_wr_err = cpuif_wr_err;

    logic cpuif_req_masked;

    // Read & write latencies are balanced. Stalls not required
    assign cpuif_req_stall_rd = '0;
    assign cpuif_req_stall_wr = '0;
    assign cpuif_req_masked = cpuif_req;

    //--------------------------------------------------------------------------
    // Address Decode
    //--------------------------------------------------------------------------
    typedef struct {
        logic pcr_entry[8][16];
        logic key_ctrl[8];
        logic pcr_ctrl[8];
        logic key_entry[8][16];
    } decoded_reg_strb_t;
    decoded_reg_strb_t decoded_reg_strb;
    logic decoded_req;
    logic decoded_req_is_wr;
    logic [31:0] decoded_wr_data;

    always_comb begin
        for(int i0=0; i0<8; i0++) begin
            for(int i1=0; i1<16; i1++) begin
                decoded_reg_strb.pcr_entry[i0][i1] = cpuif_req_masked & (cpuif_addr == 'h0 + i0*'h40 + i1*'h4);
            end
        end
        for(int i0=0; i0<8; i0++) begin
            decoded_reg_strb.key_ctrl[i0] = cpuif_req_masked & (cpuif_addr == 'h200 + i0*'h4);
        end
        for(int i0=0; i0<8; i0++) begin
            decoded_reg_strb.pcr_ctrl[i0] = cpuif_req_masked & (cpuif_addr == 'h220 + i0*'h4);
        end
        for(int i0=0; i0<8; i0++) begin
            for(int i1=0; i1<16; i1++) begin
                decoded_reg_strb.key_entry[i0][i1] = cpuif_req_masked & (cpuif_addr == 'h240 + i0*'h40 + i1*'h4);
            end
        end
    end

    // Pass down signals to next stage
    assign decoded_req = cpuif_req_masked;
    assign decoded_req_is_wr = cpuif_req_is_wr;
    assign decoded_wr_data = cpuif_wr_data;

    // Writes are always granted with no error response
    assign cpuif_wr_ack = decoded_req & decoded_req_is_wr;
    assign cpuif_wr_err = '0;

    //--------------------------------------------------------------------------
    // Field logic
    //--------------------------------------------------------------------------
    typedef struct {
        struct {
            struct {
                logic [31:0] next;
                logic load_next;
            } data;
        } pcr_entry[8][16];
        struct {
            struct {
                logic next;
                logic load_next;
            } lock_rd;
            struct {
                logic next;
                logic load_next;
            } lock_wr;
            struct {
                logic next;
                logic load_next;
            } lock_use;
            struct {
                logic next;
                logic load_next;
            } clear;
            struct {
                logic [2:0] next;
                logic load_next;
            } dest_valid;
            struct {
                logic [21:0] next;
                logic load_next;
            } rsvd;
        } key_ctrl[8];
        struct {
            struct {
                logic next;
                logic load_next;
            } lock_rd;
            struct {
                logic next;
                logic load_next;
            } lock_wr;
            struct {
                logic next;
                logic load_next;
            } lock_use;
            struct {
                logic next;
                logic load_next;
            } clear;
            struct {
                logic [2:0] next;
                logic load_next;
            } dest_valid;
            struct {
                logic [21:0] next;
                logic load_next;
            } rsvd;
        } pcr_ctrl[8];
        struct {
            struct {
                logic [31:0] next;
                logic load_next;
            } data;
        } key_entry[8][16];
    } field_combo_t;
    field_combo_t field_combo;

    typedef struct {
        struct {
            struct {
                logic [31:0] value;
            } data;
        } pcr_entry[8][16];
        struct {
            struct {
                logic value;
            } lock_rd;
            struct {
                logic value;
            } lock_wr;
            struct {
                logic value;
            } lock_use;
            struct {
                logic value;
            } clear;
            struct {
                logic [2:0] value;
            } dest_valid;
            struct {
                logic [21:0] value;
            } rsvd;
        } key_ctrl[8];
        struct {
            struct {
                logic value;
            } lock_rd;
            struct {
                logic value;
            } lock_wr;
            struct {
                logic value;
            } lock_use;
            struct {
                logic value;
            } clear;
            struct {
                logic [2:0] value;
            } dest_valid;
            struct {
                logic [21:0] value;
            } rsvd;
        } pcr_ctrl[8];
        struct {
            struct {
                logic [31:0] value;
            } data;
        } key_entry[8][16];
    } field_storage_t;
    field_storage_t field_storage;

    for(genvar i0=0; i0<8; i0++) begin
        for(genvar i1=0; i1<16; i1++) begin
            // Field: kv_reg.pcr_entry[][].data
            always_comb begin
                automatic logic [31:0] next_c = field_storage.pcr_entry[i0][i1].data.value;
                automatic logic load_next_c = '0;
                if(decoded_reg_strb.pcr_entry[i0][i1] && decoded_req_is_wr && !(hwif_in.pcr_entry[i0][i1].data.swwel)) begin // SW write
                    next_c = decoded_wr_data[31:0];
                    load_next_c = '1;
                end else if(hwif_in.pcr_entry[i0][i1].data.we) begin // HW Write - we
                    next_c = hwif_in.pcr_entry[i0][i1].data.next;
                    load_next_c = '1;
                end else if(hwif_in.pcr_entry[i0][i1].data.hwclr) begin // HW Clear
                    next_c = '0;
                    load_next_c = '1;
                end
                field_combo.pcr_entry[i0][i1].data.next = next_c;
                field_combo.pcr_entry[i0][i1].data.load_next = load_next_c;
            end
            always_ff @(posedge clk or negedge hwif_in.hard_reset_b) begin
                if(~hwif_in.hard_reset_b) begin
                    field_storage.pcr_entry[i0][i1].data.value <= 'h0;
                end else if(field_combo.pcr_entry[i0][i1].data.load_next) begin
                    field_storage.pcr_entry[i0][i1].data.value <= field_combo.pcr_entry[i0][i1].data.next;
                end
            end
            assign hwif_out.pcr_entry[i0][i1].data.value = field_storage.pcr_entry[i0][i1].data.value;
        end
    end
    for(genvar i0=0; i0<8; i0++) begin
        // Field: kv_reg.key_ctrl[].lock_rd
        always_comb begin
            automatic logic [0:0] next_c = field_storage.key_ctrl[i0].lock_rd.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.key_ctrl[i0] && decoded_req_is_wr && !(hwif_in.key_ctrl[i0].lock_rd.swwel)) begin // SW write
                next_c = decoded_wr_data[0:0];
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].lock_rd.next = next_c;
            field_combo.key_ctrl[i0].lock_rd.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].lock_rd.value <= 'h0;
            end else if(field_combo.key_ctrl[i0].lock_rd.load_next) begin
                field_storage.key_ctrl[i0].lock_rd.value <= field_combo.key_ctrl[i0].lock_rd.next;
            end
        end
        assign hwif_out.key_ctrl[i0].lock_rd.value = field_storage.key_ctrl[i0].lock_rd.value;
        // Field: kv_reg.key_ctrl[].lock_wr
        always_comb begin
            automatic logic [0:0] next_c = field_storage.key_ctrl[i0].lock_wr.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.key_ctrl[i0] && decoded_req_is_wr && !(hwif_in.key_ctrl[i0].lock_wr.swwel)) begin // SW write
                next_c = decoded_wr_data[1:1];
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].lock_wr.next = next_c;
            field_combo.key_ctrl[i0].lock_wr.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].lock_wr.value <= 'h0;
            end else if(field_combo.key_ctrl[i0].lock_wr.load_next) begin
                field_storage.key_ctrl[i0].lock_wr.value <= field_combo.key_ctrl[i0].lock_wr.next;
            end
        end
        assign hwif_out.key_ctrl[i0].lock_wr.value = field_storage.key_ctrl[i0].lock_wr.value;
        // Field: kv_reg.key_ctrl[].lock_use
        always_comb begin
            automatic logic [0:0] next_c = field_storage.key_ctrl[i0].lock_use.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.key_ctrl[i0] && decoded_req_is_wr && !(hwif_in.key_ctrl[i0].lock_use.swwel)) begin // SW write
                next_c = decoded_wr_data[2:2];
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].lock_use.next = next_c;
            field_combo.key_ctrl[i0].lock_use.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].lock_use.value <= 'h0;
            end else if(field_combo.key_ctrl[i0].lock_use.load_next) begin
                field_storage.key_ctrl[i0].lock_use.value <= field_combo.key_ctrl[i0].lock_use.next;
            end
        end
        assign hwif_out.key_ctrl[i0].lock_use.value = field_storage.key_ctrl[i0].lock_use.value;
        // Field: kv_reg.key_ctrl[].clear
        always_comb begin
            automatic logic [0:0] next_c = field_storage.key_ctrl[i0].clear.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.key_ctrl[i0] && decoded_req_is_wr) begin // SW write
                next_c = decoded_wr_data[3:3];
                load_next_c = '1;
            end else if(1) begin // singlepulse clears back to 0
                next_c = '0;
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].clear.next = next_c;
            field_combo.key_ctrl[i0].clear.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].clear.value <= 'h0;
            end else if(field_combo.key_ctrl[i0].clear.load_next) begin
                field_storage.key_ctrl[i0].clear.value <= field_combo.key_ctrl[i0].clear.next;
            end
        end
        assign hwif_out.key_ctrl[i0].clear.value = field_storage.key_ctrl[i0].clear.value;
        // Field: kv_reg.key_ctrl[].dest_valid
        always_comb begin
            automatic logic [2:0] next_c = field_storage.key_ctrl[i0].dest_valid.value;
            automatic logic load_next_c = '0;
            if(hwif_in.key_ctrl[i0].dest_valid.we) begin // HW Write - we
                next_c = hwif_in.key_ctrl[i0].dest_valid.next;
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].dest_valid.next = next_c;
            field_combo.key_ctrl[i0].dest_valid.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].dest_valid.value <= 'h7;
            end else if(field_combo.key_ctrl[i0].dest_valid.load_next) begin
                field_storage.key_ctrl[i0].dest_valid.value <= field_combo.key_ctrl[i0].dest_valid.next;
            end
        end
        assign hwif_out.key_ctrl[i0].dest_valid.value = field_storage.key_ctrl[i0].dest_valid.value;
        // Field: kv_reg.key_ctrl[].rsvd
        always_comb begin
            automatic logic [21:0] next_c = field_storage.key_ctrl[i0].rsvd.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.key_ctrl[i0] && decoded_req_is_wr) begin // SW write
                next_c = decoded_wr_data[31:10];
                load_next_c = '1;
            end
            field_combo.key_ctrl[i0].rsvd.next = next_c;
            field_combo.key_ctrl[i0].rsvd.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.key_ctrl[i0].rsvd.value <= 'h0;
            end else if(field_combo.key_ctrl[i0].rsvd.load_next) begin
                field_storage.key_ctrl[i0].rsvd.value <= field_combo.key_ctrl[i0].rsvd.next;
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin
        // Field: kv_reg.pcr_ctrl[].lock_rd
        always_comb begin
            automatic logic [0:0] next_c = field_storage.pcr_ctrl[i0].lock_rd.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.pcr_ctrl[i0] && decoded_req_is_wr && !(hwif_in.pcr_ctrl[i0].lock_rd.swwel)) begin // SW write
                next_c = decoded_wr_data[0:0];
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].lock_rd.next = next_c;
            field_combo.pcr_ctrl[i0].lock_rd.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].lock_rd.value <= 'h0;
            end else if(field_combo.pcr_ctrl[i0].lock_rd.load_next) begin
                field_storage.pcr_ctrl[i0].lock_rd.value <= field_combo.pcr_ctrl[i0].lock_rd.next;
            end
        end
        assign hwif_out.pcr_ctrl[i0].lock_rd.value = field_storage.pcr_ctrl[i0].lock_rd.value;
        // Field: kv_reg.pcr_ctrl[].lock_wr
        always_comb begin
            automatic logic [0:0] next_c = field_storage.pcr_ctrl[i0].lock_wr.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.pcr_ctrl[i0] && decoded_req_is_wr && !(hwif_in.pcr_ctrl[i0].lock_wr.swwel)) begin // SW write
                next_c = decoded_wr_data[1:1];
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].lock_wr.next = next_c;
            field_combo.pcr_ctrl[i0].lock_wr.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].lock_wr.value <= 'h0;
            end else if(field_combo.pcr_ctrl[i0].lock_wr.load_next) begin
                field_storage.pcr_ctrl[i0].lock_wr.value <= field_combo.pcr_ctrl[i0].lock_wr.next;
            end
        end
        assign hwif_out.pcr_ctrl[i0].lock_wr.value = field_storage.pcr_ctrl[i0].lock_wr.value;
        // Field: kv_reg.pcr_ctrl[].lock_use
        always_comb begin
            automatic logic [0:0] next_c = field_storage.pcr_ctrl[i0].lock_use.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.pcr_ctrl[i0] && decoded_req_is_wr && !(hwif_in.pcr_ctrl[i0].lock_use.swwel)) begin // SW write
                next_c = decoded_wr_data[2:2];
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].lock_use.next = next_c;
            field_combo.pcr_ctrl[i0].lock_use.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].lock_use.value <= 'h0;
            end else if(field_combo.pcr_ctrl[i0].lock_use.load_next) begin
                field_storage.pcr_ctrl[i0].lock_use.value <= field_combo.pcr_ctrl[i0].lock_use.next;
            end
        end
        assign hwif_out.pcr_ctrl[i0].lock_use.value = field_storage.pcr_ctrl[i0].lock_use.value;
        // Field: kv_reg.pcr_ctrl[].clear
        always_comb begin
            automatic logic [0:0] next_c = field_storage.pcr_ctrl[i0].clear.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.pcr_ctrl[i0] && decoded_req_is_wr) begin // SW write
                next_c = decoded_wr_data[3:3];
                load_next_c = '1;
            end else if(1) begin // singlepulse clears back to 0
                next_c = '0;
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].clear.next = next_c;
            field_combo.pcr_ctrl[i0].clear.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].clear.value <= 'h0;
            end else if(field_combo.pcr_ctrl[i0].clear.load_next) begin
                field_storage.pcr_ctrl[i0].clear.value <= field_combo.pcr_ctrl[i0].clear.next;
            end
        end
        assign hwif_out.pcr_ctrl[i0].clear.value = field_storage.pcr_ctrl[i0].clear.value;
        // Field: kv_reg.pcr_ctrl[].dest_valid
        always_comb begin
            automatic logic [2:0] next_c = field_storage.pcr_ctrl[i0].dest_valid.value;
            automatic logic load_next_c = '0;
            if(hwif_in.pcr_ctrl[i0].dest_valid.we) begin // HW Write - we
                next_c = hwif_in.pcr_ctrl[i0].dest_valid.next;
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].dest_valid.next = next_c;
            field_combo.pcr_ctrl[i0].dest_valid.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].dest_valid.value <= 'h7;
            end else if(field_combo.pcr_ctrl[i0].dest_valid.load_next) begin
                field_storage.pcr_ctrl[i0].dest_valid.value <= field_combo.pcr_ctrl[i0].dest_valid.next;
            end
        end
        assign hwif_out.pcr_ctrl[i0].dest_valid.value = field_storage.pcr_ctrl[i0].dest_valid.value;
        // Field: kv_reg.pcr_ctrl[].rsvd
        always_comb begin
            automatic logic [21:0] next_c = field_storage.pcr_ctrl[i0].rsvd.value;
            automatic logic load_next_c = '0;
            if(decoded_reg_strb.pcr_ctrl[i0] && decoded_req_is_wr) begin // SW write
                next_c = decoded_wr_data[31:10];
                load_next_c = '1;
            end
            field_combo.pcr_ctrl[i0].rsvd.next = next_c;
            field_combo.pcr_ctrl[i0].rsvd.load_next = load_next_c;
        end
        always_ff @(posedge clk or negedge hwif_in.reset_b) begin
            if(~hwif_in.reset_b) begin
                field_storage.pcr_ctrl[i0].rsvd.value <= 'h0;
            end else if(field_combo.pcr_ctrl[i0].rsvd.load_next) begin
                field_storage.pcr_ctrl[i0].rsvd.value <= field_combo.pcr_ctrl[i0].rsvd.next;
            end
        end
    end
    for(genvar i0=0; i0<8; i0++) begin
        for(genvar i1=0; i1<16; i1++) begin
            // Field: kv_reg.key_entry[][].data
            always_comb begin
                automatic logic [31:0] next_c = field_storage.key_entry[i0][i1].data.value;
                automatic logic load_next_c = '0;
                if(decoded_reg_strb.key_entry[i0][i1] && decoded_req_is_wr && !(hwif_in.key_entry[i0][i1].data.swwel)) begin // SW write
                    next_c = decoded_wr_data[31:0];
                    load_next_c = '1;
                end else if(hwif_in.key_entry[i0][i1].data.we) begin // HW Write - we
                    next_c = hwif_in.key_entry[i0][i1].data.next;
                    load_next_c = '1;
                end else if(hwif_in.key_entry[i0][i1].data.hwclr) begin // HW Clear
                    next_c = '0;
                    load_next_c = '1;
                end
                field_combo.key_entry[i0][i1].data.next = next_c;
                field_combo.key_entry[i0][i1].data.load_next = load_next_c;
            end
            always_ff @(posedge clk or negedge hwif_in.hard_reset_b) begin
                if(~hwif_in.hard_reset_b) begin
                    field_storage.key_entry[i0][i1].data.value <= 'h0;
                end else if(field_combo.key_entry[i0][i1].data.load_next) begin
                    field_storage.key_entry[i0][i1].data.value <= field_combo.key_entry[i0][i1].data.next;
                end
            end
            assign hwif_out.key_entry[i0][i1].data.value = field_storage.key_entry[i0][i1].data.value;
        end
    end

    //--------------------------------------------------------------------------
    // Readback
    //--------------------------------------------------------------------------
    logic readback_err;
    logic readback_done;
    logic [31:0] readback_data;
    
    // Assign readback values to a flattened array
    logic [31:0] readback_array[144];
    for(genvar i0=0; i0<8; i0++) begin
        for(genvar i1=0; i1<16; i1++) begin
            assign readback_array[i0*16 + i1*1 + 0][31:0] = (decoded_reg_strb.pcr_entry[i0][i1] && !decoded_req_is_wr) ? field_storage.pcr_entry[i0][i1].data.value : '0;
        end
    end
    for(genvar i0=0; i0<8; i0++) begin
        assign readback_array[i0*1 + 128][0:0] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].lock_rd.value : '0;
        assign readback_array[i0*1 + 128][1:1] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].lock_wr.value : '0;
        assign readback_array[i0*1 + 128][2:2] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].lock_use.value : '0;
        assign readback_array[i0*1 + 128][3:3] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].clear.value : '0;
        assign readback_array[i0*1 + 128][6:4] = '0;
        assign readback_array[i0*1 + 128][9:7] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].dest_valid.value : '0;
        assign readback_array[i0*1 + 128][31:10] = (decoded_reg_strb.key_ctrl[i0] && !decoded_req_is_wr) ? field_storage.key_ctrl[i0].rsvd.value : '0;
    end
    for(genvar i0=0; i0<8; i0++) begin
        assign readback_array[i0*1 + 136][0:0] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].lock_rd.value : '0;
        assign readback_array[i0*1 + 136][1:1] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].lock_wr.value : '0;
        assign readback_array[i0*1 + 136][2:2] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].lock_use.value : '0;
        assign readback_array[i0*1 + 136][3:3] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].clear.value : '0;
        assign readback_array[i0*1 + 136][6:4] = '0;
        assign readback_array[i0*1 + 136][9:7] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].dest_valid.value : '0;
        assign readback_array[i0*1 + 136][31:10] = (decoded_reg_strb.pcr_ctrl[i0] && !decoded_req_is_wr) ? field_storage.pcr_ctrl[i0].rsvd.value : '0;
    end


    // Reduce the array
    always_comb begin
        automatic logic [31:0] readback_data_var;
        readback_done = decoded_req & ~decoded_req_is_wr;
        readback_err = '0;
        readback_data_var = '0;
        for(int i=0; i<144; i++) readback_data_var |= readback_array[i];
        readback_data = readback_data_var;
    end


    assign cpuif_rd_ack = readback_done;
    assign cpuif_rd_data = readback_data;
    assign cpuif_rd_err = readback_err;


endmodule