// Seed: 2726799239
module module_0 ();
  reg id_1 = -1;
  logic [7:0] id_2;
  assign id_1 = -1;
  always begin : LABEL_0
    if (1) begin : LABEL_1
      id_1 <= "";
      id_2[-1] <= -1'b0;
    end else id_1 = 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    output supply1 id_8,
    input tri0 id_9,
    output logic id_10,
    output wire id_11,
    input wire id_12
    , id_15,
    input wor id_13
);
  final begin : LABEL_0
    if (1) id_10 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
