
F446_CenterBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009de0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08009fb0  08009fb0  00019fb0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3d4  0800a3d4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3d4  0800a3d4  0001a3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3dc  0800a3dc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3dc  0800a3dc  0001a3dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a3e0  0800a3e0  0001a3e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800a3e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  200001e0  0800a5c4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000624  0800a5c4  00020624  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b3c5  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000409b  00000000  00000000  0003b5d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001450  00000000  00000000  0003f670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001248  00000000  00000000  00040ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026adc  00000000  00000000  00041d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001893a  00000000  00000000  000687e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d951b  00000000  00000000  0008111e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015a639  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006438  00000000  00000000  0015a68c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009f98 	.word	0x08009f98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08009f98 	.word	0x08009f98

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <DFPlayer_init>:

#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	huart_DFPlayer = handler;
 8000f88:	4a04      	ldr	r2, [pc, #16]	; (8000f9c <DFPlayer_init+0x1c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	20000208 	.word	0x20000208

08000fa0 <DFPlayer_setvolume>:

void DFPlayer_setvolume(uint8_t volume){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8000faa:	237e      	movs	r3, #126	; 0x7e
 8000fac:	723b      	strb	r3, [r7, #8]
	cmd[1]= 0xFF;
 8000fae:	23ff      	movs	r3, #255	; 0xff
 8000fb0:	727b      	strb	r3, [r7, #9]
	cmd[2]=	0x06;
 8000fb2:	2306      	movs	r3, #6
 8000fb4:	72bb      	strb	r3, [r7, #10]
	cmd[3]=	0x06;
 8000fb6:	2306      	movs	r3, #6
 8000fb8:	72fb      	strb	r3, [r7, #11]
	cmd[4]=	0x00;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	733b      	strb	r3, [r7, #12]
	cmd[5]=	0x00;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	737b      	strb	r3, [r7, #13]
	cmd[6]=	volume;
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	73bb      	strb	r3, [r7, #14]
	cmd[7]=	0xEF;
 8000fc6:	23ef      	movs	r3, #239	; 0xef
 8000fc8:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8000fca:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <DFPlayer_setvolume+0x44>)
 8000fcc:	6818      	ldr	r0, [r3, #0]
 8000fce:	f107 0108 	add.w	r1, r7, #8
 8000fd2:	230f      	movs	r3, #15
 8000fd4:	2208      	movs	r2, #8
 8000fd6:	f004 fff6 	bl	8005fc6 <HAL_UART_Transmit>
}
 8000fda:	bf00      	nop
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	20000208 	.word	0x20000208

08000fe8 <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
	uint8_t cmd[8];
	cmd[0]= 0x7E;
 8000ff2:	237e      	movs	r3, #126	; 0x7e
 8000ff4:	723b      	strb	r3, [r7, #8]
	cmd[1]= 0xFF;
 8000ff6:	23ff      	movs	r3, #255	; 0xff
 8000ff8:	727b      	strb	r3, [r7, #9]
	cmd[2]=	0x06;
 8000ffa:	2306      	movs	r3, #6
 8000ffc:	72bb      	strb	r3, [r7, #10]
	cmd[3]=	0x0F;
 8000ffe:	230f      	movs	r3, #15
 8001000:	72fb      	strb	r3, [r7, #11]
	cmd[4]=	0x00;
 8001002:	2300      	movs	r3, #0
 8001004:	733b      	strb	r3, [r7, #12]
	cmd[5]=	1;
 8001006:	2301      	movs	r3, #1
 8001008:	737b      	strb	r3, [r7, #13]
	cmd[6]=	playnumber;
 800100a:	79fb      	ldrb	r3, [r7, #7]
 800100c:	73bb      	strb	r3, [r7, #14]
	cmd[7]=	0xEF;
 800100e:	23ef      	movs	r3, #239	; 0xef
 8001010:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8001012:	4b06      	ldr	r3, [pc, #24]	; (800102c <DFPlayer_playmp3+0x44>)
 8001014:	6818      	ldr	r0, [r3, #0]
 8001016:	f107 0108 	add.w	r1, r7, #8
 800101a:	230f      	movs	r3, #15
 800101c:	2208      	movs	r2, #8
 800101e:	f004 ffd2 	bl	8005fc6 <HAL_UART_Transmit>
}
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000208 	.word	0x20000208

08001030 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 8001034:	4b17      	ldr	r3, [pc, #92]	; (8001094 <MX_CAN1_Init+0x64>)
 8001036:	4a18      	ldr	r2, [pc, #96]	; (8001098 <MX_CAN1_Init+0x68>)
 8001038:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 800103a:	4b16      	ldr	r3, [pc, #88]	; (8001094 <MX_CAN1_Init+0x64>)
 800103c:	2206      	movs	r2, #6
 800103e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001040:	4b14      	ldr	r3, [pc, #80]	; (8001094 <MX_CAN1_Init+0x64>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001046:	4b13      	ldr	r3, [pc, #76]	; (8001094 <MX_CAN1_Init+0x64>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <MX_CAN1_Init+0x64>)
 800104e:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8001052:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001054:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <MX_CAN1_Init+0x64>)
 8001056:	2200      	movs	r2, #0
 8001058:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800105a:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <MX_CAN1_Init+0x64>)
 800105c:	2200      	movs	r2, #0
 800105e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001060:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <MX_CAN1_Init+0x64>)
 8001062:	2200      	movs	r2, #0
 8001064:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001066:	4b0b      	ldr	r3, [pc, #44]	; (8001094 <MX_CAN1_Init+0x64>)
 8001068:	2200      	movs	r2, #0
 800106a:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800106c:	4b09      	ldr	r3, [pc, #36]	; (8001094 <MX_CAN1_Init+0x64>)
 800106e:	2200      	movs	r2, #0
 8001070:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001072:	4b08      	ldr	r3, [pc, #32]	; (8001094 <MX_CAN1_Init+0x64>)
 8001074:	2200      	movs	r2, #0
 8001076:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001078:	4b06      	ldr	r3, [pc, #24]	; (8001094 <MX_CAN1_Init+0x64>)
 800107a:	2200      	movs	r2, #0
 800107c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800107e:	4805      	ldr	r0, [pc, #20]	; (8001094 <MX_CAN1_Init+0x64>)
 8001080:	f002 f87c 	bl	800317c <HAL_CAN_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800108a:	f001 fb67 	bl	800275c <Error_Handler>
  }

}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000214 	.word	0x20000214
 8001098:	40006400 	.word	0x40006400

0800109c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b08a      	sub	sp, #40	; 0x28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 0314 	add.w	r3, r7, #20
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4a25      	ldr	r2, [pc, #148]	; (8001150 <HAL_CAN_MspInit+0xb4>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d144      	bne.n	8001148 <HAL_CAN_MspInit+0xac>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	613b      	str	r3, [r7, #16]
 80010c2:	4b24      	ldr	r3, [pc, #144]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	4a23      	ldr	r2, [pc, #140]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010c8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010cc:	6413      	str	r3, [r2, #64]	; 0x40
 80010ce:	4b21      	ldr	r3, [pc, #132]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010d6:	613b      	str	r3, [r7, #16]
 80010d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	60fb      	str	r3, [r7, #12]
 80010de:	4b1d      	ldr	r3, [pc, #116]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a1c      	ldr	r2, [pc, #112]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <HAL_CAN_MspInit+0xb8>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80010f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80010fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fc:	2302      	movs	r3, #2
 80010fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	2300      	movs	r3, #0
 8001102:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001104:	2303      	movs	r3, #3
 8001106:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001108:	2309      	movs	r3, #9
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	4619      	mov	r1, r3
 8001112:	4811      	ldr	r0, [pc, #68]	; (8001158 <HAL_CAN_MspInit+0xbc>)
 8001114:	f003 fca4 	bl	8004a60 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2101      	movs	r1, #1
 800111c:	2013      	movs	r0, #19
 800111e:	f002 ffa0 	bl	8004062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001122:	2013      	movs	r0, #19
 8001124:	f002 ffb9 	bl	800409a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 2, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	2102      	movs	r1, #2
 800112c:	2014      	movs	r0, #20
 800112e:	f002 ff98 	bl	8004062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001132:	2014      	movs	r0, #20
 8001134:	f002 ffb1 	bl	800409a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2103      	movs	r1, #3
 800113c:	2015      	movs	r0, #21
 800113e:	f002 ff90 	bl	8004062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001142:	2015      	movs	r0, #21
 8001144:	f002 ffa9 	bl	800409a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	; 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40006400 	.word	0x40006400
 8001154:	40023800 	.word	0x40023800
 8001158:	40020000 	.word	0x40020000

0800115c <can_init>:
 */

#include "can_ibis.h"


void can_init(CAN_HandleTypeDef* handler){
 800115c:	b580      	push	{r7, lr}
 800115e:	b08c      	sub	sp, #48	; 0x30
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
	  CAN_ibis = handler;
 8001164:	4a1b      	ldr	r2, [pc, #108]	; (80011d4 <can_init+0x78>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6013      	str	r3, [r2, #0]
	  CAN_FilterTypeDef  sFilterConfig;
	  sFilterConfig.FilterBank = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	61fb      	str	r3, [r7, #28]
	  sFilterConfig.FilterMode =  CAN_FILTERMODE_IDMASK;
 800116e:	2300      	movs	r3, #0
 8001170:	623b      	str	r3, [r7, #32]
	  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001172:	2300      	movs	r3, #0
 8001174:	627b      	str	r3, [r7, #36]	; 0x24
	  sFilterConfig.FilterIdHigh = 0x000;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
	  sFilterConfig.FilterIdLow = 0x000;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
	  sFilterConfig.FilterMaskIdHigh = 0x000;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
	  sFilterConfig.FilterMaskIdLow = 0x000;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
	  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
	  sFilterConfig.FilterActivation = ENABLE;
 800118a:	2301      	movs	r3, #1
 800118c:	62bb      	str	r3, [r7, #40]	; 0x28
	  sFilterConfig.SlaveStartFilterBank = 14;
 800118e:	230e      	movs	r3, #14
 8001190:	62fb      	str	r3, [r7, #44]	; 0x2c

	  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK){  Error_Handler();}
 8001192:	f107 0308 	add.w	r3, r7, #8
 8001196:	4619      	mov	r1, r3
 8001198:	480f      	ldr	r0, [pc, #60]	; (80011d8 <can_init+0x7c>)
 800119a:	f002 f8eb 	bl	8003374 <HAL_CAN_ConfigFilter>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <can_init+0x4c>
 80011a4:	f001 fada 	bl	800275c <Error_Handler>
	  if (HAL_CAN_Start(&hcan1) != HAL_OK){ Error_Handler();}
 80011a8:	480b      	ldr	r0, [pc, #44]	; (80011d8 <can_init+0x7c>)
 80011aa:	f002 f9c3 	bl	8003534 <HAL_CAN_Start>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <can_init+0x5c>
 80011b4:	f001 fad2 	bl	800275c <Error_Handler>
	  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {Error_Handler(); }
 80011b8:	2102      	movs	r1, #2
 80011ba:	4807      	ldr	r0, [pc, #28]	; (80011d8 <can_init+0x7c>)
 80011bc:	f002 fc20 	bl	8003a00 <HAL_CAN_ActivateNotification>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <can_init+0x6e>
 80011c6:	f001 fac9 	bl	800275c <Error_Handler>
}
 80011ca:	bf00      	nop
 80011cc:	3730      	adds	r7, #48	; 0x30
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000298 	.word	0x20000298
 80011d8:	20000214 	.word	0x20000214

080011dc <can_send>:

void can_send(int id, uint8_t senddata[8]){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]

	TxHeader.StdId = id;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a16      	ldr	r2, [pc, #88]	; (8001244 <can_send+0x68>)
 80011ea:	6013      	str	r3, [r2, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 80011ec:	4b15      	ldr	r3, [pc, #84]	; (8001244 <can_send+0x68>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 80011f2:	4b14      	ldr	r3, [pc, #80]	; (8001244 <can_send+0x68>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <can_send+0x68>)
 80011fa:	2208      	movs	r2, #8
 80011fc:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <can_send+0x68>)
 8001200:	2200      	movs	r2, #0
 8001202:	751a      	strb	r2, [r3, #20]

	/* Request transmission */
	if(HAL_CAN_AddTxMessage(&hcan1,&TxHeader,senddata, &TxMailbox) != HAL_OK)
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <can_send+0x6c>)
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	490e      	ldr	r1, [pc, #56]	; (8001244 <can_send+0x68>)
 800120a:	4810      	ldr	r0, [pc, #64]	; (800124c <can_send+0x70>)
 800120c:	f002 f9d6 	bl	80035bc <HAL_CAN_AddTxMessage>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d007      	beq.n	8001226 <can_send+0x4a>
	{
		Error_Handler();
 8001216:	f001 faa1 	bl	800275c <Error_Handler>
	}
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 3) {
 800121a:	e004      	b.n	8001226 <can_send+0x4a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,1);
 800121c:	2201      	movs	r2, #1
 800121e:	2102      	movs	r1, #2
 8001220:	480b      	ldr	r0, [pc, #44]	; (8001250 <can_send+0x74>)
 8001222:	f003 fdb1 	bl	8004d88 <HAL_GPIO_WritePin>
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) != 3) {
 8001226:	4809      	ldr	r0, [pc, #36]	; (800124c <can_send+0x70>)
 8001228:	f002 faa3 	bl	8003772 <HAL_CAN_GetTxMailboxesFreeLevel>
 800122c:	4603      	mov	r3, r0
 800122e:	2b03      	cmp	r3, #3
 8001230:	d1f4      	bne.n	800121c <can_send+0x40>
	}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1,0);
 8001232:	2200      	movs	r2, #0
 8001234:	2102      	movs	r1, #2
 8001236:	4806      	ldr	r0, [pc, #24]	; (8001250 <can_send+0x74>)
 8001238:	f003 fda6 	bl	8004d88 <HAL_GPIO_WritePin>
}
 800123c:	bf00      	nop
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2000034c 	.word	0x2000034c
 8001248:	20000308 	.word	0x20000308
 800124c:	20000214 	.word	0x20000214
 8001250:	40020800 	.word	0x40020800

08001254 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800125a:	463b      	mov	r3, r7
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001262:	4b14      	ldr	r3, [pc, #80]	; (80012b4 <MX_DAC_Init+0x60>)
 8001264:	4a14      	ldr	r2, [pc, #80]	; (80012b8 <MX_DAC_Init+0x64>)
 8001266:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001268:	4812      	ldr	r0, [pc, #72]	; (80012b4 <MX_DAC_Init+0x60>)
 800126a:	f002 ff30 	bl	80040ce <HAL_DAC_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001274:	f001 fa72 	bl	800275c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001278:	2300      	movs	r3, #0
 800127a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800127c:	2300      	movs	r3, #0
 800127e:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001280:	463b      	mov	r3, r7
 8001282:	2200      	movs	r2, #0
 8001284:	4619      	mov	r1, r3
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <MX_DAC_Init+0x60>)
 8001288:	f002 fffd 	bl	8004286 <HAL_DAC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001292:	f001 fa63 	bl	800275c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001296:	463b      	mov	r3, r7
 8001298:	2210      	movs	r2, #16
 800129a:	4619      	mov	r1, r3
 800129c:	4805      	ldr	r0, [pc, #20]	; (80012b4 <MX_DAC_Init+0x60>)
 800129e:	f002 fff2 	bl	8004286 <HAL_DAC_ConfigChannel>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_DAC_Init+0x58>
  {
    Error_Handler();
 80012a8:	f001 fa58 	bl	800275c <Error_Handler>
  }

}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000398 	.word	0x20000398
 80012b8:	40007400 	.word	0x40007400

080012bc <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b08a      	sub	sp, #40	; 0x28
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a1b      	ldr	r2, [pc, #108]	; (8001348 <HAL_DAC_MspInit+0x8c>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d12f      	bne.n	800133e <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <HAL_DAC_MspInit+0x90>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e6:	4a19      	ldr	r2, [pc, #100]	; (800134c <HAL_DAC_MspInit+0x90>)
 80012e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012ec:	6413      	str	r3, [r2, #64]	; 0x40
 80012ee:	4b17      	ldr	r3, [pc, #92]	; (800134c <HAL_DAC_MspInit+0x90>)
 80012f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012f2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012f6:	613b      	str	r3, [r7, #16]
 80012f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	4b13      	ldr	r3, [pc, #76]	; (800134c <HAL_DAC_MspInit+0x90>)
 8001300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001302:	4a12      	ldr	r2, [pc, #72]	; (800134c <HAL_DAC_MspInit+0x90>)
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6313      	str	r3, [r2, #48]	; 0x30
 800130a:	4b10      	ldr	r3, [pc, #64]	; (800134c <HAL_DAC_MspInit+0x90>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	f003 0301 	and.w	r3, r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001316:	2330      	movs	r3, #48	; 0x30
 8001318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800131a:	2303      	movs	r3, #3
 800131c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001322:	f107 0314 	add.w	r3, r7, #20
 8001326:	4619      	mov	r1, r3
 8001328:	4809      	ldr	r0, [pc, #36]	; (8001350 <HAL_DAC_MspInit+0x94>)
 800132a:	f003 fb99 	bl	8004a60 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2104      	movs	r1, #4
 8001332:	2036      	movs	r0, #54	; 0x36
 8001334:	f002 fe95 	bl	8004062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001338:	2036      	movs	r0, #54	; 0x36
 800133a:	f002 feae 	bl	800409a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	; 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40007400 	.word	0x40007400
 800134c:	40023800 	.word	0x40023800
 8001350:	40020000 	.word	0x40020000

08001354 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_DMA_Init+0x4c>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a0f      	ldr	r2, [pc, #60]	; (80013a0 <MX_DMA_Init+0x4c>)
 8001364:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <MX_DMA_Init+0x4c>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 9, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2109      	movs	r1, #9
 800137a:	2010      	movs	r0, #16
 800137c:	f002 fe71 	bl	8004062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001380:	2010      	movs	r0, #16
 8001382:	f002 fe8a 	bl	800409a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 10, 0);
 8001386:	2200      	movs	r2, #0
 8001388:	210a      	movs	r1, #10
 800138a:	2011      	movs	r0, #17
 800138c:	f002 fe69 	bl	8004062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001390:	2011      	movs	r0, #17
 8001392:	f002 fe82 	bl	800409a <HAL_NVIC_EnableIRQ>

}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023800 	.word	0x40023800

080013a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b08a      	sub	sp, #40	; 0x28
 80013a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]
 80013b4:	609a      	str	r2, [r3, #8]
 80013b6:	60da      	str	r2, [r3, #12]
 80013b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	613b      	str	r3, [r7, #16]
 80013be:	4b37      	ldr	r3, [pc, #220]	; (800149c <MX_GPIO_Init+0xf8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	4a36      	ldr	r2, [pc, #216]	; (800149c <MX_GPIO_Init+0xf8>)
 80013c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013c8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ca:	4b34      	ldr	r3, [pc, #208]	; (800149c <MX_GPIO_Init+0xf8>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013d2:	613b      	str	r3, [r7, #16]
 80013d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	4b30      	ldr	r3, [pc, #192]	; (800149c <MX_GPIO_Init+0xf8>)
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	4a2f      	ldr	r2, [pc, #188]	; (800149c <MX_GPIO_Init+0xf8>)
 80013e0:	f043 0304 	orr.w	r3, r3, #4
 80013e4:	6313      	str	r3, [r2, #48]	; 0x30
 80013e6:	4b2d      	ldr	r3, [pc, #180]	; (800149c <MX_GPIO_Init+0xf8>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	f003 0304 	and.w	r3, r3, #4
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <MX_GPIO_Init+0xf8>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	4a28      	ldr	r2, [pc, #160]	; (800149c <MX_GPIO_Init+0xf8>)
 80013fc:	f043 0301 	orr.w	r3, r3, #1
 8001400:	6313      	str	r3, [r2, #48]	; 0x30
 8001402:	4b26      	ldr	r3, [pc, #152]	; (800149c <MX_GPIO_Init+0xf8>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800140e:	2300      	movs	r3, #0
 8001410:	607b      	str	r3, [r7, #4]
 8001412:	4b22      	ldr	r3, [pc, #136]	; (800149c <MX_GPIO_Init+0xf8>)
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	4a21      	ldr	r2, [pc, #132]	; (800149c <MX_GPIO_Init+0xf8>)
 8001418:	f043 0302 	orr.w	r3, r3, #2
 800141c:	6313      	str	r3, [r2, #48]	; 0x30
 800141e:	4b1f      	ldr	r3, [pc, #124]	; (800149c <MX_GPIO_Init+0xf8>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2103      	movs	r1, #3
 800142e:	481c      	ldr	r0, [pc, #112]	; (80014a0 <MX_GPIO_Init+0xfc>)
 8001430:	f003 fcaa 	bl	8004d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800143a:	481a      	ldr	r0, [pc, #104]	; (80014a4 <MX_GPIO_Init+0x100>)
 800143c:	f003 fca4 	bl	8004d88 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001440:	2303      	movs	r3, #3
 8001442:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001448:	2300      	movs	r3, #0
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001450:	f107 0314 	add.w	r3, r7, #20
 8001454:	4619      	mov	r1, r3
 8001456:	4812      	ldr	r0, [pc, #72]	; (80014a0 <MX_GPIO_Init+0xfc>)
 8001458:	f003 fb02 	bl	8004a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800145c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001460:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001462:	2301      	movs	r3, #1
 8001464:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800146e:	f107 0314 	add.w	r3, r7, #20
 8001472:	4619      	mov	r1, r3
 8001474:	480b      	ldr	r0, [pc, #44]	; (80014a4 <MX_GPIO_Init+0x100>)
 8001476:	f003 faf3 	bl	8004a60 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800147a:	2340      	movs	r3, #64	; 0x40
 800147c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <MX_GPIO_Init+0x104>)
 8001480:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	4619      	mov	r1, r3
 800148c:	4804      	ldr	r0, [pc, #16]	; (80014a0 <MX_GPIO_Init+0xfc>)
 800148e:	f003 fae7 	bl	8004a60 <HAL_GPIO_Init>

}
 8001492:	bf00      	nop
 8001494:	3728      	adds	r7, #40	; 0x28
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020800 	.word	0x40020800
 80014a4:	40020400 	.word	0x40020400
 80014a8:	10110000 	.word	0x10110000

080014ac <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0

  hiwdg.Instance = IWDG;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_IWDG_Init+0x2c>)
 80014b2:	4a0a      	ldr	r2, [pc, #40]	; (80014dc <MX_IWDG_Init+0x30>)
 80014b4:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_IWDG_Init+0x2c>)
 80014b8:	2202      	movs	r2, #2
 80014ba:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_IWDG_Init+0x2c>)
 80014be:	f640 72ff 	movw	r2, #4095	; 0xfff
 80014c2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80014c4:	4804      	ldr	r0, [pc, #16]	; (80014d8 <MX_IWDG_Init+0x2c>)
 80014c6:	f003 fc93 	bl	8004df0 <HAL_IWDG_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 80014d0:	f001 f944 	bl	800275c <Error_Handler>
  }

}
 80014d4:	bf00      	nop
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200003ac 	.word	0x200003ac
 80014dc:	40003000 	.word	0x40003000

080014e0 <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b082      	sub	sp, #8
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	4603      	mov	r3, r0
 80014e8:	71fb      	strb	r3, [r7, #7]
HAL_UART_Transmit(&huart1, &ch, 1, 1);
 80014ea:	1df9      	adds	r1, r7, #7
 80014ec:	2301      	movs	r3, #1
 80014ee:	2201      	movs	r2, #1
 80014f0:	4803      	ldr	r0, [pc, #12]	; (8001500 <__io_putchar+0x20>)
 80014f2:	f004 fd68 	bl	8005fc6 <HAL_UART_Transmit>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000590 	.word	0x20000590

08001504 <map>:
uint8_t Craction_in,Break_in,Flont_Lamp_in,Key_in,EX_in,Winker_L_in,Winker_R_in;
uint8_t state,cnt,connect,EN,EN_rear,EN_front,mode;
float slot,speed,slot_data;
float rol,pit,pit_acc,rol_acc,pit_temp,rol_temp;

float map(float x, float in_min, float in_max, float out_min, float out_max) {
 8001504:	b480      	push	{r7}
 8001506:	b087      	sub	sp, #28
 8001508:	af00      	add	r7, sp, #0
 800150a:	ed87 0a05 	vstr	s0, [r7, #20]
 800150e:	edc7 0a04 	vstr	s1, [r7, #16]
 8001512:	ed87 1a03 	vstr	s2, [r7, #12]
 8001516:	edc7 1a02 	vstr	s3, [r7, #8]
 800151a:	ed87 2a01 	vstr	s4, [r7, #4]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 800151e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001522:	edd7 7a04 	vldr	s15, [r7, #16]
 8001526:	ee37 7a67 	vsub.f32	s14, s14, s15
 800152a:	edd7 6a01 	vldr	s13, [r7, #4]
 800152e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001532:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001536:	ee67 6a27 	vmul.f32	s13, s14, s15
 800153a:	ed97 7a03 	vldr	s14, [r7, #12]
 800153e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001542:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800154a:	edd7 7a02 	vldr	s15, [r7, #8]
 800154e:	ee77 7a27 	vadd.f32	s15, s14, s15
	}
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	371c      	adds	r7, #28
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001564:	f001 fd74 	bl	8003050 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001568:	f000 f888 	bl	800167c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800156c:	f7ff ff1a 	bl	80013a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001570:	f7ff fef0 	bl	8001354 <MX_DMA_Init>
  MX_CAN1_Init();
 8001574:	f7ff fd5c 	bl	8001030 <MX_CAN1_Init>
  MX_DAC_Init();
 8001578:	f7ff fe6c 	bl	8001254 <MX_DAC_Init>
  MX_SPI2_Init();
 800157c:	f001 f912 	bl	80027a4 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001580:	f001 fb6a 	bl	8002c58 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001584:	f001 fb92 	bl	8002cac <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001588:	f001 fbba 	bl	8002d00 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800158c:	f001 fb06 	bl	8002b9c <MX_TIM6_Init>
  //MX_IWDG_Init();
  /* USER CODE BEGIN 2 */
  EN_rear=0;
 8001590:	4b2f      	ldr	r3, [pc, #188]	; (8001650 <main+0xf0>)
 8001592:	2200      	movs	r2, #0
 8001594:	701a      	strb	r2, [r3, #0]
  EN_front=0;
 8001596:	4b2f      	ldr	r3, [pc, #188]	; (8001654 <main+0xf4>)
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
  setbuf(stdout, NULL);
 800159c:	4b2e      	ldr	r3, [pc, #184]	; (8001658 <main+0xf8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	2100      	movs	r1, #0
 80015a4:	4618      	mov	r0, r3
 80015a6:	f005 ff7d 	bl	80074a4 <setbuf>
  can_init(&hcan1);
 80015aa:	482c      	ldr	r0, [pc, #176]	; (800165c <main+0xfc>)
 80015ac:	f7ff fdd6 	bl	800115c <can_init>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80015b0:	2100      	movs	r1, #0
 80015b2:	482b      	ldr	r0, [pc, #172]	; (8001660 <main+0x100>)
 80015b4:	f002 fdad 	bl	8004112 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 80015b8:	2110      	movs	r1, #16
 80015ba:	4829      	ldr	r0, [pc, #164]	; (8001660 <main+0x100>)
 80015bc:	f002 fda9 	bl	8004112 <HAL_DAC_Start>
  HAL_UART_Init(&huart2);
 80015c0:	4828      	ldr	r0, [pc, #160]	; (8001664 <main+0x104>)
 80015c2:	f004 fcb3 	bl	8005f2c <HAL_UART_Init>
  HAL_UART_Receive_DMA(&huart2,(uint8_t *)Rxbuf_from_ESP32,Rxbufsize_from_ESP32);
 80015c6:	2205      	movs	r2, #5
 80015c8:	4927      	ldr	r1, [pc, #156]	; (8001668 <main+0x108>)
 80015ca:	4826      	ldr	r0, [pc, #152]	; (8001664 <main+0x104>)
 80015cc:	f004 fd94 	bl	80060f8 <HAL_UART_Receive_DMA>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 80015d0:	2300      	movs	r3, #0
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	4822      	ldr	r0, [pc, #136]	; (8001660 <main+0x100>)
 80015d8:	f002 fea2 	bl	8004320 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 80015dc:	2300      	movs	r3, #0
 80015de:	2200      	movs	r2, #0
 80015e0:	2110      	movs	r1, #16
 80015e2:	481f      	ldr	r0, [pc, #124]	; (8001660 <main+0x100>)
 80015e4:	f002 fe9c 	bl	8004320 <HAL_DAC_SetValue>
  //mpu9250_init(&hspi2);

  while(1){
      	if(EN_front==1 && EN_rear==1){break;}
 80015e8:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <main+0xf4>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d103      	bne.n	80015f8 <main+0x98>
 80015f0:	4b17      	ldr	r3, [pc, #92]	; (8001650 <main+0xf0>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d008      	beq.n	800160a <main+0xaa>
      	if(HAL_GetTick()>1000){
 80015f8:	f001 fd90 	bl	800311c <HAL_GetTick>
 80015fc:	4603      	mov	r3, r0
 80015fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001602:	d9f1      	bls.n	80015e8 <main+0x88>
      		Error_Handler();
 8001604:	f001 f8aa 	bl	800275c <Error_Handler>
      	if(EN_front==1 && EN_rear==1){break;}
 8001608:	e7ee      	b.n	80015e8 <main+0x88>
 800160a:	bf00      	nop
      	}
      }

  connect=0;
 800160c:	4b17      	ldr	r3, [pc, #92]	; (800166c <main+0x10c>)
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
  DFPlayer_init(&huart3);
 8001612:	4817      	ldr	r0, [pc, #92]	; (8001670 <main+0x110>)
 8001614:	f7ff fcb4 	bl	8000f80 <DFPlayer_init>
  HAL_Delay(500);
 8001618:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800161c:	f001 fd8a 	bl	8003134 <HAL_Delay>
  DFPlayer_setvolume(0x40);
 8001620:	2040      	movs	r0, #64	; 0x40
 8001622:	f7ff fcbd 	bl	8000fa0 <DFPlayer_setvolume>
  HAL_Delay(500);
 8001626:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800162a:	f001 fd83 	bl	8003134 <HAL_Delay>
  DFPlayer_playmp3(2);
 800162e:	2002      	movs	r0, #2
 8001630:	f7ff fcda 	bl	8000fe8 <DFPlayer_playmp3>
  HAL_Delay(3000);
 8001634:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001638:	f001 fd7c 	bl	8003134 <HAL_Delay>

  MX_IWDG_Init();
 800163c:	f7ff ff36 	bl	80014ac <MX_IWDG_Init>
  HAL_TIM_Base_Start_IT(&htim6);
 8001640:	480c      	ldr	r0, [pc, #48]	; (8001674 <main+0x114>)
 8001642:	f004 f9ee 	bl	8005a22 <HAL_TIM_Base_Start_IT>
	  printf(" Rol=%7.4f",rol);
	  printf(" Pit=%7.4f",pit);*/

	  //printf("\r\n");

	  HAL_IWDG_Refresh(&hiwdg);
 8001646:	480c      	ldr	r0, [pc, #48]	; (8001678 <main+0x118>)
 8001648:	f003 fc0b 	bl	8004e62 <HAL_IWDG_Refresh>
 800164c:	e7fb      	b.n	8001646 <main+0xe6>
 800164e:	bf00      	nop
 8001650:	200003e5 	.word	0x200003e5
 8001654:	200003dc 	.word	0x200003dc
 8001658:	2000000c 	.word	0x2000000c
 800165c:	20000214 	.word	0x20000214
 8001660:	20000398 	.word	0x20000398
 8001664:	200005d0 	.word	0x200005d0
 8001668:	20000270 	.word	0x20000270
 800166c:	200003ba 	.word	0x200003ba
 8001670:	200004f0 	.word	0x200004f0
 8001674:	20000450 	.word	0x20000450
 8001678:	200003ac 	.word	0x200003ac

0800167c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b094      	sub	sp, #80	; 0x50
 8001680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001682:	f107 031c 	add.w	r3, r7, #28
 8001686:	2234      	movs	r2, #52	; 0x34
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f005 fa98 	bl	8006bc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001690:	f107 0308 	add.w	r3, r7, #8
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a0:	2300      	movs	r3, #0
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	4b2b      	ldr	r3, [pc, #172]	; (8001754 <SystemClock_Config+0xd8>)
 80016a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016a8:	4a2a      	ldr	r2, [pc, #168]	; (8001754 <SystemClock_Config+0xd8>)
 80016aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016ae:	6413      	str	r3, [r2, #64]	; 0x40
 80016b0:	4b28      	ldr	r3, [pc, #160]	; (8001754 <SystemClock_Config+0xd8>)
 80016b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80016bc:	2300      	movs	r3, #0
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <SystemClock_Config+0xdc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80016c8:	4a23      	ldr	r2, [pc, #140]	; (8001758 <SystemClock_Config+0xdc>)
 80016ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ce:	6013      	str	r3, [r2, #0]
 80016d0:	4b21      	ldr	r3, [pc, #132]	; (8001758 <SystemClock_Config+0xdc>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80016d8:	603b      	str	r3, [r7, #0]
 80016da:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80016dc:	2309      	movs	r3, #9
 80016de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016e4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016e6:	2301      	movs	r3, #1
 80016e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016ea:	2302      	movs	r3, #2
 80016ec:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016f4:	2304      	movs	r3, #4
 80016f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016fc:	2302      	movs	r3, #2
 80016fe:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001700:	2302      	movs	r3, #2
 8001702:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001704:	2302      	movs	r3, #2
 8001706:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4618      	mov	r0, r3
 800170e:	f003 fe9f 	bl	8005450 <HAL_RCC_OscConfig>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001718:	f001 f820 	bl	800275c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800171c:	230f      	movs	r3, #15
 800171e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8001720:	2303      	movs	r3, #3
 8001722:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001724:	2300      	movs	r3, #0
 8001726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001728:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800172c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800172e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001732:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001734:	f107 0308 	add.w	r3, r7, #8
 8001738:	2104      	movs	r1, #4
 800173a:	4618      	mov	r0, r3
 800173c:	f003 fbbc 	bl	8004eb8 <HAL_RCC_ClockConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8001746:	f001 f809 	bl	800275c <Error_Handler>
  }
}
 800174a:	bf00      	nop
 800174c:	3750      	adds	r7, #80	; 0x50
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40023800 	.word	0x40023800
 8001758:	40007000 	.word	0x40007000

0800175c <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8001764:	4b47      	ldr	r3, [pc, #284]	; (8001884 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001766:	4a48      	ldr	r2, [pc, #288]	; (8001888 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 8001768:	2100      	movs	r1, #0
 800176a:	4848      	ldr	r0, [pc, #288]	; (800188c <HAL_CAN_RxFifo0MsgPendingCallback+0x130>)
 800176c:	f002 f836 	bl	80037dc <HAL_CAN_GetRxMessage>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	  	{
	    		Error_Handler();
 8001776:	f000 fff1 	bl	800275c <Error_Handler>
	  	}
	switch (RxHeader.StdId){
 800177a:	4b43      	ldr	r3, [pc, #268]	; (8001888 <HAL_CAN_RxFifo0MsgPendingCallback+0x12c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001782:	d06a      	beq.n	800185a <HAL_CAN_RxFifo0MsgPendingCallback+0xfe>
 8001784:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001788:	d873      	bhi.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
 800178a:	f240 1201 	movw	r2, #257	; 0x101
 800178e:	4293      	cmp	r3, r2
 8001790:	d05a      	beq.n	8001848 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
 8001792:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001796:	d26c      	bcs.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
 8001798:	2b00      	cmp	r3, #0
 800179a:	d003      	beq.n	80017a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
 800179c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017a0:	d00d      	beq.n	80017be <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
 80017a2:	e066      	b.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
	//error
	case 0x000:
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 80017a4:	2300      	movs	r3, #0
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	4839      	ldr	r0, [pc, #228]	; (8001890 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80017ac:	f002 fdb8 	bl	8004320 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 80017b0:	2300      	movs	r3, #0
 80017b2:	2200      	movs	r2, #0
 80017b4:	2110      	movs	r1, #16
 80017b6:	4836      	ldr	r0, [pc, #216]	; (8001890 <HAL_CAN_RxFifo0MsgPendingCallback+0x134>)
 80017b8:	f002 fdb2 	bl	8004320 <HAL_DAC_SetValue>
		break;
 80017bc:	e059      	b.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>

	//state button
	case 0x100:
		state=RxData[0];
 80017be:	4b31      	ldr	r3, [pc, #196]	; (8001884 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 80017c0:	781a      	ldrb	r2, [r3, #0]
 80017c2:	4b34      	ldr	r3, [pc, #208]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80017c4:	701a      	strb	r2, [r3, #0]
		Winker_L_in=  (state & 0b01000000)>>6;
 80017c6:	4b33      	ldr	r3, [pc, #204]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	119b      	asrs	r3, r3, #6
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	4b30      	ldr	r3, [pc, #192]	; (8001898 <HAL_CAN_RxFifo0MsgPendingCallback+0x13c>)
 80017d6:	701a      	strb	r2, [r3, #0]
		Winker_R_in=  (state & 0b00100000)>>5;
 80017d8:	4b2e      	ldr	r3, [pc, #184]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	115b      	asrs	r3, r3, #5
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <HAL_CAN_RxFifo0MsgPendingCallback+0x140>)
 80017e8:	701a      	strb	r2, [r3, #0]
		Craction_in=  (state & 0b00010000)>>4;
 80017ea:	4b2a      	ldr	r3, [pc, #168]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	111b      	asrs	r3, r3, #4
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b29      	ldr	r3, [pc, #164]	; (80018a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x144>)
 80017fa:	701a      	strb	r2, [r3, #0]
		Break_in=     (state & 0b00001000)>>3;
 80017fc:	4b25      	ldr	r3, [pc, #148]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	10db      	asrs	r3, r3, #3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b26      	ldr	r3, [pc, #152]	; (80018a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x148>)
 800180c:	701a      	strb	r2, [r3, #0]
		Flont_Lamp_in=(state & 0b00000100)>>2;
 800180e:	4b21      	ldr	r3, [pc, #132]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	109b      	asrs	r3, r3, #2
 8001814:	b2db      	uxtb	r3, r3
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	b2da      	uxtb	r2, r3
 800181c:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>)
 800181e:	701a      	strb	r2, [r3, #0]
		Key_in=       (state & 0b00000010)>>1;
 8001820:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	105b      	asrs	r3, r3, #1
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	b2da      	uxtb	r2, r3
 800182e:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <HAL_CAN_RxFifo0MsgPendingCallback+0x150>)
 8001830:	701a      	strb	r2, [r3, #0]
		EX_in=        (state & 0b00000001);
 8001832:	4b18      	ldr	r3, [pc, #96]	; (8001894 <HAL_CAN_RxFifo0MsgPendingCallback+0x138>)
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	b2da      	uxtb	r2, r3
 800183c:	4b1c      	ldr	r3, [pc, #112]	; (80018b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x154>)
 800183e:	701a      	strb	r2, [r3, #0]

		EN_front=1;
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x158>)
 8001842:	2201      	movs	r2, #1
 8001844:	701a      	strb	r2, [r3, #0]
		break;
 8001846:	e014      	b.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
	//slot
	case 0x101:
		slot=uchar4_to_float(RxData);
 8001848:	480e      	ldr	r0, [pc, #56]	; (8001884 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800184a:	f001 fbbd 	bl	8002fc8 <uchar4_to_float>
 800184e:	eef0 7a40 	vmov.f32	s15, s0
 8001852:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x15c>)
 8001854:	edc3 7a00 	vstr	s15, [r3]
		break;
 8001858:	e00b      	b.n	8001872 <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
	//speed
	case 0x102:
		speed=uchar4_to_float(RxData);
 800185a:	480a      	ldr	r0, [pc, #40]	; (8001884 <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 800185c:	f001 fbb4 	bl	8002fc8 <uchar4_to_float>
 8001860:	eef0 7a40 	vmov.f32	s15, s0
 8001864:	4b15      	ldr	r3, [pc, #84]	; (80018bc <HAL_CAN_RxFifo0MsgPendingCallback+0x160>)
 8001866:	edc3 7a00 	vstr	s15, [r3]
		EN_rear=1;
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x164>)
 800186c:	2201      	movs	r2, #1
 800186e:	701a      	strb	r2, [r3, #0]
		break;
 8001870:	bf00      	nop

	}
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_1);
 8001872:	2102      	movs	r1, #2
 8001874:	4813      	ldr	r0, [pc, #76]	; (80018c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x168>)
 8001876:	f003 faa0 	bl	8004dba <HAL_GPIO_TogglePin>

}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000324 	.word	0x20000324
 8001888:	20000364 	.word	0x20000364
 800188c:	20000214 	.word	0x20000214
 8001890:	20000398 	.word	0x20000398
 8001894:	200003d5 	.word	0x200003d5
 8001898:	200003f1 	.word	0x200003f1
 800189c:	200003f0 	.word	0x200003f0
 80018a0:	200003e6 	.word	0x200003e6
 80018a4:	200003bc 	.word	0x200003bc
 80018a8:	200003b8 	.word	0x200003b8
 80018ac:	200003c4 	.word	0x200003c4
 80018b0:	200003b9 	.word	0x200003b9
 80018b4:	200003dc 	.word	0x200003dc
 80018b8:	200003f4 	.word	0x200003f4
 80018bc:	200003e8 	.word	0x200003e8
 80018c0:	200003e5 	.word	0x200003e5
 80018c4:	40020800 	.word	0x40020800

080018c8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	//mode=data_from_esp32[0];
	//mode=1;

	if(mode==1){
 80018d0:	4bcb      	ldr	r3, [pc, #812]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d114      	bne.n	8001902 <HAL_TIM_PeriodElapsedCallback+0x3a>
		slot_data=map(slot,0.650,3.265,0.9,3.5);//norm}
 80018d8:	4bca      	ldr	r3, [pc, #808]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80018da:	edd3 7a00 	vldr	s15, [r3]
 80018de:	eeb0 2a0c 	vmov.f32	s4, #12	; 0x40600000  3.5
 80018e2:	eddf 1ac9 	vldr	s3, [pc, #804]	; 8001c08 <HAL_TIM_PeriodElapsedCallback+0x340>
 80018e6:	ed9f 1ac9 	vldr	s2, [pc, #804]	; 8001c0c <HAL_TIM_PeriodElapsedCallback+0x344>
 80018ea:	eddf 0ac9 	vldr	s1, [pc, #804]	; 8001c10 <HAL_TIM_PeriodElapsedCallback+0x348>
 80018ee:	eeb0 0a67 	vmov.f32	s0, s15
 80018f2:	f7ff fe07 	bl	8001504 <map>
 80018f6:	eef0 7a40 	vmov.f32	s15, s0
 80018fa:	4bc6      	ldr	r3, [pc, #792]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80018fc:	edc3 7a00 	vstr	s15, [r3]
 8001900:	e234      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
	}
	else if(mode==2){
 8001902:	4bbf      	ldr	r3, [pc, #764]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b02      	cmp	r3, #2
 8001908:	d114      	bne.n	8001934 <HAL_TIM_PeriodElapsedCallback+0x6c>
		slot_data=map(slot,0.650,3.265,0.9,2.5);//eco
 800190a:	4bbe      	ldr	r3, [pc, #760]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	eeb0 2a04 	vmov.f32	s4, #4	; 0x40200000  2.5
 8001914:	eddf 1abc 	vldr	s3, [pc, #752]	; 8001c08 <HAL_TIM_PeriodElapsedCallback+0x340>
 8001918:	ed9f 1abc 	vldr	s2, [pc, #752]	; 8001c0c <HAL_TIM_PeriodElapsedCallback+0x344>
 800191c:	eddf 0abc 	vldr	s1, [pc, #752]	; 8001c10 <HAL_TIM_PeriodElapsedCallback+0x348>
 8001920:	eeb0 0a67 	vmov.f32	s0, s15
 8001924:	f7ff fdee 	bl	8001504 <map>
 8001928:	eef0 7a40 	vmov.f32	s15, s0
 800192c:	4bb9      	ldr	r3, [pc, #740]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800192e:	edc3 7a00 	vstr	s15, [r3]
 8001932:	e21b      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
	}
	else if(mode==3){
 8001934:	4bb2      	ldr	r3, [pc, #712]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b03      	cmp	r3, #3
 800193a:	d156      	bne.n	80019ea <HAL_TIM_PeriodElapsedCallback+0x122>
		slot_data=powf(slot,3)*0.3713+powf(slot,2)*(-1.8438)+slot*(3.1176)-0.4461;//snow
 800193c:	4bb1      	ldr	r3, [pc, #708]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800193e:	edd3 7a00 	vldr	s15, [r3]
 8001942:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001946:	eeb0 0a67 	vmov.f32	s0, s15
 800194a:	f007 fee1 	bl	8009710 <powf>
 800194e:	ee10 3a10 	vmov	r3, s0
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fe18 	bl	8000588 <__aeabi_f2d>
 8001958:	a38f      	add	r3, pc, #572	; (adr r3, 8001b98 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800195a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800195e:	f7fe fe6b 	bl	8000638 <__aeabi_dmul>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	4614      	mov	r4, r2
 8001968:	461d      	mov	r5, r3
 800196a:	4ba6      	ldr	r3, [pc, #664]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800196c:	edd3 7a00 	vldr	s15, [r3]
 8001970:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	f007 feca 	bl	8009710 <powf>
 800197c:	ee10 3a10 	vmov	r3, s0
 8001980:	4618      	mov	r0, r3
 8001982:	f7fe fe01 	bl	8000588 <__aeabi_f2d>
 8001986:	a386      	add	r3, pc, #536	; (adr r3, 8001ba0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8001988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198c:	f7fe fe54 	bl	8000638 <__aeabi_dmul>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	4620      	mov	r0, r4
 8001996:	4629      	mov	r1, r5
 8001998:	f7fe fc98 	bl	80002cc <__adddf3>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4614      	mov	r4, r2
 80019a2:	461d      	mov	r5, r3
 80019a4:	4b97      	ldr	r3, [pc, #604]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe fded 	bl	8000588 <__aeabi_f2d>
 80019ae:	a37e      	add	r3, pc, #504	; (adr r3, 8001ba8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80019b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019b4:	f7fe fe40 	bl	8000638 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4620      	mov	r0, r4
 80019be:	4629      	mov	r1, r5
 80019c0:	f7fe fc84 	bl	80002cc <__adddf3>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	a378      	add	r3, pc, #480	; (adr r3, 8001bb0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 80019ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d2:	f7fe fc79 	bl	80002c8 <__aeabi_dsub>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f7ff f903 	bl	8000be8 <__aeabi_d2f>
 80019e2:	4603      	mov	r3, r0
 80019e4:	4a8b      	ldr	r2, [pc, #556]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	e1c0      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
	}
	else if(mode==4){
 80019ea:	4b85      	ldr	r3, [pc, #532]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d173      	bne.n	8001ada <HAL_TIM_PeriodElapsedCallback+0x212>
		slot_data=powf(slot,4)*(0.3067)+powf(slot,3)*(-2.4464)+powf(slot,2)*(6.3486)+slot*(-4.8485)+1.9619;//sport
 80019f2:	4b84      	ldr	r3, [pc, #528]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 80019f4:	edd3 7a00 	vldr	s15, [r3]
 80019f8:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 80019fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001a00:	f007 fe86 	bl	8009710 <powf>
 8001a04:	ee10 3a10 	vmov	r3, s0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fdbd 	bl	8000588 <__aeabi_f2d>
 8001a0e:	a36a      	add	r3, pc, #424	; (adr r3, 8001bb8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	f7fe fe10 	bl	8000638 <__aeabi_dmul>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4614      	mov	r4, r2
 8001a1e:	461d      	mov	r5, r3
 8001a20:	4b78      	ldr	r3, [pc, #480]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001a22:	edd3 7a00 	vldr	s15, [r3]
 8001a26:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8001a2e:	f007 fe6f 	bl	8009710 <powf>
 8001a32:	ee10 3a10 	vmov	r3, s0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fda6 	bl	8000588 <__aeabi_f2d>
 8001a3c:	a360      	add	r3, pc, #384	; (adr r3, 8001bc0 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fdf9 	bl	8000638 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4620      	mov	r0, r4
 8001a4c:	4629      	mov	r1, r5
 8001a4e:	f7fe fc3d 	bl	80002cc <__adddf3>
 8001a52:	4602      	mov	r2, r0
 8001a54:	460b      	mov	r3, r1
 8001a56:	4614      	mov	r4, r2
 8001a58:	461d      	mov	r5, r3
 8001a5a:	4b6a      	ldr	r3, [pc, #424]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001a5c:	edd3 7a00 	vldr	s15, [r3]
 8001a60:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001a64:	eeb0 0a67 	vmov.f32	s0, s15
 8001a68:	f007 fe52 	bl	8009710 <powf>
 8001a6c:	ee10 3a10 	vmov	r3, s0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7fe fd89 	bl	8000588 <__aeabi_f2d>
 8001a76:	a354      	add	r3, pc, #336	; (adr r3, 8001bc8 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a7c:	f7fe fddc 	bl	8000638 <__aeabi_dmul>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fc20 	bl	80002cc <__adddf3>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4614      	mov	r4, r2
 8001a92:	461d      	mov	r5, r3
 8001a94:	4b5b      	ldr	r3, [pc, #364]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7fe fd75 	bl	8000588 <__aeabi_f2d>
 8001a9e:	a34c      	add	r3, pc, #304	; (adr r3, 8001bd0 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa4:	f7fe fdc8 	bl	8000638 <__aeabi_dmul>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	4620      	mov	r0, r4
 8001aae:	4629      	mov	r1, r5
 8001ab0:	f7fe fc0c 	bl	80002cc <__adddf3>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	460b      	mov	r3, r1
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	a346      	add	r3, pc, #280	; (adr r3, 8001bd8 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	f7fe fc03 	bl	80002cc <__adddf3>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f7ff f88b 	bl	8000be8 <__aeabi_d2f>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	4a4f      	ldr	r2, [pc, #316]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001ad6:	6013      	str	r3, [r2, #0]
 8001ad8:	e148      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
	}
	else if(mode==5){
 8001ada:	4b49      	ldr	r3, [pc, #292]	; (8001c00 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b05      	cmp	r3, #5
 8001ae0:	f040 809a 	bne.w	8001c18 <HAL_TIM_PeriodElapsedCallback+0x350>
		slot_data=powf(slot,3)*0.1732+powf(slot,2)*(-1.6682)+slot*(5.2727)-1.9883;//sport plus
 8001ae4:	4b47      	ldr	r3, [pc, #284]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001ae6:	edd3 7a00 	vldr	s15, [r3]
 8001aea:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001aee:	eeb0 0a67 	vmov.f32	s0, s15
 8001af2:	f007 fe0d 	bl	8009710 <powf>
 8001af6:	ee10 3a10 	vmov	r3, s0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f7fe fd44 	bl	8000588 <__aeabi_f2d>
 8001b00:	a337      	add	r3, pc, #220	; (adr r3, 8001be0 <HAL_TIM_PeriodElapsedCallback+0x318>)
 8001b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b06:	f7fe fd97 	bl	8000638 <__aeabi_dmul>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4614      	mov	r4, r2
 8001b10:	461d      	mov	r5, r3
 8001b12:	4b3c      	ldr	r3, [pc, #240]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001b1c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b20:	f007 fdf6 	bl	8009710 <powf>
 8001b24:	ee10 3a10 	vmov	r3, s0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fd2d 	bl	8000588 <__aeabi_f2d>
 8001b2e:	a32e      	add	r3, pc, #184	; (adr r3, 8001be8 <HAL_TIM_PeriodElapsedCallback+0x320>)
 8001b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b34:	f7fe fd80 	bl	8000638 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fbc4 	bl	80002cc <__adddf3>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4614      	mov	r4, r2
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fd19 	bl	8000588 <__aeabi_f2d>
 8001b56:	a326      	add	r3, pc, #152	; (adr r3, 8001bf0 <HAL_TIM_PeriodElapsedCallback+0x328>)
 8001b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5c:	f7fe fd6c 	bl	8000638 <__aeabi_dmul>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4620      	mov	r0, r4
 8001b66:	4629      	mov	r1, r5
 8001b68:	f7fe fbb0 	bl	80002cc <__adddf3>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4610      	mov	r0, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	a320      	add	r3, pc, #128	; (adr r3, 8001bf8 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b7a:	f7fe fba5 	bl	80002c8 <__aeabi_dsub>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	f7ff f82f 	bl	8000be8 <__aeabi_d2f>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	4a21      	ldr	r2, [pc, #132]	; (8001c14 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001b8e:	6013      	str	r3, [r2, #0]
 8001b90:	e0ec      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
 8001b92:	bf00      	nop
 8001b94:	f3af 8000 	nop.w
 8001b98:	13404ea5 	.word	0x13404ea5
 8001b9c:	3fd7c361 	.word	0x3fd7c361
 8001ba0:	6dc5d639 	.word	0x6dc5d639
 8001ba4:	bffd8034 	.word	0xbffd8034
 8001ba8:	44d013a9 	.word	0x44d013a9
 8001bac:	4008f0d8 	.word	0x4008f0d8
 8001bb0:	03afb7e9 	.word	0x03afb7e9
 8001bb4:	3fdc8ce7 	.word	0x3fdc8ce7
 8001bb8:	096bb98c 	.word	0x096bb98c
 8001bbc:	3fd3a0f9 	.word	0x3fd3a0f9
 8001bc0:	29c779a7 	.word	0x29c779a7
 8001bc4:	c003923a 	.word	0xc003923a
 8001bc8:	65fd8adb 	.word	0x65fd8adb
 8001bcc:	401964f7 	.word	0x401964f7
 8001bd0:	2f1a9fbe 	.word	0x2f1a9fbe
 8001bd4:	c01364dd 	.word	0xc01364dd
 8001bd8:	41205bc0 	.word	0x41205bc0
 8001bdc:	3fff63f1 	.word	0x3fff63f1
 8001be0:	e7d566cf 	.word	0xe7d566cf
 8001be4:	3fc62b6a 	.word	0x3fc62b6a
 8001be8:	7bb2fec5 	.word	0x7bb2fec5
 8001bec:	bffab0f2 	.word	0xbffab0f2
 8001bf0:	ab367a10 	.word	0xab367a10
 8001bf4:	4015173e 	.word	0x4015173e
 8001bf8:	a92a3055 	.word	0xa92a3055
 8001bfc:	3fffd013 	.word	0x3fffd013
 8001c00:	200003e4 	.word	0x200003e4
 8001c04:	200003f4 	.word	0x200003f4
 8001c08:	3f666666 	.word	0x3f666666
 8001c0c:	4050f5c3 	.word	0x4050f5c3
 8001c10:	3f266666 	.word	0x3f266666
 8001c14:	200003ec 	.word	0x200003ec
	}
	else if(mode==10){
 8001c18:	4bb3      	ldr	r3, [pc, #716]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b0a      	cmp	r3, #10
 8001c1e:	f040 8091 	bne.w	8001d44 <HAL_TIM_PeriodElapsedCallback+0x47c>
		slot_data=powf(slot,5)*(0.0532)+powf(slot,4)*(-0.839)+powf(slot,3)*(4.9461)+powf(slot,2)*(-13.884)+slot*(18.813)-6.4772;//extreme
 8001c22:	4bb2      	ldr	r3, [pc, #712]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001c24:	edd3 7a00 	vldr	s15, [r3]
 8001c28:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8001c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c30:	f007 fd6e 	bl	8009710 <powf>
 8001c34:	ee10 3a10 	vmov	r3, s0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fca5 	bl	8000588 <__aeabi_f2d>
 8001c3e:	a398      	add	r3, pc, #608	; (adr r3, 8001ea0 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8001c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c44:	f7fe fcf8 	bl	8000638 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4614      	mov	r4, r2
 8001c4e:	461d      	mov	r5, r3
 8001c50:	4ba6      	ldr	r3, [pc, #664]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001c52:	edd3 7a00 	vldr	s15, [r3]
 8001c56:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8001c5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c5e:	f007 fd57 	bl	8009710 <powf>
 8001c62:	ee10 3a10 	vmov	r3, s0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7fe fc8e 	bl	8000588 <__aeabi_f2d>
 8001c6c:	a38e      	add	r3, pc, #568	; (adr r3, 8001ea8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8001c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c72:	f7fe fce1 	bl	8000638 <__aeabi_dmul>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4620      	mov	r0, r4
 8001c7c:	4629      	mov	r1, r5
 8001c7e:	f7fe fb25 	bl	80002cc <__adddf3>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4614      	mov	r4, r2
 8001c88:	461d      	mov	r5, r3
 8001c8a:	4b98      	ldr	r3, [pc, #608]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	eef0 0a08 	vmov.f32	s1, #8	; 0x40400000  3.0
 8001c94:	eeb0 0a67 	vmov.f32	s0, s15
 8001c98:	f007 fd3a 	bl	8009710 <powf>
 8001c9c:	ee10 3a10 	vmov	r3, s0
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc71 	bl	8000588 <__aeabi_f2d>
 8001ca6:	a382      	add	r3, pc, #520	; (adr r3, 8001eb0 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8001ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cac:	f7fe fcc4 	bl	8000638 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	4629      	mov	r1, r5
 8001cb8:	f7fe fb08 	bl	80002cc <__adddf3>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4614      	mov	r4, r2
 8001cc2:	461d      	mov	r5, r3
 8001cc4:	4b89      	ldr	r3, [pc, #548]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001cc6:	edd3 7a00 	vldr	s15, [r3]
 8001cca:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8001cce:	eeb0 0a67 	vmov.f32	s0, s15
 8001cd2:	f007 fd1d 	bl	8009710 <powf>
 8001cd6:	ee10 3a10 	vmov	r3, s0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fc54 	bl	8000588 <__aeabi_f2d>
 8001ce0:	a375      	add	r3, pc, #468	; (adr r3, 8001eb8 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8001ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce6:	f7fe fca7 	bl	8000638 <__aeabi_dmul>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4620      	mov	r0, r4
 8001cf0:	4629      	mov	r1, r5
 8001cf2:	f7fe faeb 	bl	80002cc <__adddf3>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	4614      	mov	r4, r2
 8001cfc:	461d      	mov	r5, r3
 8001cfe:	4b7b      	ldr	r3, [pc, #492]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe fc40 	bl	8000588 <__aeabi_f2d>
 8001d08:	a36d      	add	r3, pc, #436	; (adr r3, 8001ec0 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8001d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	4620      	mov	r0, r4
 8001d18:	4629      	mov	r1, r5
 8001d1a:	f7fe fad7 	bl	80002cc <__adddf3>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4610      	mov	r0, r2
 8001d24:	4619      	mov	r1, r3
 8001d26:	a368      	add	r3, pc, #416	; (adr r3, 8001ec8 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8001d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2c:	f7fe facc 	bl	80002c8 <__aeabi_dsub>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	4610      	mov	r0, r2
 8001d36:	4619      	mov	r1, r3
 8001d38:	f7fe ff56 	bl	8000be8 <__aeabi_d2f>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4a6c      	ldr	r2, [pc, #432]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e013      	b.n	8001d6c <HAL_TIM_PeriodElapsedCallback+0x4a4>
	}
	else{slot_data=map(slot,0.650,3.265,0.9,2.5);//eco
 8001d44:	4b69      	ldr	r3, [pc, #420]	; (8001eec <HAL_TIM_PeriodElapsedCallback+0x624>)
 8001d46:	edd3 7a00 	vldr	s15, [r3]
 8001d4a:	eeb0 2a04 	vmov.f32	s4, #4	; 0x40200000  2.5
 8001d4e:	eddf 1a69 	vldr	s3, [pc, #420]	; 8001ef4 <HAL_TIM_PeriodElapsedCallback+0x62c>
 8001d52:	ed9f 1a69 	vldr	s2, [pc, #420]	; 8001ef8 <HAL_TIM_PeriodElapsedCallback+0x630>
 8001d56:	eddf 0a69 	vldr	s1, [pc, #420]	; 8001efc <HAL_TIM_PeriodElapsedCallback+0x634>
 8001d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5e:	f7ff fbd1 	bl	8001504 <map>
 8001d62:	eef0 7a40 	vmov.f32	s15, s0
 8001d66:	4b62      	ldr	r3, [pc, #392]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001d68:	edc3 7a00 	vstr	s15, [r3]
	}


	if(slot_data>3.5){slot_data=3.5;}
 8001d6c:	4b60      	ldr	r3, [pc, #384]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001d6e:	edd3 7a00 	vldr	s15, [r3]
 8001d72:	eeb0 7a0c 	vmov.f32	s14, #12	; 0x40600000  3.5
 8001d76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d7e:	dd02      	ble.n	8001d86 <HAL_TIM_PeriodElapsedCallback+0x4be>
 8001d80:	4b5b      	ldr	r3, [pc, #364]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001d82:	4a5f      	ldr	r2, [pc, #380]	; (8001f00 <HAL_TIM_PeriodElapsedCallback+0x638>)
 8001d84:	601a      	str	r2, [r3, #0]
	if(slot_data<0.9){slot_data=0.9;}
 8001d86:	4b5a      	ldr	r3, [pc, #360]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7fe fbfc 	bl	8000588 <__aeabi_f2d>
 8001d90:	a34f      	add	r3, pc, #316	; (adr r3, 8001ed0 <HAL_TIM_PeriodElapsedCallback+0x608>)
 8001d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d96:	f7fe fec1 	bl	8000b1c <__aeabi_dcmplt>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <HAL_TIM_PeriodElapsedCallback+0x4de>
 8001da0:	4b53      	ldr	r3, [pc, #332]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001da2:	4a58      	ldr	r2, [pc, #352]	; (8001f04 <HAL_TIM_PeriodElapsedCallback+0x63c>)
 8001da4:	601a      	str	r2, [r3, #0]

	float setvalue1=(4095.0/9.9)*slot_data;
 8001da6:	4b52      	ldr	r3, [pc, #328]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4618      	mov	r0, r3
 8001dac:	f7fe fbec 	bl	8000588 <__aeabi_f2d>
 8001db0:	a349      	add	r3, pc, #292	; (adr r3, 8001ed8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe fc3f 	bl	8000638 <__aeabi_dmul>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4610      	mov	r0, r2
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	f7fe ff11 	bl	8000be8 <__aeabi_d2f>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	617b      	str	r3, [r7, #20]
	float setvalue2=(4095.0/9.9)*slot_data;
 8001dca:	4b49      	ldr	r3, [pc, #292]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7fe fbda 	bl	8000588 <__aeabi_f2d>
 8001dd4:	a340      	add	r3, pc, #256	; (adr r3, 8001ed8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dda:	f7fe fc2d 	bl	8000638 <__aeabi_dmul>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4610      	mov	r0, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	f7fe feff 	bl	8000be8 <__aeabi_d2f>
 8001dea:	4603      	mov	r3, r0
 8001dec:	613b      	str	r3, [r7, #16]

	if(EN==1){
 8001dee:	4b46      	ldr	r3, [pc, #280]	; (8001f08 <HAL_TIM_PeriodElapsedCallback+0x640>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	f040 83b8 	bne.w	8002568 <HAL_TIM_PeriodElapsedCallback+0xca0>
		if(mode==4){//sport
 8001df8:	4b3b      	ldr	r3, [pc, #236]	; (8001ee8 <HAL_TIM_PeriodElapsedCallback+0x620>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	f040 8193 	bne.w	8002128 <HAL_TIM_PeriodElapsedCallback+0x860>
			if(speed==0.0) {
 8001e02:	4b42      	ldr	r3, [pc, #264]	; (8001f0c <HAL_TIM_PeriodElapsedCallback+0x644>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e10:	f040 8080 	bne.w	8001f14 <HAL_TIM_PeriodElapsedCallback+0x64c>
				setvalue1=(4095.0/9.9)*slot_data;
 8001e14:	4b36      	ldr	r3, [pc, #216]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe fbb5 	bl	8000588 <__aeabi_f2d>
 8001e1e:	a32e      	add	r3, pc, #184	; (adr r3, 8001ed8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e24:	f7fe fc08 	bl	8000638 <__aeabi_dmul>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	f7fe feda 	bl	8000be8 <__aeabi_d2f>
 8001e34:	4603      	mov	r3, r0
 8001e36:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.6;
 8001e38:	4b2d      	ldr	r3, [pc, #180]	; (8001ef0 <HAL_TIM_PeriodElapsedCallback+0x628>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f7fe fba3 	bl	8000588 <__aeabi_f2d>
 8001e42:	a325      	add	r3, pc, #148	; (adr r3, 8001ed8 <HAL_TIM_PeriodElapsedCallback+0x610>)
 8001e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e48:	f7fe fbf6 	bl	8000638 <__aeabi_dmul>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	4610      	mov	r0, r2
 8001e52:	4619      	mov	r1, r3
 8001e54:	a322      	add	r3, pc, #136	; (adr r3, 8001ee0 <HAL_TIM_PeriodElapsedCallback+0x618>)
 8001e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5a:	f7fe fbed 	bl	8000638 <__aeabi_dmul>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4610      	mov	r0, r2
 8001e64:	4619      	mov	r1, r3
 8001e66:	f7fe febf 	bl	8000be8 <__aeabi_d2f>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8001e6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e76:	ee17 3a90 	vmov	r3, s15
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	2100      	movs	r1, #0
 8001e7e:	4824      	ldr	r0, [pc, #144]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e80:	f002 fa4e 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8001e84:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e8c:	ee17 3a90 	vmov	r3, s15
 8001e90:	2200      	movs	r2, #0
 8001e92:	2110      	movs	r1, #16
 8001e94:	481e      	ldr	r0, [pc, #120]	; (8001f10 <HAL_TIM_PeriodElapsedCallback+0x648>)
 8001e96:	f002 fa43 	bl	8004320 <HAL_DAC_SetValue>
 8001e9a:	e371      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
 8001e9c:	f3af 8000 	nop.w
 8001ea0:	c84b5dcc 	.word	0xc84b5dcc
 8001ea4:	3fab3d07 	.word	0x3fab3d07
 8001ea8:	872b020c 	.word	0x872b020c
 8001eac:	bfead916 	.word	0xbfead916
 8001eb0:	703afb7f 	.word	0x703afb7f
 8001eb4:	4013c8ce 	.word	0x4013c8ce
 8001eb8:	a5e353f8 	.word	0xa5e353f8
 8001ebc:	c02bc49b 	.word	0xc02bc49b
 8001ec0:	c49ba5e3 	.word	0xc49ba5e3
 8001ec4:	4032d020 	.word	0x4032d020
 8001ec8:	1de69ad4 	.word	0x1de69ad4
 8001ecc:	4019e8a7 	.word	0x4019e8a7
 8001ed0:	cccccccd 	.word	0xcccccccd
 8001ed4:	3feccccc 	.word	0x3feccccc
 8001ed8:	8ba2e8ba 	.word	0x8ba2e8ba
 8001edc:	4079da2e 	.word	0x4079da2e
 8001ee0:	33333333 	.word	0x33333333
 8001ee4:	3fe33333 	.word	0x3fe33333
 8001ee8:	200003e4 	.word	0x200003e4
 8001eec:	200003f4 	.word	0x200003f4
 8001ef0:	200003ec 	.word	0x200003ec
 8001ef4:	3f666666 	.word	0x3f666666
 8001ef8:	4050f5c3 	.word	0x4050f5c3
 8001efc:	3f266666 	.word	0x3f266666
 8001f00:	40600000 	.word	0x40600000
 8001f04:	3f666666 	.word	0x3f666666
 8001f08:	200003bb 	.word	0x200003bb
 8001f0c:	200003e8 	.word	0x200003e8
 8001f10:	20000398 	.word	0x20000398
			}
			else if(speed==0.01) {
 8001f14:	4bbc      	ldr	r3, [pc, #752]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7fe fb35 	bl	8000588 <__aeabi_f2d>
 8001f1e:	a3ac      	add	r3, pc, #688	; (adr r3, 80021d0 <HAL_TIM_PeriodElapsedCallback+0x908>)
 8001f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f24:	f7fe fdf0 	bl	8000b08 <__aeabi_dcmpeq>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d043      	beq.n	8001fb6 <HAL_TIM_PeriodElapsedCallback+0x6ee>
				setvalue1=(4095.0/9.9)*slot_data;
 8001f2e:	4bb7      	ldr	r3, [pc, #732]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fb28 	bl	8000588 <__aeabi_f2d>
 8001f38:	a3a7      	add	r3, pc, #668	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8001f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f3e:	f7fe fb7b 	bl	8000638 <__aeabi_dmul>
 8001f42:	4602      	mov	r2, r0
 8001f44:	460b      	mov	r3, r1
 8001f46:	4610      	mov	r0, r2
 8001f48:	4619      	mov	r1, r3
 8001f4a:	f7fe fe4d 	bl	8000be8 <__aeabi_d2f>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.7;
 8001f52:	4bae      	ldr	r3, [pc, #696]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fb16 	bl	8000588 <__aeabi_f2d>
 8001f5c:	a39e      	add	r3, pc, #632	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8001f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f62:	f7fe fb69 	bl	8000638 <__aeabi_dmul>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	a39c      	add	r3, pc, #624	; (adr r3, 80021e0 <HAL_TIM_PeriodElapsedCallback+0x918>)
 8001f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f74:	f7fe fb60 	bl	8000638 <__aeabi_dmul>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	4610      	mov	r0, r2
 8001f7e:	4619      	mov	r1, r3
 8001f80:	f7fe fe32 	bl	8000be8 <__aeabi_d2f>
 8001f84:	4603      	mov	r3, r0
 8001f86:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 8001f88:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f90:	ee17 3a90 	vmov	r3, s15
 8001f94:	2200      	movs	r2, #0
 8001f96:	2100      	movs	r1, #0
 8001f98:	489d      	ldr	r0, [pc, #628]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001f9a:	f002 f9c1 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8001f9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fa2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001fa6:	ee17 3a90 	vmov	r3, s15
 8001faa:	2200      	movs	r2, #0
 8001fac:	2110      	movs	r1, #16
 8001fae:	4898      	ldr	r0, [pc, #608]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8001fb0:	f002 f9b6 	bl	8004320 <HAL_DAC_SetValue>
 8001fb4:	e2e4      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
			else if(speed==0.02) {
 8001fb6:	4b94      	ldr	r3, [pc, #592]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7fe fae4 	bl	8000588 <__aeabi_f2d>
 8001fc0:	a389      	add	r3, pc, #548	; (adr r3, 80021e8 <HAL_TIM_PeriodElapsedCallback+0x920>)
 8001fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc6:	f7fe fd9f 	bl	8000b08 <__aeabi_dcmpeq>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d043      	beq.n	8002058 <HAL_TIM_PeriodElapsedCallback+0x790>
				setvalue1=(4095.0/9.9)*slot_data;
 8001fd0:	4b8e      	ldr	r3, [pc, #568]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fad7 	bl	8000588 <__aeabi_f2d>
 8001fda:	a37f      	add	r3, pc, #508	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8001fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe0:	f7fe fb2a 	bl	8000638 <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4610      	mov	r0, r2
 8001fea:	4619      	mov	r1, r3
 8001fec:	f7fe fdfc 	bl	8000be8 <__aeabi_d2f>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.8;
 8001ff4:	4b85      	ldr	r3, [pc, #532]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7fe fac5 	bl	8000588 <__aeabi_f2d>
 8001ffe:	a376      	add	r3, pc, #472	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8002000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002004:	f7fe fb18 	bl	8000638 <__aeabi_dmul>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	a377      	add	r3, pc, #476	; (adr r3, 80021f0 <HAL_TIM_PeriodElapsedCallback+0x928>)
 8002012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002016:	f7fe fb0f 	bl	8000638 <__aeabi_dmul>
 800201a:	4602      	mov	r2, r0
 800201c:	460b      	mov	r3, r1
 800201e:	4610      	mov	r0, r2
 8002020:	4619      	mov	r1, r3
 8002022:	f7fe fde1 	bl	8000be8 <__aeabi_d2f>
 8002026:	4603      	mov	r3, r0
 8002028:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800202a:	edd7 7a05 	vldr	s15, [r7, #20]
 800202e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002032:	ee17 3a90 	vmov	r3, s15
 8002036:	2200      	movs	r2, #0
 8002038:	2100      	movs	r1, #0
 800203a:	4875      	ldr	r0, [pc, #468]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 800203c:	f002 f970 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002040:	edd7 7a04 	vldr	s15, [r7, #16]
 8002044:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002048:	ee17 3a90 	vmov	r3, s15
 800204c:	2200      	movs	r2, #0
 800204e:	2110      	movs	r1, #16
 8002050:	486f      	ldr	r0, [pc, #444]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8002052:	f002 f965 	bl	8004320 <HAL_DAC_SetValue>
 8002056:	e293      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
			else if(speed==0.03) {
 8002058:	4b6b      	ldr	r3, [pc, #428]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x940>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe fa93 	bl	8000588 <__aeabi_f2d>
 8002062:	a365      	add	r3, pc, #404	; (adr r3, 80021f8 <HAL_TIM_PeriodElapsedCallback+0x930>)
 8002064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002068:	f7fe fd4e 	bl	8000b08 <__aeabi_dcmpeq>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d043      	beq.n	80020fa <HAL_TIM_PeriodElapsedCallback+0x832>
				setvalue1=(4095.0/9.9)*slot_data;
 8002072:	4b66      	ldr	r3, [pc, #408]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4618      	mov	r0, r3
 8002078:	f7fe fa86 	bl	8000588 <__aeabi_f2d>
 800207c:	a356      	add	r3, pc, #344	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 800207e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002082:	f7fe fad9 	bl	8000638 <__aeabi_dmul>
 8002086:	4602      	mov	r2, r0
 8002088:	460b      	mov	r3, r1
 800208a:	4610      	mov	r0, r2
 800208c:	4619      	mov	r1, r3
 800208e:	f7fe fdab 	bl	8000be8 <__aeabi_d2f>
 8002092:	4603      	mov	r3, r0
 8002094:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.9;
 8002096:	4b5d      	ldr	r3, [pc, #372]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7fe fa74 	bl	8000588 <__aeabi_f2d>
 80020a0:	a34d      	add	r3, pc, #308	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	f7fe fac7 	bl	8000638 <__aeabi_dmul>
 80020aa:	4602      	mov	r2, r0
 80020ac:	460b      	mov	r3, r1
 80020ae:	4610      	mov	r0, r2
 80020b0:	4619      	mov	r1, r3
 80020b2:	a353      	add	r3, pc, #332	; (adr r3, 8002200 <HAL_TIM_PeriodElapsedCallback+0x938>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	f7fe fabe 	bl	8000638 <__aeabi_dmul>
 80020bc:	4602      	mov	r2, r0
 80020be:	460b      	mov	r3, r1
 80020c0:	4610      	mov	r0, r2
 80020c2:	4619      	mov	r1, r3
 80020c4:	f7fe fd90 	bl	8000be8 <__aeabi_d2f>
 80020c8:	4603      	mov	r3, r0
 80020ca:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80020cc:	edd7 7a05 	vldr	s15, [r7, #20]
 80020d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020d4:	ee17 3a90 	vmov	r3, s15
 80020d8:	2200      	movs	r2, #0
 80020da:	2100      	movs	r1, #0
 80020dc:	484c      	ldr	r0, [pc, #304]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 80020de:	f002 f91f 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80020e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80020e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80020ea:	ee17 3a90 	vmov	r3, s15
 80020ee:	2200      	movs	r2, #0
 80020f0:	2110      	movs	r1, #16
 80020f2:	4847      	ldr	r0, [pc, #284]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 80020f4:	f002 f914 	bl	8004320 <HAL_DAC_SetValue>
 80020f8:	e242      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
			else {
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80020fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80020fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002102:	ee17 3a90 	vmov	r3, s15
 8002106:	2200      	movs	r2, #0
 8002108:	2100      	movs	r1, #0
 800210a:	4841      	ldr	r0, [pc, #260]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 800210c:	f002 f908 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002110:	edd7 7a04 	vldr	s15, [r7, #16]
 8002114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002118:	ee17 3a90 	vmov	r3, s15
 800211c:	2200      	movs	r2, #0
 800211e:	2110      	movs	r1, #16
 8002120:	483b      	ldr	r0, [pc, #236]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 8002122:	f002 f8fd 	bl	8004320 <HAL_DAC_SetValue>
 8002126:	e22b      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
		}

		else if(mode==5){//sport plus
 8002128:	4b3a      	ldr	r3, [pc, #232]	; (8002214 <HAL_TIM_PeriodElapsedCallback+0x94c>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b05      	cmp	r3, #5
 800212e:	f040 812c 	bne.w	800238a <HAL_TIM_PeriodElapsedCallback+0xac2>
			if(speed==0.0) {
 8002132:	4b35      	ldr	r3, [pc, #212]	; (8002208 <HAL_TIM_PeriodElapsedCallback+0x940>)
 8002134:	edd3 7a00 	vldr	s15, [r3]
 8002138:	eef5 7a40 	vcmp.f32	s15, #0.0
 800213c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002140:	d16a      	bne.n	8002218 <HAL_TIM_PeriodElapsedCallback+0x950>
				setvalue1=(4095.0/9.9)*slot_data;
 8002142:	4b32      	ldr	r3, [pc, #200]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f7fe fa1e 	bl	8000588 <__aeabi_f2d>
 800214c:	a322      	add	r3, pc, #136	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 800214e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002152:	f7fe fa71 	bl	8000638 <__aeabi_dmul>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4610      	mov	r0, r2
 800215c:	4619      	mov	r1, r3
 800215e:	f7fe fd43 	bl	8000be8 <__aeabi_d2f>
 8002162:	4603      	mov	r3, r0
 8002164:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.7;
 8002166:	4b29      	ldr	r3, [pc, #164]	; (800220c <HAL_TIM_PeriodElapsedCallback+0x944>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fa0c 	bl	8000588 <__aeabi_f2d>
 8002170:	a319      	add	r3, pc, #100	; (adr r3, 80021d8 <HAL_TIM_PeriodElapsedCallback+0x910>)
 8002172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002176:	f7fe fa5f 	bl	8000638 <__aeabi_dmul>
 800217a:	4602      	mov	r2, r0
 800217c:	460b      	mov	r3, r1
 800217e:	4610      	mov	r0, r2
 8002180:	4619      	mov	r1, r3
 8002182:	a317      	add	r3, pc, #92	; (adr r3, 80021e0 <HAL_TIM_PeriodElapsedCallback+0x918>)
 8002184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002188:	f7fe fa56 	bl	8000638 <__aeabi_dmul>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4610      	mov	r0, r2
 8002192:	4619      	mov	r1, r3
 8002194:	f7fe fd28 	bl	8000be8 <__aeabi_d2f>
 8002198:	4603      	mov	r3, r0
 800219a:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800219c:	edd7 7a05 	vldr	s15, [r7, #20]
 80021a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021a4:	ee17 3a90 	vmov	r3, s15
 80021a8:	2200      	movs	r2, #0
 80021aa:	2100      	movs	r1, #0
 80021ac:	4818      	ldr	r0, [pc, #96]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 80021ae:	f002 f8b7 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80021b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80021b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80021ba:	ee17 3a90 	vmov	r3, s15
 80021be:	2200      	movs	r2, #0
 80021c0:	2110      	movs	r1, #16
 80021c2:	4813      	ldr	r0, [pc, #76]	; (8002210 <HAL_TIM_PeriodElapsedCallback+0x948>)
 80021c4:	f002 f8ac 	bl	8004320 <HAL_DAC_SetValue>
 80021c8:	e1da      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
 80021ca:	bf00      	nop
 80021cc:	f3af 8000 	nop.w
 80021d0:	47ae147b 	.word	0x47ae147b
 80021d4:	3f847ae1 	.word	0x3f847ae1
 80021d8:	8ba2e8ba 	.word	0x8ba2e8ba
 80021dc:	4079da2e 	.word	0x4079da2e
 80021e0:	66666666 	.word	0x66666666
 80021e4:	3fe66666 	.word	0x3fe66666
 80021e8:	47ae147b 	.word	0x47ae147b
 80021ec:	3f947ae1 	.word	0x3f947ae1
 80021f0:	9999999a 	.word	0x9999999a
 80021f4:	3fe99999 	.word	0x3fe99999
 80021f8:	eb851eb8 	.word	0xeb851eb8
 80021fc:	3f9eb851 	.word	0x3f9eb851
 8002200:	cccccccd 	.word	0xcccccccd
 8002204:	3feccccc 	.word	0x3feccccc
 8002208:	200003e8 	.word	0x200003e8
 800220c:	200003ec 	.word	0x200003ec
 8002210:	20000398 	.word	0x20000398
 8002214:	200003e4 	.word	0x200003e4
			}
			else if(speed==0.01) {
 8002218:	4bcf      	ldr	r3, [pc, #828]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7fe f9b3 	bl	8000588 <__aeabi_f2d>
 8002222:	a3c3      	add	r3, pc, #780	; (adr r3, 8002530 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 8002224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002228:	f7fe fc6e 	bl	8000b08 <__aeabi_dcmpeq>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d043      	beq.n	80022ba <HAL_TIM_PeriodElapsedCallback+0x9f2>
				setvalue1=(4095.0/9.9)*slot_data;
 8002232:	4bca      	ldr	r3, [pc, #808]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7fe f9a6 	bl	8000588 <__aeabi_f2d>
 800223c:	a3be      	add	r3, pc, #760	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 800223e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002242:	f7fe f9f9 	bl	8000638 <__aeabi_dmul>
 8002246:	4602      	mov	r2, r0
 8002248:	460b      	mov	r3, r1
 800224a:	4610      	mov	r0, r2
 800224c:	4619      	mov	r1, r3
 800224e:	f7fe fccb 	bl	8000be8 <__aeabi_d2f>
 8002252:	4603      	mov	r3, r0
 8002254:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.8;
 8002256:	4bc1      	ldr	r3, [pc, #772]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4618      	mov	r0, r3
 800225c:	f7fe f994 	bl	8000588 <__aeabi_f2d>
 8002260:	a3b5      	add	r3, pc, #724	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8002262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002266:	f7fe f9e7 	bl	8000638 <__aeabi_dmul>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	4610      	mov	r0, r2
 8002270:	4619      	mov	r1, r3
 8002272:	a3b3      	add	r3, pc, #716	; (adr r3, 8002540 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 8002274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002278:	f7fe f9de 	bl	8000638 <__aeabi_dmul>
 800227c:	4602      	mov	r2, r0
 800227e:	460b      	mov	r3, r1
 8002280:	4610      	mov	r0, r2
 8002282:	4619      	mov	r1, r3
 8002284:	f7fe fcb0 	bl	8000be8 <__aeabi_d2f>
 8002288:	4603      	mov	r3, r0
 800228a:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800228c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002290:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002294:	ee17 3a90 	vmov	r3, s15
 8002298:	2200      	movs	r2, #0
 800229a:	2100      	movs	r1, #0
 800229c:	48b0      	ldr	r0, [pc, #704]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 800229e:	f002 f83f 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80022a2:	edd7 7a04 	vldr	s15, [r7, #16]
 80022a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022aa:	ee17 3a90 	vmov	r3, s15
 80022ae:	2200      	movs	r2, #0
 80022b0:	2110      	movs	r1, #16
 80022b2:	48ab      	ldr	r0, [pc, #684]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80022b4:	f002 f834 	bl	8004320 <HAL_DAC_SetValue>
 80022b8:	e162      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
			else if(speed==0.02) {
 80022ba:	4ba7      	ldr	r3, [pc, #668]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7fe f962 	bl	8000588 <__aeabi_f2d>
 80022c4:	a3a0      	add	r3, pc, #640	; (adr r3, 8002548 <HAL_TIM_PeriodElapsedCallback+0xc80>)
 80022c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ca:	f7fe fc1d 	bl	8000b08 <__aeabi_dcmpeq>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d043      	beq.n	800235c <HAL_TIM_PeriodElapsedCallback+0xa94>
				setvalue1=(4095.0/9.9)*slot_data;
 80022d4:	4ba1      	ldr	r3, [pc, #644]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe f955 	bl	8000588 <__aeabi_f2d>
 80022de:	a396      	add	r3, pc, #600	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80022e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e4:	f7fe f9a8 	bl	8000638 <__aeabi_dmul>
 80022e8:	4602      	mov	r2, r0
 80022ea:	460b      	mov	r3, r1
 80022ec:	4610      	mov	r0, r2
 80022ee:	4619      	mov	r1, r3
 80022f0:	f7fe fc7a 	bl	8000be8 <__aeabi_d2f>
 80022f4:	4603      	mov	r3, r0
 80022f6:	617b      	str	r3, [r7, #20]
				setvalue2=(4095.0/9.9)*slot_data*0.9;
 80022f8:	4b98      	ldr	r3, [pc, #608]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7fe f943 	bl	8000588 <__aeabi_f2d>
 8002302:	a38d      	add	r3, pc, #564	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	f7fe f996 	bl	8000638 <__aeabi_dmul>
 800230c:	4602      	mov	r2, r0
 800230e:	460b      	mov	r3, r1
 8002310:	4610      	mov	r0, r2
 8002312:	4619      	mov	r1, r3
 8002314:	a38e      	add	r3, pc, #568	; (adr r3, 8002550 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 8002316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800231a:	f7fe f98d 	bl	8000638 <__aeabi_dmul>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	4610      	mov	r0, r2
 8002324:	4619      	mov	r1, r3
 8002326:	f7fe fc5f 	bl	8000be8 <__aeabi_d2f>
 800232a:	4603      	mov	r3, r0
 800232c:	613b      	str	r3, [r7, #16]
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800232e:	edd7 7a05 	vldr	s15, [r7, #20]
 8002332:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002336:	ee17 3a90 	vmov	r3, s15
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	4888      	ldr	r0, [pc, #544]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002340:	f001 ffee 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002344:	edd7 7a04 	vldr	s15, [r7, #16]
 8002348:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800234c:	ee17 3a90 	vmov	r3, s15
 8002350:	2200      	movs	r2, #0
 8002352:	2110      	movs	r1, #16
 8002354:	4882      	ldr	r0, [pc, #520]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002356:	f001 ffe3 	bl	8004320 <HAL_DAC_SetValue>
 800235a:	e111      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
			else {
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 800235c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002360:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002364:	ee17 3a90 	vmov	r3, s15
 8002368:	2200      	movs	r2, #0
 800236a:	2100      	movs	r1, #0
 800236c:	487c      	ldr	r0, [pc, #496]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 800236e:	f001 ffd7 	bl	8004320 <HAL_DAC_SetValue>
				HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002372:	edd7 7a04 	vldr	s15, [r7, #16]
 8002376:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800237a:	ee17 3a90 	vmov	r3, s15
 800237e:	2200      	movs	r2, #0
 8002380:	2110      	movs	r1, #16
 8002382:	4877      	ldr	r0, [pc, #476]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002384:	f001 ffcc 	bl	8004320 <HAL_DAC_SetValue>
 8002388:	e0fa      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
			}
		}
		else if(mode==10){//extreme
 800238a:	4b76      	ldr	r3, [pc, #472]	; (8002564 <HAL_TIM_PeriodElapsedCallback+0xc9c>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b0a      	cmp	r3, #10
 8002390:	f040 80b4 	bne.w	80024fc <HAL_TIM_PeriodElapsedCallback+0xc34>
					if(speed==0.0) {
 8002394:	4b70      	ldr	r3, [pc, #448]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800239e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a2:	d143      	bne.n	800242c <HAL_TIM_PeriodElapsedCallback+0xb64>
						setvalue1=(4095.0/9.9)*slot_data*0.8;
 80023a4:	4b6d      	ldr	r3, [pc, #436]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7fe f8ed 	bl	8000588 <__aeabi_f2d>
 80023ae:	a362      	add	r3, pc, #392	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80023b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023b4:	f7fe f940 	bl	8000638 <__aeabi_dmul>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	a35f      	add	r3, pc, #380	; (adr r3, 8002540 <HAL_TIM_PeriodElapsedCallback+0xc78>)
 80023c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c6:	f7fe f937 	bl	8000638 <__aeabi_dmul>
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	f7fe fc09 	bl	8000be8 <__aeabi_d2f>
 80023d6:	4603      	mov	r3, r0
 80023d8:	617b      	str	r3, [r7, #20]
						setvalue2=(4095.0/9.9)*slot_data;
 80023da:	4b60      	ldr	r3, [pc, #384]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe f8d2 	bl	8000588 <__aeabi_f2d>
 80023e4:	a354      	add	r3, pc, #336	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 80023e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ea:	f7fe f925 	bl	8000638 <__aeabi_dmul>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	f7fe fbf7 	bl	8000be8 <__aeabi_d2f>
 80023fa:	4603      	mov	r3, r0
 80023fc:	613b      	str	r3, [r7, #16]
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80023fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002402:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002406:	ee17 3a90 	vmov	r3, s15
 800240a:	2200      	movs	r2, #0
 800240c:	2100      	movs	r1, #0
 800240e:	4854      	ldr	r0, [pc, #336]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002410:	f001 ff86 	bl	8004320 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002414:	edd7 7a04 	vldr	s15, [r7, #16]
 8002418:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800241c:	ee17 3a90 	vmov	r3, s15
 8002420:	2200      	movs	r2, #0
 8002422:	2110      	movs	r1, #16
 8002424:	484e      	ldr	r0, [pc, #312]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002426:	f001 ff7b 	bl	8004320 <HAL_DAC_SetValue>
 800242a:	e0a9      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
					}
					else if(speed==0.01) {
 800242c:	4b4a      	ldr	r3, [pc, #296]	; (8002558 <HAL_TIM_PeriodElapsedCallback+0xc90>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe f8a9 	bl	8000588 <__aeabi_f2d>
 8002436:	a33e      	add	r3, pc, #248	; (adr r3, 8002530 <HAL_TIM_PeriodElapsedCallback+0xc68>)
 8002438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800243c:	f7fe fb64 	bl	8000b08 <__aeabi_dcmpeq>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d043      	beq.n	80024ce <HAL_TIM_PeriodElapsedCallback+0xc06>
						setvalue1=(4095.0/9.9)*slot_data*0.9;
 8002446:	4b45      	ldr	r3, [pc, #276]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4618      	mov	r0, r3
 800244c:	f7fe f89c 	bl	8000588 <__aeabi_f2d>
 8002450:	a339      	add	r3, pc, #228	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8002452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002456:	f7fe f8ef 	bl	8000638 <__aeabi_dmul>
 800245a:	4602      	mov	r2, r0
 800245c:	460b      	mov	r3, r1
 800245e:	4610      	mov	r0, r2
 8002460:	4619      	mov	r1, r3
 8002462:	a33b      	add	r3, pc, #236	; (adr r3, 8002550 <HAL_TIM_PeriodElapsedCallback+0xc88>)
 8002464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002468:	f7fe f8e6 	bl	8000638 <__aeabi_dmul>
 800246c:	4602      	mov	r2, r0
 800246e:	460b      	mov	r3, r1
 8002470:	4610      	mov	r0, r2
 8002472:	4619      	mov	r1, r3
 8002474:	f7fe fbb8 	bl	8000be8 <__aeabi_d2f>
 8002478:	4603      	mov	r3, r0
 800247a:	617b      	str	r3, [r7, #20]
						setvalue2=(4095.0/9.9)*slot_data;
 800247c:	4b37      	ldr	r3, [pc, #220]	; (800255c <HAL_TIM_PeriodElapsedCallback+0xc94>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe f881 	bl	8000588 <__aeabi_f2d>
 8002486:	a32c      	add	r3, pc, #176	; (adr r3, 8002538 <HAL_TIM_PeriodElapsedCallback+0xc70>)
 8002488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248c:	f7fe f8d4 	bl	8000638 <__aeabi_dmul>
 8002490:	4602      	mov	r2, r0
 8002492:	460b      	mov	r3, r1
 8002494:	4610      	mov	r0, r2
 8002496:	4619      	mov	r1, r3
 8002498:	f7fe fba6 	bl	8000be8 <__aeabi_d2f>
 800249c:	4603      	mov	r3, r0
 800249e:	613b      	str	r3, [r7, #16]
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80024a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80024a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024a8:	ee17 3a90 	vmov	r3, s15
 80024ac:	2200      	movs	r2, #0
 80024ae:	2100      	movs	r1, #0
 80024b0:	482b      	ldr	r0, [pc, #172]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80024b2:	f001 ff35 	bl	8004320 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80024b6:	edd7 7a04 	vldr	s15, [r7, #16]
 80024ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024be:	ee17 3a90 	vmov	r3, s15
 80024c2:	2200      	movs	r2, #0
 80024c4:	2110      	movs	r1, #16
 80024c6:	4826      	ldr	r0, [pc, #152]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80024c8:	f001 ff2a 	bl	8004320 <HAL_DAC_SetValue>
 80024cc:	e058      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
					}
					else {
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80024ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80024d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024d6:	ee17 3a90 	vmov	r3, s15
 80024da:	2200      	movs	r2, #0
 80024dc:	2100      	movs	r1, #0
 80024de:	4820      	ldr	r0, [pc, #128]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80024e0:	f001 ff1e 	bl	8004320 <HAL_DAC_SetValue>
						HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 80024e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80024e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ec:	ee17 3a90 	vmov	r3, s15
 80024f0:	2200      	movs	r2, #0
 80024f2:	2110      	movs	r1, #16
 80024f4:	481a      	ldr	r0, [pc, #104]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 80024f6:	f001 ff13 	bl	8004320 <HAL_DAC_SetValue>
 80024fa:	e041      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
					}
				}

		else{
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (int)setvalue1);
 80024fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002500:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002504:	ee17 3a90 	vmov	r3, s15
 8002508:	2200      	movs	r2, #0
 800250a:	2100      	movs	r1, #0
 800250c:	4814      	ldr	r0, [pc, #80]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 800250e:	f001 ff07 	bl	8004320 <HAL_DAC_SetValue>
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, (int)setvalue2);
 8002512:	edd7 7a04 	vldr	s15, [r7, #16]
 8002516:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800251a:	ee17 3a90 	vmov	r3, s15
 800251e:	2200      	movs	r2, #0
 8002520:	2110      	movs	r1, #16
 8002522:	480f      	ldr	r0, [pc, #60]	; (8002560 <HAL_TIM_PeriodElapsedCallback+0xc98>)
 8002524:	f001 fefc 	bl	8004320 <HAL_DAC_SetValue>
 8002528:	e02a      	b.n	8002580 <HAL_TIM_PeriodElapsedCallback+0xcb8>
 800252a:	bf00      	nop
 800252c:	f3af 8000 	nop.w
 8002530:	47ae147b 	.word	0x47ae147b
 8002534:	3f847ae1 	.word	0x3f847ae1
 8002538:	8ba2e8ba 	.word	0x8ba2e8ba
 800253c:	4079da2e 	.word	0x4079da2e
 8002540:	9999999a 	.word	0x9999999a
 8002544:	3fe99999 	.word	0x3fe99999
 8002548:	47ae147b 	.word	0x47ae147b
 800254c:	3f947ae1 	.word	0x3f947ae1
 8002550:	cccccccd 	.word	0xcccccccd
 8002554:	3feccccc 	.word	0x3feccccc
 8002558:	200003e8 	.word	0x200003e8
 800255c:	200003ec 	.word	0x200003ec
 8002560:	20000398 	.word	0x20000398
 8002564:	200003e4 	.word	0x200003e4
		}
	}
	else{
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8002568:	2300      	movs	r3, #0
 800256a:	2200      	movs	r2, #0
 800256c:	2100      	movs	r1, #0
 800256e:	4836      	ldr	r0, [pc, #216]	; (8002648 <HAL_TIM_PeriodElapsedCallback+0xd80>)
 8002570:	f001 fed6 	bl	8004320 <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8002574:	2300      	movs	r3, #0
 8002576:	2200      	movs	r2, #0
 8002578:	2110      	movs	r1, #16
 800257a:	4833      	ldr	r0, [pc, #204]	; (8002648 <HAL_TIM_PeriodElapsedCallback+0xd80>)
 800257c:	f001 fed0 	bl	8004320 <HAL_DAC_SetValue>
	}

	uint8_t senddata[5];
	senddata[0]=254;
 8002580:	23fe      	movs	r3, #254	; 0xfe
 8002582:	723b      	strb	r3, [r7, #8]
	senddata[1]=state;
 8002584:	4b31      	ldr	r3, [pc, #196]	; (800264c <HAL_TIM_PeriodElapsedCallback+0xd84>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	727b      	strb	r3, [r7, #9]
	senddata[2]=0;
 800258a:	2300      	movs	r3, #0
 800258c:	72bb      	strb	r3, [r7, #10]
	senddata[3]=cnt;
 800258e:	4b30      	ldr	r3, [pc, #192]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	72fb      	strb	r3, [r7, #11]
	senddata[4]=253;
 8002594:	23fd      	movs	r3, #253	; 0xfd
 8002596:	733b      	strb	r3, [r7, #12]

	HAL_UART_Transmit(&huart2,(uint8_t*)senddata ,5, 0x0f);
 8002598:	f107 0108 	add.w	r1, r7, #8
 800259c:	230f      	movs	r3, #15
 800259e:	2205      	movs	r2, #5
 80025a0:	482c      	ldr	r0, [pc, #176]	; (8002654 <HAL_TIM_PeriodElapsedCallback+0xd8c>)
 80025a2:	f003 fd10 	bl	8005fc6 <HAL_UART_Transmit>

	if(cnt>250){
 80025a6:	4b2a      	ldr	r3, [pc, #168]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	2bfa      	cmp	r3, #250	; 0xfa
 80025ac:	d917      	bls.n	80025de <HAL_TIM_PeriodElapsedCallback+0xd16>
		cnt=0;
 80025ae:	4b28      	ldr	r3, [pc, #160]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
		if(EN_front==0){
 80025b4:	4b28      	ldr	r3, [pc, #160]	; (8002658 <HAL_TIM_PeriodElapsedCallback+0xd90>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d102      	bne.n	80025c2 <HAL_TIM_PeriodElapsedCallback+0xcfa>
			Error_Handler();
 80025bc:	f000 f8ce 	bl	800275c <Error_Handler>
 80025c0:	e002      	b.n	80025c8 <HAL_TIM_PeriodElapsedCallback+0xd00>
		}
		else{
			EN_front=0;
 80025c2:	4b25      	ldr	r3, [pc, #148]	; (8002658 <HAL_TIM_PeriodElapsedCallback+0xd90>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	701a      	strb	r2, [r3, #0]
		}
		if(EN_rear==0){
 80025c8:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_TIM_PeriodElapsedCallback+0xd94>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d102      	bne.n	80025d6 <HAL_TIM_PeriodElapsedCallback+0xd0e>
			Error_Handler();
 80025d0:	f000 f8c4 	bl	800275c <Error_Handler>
 80025d4:	e009      	b.n	80025ea <HAL_TIM_PeriodElapsedCallback+0xd22>
		}
		else{
			EN_rear=0;
 80025d6:	4b21      	ldr	r3, [pc, #132]	; (800265c <HAL_TIM_PeriodElapsedCallback+0xd94>)
 80025d8:	2200      	movs	r2, #0
 80025da:	701a      	strb	r2, [r3, #0]
 80025dc:	e005      	b.n	80025ea <HAL_TIM_PeriodElapsedCallback+0xd22>
		}
	}
	else{
		cnt++;
 80025de:	4b1c      	ldr	r3, [pc, #112]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	3301      	adds	r3, #1
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	4b1a      	ldr	r3, [pc, #104]	; (8002650 <HAL_TIM_PeriodElapsedCallback+0xd88>)
 80025e8:	701a      	strb	r2, [r3, #0]
	pit=0.95*(gyro_data[0]*0.002+pit_temp)+0.05*pit_acc;
	rol=0.95*(gyro_data[1]*0.002+rol_temp)+0.05*rol_acc;
	pit_temp=pit;
	rol_temp=rol;*/

	if(data_from_esp32[1]>0){
 80025ea:	4b1d      	ldr	r3, [pc, #116]	; (8002660 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 80025ec:	785b      	ldrb	r3, [r3, #1]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d018      	beq.n	8002624 <HAL_TIM_PeriodElapsedCallback+0xd5c>
		if(connect==0){
 80025f2:	4b1c      	ldr	r3, [pc, #112]	; (8002664 <HAL_TIM_PeriodElapsedCallback+0xd9c>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d110      	bne.n	800261c <HAL_TIM_PeriodElapsedCallback+0xd54>
			if(data_from_esp32[1]==1){
 80025fa:	4b19      	ldr	r3, [pc, #100]	; (8002660 <HAL_TIM_PeriodElapsedCallback+0xd98>)
 80025fc:	785b      	ldrb	r3, [r3, #1]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	d106      	bne.n	8002610 <HAL_TIM_PeriodElapsedCallback+0xd48>
				DFPlayer_playmp3(6);
 8002602:	2006      	movs	r0, #6
 8002604:	f7fe fcf0 	bl	8000fe8 <DFPlayer_playmp3>
				EN=1;
 8002608:	4b17      	ldr	r3, [pc, #92]	; (8002668 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
 800260e:	e005      	b.n	800261c <HAL_TIM_PeriodElapsedCallback+0xd54>
			}
			else{
				EN=0;
 8002610:	4b15      	ldr	r3, [pc, #84]	; (8002668 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 8002612:	2200      	movs	r2, #0
 8002614:	701a      	strb	r2, [r3, #0]
				DFPlayer_playmp3(1);
 8002616:	2001      	movs	r0, #1
 8002618:	f7fe fce6 	bl	8000fe8 <DFPlayer_playmp3>
			}
		}
		connect=1;
 800261c:	4b11      	ldr	r3, [pc, #68]	; (8002664 <HAL_TIM_PeriodElapsedCallback+0xd9c>)
 800261e:	2201      	movs	r2, #1
 8002620:	701a      	strb	r2, [r3, #0]
		connect=0;
		EN=0;
	}


}
 8002622:	e00c      	b.n	800263e <HAL_TIM_PeriodElapsedCallback+0xd76>
		if(connect==1){
 8002624:	4b0f      	ldr	r3, [pc, #60]	; (8002664 <HAL_TIM_PeriodElapsedCallback+0xd9c>)
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d102      	bne.n	8002632 <HAL_TIM_PeriodElapsedCallback+0xd6a>
			DFPlayer_playmp3(3);
 800262c:	2003      	movs	r0, #3
 800262e:	f7fe fcdb 	bl	8000fe8 <DFPlayer_playmp3>
		connect=0;
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <HAL_TIM_PeriodElapsedCallback+0xd9c>)
 8002634:	2200      	movs	r2, #0
 8002636:	701a      	strb	r2, [r3, #0]
		EN=0;
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 800263a:	2200      	movs	r2, #0
 800263c:	701a      	strb	r2, [r3, #0]
}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bdb0      	pop	{r4, r5, r7, pc}
 8002646:	bf00      	nop
 8002648:	20000398 	.word	0x20000398
 800264c:	200003d5 	.word	0x200003d5
 8002650:	200003d4 	.word	0x200003d4
 8002654:	200005d0 	.word	0x200005d0
 8002658:	200003dc 	.word	0x200003dc
 800265c:	200003e5 	.word	0x200003e5
 8002660:	200002e8 	.word	0x200002e8
 8002664:	200003ba 	.word	0x200003ba
 8002668:	200003bb 	.word	0x200003bb

0800266c <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
	uint8_t j = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	73fb      	strb	r3, [r7, #15]

	while (Rxbuf_from_ESP32[j] != 254 &&  j<sizeof(Rxbuf_from_ESP32)) {
 8002678:	e002      	b.n	8002680 <HAL_UART_RxCpltCallback+0x14>
		j++;
 800267a:	7bfb      	ldrb	r3, [r7, #15]
 800267c:	3301      	adds	r3, #1
 800267e:	73fb      	strb	r3, [r7, #15]
	while (Rxbuf_from_ESP32[j] != 254 &&  j<sizeof(Rxbuf_from_ESP32)) {
 8002680:	7bfb      	ldrb	r3, [r7, #15]
 8002682:	4a32      	ldr	r2, [pc, #200]	; (800274c <HAL_UART_RxCpltCallback+0xe0>)
 8002684:	5cd3      	ldrb	r3, [r2, r3]
 8002686:	2bfe      	cmp	r3, #254	; 0xfe
 8002688:	d002      	beq.n	8002690 <HAL_UART_RxCpltCallback+0x24>
 800268a:	7bfb      	ldrb	r3, [r7, #15]
 800268c:	2b04      	cmp	r3, #4
 800268e:	d9f4      	bls.n	800267a <HAL_UART_RxCpltCallback+0xe>
	}
	if(j>=sizeof(Rxbuf_from_ESP32)){
 8002690:	7bfb      	ldrb	r3, [r7, #15]
 8002692:	2b04      	cmp	r3, #4
 8002694:	d912      	bls.n	80026bc <HAL_UART_RxCpltCallback+0x50>
		for(uint8_t k=0;k<(sizeof(data_from_esp32));k++){
 8002696:	2300      	movs	r3, #0
 8002698:	73bb      	strb	r3, [r7, #14]
 800269a:	e006      	b.n	80026aa <HAL_UART_RxCpltCallback+0x3e>
			data_from_esp32[k]=0;
 800269c:	7bbb      	ldrb	r3, [r7, #14]
 800269e:	4a2c      	ldr	r2, [pc, #176]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 80026a0:	2100      	movs	r1, #0
 80026a2:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<(sizeof(data_from_esp32));k++){
 80026a4:	7bbb      	ldrb	r3, [r7, #14]
 80026a6:	3301      	adds	r3, #1
 80026a8:	73bb      	strb	r3, [r7, #14]
 80026aa:	7bbb      	ldrb	r3, [r7, #14]
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	d9f5      	bls.n	800269c <HAL_UART_RxCpltCallback+0x30>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1,1);
 80026b0:	2201      	movs	r2, #1
 80026b2:	2102      	movs	r1, #2
 80026b4:	4827      	ldr	r0, [pc, #156]	; (8002754 <HAL_UART_RxCpltCallback+0xe8>)
 80026b6:	f002 fb67 	bl	8004d88 <HAL_GPIO_WritePin>
 80026ba:	e020      	b.n	80026fe <HAL_UART_RxCpltCallback+0x92>
	}
	else{
		for (uint8_t k = 0; k < sizeof(data_from_esp32); k++) {
 80026bc:	2300      	movs	r3, #0
 80026be:	737b      	strb	r3, [r7, #13]
 80026c0:	e01a      	b.n	80026f8 <HAL_UART_RxCpltCallback+0x8c>
			if ((j + k) >= sizeof(data_from_esp32)) {
 80026c2:	7bfa      	ldrb	r2, [r7, #15]
 80026c4:	7b7b      	ldrb	r3, [r7, #13]
 80026c6:	4413      	add	r3, r2
 80026c8:	2b03      	cmp	r3, #3
 80026ca:	d909      	bls.n	80026e0 <HAL_UART_RxCpltCallback+0x74>
				data_from_esp32[k] = Rxbuf_from_ESP32[k - (sizeof(data_from_esp32) - j)];
 80026cc:	7b7a      	ldrb	r2, [r7, #13]
 80026ce:	7bfb      	ldrb	r3, [r7, #15]
 80026d0:	4413      	add	r3, r2
 80026d2:	1f1a      	subs	r2, r3, #4
 80026d4:	7b7b      	ldrb	r3, [r7, #13]
 80026d6:	491d      	ldr	r1, [pc, #116]	; (800274c <HAL_UART_RxCpltCallback+0xe0>)
 80026d8:	5c89      	ldrb	r1, [r1, r2]
 80026da:	4a1d      	ldr	r2, [pc, #116]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 80026dc:	54d1      	strb	r1, [r2, r3]
 80026de:	e008      	b.n	80026f2 <HAL_UART_RxCpltCallback+0x86>
			}
			else {
				data_from_esp32[k] = Rxbuf_from_ESP32[j + k + 1];
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	7b7b      	ldrb	r3, [r7, #13]
 80026e4:	4413      	add	r3, r2
 80026e6:	1c5a      	adds	r2, r3, #1
 80026e8:	7b7b      	ldrb	r3, [r7, #13]
 80026ea:	4918      	ldr	r1, [pc, #96]	; (800274c <HAL_UART_RxCpltCallback+0xe0>)
 80026ec:	5c89      	ldrb	r1, [r1, r2]
 80026ee:	4a18      	ldr	r2, [pc, #96]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 80026f0:	54d1      	strb	r1, [r2, r3]
		for (uint8_t k = 0; k < sizeof(data_from_esp32); k++) {
 80026f2:	7b7b      	ldrb	r3, [r7, #13]
 80026f4:	3301      	adds	r3, #1
 80026f6:	737b      	strb	r3, [r7, #13]
 80026f8:	7b7b      	ldrb	r3, [r7, #13]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d9e1      	bls.n	80026c2 <HAL_UART_RxCpltCallback+0x56>
			}
		}
	}
	if(data_from_esp32[sizeof(data_from_esp32)-1]==253){
 80026fe:	4b14      	ldr	r3, [pc, #80]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 8002700:	78db      	ldrb	r3, [r3, #3]
 8002702:	2bfd      	cmp	r3, #253	; 0xfd
 8002704:	d10f      	bne.n	8002726 <HAL_UART_RxCpltCallback+0xba>
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 8002706:	2300      	movs	r3, #0
 8002708:	733b      	strb	r3, [r7, #12]
 800270a:	e008      	b.n	800271e <HAL_UART_RxCpltCallback+0xb2>
			Rxbuf_from_ESP32_temp[k]=data_from_esp32[k];
 800270c:	7b3a      	ldrb	r2, [r7, #12]
 800270e:	7b3b      	ldrb	r3, [r7, #12]
 8002710:	490f      	ldr	r1, [pc, #60]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 8002712:	5c89      	ldrb	r1, [r1, r2]
 8002714:	4a10      	ldr	r2, [pc, #64]	; (8002758 <HAL_UART_RxCpltCallback+0xec>)
 8002716:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 8002718:	7b3b      	ldrb	r3, [r7, #12]
 800271a:	3301      	adds	r3, #1
 800271c:	733b      	strb	r3, [r7, #12]
 800271e:	7b3b      	ldrb	r3, [r7, #12]
 8002720:	2b03      	cmp	r3, #3
 8002722:	d9f3      	bls.n	800270c <HAL_UART_RxCpltCallback+0xa0>
			data_from_esp32[k]=Rxbuf_from_ESP32_temp[k];
		}
	}


}
 8002724:	e00e      	b.n	8002744 <HAL_UART_RxCpltCallback+0xd8>
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 8002726:	2300      	movs	r3, #0
 8002728:	72fb      	strb	r3, [r7, #11]
 800272a:	e008      	b.n	800273e <HAL_UART_RxCpltCallback+0xd2>
			data_from_esp32[k]=Rxbuf_from_ESP32_temp[k];
 800272c:	7afa      	ldrb	r2, [r7, #11]
 800272e:	7afb      	ldrb	r3, [r7, #11]
 8002730:	4909      	ldr	r1, [pc, #36]	; (8002758 <HAL_UART_RxCpltCallback+0xec>)
 8002732:	5c89      	ldrb	r1, [r1, r2]
 8002734:	4a06      	ldr	r2, [pc, #24]	; (8002750 <HAL_UART_RxCpltCallback+0xe4>)
 8002736:	54d1      	strb	r1, [r2, r3]
		for(uint8_t k=0;k<sizeof(data_from_esp32);k++){
 8002738:	7afb      	ldrb	r3, [r7, #11]
 800273a:	3301      	adds	r3, #1
 800273c:	72fb      	strb	r3, [r7, #11]
 800273e:	7afb      	ldrb	r3, [r7, #11]
 8002740:	2b03      	cmp	r3, #3
 8002742:	d9f3      	bls.n	800272c <HAL_UART_RxCpltCallback+0xc0>
}
 8002744:	bf00      	nop
 8002746:	3710      	adds	r7, #16
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	20000270 	.word	0x20000270
 8002750:	200002e8 	.word	0x200002e8
 8002754:	40020400 	.word	0x40020400
 8002758:	2000029c 	.word	0x2000029c

0800275c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	TxData[0]=0x02;
 8002760:	4b0d      	ldr	r3, [pc, #52]	; (8002798 <Error_Handler+0x3c>)
 8002762:	2202      	movs	r2, #2
 8002764:	701a      	strb	r2, [r3, #0]
	TxData[1]=0xFF;
 8002766:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <Error_Handler+0x3c>)
 8002768:	22ff      	movs	r2, #255	; 0xff
 800276a:	705a      	strb	r2, [r3, #1]
	can_send(0x000,(uint8_t*)TxData);
 800276c:	490a      	ldr	r1, [pc, #40]	; (8002798 <Error_Handler+0x3c>)
 800276e:	2000      	movs	r0, #0
 8002770:	f7fe fd34 	bl	80011dc <can_send>
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);
 8002774:	2101      	movs	r1, #1
 8002776:	4809      	ldr	r0, [pc, #36]	; (800279c <Error_Handler+0x40>)
 8002778:	f002 fb1f 	bl	8004dba <HAL_GPIO_TogglePin>

	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 800277c:	2300      	movs	r3, #0
 800277e:	2200      	movs	r2, #0
 8002780:	2100      	movs	r1, #0
 8002782:	4807      	ldr	r0, [pc, #28]	; (80027a0 <Error_Handler+0x44>)
 8002784:	f001 fdcc 	bl	8004320 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8002788:	2300      	movs	r3, #0
 800278a:	2200      	movs	r2, #0
 800278c:	2110      	movs	r1, #16
 800278e:	4804      	ldr	r0, [pc, #16]	; (80027a0 <Error_Handler+0x44>)
 8002790:	f001 fdc6 	bl	8004320 <HAL_DAC_SetValue>
  /* USER CODE END Error_Handler_Debug */
}
 8002794:	bf00      	nop
 8002796:	bd80      	pop	{r7, pc}
 8002798:	200002e0 	.word	0x200002e0
 800279c:	40020800 	.word	0x40020800
 80027a0:	20000398 	.word	0x20000398

080027a4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80027a8:	4b17      	ldr	r3, [pc, #92]	; (8002808 <MX_SPI2_Init+0x64>)
 80027aa:	4a18      	ldr	r2, [pc, #96]	; (800280c <MX_SPI2_Init+0x68>)
 80027ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80027ae:	4b16      	ldr	r3, [pc, #88]	; (8002808 <MX_SPI2_Init+0x64>)
 80027b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80027b6:	4b14      	ldr	r3, [pc, #80]	; (8002808 <MX_SPI2_Init+0x64>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80027bc:	4b12      	ldr	r3, [pc, #72]	; (8002808 <MX_SPI2_Init+0x64>)
 80027be:	2200      	movs	r2, #0
 80027c0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027c2:	4b11      	ldr	r3, [pc, #68]	; (8002808 <MX_SPI2_Init+0x64>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027c8:	4b0f      	ldr	r3, [pc, #60]	; (8002808 <MX_SPI2_Init+0x64>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80027ce:	4b0e      	ldr	r3, [pc, #56]	; (8002808 <MX_SPI2_Init+0x64>)
 80027d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027d4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80027d6:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <MX_SPI2_Init+0x64>)
 80027d8:	2228      	movs	r2, #40	; 0x28
 80027da:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027dc:	4b0a      	ldr	r3, [pc, #40]	; (8002808 <MX_SPI2_Init+0x64>)
 80027de:	2200      	movs	r2, #0
 80027e0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <MX_SPI2_Init+0x64>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027e8:	4b07      	ldr	r3, [pc, #28]	; (8002808 <MX_SPI2_Init+0x64>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80027ee:	4b06      	ldr	r3, [pc, #24]	; (8002808 <MX_SPI2_Init+0x64>)
 80027f0:	220a      	movs	r2, #10
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80027f4:	4804      	ldr	r0, [pc, #16]	; (8002808 <MX_SPI2_Init+0x64>)
 80027f6:	f003 f885 	bl	8005904 <HAL_SPI_Init>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002800:	f7ff ffac 	bl	800275c <Error_Handler>
  }

}
 8002804:	bf00      	nop
 8002806:	bd80      	pop	{r7, pc}
 8002808:	200003f8 	.word	0x200003f8
 800280c:	40003800 	.word	0x40003800

08002810 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08a      	sub	sp, #40	; 0x28
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002818:	f107 0314 	add.w	r3, r7, #20
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
 8002822:	609a      	str	r2, [r3, #8]
 8002824:	60da      	str	r2, [r3, #12]
 8002826:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a19      	ldr	r2, [pc, #100]	; (8002894 <HAL_SPI_MspInit+0x84>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d12c      	bne.n	800288c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	613b      	str	r3, [r7, #16]
 8002836:	4b18      	ldr	r3, [pc, #96]	; (8002898 <HAL_SPI_MspInit+0x88>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283a:	4a17      	ldr	r2, [pc, #92]	; (8002898 <HAL_SPI_MspInit+0x88>)
 800283c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002840:	6413      	str	r3, [r2, #64]	; 0x40
 8002842:	4b15      	ldr	r3, [pc, #84]	; (8002898 <HAL_SPI_MspInit+0x88>)
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800284a:	613b      	str	r3, [r7, #16]
 800284c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	4b11      	ldr	r3, [pc, #68]	; (8002898 <HAL_SPI_MspInit+0x88>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	4a10      	ldr	r2, [pc, #64]	; (8002898 <HAL_SPI_MspInit+0x88>)
 8002858:	f043 0302 	orr.w	r3, r3, #2
 800285c:	6313      	str	r3, [r2, #48]	; 0x30
 800285e:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <HAL_SPI_MspInit+0x88>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	60fb      	str	r3, [r7, #12]
 8002868:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800286a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800286e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002870:	2302      	movs	r3, #2
 8002872:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	2300      	movs	r3, #0
 8002876:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002878:	2303      	movs	r3, #3
 800287a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800287c:	2305      	movs	r3, #5
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	4619      	mov	r1, r3
 8002886:	4805      	ldr	r0, [pc, #20]	; (800289c <HAL_SPI_MspInit+0x8c>)
 8002888:	f002 f8ea 	bl	8004a60 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800288c:	bf00      	nop
 800288e:	3728      	adds	r7, #40	; 0x28
 8002890:	46bd      	mov	sp, r7
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40003800 	.word	0x40003800
 8002898:	40023800 	.word	0x40023800
 800289c:	40020400 	.word	0x40020400

080028a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b082      	sub	sp, #8
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	607b      	str	r3, [r7, #4]
 80028aa:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <HAL_MspInit+0x58>)
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	4a12      	ldr	r2, [pc, #72]	; (80028f8 <HAL_MspInit+0x58>)
 80028b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028b4:	6453      	str	r3, [r2, #68]	; 0x44
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <HAL_MspInit+0x58>)
 80028b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028be:	607b      	str	r3, [r7, #4]
 80028c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	603b      	str	r3, [r7, #0]
 80028c6:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <HAL_MspInit+0x58>)
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	4a0b      	ldr	r2, [pc, #44]	; (80028f8 <HAL_MspInit+0x58>)
 80028cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d0:	6413      	str	r3, [r2, #64]	; 0x40
 80028d2:	4b09      	ldr	r3, [pc, #36]	; (80028f8 <HAL_MspInit+0x58>)
 80028d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028da:	603b      	str	r3, [r7, #0]
 80028dc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 80028de:	2200      	movs	r2, #0
 80028e0:	2105      	movs	r1, #5
 80028e2:	2001      	movs	r0, #1
 80028e4:	f001 fbbd 	bl	8004062 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 80028e8:	2001      	movs	r0, #1
 80028ea:	f001 fbd6 	bl	800409a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ee:	bf00      	nop
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40023800 	.word	0x40023800

080028fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800290a:	b480      	push	{r7}
 800290c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800290e:	e7fe      	b.n	800290e <HardFault_Handler+0x4>

08002910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002914:	e7fe      	b.n	8002914 <MemManage_Handler+0x4>

08002916 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800291a:	e7fe      	b.n	800291a <BusFault_Handler+0x4>

0800291c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002920:	e7fe      	b.n	8002920 <UsageFault_Handler+0x4>

08002922 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002922:	b480      	push	{r7}
 8002924:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002926:	bf00      	nop
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002930:	b480      	push	{r7}
 8002932:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002934:	bf00      	nop
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr

0800293e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800293e:	b480      	push	{r7}
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002950:	f000 fbd0 	bl	80030f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}

08002958 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800295c:	f002 fa92 	bl	8004e84 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8002960:	bf00      	nop
 8002962:	bd80      	pop	{r7, pc}

08002964 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002968:	4802      	ldr	r0, [pc, #8]	; (8002974 <DMA1_Stream5_IRQHandler+0x10>)
 800296a:	f001 fe0f 	bl	800458c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	20000490 	.word	0x20000490

08002978 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800297c:	4802      	ldr	r0, [pc, #8]	; (8002988 <DMA1_Stream6_IRQHandler+0x10>)
 800297e:	f001 fe05 	bl	800458c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	20000530 	.word	0x20000530

0800298c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002990:	4802      	ldr	r0, [pc, #8]	; (800299c <CAN1_TX_IRQHandler+0x10>)
 8002992:	f001 f85b 	bl	8003a4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	20000214 	.word	0x20000214

080029a0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <CAN1_RX0_IRQHandler+0x10>)
 80029a6:	f001 f851 	bl	8003a4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000214 	.word	0x20000214

080029b4 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80029b8:	4802      	ldr	r0, [pc, #8]	; (80029c4 <CAN1_RX1_IRQHandler+0x10>)
 80029ba:	f001 f847 	bl	8003a4c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 80029be:	bf00      	nop
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	20000214 	.word	0x20000214

080029c8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 80029cc:	4803      	ldr	r0, [pc, #12]	; (80029dc <TIM6_DAC_IRQHandler+0x14>)
 80029ce:	f001 fc06 	bl	80041de <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80029d2:	4803      	ldr	r0, [pc, #12]	; (80029e0 <TIM6_DAC_IRQHandler+0x18>)
 80029d4:	f003 f849 	bl	8005a6a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80029d8:	bf00      	nop
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000398 	.word	0x20000398
 80029e0:	20000450 	.word	0x20000450

080029e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
	return 1;
 80029e8:	2301      	movs	r3, #1
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <_kill>:

int _kill(int pid, int sig)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029fe:	f004 f8b5 	bl	8006b6c <__errno>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2216      	movs	r2, #22
 8002a06:	601a      	str	r2, [r3, #0]
	return -1;
 8002a08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3708      	adds	r7, #8
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}

08002a14 <_exit>:

void _exit (int status)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff ffe7 	bl	80029f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a26:	e7fe      	b.n	8002a26 <_exit+0x12>

08002a28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b086      	sub	sp, #24
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a34:	2300      	movs	r3, #0
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	e00a      	b.n	8002a50 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a3a:	f3af 8000 	nop.w
 8002a3e:	4601      	mov	r1, r0
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	1c5a      	adds	r2, r3, #1
 8002a44:	60ba      	str	r2, [r7, #8]
 8002a46:	b2ca      	uxtb	r2, r1
 8002a48:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697a      	ldr	r2, [r7, #20]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	dbf0      	blt.n	8002a3a <_read+0x12>
	}

return len;
 8002a58:	687b      	ldr	r3, [r7, #4]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}

08002a62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a62:	b580      	push	{r7, lr}
 8002a64:	b086      	sub	sp, #24
 8002a66:	af00      	add	r7, sp, #0
 8002a68:	60f8      	str	r0, [r7, #12]
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	e009      	b.n	8002a88 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	1c5a      	adds	r2, r3, #1
 8002a78:	60ba      	str	r2, [r7, #8]
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fe fd2f 	bl	80014e0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	3301      	adds	r3, #1
 8002a86:	617b      	str	r3, [r7, #20]
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	dbf1      	blt.n	8002a74 <_write+0x12>
	}
	return len;
 8002a90:	687b      	ldr	r3, [r7, #4]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3718      	adds	r7, #24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <_close>:

int _close(int file)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b083      	sub	sp, #12
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
	return -1;
 8002aa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	370c      	adds	r7, #12
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr

08002ab2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
 8002aba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ac2:	605a      	str	r2, [r3, #4]
	return 0;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <_isatty>:

int _isatty(int file)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
	return 1;
 8002ada:	2301      	movs	r3, #1
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
	return 0;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b0c:	4a14      	ldr	r2, [pc, #80]	; (8002b60 <_sbrk+0x5c>)
 8002b0e:	4b15      	ldr	r3, [pc, #84]	; (8002b64 <_sbrk+0x60>)
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b18:	4b13      	ldr	r3, [pc, #76]	; (8002b68 <_sbrk+0x64>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d102      	bne.n	8002b26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b20:	4b11      	ldr	r3, [pc, #68]	; (8002b68 <_sbrk+0x64>)
 8002b22:	4a12      	ldr	r2, [pc, #72]	; (8002b6c <_sbrk+0x68>)
 8002b24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b26:	4b10      	ldr	r3, [pc, #64]	; (8002b68 <_sbrk+0x64>)
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d207      	bcs.n	8002b44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b34:	f004 f81a 	bl	8006b6c <__errno>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	220c      	movs	r2, #12
 8002b3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b42:	e009      	b.n	8002b58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b44:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <_sbrk+0x64>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b4a:	4b07      	ldr	r3, [pc, #28]	; (8002b68 <_sbrk+0x64>)
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	4413      	add	r3, r2
 8002b52:	4a05      	ldr	r2, [pc, #20]	; (8002b68 <_sbrk+0x64>)
 8002b54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b56:	68fb      	ldr	r3, [r7, #12]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20020000 	.word	0x20020000
 8002b64:	00000400 	.word	0x00000400
 8002b68:	200001fc 	.word	0x200001fc
 8002b6c:	20000628 	.word	0x20000628

08002b70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b74:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <SystemInit+0x28>)
 8002b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b7a:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <SystemInit+0x28>)
 8002b7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b84:	4b04      	ldr	r3, [pc, #16]	; (8002b98 <SystemInit+0x28>)
 8002b86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b8a:	609a      	str	r2, [r3, #8]
#endif
}
 8002b8c:	bf00      	nop
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	e000ed00 	.word	0xe000ed00

08002b9c <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]

  htim6.Instance = TIM6;
 8002baa:	4b15      	ldr	r3, [pc, #84]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bac:	4a15      	ldr	r2, [pc, #84]	; (8002c04 <MX_TIM6_Init+0x68>)
 8002bae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64;
 8002bb0:	4b13      	ldr	r3, [pc, #76]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bb2:	2240      	movs	r2, #64	; 0x40
 8002bb4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb6:	4b12      	ldr	r3, [pc, #72]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bb8:	2200      	movs	r2, #0
 8002bba:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 2000;
 8002bbc:	4b10      	ldr	r3, [pc, #64]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bbe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002bc2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bc4:	4b0e      	ldr	r3, [pc, #56]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002bca:	480d      	ldr	r0, [pc, #52]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002bcc:	f002 fefe 	bl	80059cc <HAL_TIM_Base_Init>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002bd6:	f7ff fdc1 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002be2:	463b      	mov	r3, r7
 8002be4:	4619      	mov	r1, r3
 8002be6:	4806      	ldr	r0, [pc, #24]	; (8002c00 <MX_TIM6_Init+0x64>)
 8002be8:	f003 f910 	bl	8005e0c <HAL_TIMEx_MasterConfigSynchronization>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002bf2:	f7ff fdb3 	bl	800275c <Error_Handler>
  }

}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000450 	.word	0x20000450
 8002c04:	40001000 	.word	0x40001000

08002c08 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	; (8002c50 <HAL_TIM_Base_MspInit+0x48>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d115      	bne.n	8002c46 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	4b0d      	ldr	r3, [pc, #52]	; (8002c54 <HAL_TIM_Base_MspInit+0x4c>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	4a0c      	ldr	r2, [pc, #48]	; (8002c54 <HAL_TIM_Base_MspInit+0x4c>)
 8002c24:	f043 0310 	orr.w	r3, r3, #16
 8002c28:	6413      	str	r3, [r2, #64]	; 0x40
 8002c2a:	4b0a      	ldr	r3, [pc, #40]	; (8002c54 <HAL_TIM_Base_MspInit+0x4c>)
 8002c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2e:	f003 0310 	and.w	r3, r3, #16
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 4, 0);
 8002c36:	2200      	movs	r2, #0
 8002c38:	2104      	movs	r1, #4
 8002c3a:	2036      	movs	r0, #54	; 0x36
 8002c3c:	f001 fa11 	bl	8004062 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c40:	2036      	movs	r0, #54	; 0x36
 8002c42:	f001 fa2a 	bl	800409a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002c46:	bf00      	nop
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40001000 	.word	0x40001000
 8002c54:	40023800 	.word	0x40023800

08002c58 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002c5c:	4b11      	ldr	r3, [pc, #68]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c5e:	4a12      	ldr	r2, [pc, #72]	; (8002ca8 <MX_USART1_UART_Init+0x50>)
 8002c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c62:	4b10      	ldr	r3, [pc, #64]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6a:	4b0e      	ldr	r3, [pc, #56]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c70:	4b0c      	ldr	r3, [pc, #48]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c76:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c7e:	220c      	movs	r2, #12
 8002c80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c82:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c88:	4b06      	ldr	r3, [pc, #24]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c8e:	4805      	ldr	r0, [pc, #20]	; (8002ca4 <MX_USART1_UART_Init+0x4c>)
 8002c90:	f003 f94c 	bl	8005f2c <HAL_UART_Init>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002c9a:	f7ff fd5f 	bl	800275c <Error_Handler>
  }

}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000590 	.word	0x20000590
 8002ca8:	40011000 	.word	0x40011000

08002cac <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002cb0:	4b11      	ldr	r3, [pc, #68]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cb2:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <MX_USART2_UART_Init+0x50>)
 8002cb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cb6:	4b10      	ldr	r3, [pc, #64]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002cbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002cbe:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cd2:	220c      	movs	r2, #12
 8002cd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <MX_USART2_UART_Init+0x4c>)
 8002ce4:	f003 f922 	bl	8005f2c <HAL_UART_Init>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002cee:	f7ff fd35 	bl	800275c <Error_Handler>
  }

}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	200005d0 	.word	0x200005d0
 8002cfc:	40004400 	.word	0x40004400

08002d00 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002d04:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d06:	4a12      	ldr	r2, [pc, #72]	; (8002d50 <MX_USART3_UART_Init+0x50>)
 8002d08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002d0a:	4b10      	ldr	r3, [pc, #64]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002d10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d12:	4b0e      	ldr	r3, [pc, #56]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d18:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d26:	220c      	movs	r2, #12
 8002d28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d36:	4805      	ldr	r0, [pc, #20]	; (8002d4c <MX_USART3_UART_Init+0x4c>)
 8002d38:	f003 f8f8 	bl	8005f2c <HAL_UART_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002d42:	f7ff fd0b 	bl	800275c <Error_Handler>
  }

}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	200004f0 	.word	0x200004f0
 8002d50:	40004800 	.word	0x40004800

08002d54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b08e      	sub	sp, #56	; 0x38
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d60:	2200      	movs	r2, #0
 8002d62:	601a      	str	r2, [r3, #0]
 8002d64:	605a      	str	r2, [r3, #4]
 8002d66:	609a      	str	r2, [r3, #8]
 8002d68:	60da      	str	r2, [r3, #12]
 8002d6a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a8a      	ldr	r2, [pc, #552]	; (8002f9c <HAL_UART_MspInit+0x248>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d12d      	bne.n	8002dd2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	623b      	str	r3, [r7, #32]
 8002d7a:	4b89      	ldr	r3, [pc, #548]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002d7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d7e:	4a88      	ldr	r2, [pc, #544]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002d80:	f043 0310 	orr.w	r3, r3, #16
 8002d84:	6453      	str	r3, [r2, #68]	; 0x44
 8002d86:	4b86      	ldr	r3, [pc, #536]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d8a:	f003 0310 	and.w	r3, r3, #16
 8002d8e:	623b      	str	r3, [r7, #32]
 8002d90:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	61fb      	str	r3, [r7, #28]
 8002d96:	4b82      	ldr	r3, [pc, #520]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a81      	ldr	r2, [pc, #516]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002d9c:	f043 0301 	orr.w	r3, r3, #1
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b7f      	ldr	r3, [pc, #508]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0301 	and.w	r3, r3, #1
 8002daa:	61fb      	str	r3, [r7, #28]
 8002dac:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002dae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002db2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db4:	2302      	movs	r3, #2
 8002db6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db8:	2300      	movs	r3, #0
 8002dba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002dc0:	2307      	movs	r3, #7
 8002dc2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4876      	ldr	r0, [pc, #472]	; (8002fa4 <HAL_UART_MspInit+0x250>)
 8002dcc:	f001 fe48 	bl	8004a60 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002dd0:	e0e0      	b.n	8002f94 <HAL_UART_MspInit+0x240>
  else if(uartHandle->Instance==USART2)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a74      	ldr	r2, [pc, #464]	; (8002fa8 <HAL_UART_MspInit+0x254>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	f040 808b 	bne.w	8002ef4 <HAL_UART_MspInit+0x1a0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002dde:	2300      	movs	r3, #0
 8002de0:	61bb      	str	r3, [r7, #24]
 8002de2:	4b6f      	ldr	r3, [pc, #444]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	4a6e      	ldr	r2, [pc, #440]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002de8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dec:	6413      	str	r3, [r2, #64]	; 0x40
 8002dee:	4b6c      	ldr	r3, [pc, #432]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df6:	61bb      	str	r3, [r7, #24]
 8002df8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	4b68      	ldr	r3, [pc, #416]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e02:	4a67      	ldr	r2, [pc, #412]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0a:	4b65      	ldr	r3, [pc, #404]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	f003 0301 	and.w	r3, r3, #1
 8002e12:	617b      	str	r3, [r7, #20]
 8002e14:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e16:	230c      	movs	r3, #12
 8002e18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e22:	2303      	movs	r3, #3
 8002e24:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e26:	2307      	movs	r3, #7
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e2e:	4619      	mov	r1, r3
 8002e30:	485c      	ldr	r0, [pc, #368]	; (8002fa4 <HAL_UART_MspInit+0x250>)
 8002e32:	f001 fe15 	bl	8004a60 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002e36:	4b5d      	ldr	r3, [pc, #372]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e38:	4a5d      	ldr	r2, [pc, #372]	; (8002fb0 <HAL_UART_MspInit+0x25c>)
 8002e3a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002e3c:	4b5b      	ldr	r3, [pc, #364]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e42:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e44:	4b59      	ldr	r3, [pc, #356]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e4a:	4b58      	ldr	r3, [pc, #352]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e50:	4b56      	ldr	r3, [pc, #344]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e56:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e58:	4b54      	ldr	r3, [pc, #336]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e5e:	4b53      	ldr	r3, [pc, #332]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002e64:	4b51      	ldr	r3, [pc, #324]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e6a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e6c:	4b4f      	ldr	r3, [pc, #316]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e72:	4b4e      	ldr	r3, [pc, #312]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e78:	484c      	ldr	r0, [pc, #304]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e7a:	f001 fa81 	bl	8004380 <HAL_DMA_Init>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8002e84:	f7ff fc6a 	bl	800275c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4a48      	ldr	r2, [pc, #288]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8002e8e:	4a47      	ldr	r2, [pc, #284]	; (8002fac <HAL_UART_MspInit+0x258>)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002e94:	4b47      	ldr	r3, [pc, #284]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002e96:	4a48      	ldr	r2, [pc, #288]	; (8002fb8 <HAL_UART_MspInit+0x264>)
 8002e98:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002e9a:	4b46      	ldr	r3, [pc, #280]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002e9c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ea0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ea2:	4b44      	ldr	r3, [pc, #272]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ea4:	2240      	movs	r2, #64	; 0x40
 8002ea6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ea8:	4b42      	ldr	r3, [pc, #264]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002eae:	4b41      	ldr	r3, [pc, #260]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002eb0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eb4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eb6:	4b3f      	ldr	r3, [pc, #252]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ebc:	4b3d      	ldr	r3, [pc, #244]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8002ec2:	4b3c      	ldr	r3, [pc, #240]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ec4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ec8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002eca:	4b3a      	ldr	r3, [pc, #232]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ed0:	4b38      	ldr	r3, [pc, #224]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002ed6:	4837      	ldr	r0, [pc, #220]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002ed8:	f001 fa52 	bl	8004380 <HAL_DMA_Init>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <HAL_UART_MspInit+0x192>
      Error_Handler();
 8002ee2:	f7ff fc3b 	bl	800275c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a32      	ldr	r2, [pc, #200]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002eea:	631a      	str	r2, [r3, #48]	; 0x30
 8002eec:	4a31      	ldr	r2, [pc, #196]	; (8002fb4 <HAL_UART_MspInit+0x260>)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002ef2:	e04f      	b.n	8002f94 <HAL_UART_MspInit+0x240>
  else if(uartHandle->Instance==USART3)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a30      	ldr	r2, [pc, #192]	; (8002fbc <HAL_UART_MspInit+0x268>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d14a      	bne.n	8002f94 <HAL_UART_MspInit+0x240>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
 8002f02:	4b27      	ldr	r3, [pc, #156]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f06:	4a26      	ldr	r2, [pc, #152]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002f0e:	4b24      	ldr	r3, [pc, #144]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f16:	613b      	str	r3, [r7, #16]
 8002f18:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
 8002f1e:	4b20      	ldr	r3, [pc, #128]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f22:	4a1f      	ldr	r2, [pc, #124]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f24:	f043 0304 	orr.w	r3, r3, #4
 8002f28:	6313      	str	r3, [r2, #48]	; 0x30
 8002f2a:	4b1d      	ldr	r3, [pc, #116]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2e:	f003 0304 	and.w	r3, r3, #4
 8002f32:	60fb      	str	r3, [r7, #12]
 8002f34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	4b19      	ldr	r3, [pc, #100]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	4a18      	ldr	r2, [pc, #96]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f40:	f043 0302 	orr.w	r3, r3, #2
 8002f44:	6313      	str	r3, [r2, #48]	; 0x30
 8002f46:	4b16      	ldr	r3, [pc, #88]	; (8002fa0 <HAL_UART_MspInit+0x24c>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002f52:	2320      	movs	r3, #32
 8002f54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f56:	2302      	movs	r3, #2
 8002f58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f62:	2307      	movs	r3, #7
 8002f64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4814      	ldr	r0, [pc, #80]	; (8002fc0 <HAL_UART_MspInit+0x26c>)
 8002f6e:	f001 fd77 	bl	8004a60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002f72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f78:	2302      	movs	r3, #2
 8002f7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f80:	2303      	movs	r3, #3
 8002f82:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f84:	2307      	movs	r3, #7
 8002f86:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f8c:	4619      	mov	r1, r3
 8002f8e:	480d      	ldr	r0, [pc, #52]	; (8002fc4 <HAL_UART_MspInit+0x270>)
 8002f90:	f001 fd66 	bl	8004a60 <HAL_GPIO_Init>
}
 8002f94:	bf00      	nop
 8002f96:	3738      	adds	r7, #56	; 0x38
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40011000 	.word	0x40011000
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40020000 	.word	0x40020000
 8002fa8:	40004400 	.word	0x40004400
 8002fac:	20000490 	.word	0x20000490
 8002fb0:	40026088 	.word	0x40026088
 8002fb4:	20000530 	.word	0x20000530
 8002fb8:	400260a0 	.word	0x400260a0
 8002fbc:	40004800 	.word	0x40004800
 8002fc0:	40020800 	.word	0x40020800
 8002fc4:	40020400 	.word	0x40020400

08002fc8 <uchar4_to_float>:
typedef union{
    float float_value;
    unsigned char char4_value[4];
}Float_char4;

float uchar4_to_float(unsigned char *value){
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
    Float_char4 tmp;
    tmp.char4_value[0]=value[0];
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	733b      	strb	r3, [r7, #12]
    tmp.char4_value[1]=value[1];
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	785b      	ldrb	r3, [r3, #1]
 8002fda:	737b      	strb	r3, [r7, #13]
    tmp.char4_value[2]=value[2];
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	789b      	ldrb	r3, [r3, #2]
 8002fe0:	73bb      	strb	r3, [r7, #14]
    tmp.char4_value[3]=value[3];
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	78db      	ldrb	r3, [r3, #3]
 8002fe6:	73fb      	strb	r3, [r7, #15]
    return tmp.float_value;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	ee07 3a90 	vmov	s15, r3
}
 8002fee:	eeb0 0a67 	vmov.f32	s0, s15
 8002ff2:	3714      	adds	r7, #20
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ffc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003034 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003000:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003002:	e003      	b.n	800300c <LoopCopyDataInit>

08003004 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003004:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003006:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003008:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800300a:	3104      	adds	r1, #4

0800300c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800300c:	480b      	ldr	r0, [pc, #44]	; (800303c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800300e:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003010:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003012:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003014:	d3f6      	bcc.n	8003004 <CopyDataInit>
  ldr  r2, =_sbss
 8003016:	4a0b      	ldr	r2, [pc, #44]	; (8003044 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003018:	e002      	b.n	8003020 <LoopFillZerobss>

0800301a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800301a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800301c:	f842 3b04 	str.w	r3, [r2], #4

08003020 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003020:	4b09      	ldr	r3, [pc, #36]	; (8003048 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003022:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003024:	d3f9      	bcc.n	800301a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003026:	f7ff fda3 	bl	8002b70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800302a:	f003 fda5 	bl	8006b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800302e:	f7fe fa97 	bl	8001560 <main>
  bx  lr    
 8003032:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003034:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003038:	0800a3e4 	.word	0x0800a3e4
  ldr  r0, =_sdata
 800303c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003040:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8003044:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8003048:	20000624 	.word	0x20000624

0800304c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800304c:	e7fe      	b.n	800304c <ADC_IRQHandler>
	...

08003050 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003054:	4b0e      	ldr	r3, [pc, #56]	; (8003090 <HAL_Init+0x40>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a0d      	ldr	r2, [pc, #52]	; (8003090 <HAL_Init+0x40>)
 800305a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800305e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003060:	4b0b      	ldr	r3, [pc, #44]	; (8003090 <HAL_Init+0x40>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0a      	ldr	r2, [pc, #40]	; (8003090 <HAL_Init+0x40>)
 8003066:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800306a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800306c:	4b08      	ldr	r3, [pc, #32]	; (8003090 <HAL_Init+0x40>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a07      	ldr	r2, [pc, #28]	; (8003090 <HAL_Init+0x40>)
 8003072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003076:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003078:	2003      	movs	r0, #3
 800307a:	f000 ffe7 	bl	800404c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800307e:	2000      	movs	r0, #0
 8003080:	f000 f808 	bl	8003094 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003084:	f7ff fc0c 	bl	80028a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40023c00 	.word	0x40023c00

08003094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800309c:	4b12      	ldr	r3, [pc, #72]	; (80030e8 <HAL_InitTick+0x54>)
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	4b12      	ldr	r3, [pc, #72]	; (80030ec <HAL_InitTick+0x58>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	4619      	mov	r1, r3
 80030a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80030aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80030b2:	4618      	mov	r0, r3
 80030b4:	f000 ffff 	bl	80040b6 <HAL_SYSTICK_Config>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e00e      	b.n	80030e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2b0f      	cmp	r3, #15
 80030c6:	d80a      	bhi.n	80030de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030c8:	2200      	movs	r2, #0
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	f04f 30ff 	mov.w	r0, #4294967295
 80030d0:	f000 ffc7 	bl	8004062 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030d4:	4a06      	ldr	r2, [pc, #24]	; (80030f0 <HAL_InitTick+0x5c>)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030da:	2300      	movs	r3, #0
 80030dc:	e000      	b.n	80030e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030de:	2301      	movs	r3, #1
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3708      	adds	r7, #8
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000000 	.word	0x20000000
 80030ec:	20000008 	.word	0x20000008
 80030f0:	20000004 	.word	0x20000004

080030f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030f8:	4b06      	ldr	r3, [pc, #24]	; (8003114 <HAL_IncTick+0x20>)
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	461a      	mov	r2, r3
 80030fe:	4b06      	ldr	r3, [pc, #24]	; (8003118 <HAL_IncTick+0x24>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4413      	add	r3, r2
 8003104:	4a04      	ldr	r2, [pc, #16]	; (8003118 <HAL_IncTick+0x24>)
 8003106:	6013      	str	r3, [r2, #0]
}
 8003108:	bf00      	nop
 800310a:	46bd      	mov	sp, r7
 800310c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003110:	4770      	bx	lr
 8003112:	bf00      	nop
 8003114:	20000008 	.word	0x20000008
 8003118:	20000610 	.word	0x20000610

0800311c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  return uwTick;
 8003120:	4b03      	ldr	r3, [pc, #12]	; (8003130 <HAL_GetTick+0x14>)
 8003122:	681b      	ldr	r3, [r3, #0]
}
 8003124:	4618      	mov	r0, r3
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000610 	.word	0x20000610

08003134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800313c:	f7ff ffee 	bl	800311c <HAL_GetTick>
 8003140:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d005      	beq.n	800315a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800314e:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_Delay+0x44>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	461a      	mov	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	4413      	add	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800315a:	bf00      	nop
 800315c:	f7ff ffde 	bl	800311c <HAL_GetTick>
 8003160:	4602      	mov	r2, r0
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	1ad3      	subs	r3, r2, r3
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	429a      	cmp	r2, r3
 800316a:	d8f7      	bhi.n	800315c <HAL_Delay+0x28>
  {
  }
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	3710      	adds	r7, #16
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20000008 	.word	0x20000008

0800317c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d101      	bne.n	800318e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e0ed      	b.n	800336a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d102      	bne.n	80031a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7fd ff7e 	bl	800109c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f022 0202 	bic.w	r2, r2, #2
 80031ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031b0:	f7ff ffb4 	bl	800311c <HAL_GetTick>
 80031b4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031b6:	e012      	b.n	80031de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031b8:	f7ff ffb0 	bl	800311c <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	2b0a      	cmp	r3, #10
 80031c4:	d90b      	bls.n	80031de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2205      	movs	r2, #5
 80031d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e0c5      	b.n	800336a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1e5      	bne.n	80031b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031fc:	f7ff ff8e 	bl	800311c <HAL_GetTick>
 8003200:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003202:	e012      	b.n	800322a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003204:	f7ff ff8a 	bl	800311c <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b0a      	cmp	r3, #10
 8003210:	d90b      	bls.n	800322a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2205      	movs	r2, #5
 8003222:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e09f      	b.n	800336a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0e5      	beq.n	8003204 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	7e1b      	ldrb	r3, [r3, #24]
 800323c:	2b01      	cmp	r3, #1
 800323e:	d108      	bne.n	8003252 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800324e:	601a      	str	r2, [r3, #0]
 8003250:	e007      	b.n	8003262 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003260:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	7e5b      	ldrb	r3, [r3, #25]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d108      	bne.n	800327c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	e007      	b.n	800328c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681a      	ldr	r2, [r3, #0]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800328a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	7e9b      	ldrb	r3, [r3, #26]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d108      	bne.n	80032a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f042 0220 	orr.w	r2, r2, #32
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	e007      	b.n	80032b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0220 	bic.w	r2, r2, #32
 80032b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	7edb      	ldrb	r3, [r3, #27]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d108      	bne.n	80032d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f022 0210 	bic.w	r2, r2, #16
 80032cc:	601a      	str	r2, [r3, #0]
 80032ce:	e007      	b.n	80032e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 0210 	orr.w	r2, r2, #16
 80032de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	7f1b      	ldrb	r3, [r3, #28]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d108      	bne.n	80032fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f042 0208 	orr.w	r2, r2, #8
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	e007      	b.n	800330a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0208 	bic.w	r2, r2, #8
 8003308:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	7f5b      	ldrb	r3, [r3, #29]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d108      	bne.n	8003324 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f042 0204 	orr.w	r2, r2, #4
 8003320:	601a      	str	r2, [r3, #0]
 8003322:	e007      	b.n	8003334 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f022 0204 	bic.w	r2, r2, #4
 8003332:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	431a      	orrs	r2, r3
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	431a      	orrs	r2, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	695b      	ldr	r3, [r3, #20]
 8003348:	ea42 0103 	orr.w	r1, r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	1e5a      	subs	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2201      	movs	r2, #1
 8003364:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003374:	b480      	push	{r7}
 8003376:	b087      	sub	sp, #28
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800338a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800338c:	7cfb      	ldrb	r3, [r7, #19]
 800338e:	2b01      	cmp	r3, #1
 8003390:	d003      	beq.n	800339a <HAL_CAN_ConfigFilter+0x26>
 8003392:	7cfb      	ldrb	r3, [r7, #19]
 8003394:	2b02      	cmp	r3, #2
 8003396:	f040 80be 	bne.w	8003516 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800339a:	4b65      	ldr	r3, [pc, #404]	; (8003530 <HAL_CAN_ConfigFilter+0x1bc>)
 800339c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80033a4:	f043 0201 	orr.w	r2, r3, #1
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80033b4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80033b8:	697b      	ldr	r3, [r7, #20]
 80033ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c8:	021b      	lsls	r3, r3, #8
 80033ca:	431a      	orrs	r2, r3
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	f003 031f 	and.w	r3, r3, #31
 80033da:	2201      	movs	r2, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	43db      	mvns	r3, r3
 80033ec:	401a      	ands	r2, r3
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	69db      	ldr	r3, [r3, #28]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d123      	bne.n	8003444 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	43db      	mvns	r3, r3
 8003406:	401a      	ands	r2, r3
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	68db      	ldr	r3, [r3, #12]
 8003412:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800341e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	3248      	adds	r2, #72	; 0x48
 8003424:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003438:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800343a:	6979      	ldr	r1, [r7, #20]
 800343c:	3348      	adds	r3, #72	; 0x48
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	440b      	add	r3, r1
 8003442:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	69db      	ldr	r3, [r3, #28]
 8003448:	2b01      	cmp	r3, #1
 800344a:	d122      	bne.n	8003492 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	431a      	orrs	r2, r3
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800346c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	3248      	adds	r2, #72	; 0x48
 8003472:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	689b      	ldr	r3, [r3, #8]
 800347a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003486:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003488:	6979      	ldr	r1, [r7, #20]
 800348a:	3348      	adds	r3, #72	; 0x48
 800348c:	00db      	lsls	r3, r3, #3
 800348e:	440b      	add	r3, r1
 8003490:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d109      	bne.n	80034ae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	43db      	mvns	r3, r3
 80034a4:	401a      	ands	r2, r3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80034ac:	e007      	b.n	80034be <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	431a      	orrs	r2, r3
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	691b      	ldr	r3, [r3, #16]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	43db      	mvns	r3, r3
 80034d0:	401a      	ands	r2, r3
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80034d8:	e007      	b.n	80034ea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	431a      	orrs	r2, r3
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	6a1b      	ldr	r3, [r3, #32]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d107      	bne.n	8003502 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003508:	f023 0201 	bic.w	r2, r3, #1
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003512:	2300      	movs	r3, #0
 8003514:	e006      	b.n	8003524 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
  }
}
 8003524:	4618      	mov	r0, r3
 8003526:	371c      	adds	r7, #28
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr
 8003530:	40006400 	.word	0x40006400

08003534 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b01      	cmp	r3, #1
 8003546:	d12e      	bne.n	80035a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2202      	movs	r2, #2
 800354c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 0201 	bic.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003560:	f7ff fddc 	bl	800311c <HAL_GetTick>
 8003564:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003566:	e012      	b.n	800358e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003568:	f7ff fdd8 	bl	800311c <HAL_GetTick>
 800356c:	4602      	mov	r2, r0
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	2b0a      	cmp	r3, #10
 8003574:	d90b      	bls.n	800358e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2205      	movs	r2, #5
 8003586:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e012      	b.n	80035b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1e5      	bne.n	8003568 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80035a2:	2300      	movs	r3, #0
 80035a4:	e006      	b.n	80035b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
  }
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80035bc:	b480      	push	{r7}
 80035be:	b089      	sub	sp, #36	; 0x24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
 80035c8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035da:	7ffb      	ldrb	r3, [r7, #31]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d003      	beq.n	80035e8 <HAL_CAN_AddTxMessage+0x2c>
 80035e0:	7ffb      	ldrb	r3, [r7, #31]
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	f040 80b8 	bne.w	8003758 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10a      	bne.n	8003608 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003602:	2b00      	cmp	r3, #0
 8003604:	f000 80a0 	beq.w	8003748 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	0e1b      	lsrs	r3, r3, #24
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d907      	bls.n	8003628 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e09e      	b.n	8003766 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003628:	2201      	movs	r2, #1
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	409a      	lsls	r2, r3
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10d      	bne.n	8003656 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003644:	68f9      	ldr	r1, [r7, #12]
 8003646:	6809      	ldr	r1, [r1, #0]
 8003648:	431a      	orrs	r2, r3
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	3318      	adds	r3, #24
 800364e:	011b      	lsls	r3, r3, #4
 8003650:	440b      	add	r3, r1
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	e00f      	b.n	8003676 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003660:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003666:	68f9      	ldr	r1, [r7, #12]
 8003668:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800366a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800366c:	697b      	ldr	r3, [r7, #20]
 800366e:	3318      	adds	r3, #24
 8003670:	011b      	lsls	r3, r3, #4
 8003672:	440b      	add	r3, r1
 8003674:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6819      	ldr	r1, [r3, #0]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	691a      	ldr	r2, [r3, #16]
 800367e:	697b      	ldr	r3, [r7, #20]
 8003680:	3318      	adds	r3, #24
 8003682:	011b      	lsls	r3, r3, #4
 8003684:	440b      	add	r3, r1
 8003686:	3304      	adds	r3, #4
 8003688:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	7d1b      	ldrb	r3, [r3, #20]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d111      	bne.n	80036b6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	3318      	adds	r3, #24
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	4413      	add	r3, r2
 800369e:	3304      	adds	r3, #4
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	6811      	ldr	r1, [r2, #0]
 80036a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	3318      	adds	r3, #24
 80036ae:	011b      	lsls	r3, r3, #4
 80036b0:	440b      	add	r3, r1
 80036b2:	3304      	adds	r3, #4
 80036b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	3307      	adds	r3, #7
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	061a      	lsls	r2, r3, #24
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3306      	adds	r3, #6
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	041b      	lsls	r3, r3, #16
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3305      	adds	r3, #5
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	4313      	orrs	r3, r2
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	3204      	adds	r2, #4
 80036d6:	7812      	ldrb	r2, [r2, #0]
 80036d8:	4610      	mov	r0, r2
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	6811      	ldr	r1, [r2, #0]
 80036de:	ea43 0200 	orr.w	r2, r3, r0
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	440b      	add	r3, r1
 80036e8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80036ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	3303      	adds	r3, #3
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	061a      	lsls	r2, r3, #24
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	3302      	adds	r3, #2
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	041b      	lsls	r3, r3, #16
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3301      	adds	r3, #1
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	021b      	lsls	r3, r3, #8
 8003708:	4313      	orrs	r3, r2
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	7812      	ldrb	r2, [r2, #0]
 800370e:	4610      	mov	r0, r2
 8003710:	68fa      	ldr	r2, [r7, #12]
 8003712:	6811      	ldr	r1, [r2, #0]
 8003714:	ea43 0200 	orr.w	r2, r3, r0
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	011b      	lsls	r3, r3, #4
 800371c:	440b      	add	r3, r1
 800371e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003722:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	3318      	adds	r3, #24
 800372c:	011b      	lsls	r3, r3, #4
 800372e:	4413      	add	r3, r2
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	68fa      	ldr	r2, [r7, #12]
 8003734:	6811      	ldr	r1, [r2, #0]
 8003736:	f043 0201 	orr.w	r2, r3, #1
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	3318      	adds	r3, #24
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	440b      	add	r3, r1
 8003742:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003744:	2300      	movs	r3, #0
 8003746:	e00e      	b.n	8003766 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e006      	b.n	8003766 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
  }
}
 8003766:	4618      	mov	r0, r3
 8003768:	3724      	adds	r7, #36	; 0x24
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003772:	b480      	push	{r7}
 8003774:	b085      	sub	sp, #20
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003784:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003786:	7afb      	ldrb	r3, [r7, #11]
 8003788:	2b01      	cmp	r3, #1
 800378a:	d002      	beq.n	8003792 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 800378c:	7afb      	ldrb	r3, [r7, #11]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d11d      	bne.n	80037ce <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	3301      	adds	r3, #1
 80037a4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d002      	beq.n	80037ba <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	3301      	adds	r3, #1
 80037b8:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d002      	beq.n	80037ce <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3301      	adds	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80037ce:	68fb      	ldr	r3, [r7, #12]
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
 80037e8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80037f0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80037f2:	7dfb      	ldrb	r3, [r7, #23]
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d003      	beq.n	8003800 <HAL_CAN_GetRxMessage+0x24>
 80037f8:	7dfb      	ldrb	r3, [r7, #23]
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	f040 80f3 	bne.w	80039e6 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10e      	bne.n	8003824 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d116      	bne.n	8003842 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0e7      	b.n	80039f4 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	691b      	ldr	r3, [r3, #16]
 800382a:	f003 0303 	and.w	r3, r3, #3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d107      	bne.n	8003842 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003836:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e0d8      	b.n	80039f4 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	331b      	adds	r3, #27
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	4413      	add	r3, r2
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0204 	and.w	r2, r3, #4
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10c      	bne.n	800387a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	331b      	adds	r3, #27
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	4413      	add	r3, r2
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	0d5b      	lsrs	r3, r3, #21
 8003870:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	601a      	str	r2, [r3, #0]
 8003878:	e00b      	b.n	8003892 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	331b      	adds	r3, #27
 8003882:	011b      	lsls	r3, r3, #4
 8003884:	4413      	add	r3, r2
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	08db      	lsrs	r3, r3, #3
 800388a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	331b      	adds	r3, #27
 800389a:	011b      	lsls	r3, r3, #4
 800389c:	4413      	add	r3, r2
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0202 	and.w	r2, r3, #2
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	68bb      	ldr	r3, [r7, #8]
 80038ae:	331b      	adds	r3, #27
 80038b0:	011b      	lsls	r3, r3, #4
 80038b2:	4413      	add	r3, r2
 80038b4:	3304      	adds	r3, #4
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 020f 	and.w	r2, r3, #15
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	331b      	adds	r3, #27
 80038c8:	011b      	lsls	r3, r3, #4
 80038ca:	4413      	add	r3, r2
 80038cc:	3304      	adds	r3, #4
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	0a1b      	lsrs	r3, r3, #8
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	331b      	adds	r3, #27
 80038e0:	011b      	lsls	r3, r3, #4
 80038e2:	4413      	add	r3, r2
 80038e4:	3304      	adds	r3, #4
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	0c1b      	lsrs	r3, r3, #16
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	68bb      	ldr	r3, [r7, #8]
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	4413      	add	r3, r2
 80038fa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	b2da      	uxtb	r2, r3
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	011b      	lsls	r3, r3, #4
 800390e:	4413      	add	r3, r2
 8003910:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	0a1a      	lsrs	r2, r3, #8
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	3301      	adds	r3, #1
 800391c:	b2d2      	uxtb	r2, r2
 800391e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	4413      	add	r3, r2
 800392a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	0c1a      	lsrs	r2, r3, #16
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	3302      	adds	r3, #2
 8003936:	b2d2      	uxtb	r2, r2
 8003938:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	4413      	add	r3, r2
 8003944:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	0e1a      	lsrs	r2, r3, #24
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	3303      	adds	r3, #3
 8003950:	b2d2      	uxtb	r2, r2
 8003952:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	4413      	add	r3, r2
 800395e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	3304      	adds	r3, #4
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	011b      	lsls	r3, r3, #4
 8003974:	4413      	add	r3, r2
 8003976:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	0a1a      	lsrs	r2, r3, #8
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	3305      	adds	r3, #5
 8003982:	b2d2      	uxtb	r2, r2
 8003984:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	4413      	add	r3, r2
 8003990:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0c1a      	lsrs	r2, r3, #16
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	3306      	adds	r3, #6
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	011b      	lsls	r3, r3, #4
 80039a8:	4413      	add	r3, r2
 80039aa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0e1a      	lsrs	r2, r3, #24
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	3307      	adds	r3, #7
 80039b6:	b2d2      	uxtb	r2, r2
 80039b8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d108      	bne.n	80039d2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0220 	orr.w	r2, r2, #32
 80039ce:	60da      	str	r2, [r3, #12]
 80039d0:	e007      	b.n	80039e2 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	691a      	ldr	r2, [r3, #16]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f042 0220 	orr.w	r2, r2, #32
 80039e0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	e006      	b.n	80039f4 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ea:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
  }
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr

08003a00 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a10:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d002      	beq.n	8003a1e <HAL_CAN_ActivateNotification+0x1e>
 8003a18:	7bfb      	ldrb	r3, [r7, #15]
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d109      	bne.n	8003a32 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	6959      	ldr	r1, [r3, #20]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	683a      	ldr	r2, [r7, #0]
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e006      	b.n	8003a40 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a36:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
  }
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b08a      	sub	sp, #40	; 0x28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a54:	2300      	movs	r3, #0
 8003a56:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	695b      	ldr	r3, [r3, #20]
 8003a5e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d07c      	beq.n	8003b8c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d023      	beq.n	8003ae4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 f983 	bl	8003dba <HAL_CAN_TxMailbox0CompleteCallback>
 8003ab4:	e016      	b.n	8003ae4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	f003 0304 	and.w	r3, r3, #4
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d004      	beq.n	8003aca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ac6:	627b      	str	r3, [r7, #36]	; 0x24
 8003ac8:	e00c      	b.n	8003ae4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	f003 0308 	and.w	r3, r3, #8
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d004      	beq.n	8003ade <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003ada:	627b      	str	r3, [r7, #36]	; 0x24
 8003adc:	e002      	b.n	8003ae4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f000 f989 	bl	8003df6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d024      	beq.n	8003b38 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003af6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f000 f963 	bl	8003dce <HAL_CAN_TxMailbox1CompleteCallback>
 8003b08:	e016      	b.n	8003b38 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d004      	beq.n	8003b1e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b1c:	e00c      	b.n	8003b38 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b1e:	69bb      	ldr	r3, [r7, #24]
 8003b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d004      	beq.n	8003b32 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b30:	e002      	b.n	8003b38 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f969 	bl	8003e0a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d024      	beq.n	8003b8c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b4a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f943 	bl	8003de2 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b5c:	e016      	b.n	8003b8c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b5e:	69bb      	ldr	r3, [r7, #24]
 8003b60:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d004      	beq.n	8003b72 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b70:	e00c      	b.n	8003b8c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003b72:	69bb      	ldr	r3, [r7, #24]
 8003b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d004      	beq.n	8003b86 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
 8003b84:	e002      	b.n	8003b8c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f949 	bl	8003e1e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003b8c:	6a3b      	ldr	r3, [r7, #32]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00c      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	f003 0310 	and.w	r3, r3, #16
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d007      	beq.n	8003bb0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ba6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2210      	movs	r2, #16
 8003bae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00b      	beq.n	8003bd2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0308 	and.w	r3, r3, #8
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d006      	beq.n	8003bd2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2208      	movs	r2, #8
 8003bca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f930 	bl	8003e32 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003bd2:	6a3b      	ldr	r3, [r7, #32]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d009      	beq.n	8003bf0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d002      	beq.n	8003bf0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7fd fdb6 	bl	800175c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00c      	beq.n	8003c14 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d007      	beq.n	8003c14 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c06:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2210      	movs	r2, #16
 8003c12:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00b      	beq.n	8003c36 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	f003 0308 	and.w	r3, r3, #8
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d006      	beq.n	8003c36 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2208      	movs	r2, #8
 8003c2e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f912 	bl	8003e5a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c36:	6a3b      	ldr	r3, [r7, #32]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d009      	beq.n	8003c54 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0303 	and.w	r3, r3, #3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d002      	beq.n	8003c54 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 f8f9 	bl	8003e46 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c54:	6a3b      	ldr	r3, [r7, #32]
 8003c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00b      	beq.n	8003c76 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	f003 0310 	and.w	r3, r3, #16
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d006      	beq.n	8003c76 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2210      	movs	r2, #16
 8003c6e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 f8fc 	bl	8003e6e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003c76:	6a3b      	ldr	r3, [r7, #32]
 8003c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00b      	beq.n	8003c98 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d006      	beq.n	8003c98 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2208      	movs	r2, #8
 8003c90:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 f8f5 	bl	8003e82 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c98:	6a3b      	ldr	r3, [r7, #32]
 8003c9a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d07b      	beq.n	8003d9a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d072      	beq.n	8003d92 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cac:	6a3b      	ldr	r3, [r7, #32]
 8003cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d008      	beq.n	8003cc8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d003      	beq.n	8003cc8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc2:	f043 0301 	orr.w	r3, r3, #1
 8003cc6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cc8:	6a3b      	ldr	r3, [r7, #32]
 8003cca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d008      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d003      	beq.n	8003ce4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cde:	f043 0302 	orr.w	r3, r3, #2
 8003ce2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003ce4:	6a3b      	ldr	r3, [r7, #32]
 8003ce6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d008      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfa:	f043 0304 	orr.w	r3, r3, #4
 8003cfe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d00:	6a3b      	ldr	r3, [r7, #32]
 8003d02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d043      	beq.n	8003d92 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d03e      	beq.n	8003d92 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d1a:	2b60      	cmp	r3, #96	; 0x60
 8003d1c:	d02b      	beq.n	8003d76 <HAL_CAN_IRQHandler+0x32a>
 8003d1e:	2b60      	cmp	r3, #96	; 0x60
 8003d20:	d82e      	bhi.n	8003d80 <HAL_CAN_IRQHandler+0x334>
 8003d22:	2b50      	cmp	r3, #80	; 0x50
 8003d24:	d022      	beq.n	8003d6c <HAL_CAN_IRQHandler+0x320>
 8003d26:	2b50      	cmp	r3, #80	; 0x50
 8003d28:	d82a      	bhi.n	8003d80 <HAL_CAN_IRQHandler+0x334>
 8003d2a:	2b40      	cmp	r3, #64	; 0x40
 8003d2c:	d019      	beq.n	8003d62 <HAL_CAN_IRQHandler+0x316>
 8003d2e:	2b40      	cmp	r3, #64	; 0x40
 8003d30:	d826      	bhi.n	8003d80 <HAL_CAN_IRQHandler+0x334>
 8003d32:	2b30      	cmp	r3, #48	; 0x30
 8003d34:	d010      	beq.n	8003d58 <HAL_CAN_IRQHandler+0x30c>
 8003d36:	2b30      	cmp	r3, #48	; 0x30
 8003d38:	d822      	bhi.n	8003d80 <HAL_CAN_IRQHandler+0x334>
 8003d3a:	2b10      	cmp	r3, #16
 8003d3c:	d002      	beq.n	8003d44 <HAL_CAN_IRQHandler+0x2f8>
 8003d3e:	2b20      	cmp	r3, #32
 8003d40:	d005      	beq.n	8003d4e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d42:	e01d      	b.n	8003d80 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d46:	f043 0308 	orr.w	r3, r3, #8
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d4c:	e019      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	f043 0310 	orr.w	r3, r3, #16
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d56:	e014      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5a:	f043 0320 	orr.w	r3, r3, #32
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d60:	e00f      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d6a:	e00a      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d74:	e005      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d7e:	e000      	b.n	8003d82 <HAL_CAN_IRQHandler+0x336>
            break;
 8003d80:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699a      	ldr	r2, [r3, #24]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003d90:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2204      	movs	r2, #4
 8003d98:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da6:	431a      	orrs	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 f872 	bl	8003e96 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003db2:	bf00      	nop
 8003db4:	3728      	adds	r7, #40	; 0x28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003dd6:	bf00      	nop
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003dea:	bf00      	nop
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr

08003df6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003df6:	b480      	push	{r7}
 8003df8:	b083      	sub	sp, #12
 8003dfa:	af00      	add	r7, sp, #0
 8003dfc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003dfe:	bf00      	nop
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b083      	sub	sp, #12
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1c:	4770      	bx	lr

08003e1e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e32:	b480      	push	{r7}
 8003e34:	b083      	sub	sp, #12
 8003e36:	af00      	add	r7, sp, #0
 8003e38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e3a:	bf00      	nop
 8003e3c:	370c      	adds	r7, #12
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr

08003e46 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e62:	bf00      	nop
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
	...

08003eac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ebc:	4b0c      	ldr	r3, [pc, #48]	; (8003ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ec8:	4013      	ands	r3, r2
 8003eca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ed4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ed8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003edc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ede:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	60d3      	str	r3, [r2, #12]
}
 8003ee4:	bf00      	nop
 8003ee6:	3714      	adds	r7, #20
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr
 8003ef0:	e000ed00 	.word	0xe000ed00

08003ef4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ef8:	4b04      	ldr	r3, [pc, #16]	; (8003f0c <__NVIC_GetPriorityGrouping+0x18>)
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	0a1b      	lsrs	r3, r3, #8
 8003efe:	f003 0307 	and.w	r3, r3, #7
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr
 8003f0c:	e000ed00 	.word	0xe000ed00

08003f10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	db0b      	blt.n	8003f3a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	f003 021f 	and.w	r2, r3, #31
 8003f28:	4907      	ldr	r1, [pc, #28]	; (8003f48 <__NVIC_EnableIRQ+0x38>)
 8003f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f2e:	095b      	lsrs	r3, r3, #5
 8003f30:	2001      	movs	r0, #1
 8003f32:	fa00 f202 	lsl.w	r2, r0, r2
 8003f36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
 8003f46:	bf00      	nop
 8003f48:	e000e100 	.word	0xe000e100

08003f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	4603      	mov	r3, r0
 8003f54:	6039      	str	r1, [r7, #0]
 8003f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	db0a      	blt.n	8003f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	b2da      	uxtb	r2, r3
 8003f64:	490c      	ldr	r1, [pc, #48]	; (8003f98 <__NVIC_SetPriority+0x4c>)
 8003f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6a:	0112      	lsls	r2, r2, #4
 8003f6c:	b2d2      	uxtb	r2, r2
 8003f6e:	440b      	add	r3, r1
 8003f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f74:	e00a      	b.n	8003f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	b2da      	uxtb	r2, r3
 8003f7a:	4908      	ldr	r1, [pc, #32]	; (8003f9c <__NVIC_SetPriority+0x50>)
 8003f7c:	79fb      	ldrb	r3, [r7, #7]
 8003f7e:	f003 030f 	and.w	r3, r3, #15
 8003f82:	3b04      	subs	r3, #4
 8003f84:	0112      	lsls	r2, r2, #4
 8003f86:	b2d2      	uxtb	r2, r2
 8003f88:	440b      	add	r3, r1
 8003f8a:	761a      	strb	r2, [r3, #24]
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000e100 	.word	0xe000e100
 8003f9c:	e000ed00 	.word	0xe000ed00

08003fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b089      	sub	sp, #36	; 0x24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f1c3 0307 	rsb	r3, r3, #7
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	bf28      	it	cs
 8003fbe:	2304      	movcs	r3, #4
 8003fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fc2:	69fb      	ldr	r3, [r7, #28]
 8003fc4:	3304      	adds	r3, #4
 8003fc6:	2b06      	cmp	r3, #6
 8003fc8:	d902      	bls.n	8003fd0 <NVIC_EncodePriority+0x30>
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	3b03      	subs	r3, #3
 8003fce:	e000      	b.n	8003fd2 <NVIC_EncodePriority+0x32>
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8003fd8:	69bb      	ldr	r3, [r7, #24]
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	43da      	mvns	r2, r3
 8003fe0:	68bb      	ldr	r3, [r7, #8]
 8003fe2:	401a      	ands	r2, r3
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	fa01 f303 	lsl.w	r3, r1, r3
 8003ff2:	43d9      	mvns	r1, r3
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff8:	4313      	orrs	r3, r2
         );
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3724      	adds	r7, #36	; 0x24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
	...

08004008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3b01      	subs	r3, #1
 8004014:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004018:	d301      	bcc.n	800401e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800401a:	2301      	movs	r3, #1
 800401c:	e00f      	b.n	800403e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800401e:	4a0a      	ldr	r2, [pc, #40]	; (8004048 <SysTick_Config+0x40>)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	3b01      	subs	r3, #1
 8004024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004026:	210f      	movs	r1, #15
 8004028:	f04f 30ff 	mov.w	r0, #4294967295
 800402c:	f7ff ff8e 	bl	8003f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004030:	4b05      	ldr	r3, [pc, #20]	; (8004048 <SysTick_Config+0x40>)
 8004032:	2200      	movs	r2, #0
 8004034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004036:	4b04      	ldr	r3, [pc, #16]	; (8004048 <SysTick_Config+0x40>)
 8004038:	2207      	movs	r2, #7
 800403a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	e000e010 	.word	0xe000e010

0800404c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff ff29 	bl	8003eac <__NVIC_SetPriorityGrouping>
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004062:	b580      	push	{r7, lr}
 8004064:	b086      	sub	sp, #24
 8004066:	af00      	add	r7, sp, #0
 8004068:	4603      	mov	r3, r0
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	607a      	str	r2, [r7, #4]
 800406e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004070:	2300      	movs	r3, #0
 8004072:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004074:	f7ff ff3e 	bl	8003ef4 <__NVIC_GetPriorityGrouping>
 8004078:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	68b9      	ldr	r1, [r7, #8]
 800407e:	6978      	ldr	r0, [r7, #20]
 8004080:	f7ff ff8e 	bl	8003fa0 <NVIC_EncodePriority>
 8004084:	4602      	mov	r2, r0
 8004086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800408a:	4611      	mov	r1, r2
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff ff5d 	bl	8003f4c <__NVIC_SetPriority>
}
 8004092:	bf00      	nop
 8004094:	3718      	adds	r7, #24
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800409a:	b580      	push	{r7, lr}
 800409c:	b082      	sub	sp, #8
 800409e:	af00      	add	r7, sp, #0
 80040a0:	4603      	mov	r3, r0
 80040a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff ff31 	bl	8003f10 <__NVIC_EnableIRQ>
}
 80040ae:	bf00      	nop
 80040b0:	3708      	adds	r7, #8
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7ff ffa2 	bl	8004008 <SysTick_Config>
 80040c4:	4603      	mov	r3, r0
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d101      	bne.n	80040e0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e014      	b.n	800410a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	791b      	ldrb	r3, [r3, #4]
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d105      	bne.n	80040f6 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80040f0:	6878      	ldr	r0, [r7, #4]
 80040f2:	f7fd f8e3 	bl	80012bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2202      	movs	r2, #2
 80040fa:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3708      	adds	r7, #8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004112:	b480      	push	{r7}
 8004114:	b085      	sub	sp, #20
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
 800411a:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	60fb      	str	r3, [r7, #12]
 8004120:	2300      	movs	r3, #0
 8004122:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	795b      	ldrb	r3, [r3, #5]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d101      	bne.n	8004130 <HAL_DAC_Start+0x1e>
 800412c:	2302      	movs	r3, #2
 800412e:	e050      	b.n	80041d2 <HAL_DAC_Start+0xc0>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2201      	movs	r2, #1
 8004134:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2202      	movs	r2, #2
 800413a:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6819      	ldr	r1, [r3, #0]
 8004142:	2201      	movs	r2, #1
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	409a      	lsls	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d11a      	bne.n	800418c <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f003 0304 	and.w	r3, r3, #4
 8004160:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800416c:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2b04      	cmp	r3, #4
 8004172:	d127      	bne.n	80041c4 <HAL_DAC_Start+0xb2>
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2b38      	cmp	r3, #56	; 0x38
 8004178:	d124      	bne.n	80041c4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f042 0201 	orr.w	r2, r2, #1
 8004188:	605a      	str	r2, [r3, #4]
 800418a:	e01b      	b.n	80041c4 <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004196:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 80041a2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80041aa:	d10b      	bne.n	80041c4 <HAL_DAC_Start+0xb2>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80041b2:	d107      	bne.n	80041c4 <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	685a      	ldr	r2, [r3, #4]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0202 	orr.w	r2, r2, #2
 80041c2:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2201      	movs	r2, #1
 80041c8:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr

080041de <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 80041de:	b580      	push	{r7, lr}
 80041e0:	b082      	sub	sp, #8
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f4:	d118      	bne.n	8004228 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2204      	movs	r2, #4
 80041fa:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f043 0201 	orr.w	r2, r3, #1
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004210:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004220:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f825 	bl	8004272 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800422e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004232:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004236:	d118      	bne.n	800426a <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2204      	movs	r2, #4
 800423c:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f043 0202 	orr.w	r2, r3, #2
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004252:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004262:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f000 f880 	bl	800436a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 800426a:	bf00      	nop
 800426c:	3708      	adds	r7, #8
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr

08004286 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004286:	b480      	push	{r7}
 8004288:	b087      	sub	sp, #28
 800428a:	af00      	add	r7, sp, #0
 800428c:	60f8      	str	r0, [r7, #12]
 800428e:	60b9      	str	r1, [r7, #8]
 8004290:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
 8004296:	2300      	movs	r3, #0
 8004298:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	795b      	ldrb	r3, [r3, #5]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d101      	bne.n	80042a6 <HAL_DAC_ConfigChannel+0x20>
 80042a2:	2302      	movs	r3, #2
 80042a4:	e036      	b.n	8004314 <HAL_DAC_ConfigChannel+0x8e>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2201      	movs	r2, #1
 80042aa:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2202      	movs	r2, #2
 80042b0:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80042ba:	f640 72fe 	movw	r2, #4094	; 0xffe
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	fa02 f303 	lsl.w	r3, r2, r3
 80042c4:	43db      	mvns	r3, r3
 80042c6:	697a      	ldr	r2, [r7, #20]
 80042c8:	4013      	ands	r3, r2
 80042ca:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	fa02 f303 	lsl.w	r3, r2, r3
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	4313      	orrs	r3, r2
 80042e4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	697a      	ldr	r2, [r7, #20]
 80042ec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6819      	ldr	r1, [r3, #0]
 80042f4:	22c0      	movs	r2, #192	; 0xc0
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	43da      	mvns	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	400a      	ands	r2, r1
 8004304:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2201      	movs	r2, #1
 800430a:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 800432e:	2300      	movs	r3, #0
 8004330:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d105      	bne.n	800434a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800433e:	697a      	ldr	r2, [r7, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	4413      	add	r3, r2
 8004344:	3308      	adds	r3, #8
 8004346:	617b      	str	r3, [r7, #20]
 8004348:	e004      	b.n	8004354 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4413      	add	r3, r2
 8004350:	3314      	adds	r3, #20
 8004352:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	461a      	mov	r2, r3
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 800435c:	2300      	movs	r3, #0
}
 800435e:	4618      	mov	r0, r3
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr

0800436a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800436a:	b480      	push	{r7}
 800436c:	b083      	sub	sp, #12
 800436e:	af00      	add	r7, sp, #0
 8004370:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004372:	bf00      	nop
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr
	...

08004380 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b086      	sub	sp, #24
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004388:	2300      	movs	r3, #0
 800438a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800438c:	f7fe fec6 	bl	800311c <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e099      	b.n	80044d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2202      	movs	r2, #2
 80043a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0201 	bic.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043bc:	e00f      	b.n	80043de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80043be:	f7fe fead 	bl	800311c <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b05      	cmp	r3, #5
 80043ca:	d908      	bls.n	80043de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2220      	movs	r2, #32
 80043d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2203      	movs	r2, #3
 80043d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e078      	b.n	80044d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1e8      	bne.n	80043be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043f4:	697a      	ldr	r2, [r7, #20]
 80043f6:	4b38      	ldr	r3, [pc, #224]	; (80044d8 <HAL_DMA_Init+0x158>)
 80043f8:	4013      	ands	r3, r2
 80043fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	685a      	ldr	r2, [r3, #4]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800440a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004416:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	699b      	ldr	r3, [r3, #24]
 800441c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004422:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	2b04      	cmp	r3, #4
 8004436:	d107      	bne.n	8004448 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004440:	4313      	orrs	r3, r2
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	695b      	ldr	r3, [r3, #20]
 8004456:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	f023 0307 	bic.w	r3, r3, #7
 800445e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004464:	697a      	ldr	r2, [r7, #20]
 8004466:	4313      	orrs	r3, r2
 8004468:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446e:	2b04      	cmp	r3, #4
 8004470:	d117      	bne.n	80044a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	4313      	orrs	r3, r2
 800447a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004480:	2b00      	cmp	r3, #0
 8004482:	d00e      	beq.n	80044a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004484:	6878      	ldr	r0, [r7, #4]
 8004486:	f000 fa6f 	bl	8004968 <DMA_CheckFifoParam>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d008      	beq.n	80044a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2240      	movs	r2, #64	; 0x40
 8004494:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800449e:	2301      	movs	r3, #1
 80044a0:	e016      	b.n	80044d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 fa26 	bl	80048fc <DMA_CalcBaseAndBitshift>
 80044b0:	4603      	mov	r3, r0
 80044b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b8:	223f      	movs	r2, #63	; 0x3f
 80044ba:	409a      	lsls	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	f010803f 	.word	0xf010803f

080044dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b086      	sub	sp, #24
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
 80044e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_DMA_Start_IT+0x26>
 80044fe:	2302      	movs	r3, #2
 8004500:	e040      	b.n	8004584 <HAL_DMA_Start_IT+0xa8>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b01      	cmp	r3, #1
 8004514:	d12f      	bne.n	8004576 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2202      	movs	r2, #2
 800451a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	68b9      	ldr	r1, [r7, #8]
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 f9b8 	bl	80048a0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004534:	223f      	movs	r2, #63	; 0x3f
 8004536:	409a      	lsls	r2, r3
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f042 0216 	orr.w	r2, r2, #22
 800454a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f042 0208 	orr.w	r2, r2, #8
 8004562:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	e005      	b.n	8004582 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800457e:	2302      	movs	r3, #2
 8004580:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004582:	7dfb      	ldrb	r3, [r7, #23]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}

0800458c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b086      	sub	sp, #24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004598:	4b92      	ldr	r3, [pc, #584]	; (80047e4 <HAL_DMA_IRQHandler+0x258>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a92      	ldr	r2, [pc, #584]	; (80047e8 <HAL_DMA_IRQHandler+0x25c>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	0a9b      	lsrs	r3, r3, #10
 80045a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045b6:	2208      	movs	r2, #8
 80045b8:	409a      	lsls	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4013      	ands	r3, r2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d01a      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d013      	beq.n	80045f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f022 0204 	bic.w	r2, r2, #4
 80045de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e4:	2208      	movs	r2, #8
 80045e6:	409a      	lsls	r2, r3
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045f0:	f043 0201 	orr.w	r2, r3, #1
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fc:	2201      	movs	r2, #1
 80045fe:	409a      	lsls	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4013      	ands	r3, r2
 8004604:	2b00      	cmp	r3, #0
 8004606:	d012      	beq.n	800462e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004612:	2b00      	cmp	r3, #0
 8004614:	d00b      	beq.n	800462e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800461a:	2201      	movs	r2, #1
 800461c:	409a      	lsls	r2, r3
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004626:	f043 0202 	orr.w	r2, r3, #2
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004632:	2204      	movs	r2, #4
 8004634:	409a      	lsls	r2, r3
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	4013      	ands	r3, r2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d012      	beq.n	8004664 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0302 	and.w	r3, r3, #2
 8004648:	2b00      	cmp	r3, #0
 800464a:	d00b      	beq.n	8004664 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004650:	2204      	movs	r2, #4
 8004652:	409a      	lsls	r2, r3
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800465c:	f043 0204 	orr.w	r2, r3, #4
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004668:	2210      	movs	r2, #16
 800466a:	409a      	lsls	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	4013      	ands	r3, r2
 8004670:	2b00      	cmp	r3, #0
 8004672:	d043      	beq.n	80046fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0308 	and.w	r3, r3, #8
 800467e:	2b00      	cmp	r3, #0
 8004680:	d03c      	beq.n	80046fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004686:	2210      	movs	r2, #16
 8004688:	409a      	lsls	r2, r3
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d018      	beq.n	80046ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d108      	bne.n	80046bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d024      	beq.n	80046fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	4798      	blx	r3
 80046ba:	e01f      	b.n	80046fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01b      	beq.n	80046fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	4798      	blx	r3
 80046cc:	e016      	b.n	80046fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d107      	bne.n	80046ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 0208 	bic.w	r2, r2, #8
 80046ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004700:	2220      	movs	r2, #32
 8004702:	409a      	lsls	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4013      	ands	r3, r2
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 808e 	beq.w	800482a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0310 	and.w	r3, r3, #16
 8004718:	2b00      	cmp	r3, #0
 800471a:	f000 8086 	beq.w	800482a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004722:	2220      	movs	r2, #32
 8004724:	409a      	lsls	r2, r3
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b05      	cmp	r3, #5
 8004734:	d136      	bne.n	80047a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	681a      	ldr	r2, [r3, #0]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f022 0216 	bic.w	r2, r2, #22
 8004744:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	695a      	ldr	r2, [r3, #20]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004754:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475a:	2b00      	cmp	r3, #0
 800475c:	d103      	bne.n	8004766 <HAL_DMA_IRQHandler+0x1da>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004762:	2b00      	cmp	r3, #0
 8004764:	d007      	beq.n	8004776 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 0208 	bic.w	r2, r2, #8
 8004774:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800477a:	223f      	movs	r2, #63	; 0x3f
 800477c:	409a      	lsls	r2, r3
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2200      	movs	r2, #0
 8004786:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2201      	movs	r2, #1
 800478e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004796:	2b00      	cmp	r3, #0
 8004798:	d07d      	beq.n	8004896 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	4798      	blx	r3
        }
        return;
 80047a2:	e078      	b.n	8004896 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d01c      	beq.n	80047ec <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d108      	bne.n	80047d2 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d030      	beq.n	800482a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	4798      	blx	r3
 80047d0:	e02b      	b.n	800482a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d027      	beq.n	800482a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	4798      	blx	r3
 80047e2:	e022      	b.n	800482a <HAL_DMA_IRQHandler+0x29e>
 80047e4:	20000000 	.word	0x20000000
 80047e8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10f      	bne.n	800481a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f022 0210 	bic.w	r2, r2, #16
 8004808:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482e:	2b00      	cmp	r3, #0
 8004830:	d032      	beq.n	8004898 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d022      	beq.n	8004884 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2205      	movs	r2, #5
 8004842:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0201 	bic.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	3301      	adds	r3, #1
 800485a:	60bb      	str	r3, [r7, #8]
 800485c:	697a      	ldr	r2, [r7, #20]
 800485e:	429a      	cmp	r2, r3
 8004860:	d307      	bcc.n	8004872 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0301 	and.w	r3, r3, #1
 800486c:	2b00      	cmp	r3, #0
 800486e:	d1f2      	bne.n	8004856 <HAL_DMA_IRQHandler+0x2ca>
 8004870:	e000      	b.n	8004874 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004872:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	4798      	blx	r3
 8004894:	e000      	b.n	8004898 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004896:	bf00      	nop
    }
  }
}
 8004898:	3718      	adds	r7, #24
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop

080048a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048bc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	683a      	ldr	r2, [r7, #0]
 80048c4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	2b40      	cmp	r3, #64	; 0x40
 80048cc:	d108      	bne.n	80048e0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048de:	e007      	b.n	80048f0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	60da      	str	r2, [r3, #12]
}
 80048f0:	bf00      	nop
 80048f2:	3714      	adds	r7, #20
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	b2db      	uxtb	r3, r3
 800490a:	3b10      	subs	r3, #16
 800490c:	4a14      	ldr	r2, [pc, #80]	; (8004960 <DMA_CalcBaseAndBitshift+0x64>)
 800490e:	fba2 2303 	umull	r2, r3, r2, r3
 8004912:	091b      	lsrs	r3, r3, #4
 8004914:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004916:	4a13      	ldr	r2, [pc, #76]	; (8004964 <DMA_CalcBaseAndBitshift+0x68>)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	4413      	add	r3, r2
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	461a      	mov	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b03      	cmp	r3, #3
 8004928:	d909      	bls.n	800493e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004932:	f023 0303 	bic.w	r3, r3, #3
 8004936:	1d1a      	adds	r2, r3, #4
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	659a      	str	r2, [r3, #88]	; 0x58
 800493c:	e007      	b.n	800494e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004946:	f023 0303 	bic.w	r3, r3, #3
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004952:	4618      	mov	r0, r3
 8004954:	3714      	adds	r7, #20
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	aaaaaaab 	.word	0xaaaaaaab
 8004964:	08009fc8 	.word	0x08009fc8

08004968 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004968:	b480      	push	{r7}
 800496a:	b085      	sub	sp, #20
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004970:	2300      	movs	r3, #0
 8004972:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004978:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d11f      	bne.n	80049c2 <DMA_CheckFifoParam+0x5a>
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	2b03      	cmp	r3, #3
 8004986:	d856      	bhi.n	8004a36 <DMA_CheckFifoParam+0xce>
 8004988:	a201      	add	r2, pc, #4	; (adr r2, 8004990 <DMA_CheckFifoParam+0x28>)
 800498a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800498e:	bf00      	nop
 8004990:	080049a1 	.word	0x080049a1
 8004994:	080049b3 	.word	0x080049b3
 8004998:	080049a1 	.word	0x080049a1
 800499c:	08004a37 	.word	0x08004a37
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d046      	beq.n	8004a3a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049b0:	e043      	b.n	8004a3a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049b6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049ba:	d140      	bne.n	8004a3e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049c0:	e03d      	b.n	8004a3e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049ca:	d121      	bne.n	8004a10 <DMA_CheckFifoParam+0xa8>
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	2b03      	cmp	r3, #3
 80049d0:	d837      	bhi.n	8004a42 <DMA_CheckFifoParam+0xda>
 80049d2:	a201      	add	r2, pc, #4	; (adr r2, 80049d8 <DMA_CheckFifoParam+0x70>)
 80049d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d8:	080049e9 	.word	0x080049e9
 80049dc:	080049ef 	.word	0x080049ef
 80049e0:	080049e9 	.word	0x080049e9
 80049e4:	08004a01 	.word	0x08004a01
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	73fb      	strb	r3, [r7, #15]
      break;
 80049ec:	e030      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d025      	beq.n	8004a46 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049fe:	e022      	b.n	8004a46 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a04:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a08:	d11f      	bne.n	8004a4a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a0e:	e01c      	b.n	8004a4a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d903      	bls.n	8004a1e <DMA_CheckFifoParam+0xb6>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d003      	beq.n	8004a24 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a1c:	e018      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	73fb      	strb	r3, [r7, #15]
      break;
 8004a22:	e015      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d00e      	beq.n	8004a4e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
      break;
 8004a34:	e00b      	b.n	8004a4e <DMA_CheckFifoParam+0xe6>
      break;
 8004a36:	bf00      	nop
 8004a38:	e00a      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;
 8004a3a:	bf00      	nop
 8004a3c:	e008      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;
 8004a3e:	bf00      	nop
 8004a40:	e006      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;
 8004a42:	bf00      	nop
 8004a44:	e004      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;
 8004a46:	bf00      	nop
 8004a48:	e002      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a4a:	bf00      	nop
 8004a4c:	e000      	b.n	8004a50 <DMA_CheckFifoParam+0xe8>
      break;
 8004a4e:	bf00      	nop
    }
  } 
  
  return status; 
 8004a50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3714      	adds	r7, #20
 8004a56:	46bd      	mov	sp, r7
 8004a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5c:	4770      	bx	lr
 8004a5e:	bf00      	nop

08004a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a60:	b480      	push	{r7}
 8004a62:	b089      	sub	sp, #36	; 0x24
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
 8004a68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
 8004a7a:	e165      	b.n	8004d48 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	fa02 f303 	lsl.w	r3, r2, r3
 8004a84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	697a      	ldr	r2, [r7, #20]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	f040 8154 	bne.w	8004d42 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d00b      	beq.n	8004aba <HAL_GPIO_Init+0x5a>
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d007      	beq.n	8004aba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004aae:	2b11      	cmp	r3, #17
 8004ab0:	d003      	beq.n	8004aba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	2b12      	cmp	r3, #18
 8004ab8:	d130      	bne.n	8004b1c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	2203      	movs	r2, #3
 8004ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aca:	43db      	mvns	r3, r3
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68da      	ldr	r2, [r3, #12]
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	005b      	lsls	r3, r3, #1
 8004ada:	fa02 f303 	lsl.w	r3, r2, r3
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004af0:	2201      	movs	r2, #1
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	fa02 f303 	lsl.w	r3, r2, r3
 8004af8:	43db      	mvns	r3, r3
 8004afa:	69ba      	ldr	r2, [r7, #24]
 8004afc:	4013      	ands	r3, r2
 8004afe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	091b      	lsrs	r3, r3, #4
 8004b06:	f003 0201 	and.w	r2, r3, #1
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	68db      	ldr	r3, [r3, #12]
 8004b20:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	005b      	lsls	r3, r3, #1
 8004b26:	2203      	movs	r2, #3
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	43db      	mvns	r3, r3
 8004b2e:	69ba      	ldr	r2, [r7, #24]
 8004b30:	4013      	ands	r3, r2
 8004b32:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d003      	beq.n	8004b5c <HAL_GPIO_Init+0xfc>
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b12      	cmp	r3, #18
 8004b5a:	d123      	bne.n	8004ba4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	08da      	lsrs	r2, r3, #3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3208      	adds	r2, #8
 8004b64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	220f      	movs	r2, #15
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	69ba      	ldr	r2, [r7, #24]
 8004b7c:	4013      	ands	r3, r2
 8004b7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	69fb      	ldr	r3, [r7, #28]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	08da      	lsrs	r2, r3, #3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3208      	adds	r2, #8
 8004b9e:	69b9      	ldr	r1, [r7, #24]
 8004ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004baa:	69fb      	ldr	r3, [r7, #28]
 8004bac:	005b      	lsls	r3, r3, #1
 8004bae:	2203      	movs	r2, #3
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	43db      	mvns	r3, r3
 8004bb6:	69ba      	ldr	r2, [r7, #24]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f003 0203 	and.w	r2, r3, #3
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	005b      	lsls	r3, r3, #1
 8004bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69ba      	ldr	r2, [r7, #24]
 8004bd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f000 80ae 	beq.w	8004d42 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004be6:	2300      	movs	r3, #0
 8004be8:	60fb      	str	r3, [r7, #12]
 8004bea:	4b5d      	ldr	r3, [pc, #372]	; (8004d60 <HAL_GPIO_Init+0x300>)
 8004bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bee:	4a5c      	ldr	r2, [pc, #368]	; (8004d60 <HAL_GPIO_Init+0x300>)
 8004bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8004bf6:	4b5a      	ldr	r3, [pc, #360]	; (8004d60 <HAL_GPIO_Init+0x300>)
 8004bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c02:	4a58      	ldr	r2, [pc, #352]	; (8004d64 <HAL_GPIO_Init+0x304>)
 8004c04:	69fb      	ldr	r3, [r7, #28]
 8004c06:	089b      	lsrs	r3, r3, #2
 8004c08:	3302      	adds	r3, #2
 8004c0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f003 0303 	and.w	r3, r3, #3
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	220f      	movs	r2, #15
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	4013      	ands	r3, r2
 8004c24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a4f      	ldr	r2, [pc, #316]	; (8004d68 <HAL_GPIO_Init+0x308>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d025      	beq.n	8004c7a <HAL_GPIO_Init+0x21a>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a4e      	ldr	r2, [pc, #312]	; (8004d6c <HAL_GPIO_Init+0x30c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d01f      	beq.n	8004c76 <HAL_GPIO_Init+0x216>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a4d      	ldr	r2, [pc, #308]	; (8004d70 <HAL_GPIO_Init+0x310>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d019      	beq.n	8004c72 <HAL_GPIO_Init+0x212>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a4c      	ldr	r2, [pc, #304]	; (8004d74 <HAL_GPIO_Init+0x314>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d013      	beq.n	8004c6e <HAL_GPIO_Init+0x20e>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a4b      	ldr	r2, [pc, #300]	; (8004d78 <HAL_GPIO_Init+0x318>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00d      	beq.n	8004c6a <HAL_GPIO_Init+0x20a>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a4a      	ldr	r2, [pc, #296]	; (8004d7c <HAL_GPIO_Init+0x31c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <HAL_GPIO_Init+0x206>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a49      	ldr	r2, [pc, #292]	; (8004d80 <HAL_GPIO_Init+0x320>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d101      	bne.n	8004c62 <HAL_GPIO_Init+0x202>
 8004c5e:	2306      	movs	r3, #6
 8004c60:	e00c      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c62:	2307      	movs	r3, #7
 8004c64:	e00a      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c66:	2305      	movs	r3, #5
 8004c68:	e008      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c6a:	2304      	movs	r3, #4
 8004c6c:	e006      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e004      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c72:	2302      	movs	r3, #2
 8004c74:	e002      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c76:	2301      	movs	r3, #1
 8004c78:	e000      	b.n	8004c7c <HAL_GPIO_Init+0x21c>
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	69fa      	ldr	r2, [r7, #28]
 8004c7e:	f002 0203 	and.w	r2, r2, #3
 8004c82:	0092      	lsls	r2, r2, #2
 8004c84:	4093      	lsls	r3, r2
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c8c:	4935      	ldr	r1, [pc, #212]	; (8004d64 <HAL_GPIO_Init+0x304>)
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	089b      	lsrs	r3, r3, #2
 8004c92:	3302      	adds	r3, #2
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c9a:	4b3a      	ldr	r3, [pc, #232]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	43db      	mvns	r3, r3
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004cb6:	69ba      	ldr	r2, [r7, #24]
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004cbe:	4a31      	ldr	r2, [pc, #196]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004cc4:	4b2f      	ldr	r3, [pc, #188]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	43db      	mvns	r3, r3
 8004cce:	69ba      	ldr	r2, [r7, #24]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004ce0:	69ba      	ldr	r2, [r7, #24]
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ce8:	4a26      	ldr	r2, [pc, #152]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004cea:	69bb      	ldr	r3, [r7, #24]
 8004cec:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cee:	4b25      	ldr	r3, [pc, #148]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004d0a:	69ba      	ldr	r2, [r7, #24]
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004d12:	4a1c      	ldr	r2, [pc, #112]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004d14:	69bb      	ldr	r3, [r7, #24]
 8004d16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004d18:	4b1a      	ldr	r3, [pc, #104]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	43db      	mvns	r3, r3
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	4013      	ands	r3, r2
 8004d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d003      	beq.n	8004d3c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d3c:	4a11      	ldr	r2, [pc, #68]	; (8004d84 <HAL_GPIO_Init+0x324>)
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d42:	69fb      	ldr	r3, [r7, #28]
 8004d44:	3301      	adds	r3, #1
 8004d46:	61fb      	str	r3, [r7, #28]
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	2b0f      	cmp	r3, #15
 8004d4c:	f67f ae96 	bls.w	8004a7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d50:	bf00      	nop
 8004d52:	bf00      	nop
 8004d54:	3724      	adds	r7, #36	; 0x24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5c:	4770      	bx	lr
 8004d5e:	bf00      	nop
 8004d60:	40023800 	.word	0x40023800
 8004d64:	40013800 	.word	0x40013800
 8004d68:	40020000 	.word	0x40020000
 8004d6c:	40020400 	.word	0x40020400
 8004d70:	40020800 	.word	0x40020800
 8004d74:	40020c00 	.word	0x40020c00
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	40021400 	.word	0x40021400
 8004d80:	40021800 	.word	0x40021800
 8004d84:	40013c00 	.word	0x40013c00

08004d88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	460b      	mov	r3, r1
 8004d92:	807b      	strh	r3, [r7, #2]
 8004d94:	4613      	mov	r3, r2
 8004d96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d98:	787b      	ldrb	r3, [r7, #1]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d9e:	887a      	ldrh	r2, [r7, #2]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004da4:	e003      	b.n	8004dae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004da6:	887b      	ldrh	r3, [r7, #2]
 8004da8:	041a      	lsls	r2, r3, #16
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	619a      	str	r2, [r3, #24]
}
 8004dae:	bf00      	nop
 8004db0:	370c      	adds	r7, #12
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	695a      	ldr	r2, [r3, #20]
 8004dca:	887b      	ldrh	r3, [r7, #2]
 8004dcc:	401a      	ands	r2, r3
 8004dce:	887b      	ldrh	r3, [r7, #2]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d104      	bne.n	8004dde <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004dd4:	887b      	ldrh	r3, [r7, #2]
 8004dd6:	041a      	lsls	r2, r3, #16
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004ddc:	e002      	b.n	8004de4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004dde:	887a      	ldrh	r2, [r7, #2]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	619a      	str	r2, [r3, #24]
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e02b      	b.n	8004e5a <HAL_IWDG_Init+0x6a>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8004e0a:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f245 5255 	movw	r2, #21845	; 0x5555
 8004e14:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6852      	ldr	r2, [r2, #4]
 8004e1e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	687a      	ldr	r2, [r7, #4]
 8004e26:	6892      	ldr	r2, [r2, #8]
 8004e28:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004e2a:	f7fe f977 	bl	800311c <HAL_GetTick>
 8004e2e:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8004e30:	e008      	b.n	8004e44 <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004e32:	f7fe f973 	bl	800311c <HAL_GetTick>
 8004e36:	4602      	mov	r2, r0
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	1ad3      	subs	r3, r2, r3
 8004e3c:	2b30      	cmp	r3, #48	; 0x30
 8004e3e:	d901      	bls.n	8004e44 <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8004e40:	2303      	movs	r3, #3
 8004e42:	e00a      	b.n	8004e5a <HAL_IWDG_Init+0x6a>
  while (hiwdg->Instance->SR != 0x00u)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d1f1      	bne.n	8004e32 <HAL_IWDG_Init+0x42>
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004e56:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}

08004e62 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8004e62:	b480      	push	{r7}
 8004e64:	b083      	sub	sp, #12
 8004e66:	af00      	add	r7, sp, #0
 8004e68:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004e72:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
	...

08004e84 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8004e88:	4b06      	ldr	r3, [pc, #24]	; (8004ea4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d005      	beq.n	8004ea0 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8004e94:	f000 f808 	bl	8004ea8 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8004e98:	4b02      	ldr	r3, [pc, #8]	; (8004ea4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8004e9a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004e9e:	615a      	str	r2, [r3, #20]
  }
}
 8004ea0:	bf00      	nop
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40013c00 	.word	0x40013c00

08004ea8 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8004eac:	bf00      	nop
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
	...

08004eb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e0cc      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ecc:	4b68      	ldr	r3, [pc, #416]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 030f 	and.w	r3, r3, #15
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d90c      	bls.n	8004ef4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eda:	4b65      	ldr	r3, [pc, #404]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004edc:	683a      	ldr	r2, [r7, #0]
 8004ede:	b2d2      	uxtb	r2, r2
 8004ee0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ee2:	4b63      	ldr	r3, [pc, #396]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 030f 	and.w	r3, r3, #15
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d001      	beq.n	8004ef4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e0b8      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d020      	beq.n	8004f42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0304 	and.w	r3, r3, #4
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d005      	beq.n	8004f18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f0c:	4b59      	ldr	r3, [pc, #356]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	4a58      	ldr	r2, [pc, #352]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 0308 	and.w	r3, r3, #8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d005      	beq.n	8004f30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f24:	4b53      	ldr	r3, [pc, #332]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	4a52      	ldr	r2, [pc, #328]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f30:	4b50      	ldr	r3, [pc, #320]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	494d      	ldr	r1, [pc, #308]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d044      	beq.n	8004fd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d107      	bne.n	8004f66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f56:	4b47      	ldr	r3, [pc, #284]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d119      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e07f      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d003      	beq.n	8004f76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f72:	2b03      	cmp	r3, #3
 8004f74:	d107      	bne.n	8004f86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f76:	4b3f      	ldr	r3, [pc, #252]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d109      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e06f      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f86:	4b3b      	ldr	r3, [pc, #236]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e067      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f96:	4b37      	ldr	r3, [pc, #220]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f023 0203 	bic.w	r2, r3, #3
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	4934      	ldr	r1, [pc, #208]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fa8:	f7fe f8b8 	bl	800311c <HAL_GetTick>
 8004fac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fae:	e00a      	b.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb0:	f7fe f8b4 	bl	800311c <HAL_GetTick>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d901      	bls.n	8004fc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fc2:	2303      	movs	r3, #3
 8004fc4:	e04f      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fc6:	4b2b      	ldr	r3, [pc, #172]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	f003 020c 	and.w	r2, r3, #12
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	685b      	ldr	r3, [r3, #4]
 8004fd2:	009b      	lsls	r3, r3, #2
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	d1eb      	bne.n	8004fb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fd8:	4b25      	ldr	r3, [pc, #148]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 030f 	and.w	r3, r3, #15
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d20c      	bcs.n	8005000 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe6:	4b22      	ldr	r3, [pc, #136]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004fe8:	683a      	ldr	r2, [r7, #0]
 8004fea:	b2d2      	uxtb	r2, r2
 8004fec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fee:	4b20      	ldr	r3, [pc, #128]	; (8005070 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d001      	beq.n	8005000 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e032      	b.n	8005066 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f003 0304 	and.w	r3, r3, #4
 8005008:	2b00      	cmp	r3, #0
 800500a:	d008      	beq.n	800501e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800500c:	4b19      	ldr	r3, [pc, #100]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	4916      	ldr	r1, [pc, #88]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 800501a:	4313      	orrs	r3, r2
 800501c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f003 0308 	and.w	r3, r3, #8
 8005026:	2b00      	cmp	r3, #0
 8005028:	d009      	beq.n	800503e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800502a:	4b12      	ldr	r3, [pc, #72]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	490e      	ldr	r1, [pc, #56]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 800503a:	4313      	orrs	r3, r2
 800503c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800503e:	f000 f855 	bl	80050ec <HAL_RCC_GetSysClockFreq>
 8005042:	4602      	mov	r2, r0
 8005044:	4b0b      	ldr	r3, [pc, #44]	; (8005074 <HAL_RCC_ClockConfig+0x1bc>)
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	091b      	lsrs	r3, r3, #4
 800504a:	f003 030f 	and.w	r3, r3, #15
 800504e:	490a      	ldr	r1, [pc, #40]	; (8005078 <HAL_RCC_ClockConfig+0x1c0>)
 8005050:	5ccb      	ldrb	r3, [r1, r3]
 8005052:	fa22 f303 	lsr.w	r3, r2, r3
 8005056:	4a09      	ldr	r2, [pc, #36]	; (800507c <HAL_RCC_ClockConfig+0x1c4>)
 8005058:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800505a:	4b09      	ldr	r3, [pc, #36]	; (8005080 <HAL_RCC_ClockConfig+0x1c8>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4618      	mov	r0, r3
 8005060:	f7fe f818 	bl	8003094 <HAL_InitTick>

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3710      	adds	r7, #16
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	40023c00 	.word	0x40023c00
 8005074:	40023800 	.word	0x40023800
 8005078:	08009fb0 	.word	0x08009fb0
 800507c:	20000000 	.word	0x20000000
 8005080:	20000004 	.word	0x20000004

08005084 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005084:	b480      	push	{r7}
 8005086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005088:	4b03      	ldr	r3, [pc, #12]	; (8005098 <HAL_RCC_GetHCLKFreq+0x14>)
 800508a:	681b      	ldr	r3, [r3, #0]
}
 800508c:	4618      	mov	r0, r3
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20000000 	.word	0x20000000

0800509c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050a0:	f7ff fff0 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050a4:	4602      	mov	r2, r0
 80050a6:	4b05      	ldr	r3, [pc, #20]	; (80050bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	0a9b      	lsrs	r3, r3, #10
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	4903      	ldr	r1, [pc, #12]	; (80050c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050b2:	5ccb      	ldrb	r3, [r1, r3]
 80050b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	40023800 	.word	0x40023800
 80050c0:	08009fc0 	.word	0x08009fc0

080050c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050c8:	f7ff ffdc 	bl	8005084 <HAL_RCC_GetHCLKFreq>
 80050cc:	4602      	mov	r2, r0
 80050ce:	4b05      	ldr	r3, [pc, #20]	; (80050e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	0b5b      	lsrs	r3, r3, #13
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	4903      	ldr	r1, [pc, #12]	; (80050e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050da:	5ccb      	ldrb	r3, [r1, r3]
 80050dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	40023800 	.word	0x40023800
 80050e8:	08009fc0 	.word	0x08009fc0

080050ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050f0:	b088      	sub	sp, #32
 80050f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80050f8:	2300      	movs	r3, #0
 80050fa:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80050fc:	2300      	movs	r3, #0
 80050fe:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8005100:	2300      	movs	r3, #0
 8005102:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005108:	4bce      	ldr	r3, [pc, #824]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 030c 	and.w	r3, r3, #12
 8005110:	2b0c      	cmp	r3, #12
 8005112:	f200 818d 	bhi.w	8005430 <HAL_RCC_GetSysClockFreq+0x344>
 8005116:	a201      	add	r2, pc, #4	; (adr r2, 800511c <HAL_RCC_GetSysClockFreq+0x30>)
 8005118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800511c:	08005151 	.word	0x08005151
 8005120:	08005431 	.word	0x08005431
 8005124:	08005431 	.word	0x08005431
 8005128:	08005431 	.word	0x08005431
 800512c:	08005157 	.word	0x08005157
 8005130:	08005431 	.word	0x08005431
 8005134:	08005431 	.word	0x08005431
 8005138:	08005431 	.word	0x08005431
 800513c:	0800515d 	.word	0x0800515d
 8005140:	08005431 	.word	0x08005431
 8005144:	08005431 	.word	0x08005431
 8005148:	08005431 	.word	0x08005431
 800514c:	080052d1 	.word	0x080052d1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005150:	4bbd      	ldr	r3, [pc, #756]	; (8005448 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005152:	61bb      	str	r3, [r7, #24]
       break;
 8005154:	e16f      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005156:	4bbd      	ldr	r3, [pc, #756]	; (800544c <HAL_RCC_GetSysClockFreq+0x360>)
 8005158:	61bb      	str	r3, [r7, #24]
      break;
 800515a:	e16c      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800515c:	4bb9      	ldr	r3, [pc, #740]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005164:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005166:	4bb7      	ldr	r3, [pc, #732]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800516e:	2b00      	cmp	r3, #0
 8005170:	d053      	beq.n	800521a <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005172:	4bb4      	ldr	r3, [pc, #720]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	099b      	lsrs	r3, r3, #6
 8005178:	461a      	mov	r2, r3
 800517a:	f04f 0300 	mov.w	r3, #0
 800517e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005182:	f04f 0100 	mov.w	r1, #0
 8005186:	ea02 0400 	and.w	r4, r2, r0
 800518a:	603c      	str	r4, [r7, #0]
 800518c:	400b      	ands	r3, r1
 800518e:	607b      	str	r3, [r7, #4]
 8005190:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005194:	4620      	mov	r0, r4
 8005196:	4629      	mov	r1, r5
 8005198:	f04f 0200 	mov.w	r2, #0
 800519c:	f04f 0300 	mov.w	r3, #0
 80051a0:	014b      	lsls	r3, r1, #5
 80051a2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80051a6:	0142      	lsls	r2, r0, #5
 80051a8:	4610      	mov	r0, r2
 80051aa:	4619      	mov	r1, r3
 80051ac:	4623      	mov	r3, r4
 80051ae:	1ac0      	subs	r0, r0, r3
 80051b0:	462b      	mov	r3, r5
 80051b2:	eb61 0103 	sbc.w	r1, r1, r3
 80051b6:	f04f 0200 	mov.w	r2, #0
 80051ba:	f04f 0300 	mov.w	r3, #0
 80051be:	018b      	lsls	r3, r1, #6
 80051c0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80051c4:	0182      	lsls	r2, r0, #6
 80051c6:	1a12      	subs	r2, r2, r0
 80051c8:	eb63 0301 	sbc.w	r3, r3, r1
 80051cc:	f04f 0000 	mov.w	r0, #0
 80051d0:	f04f 0100 	mov.w	r1, #0
 80051d4:	00d9      	lsls	r1, r3, #3
 80051d6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051da:	00d0      	lsls	r0, r2, #3
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	4621      	mov	r1, r4
 80051e2:	1852      	adds	r2, r2, r1
 80051e4:	4629      	mov	r1, r5
 80051e6:	eb43 0101 	adc.w	r1, r3, r1
 80051ea:	460b      	mov	r3, r1
 80051ec:	f04f 0000 	mov.w	r0, #0
 80051f0:	f04f 0100 	mov.w	r1, #0
 80051f4:	0259      	lsls	r1, r3, #9
 80051f6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80051fa:	0250      	lsls	r0, r2, #9
 80051fc:	4602      	mov	r2, r0
 80051fe:	460b      	mov	r3, r1
 8005200:	4610      	mov	r0, r2
 8005202:	4619      	mov	r1, r3
 8005204:	697b      	ldr	r3, [r7, #20]
 8005206:	461a      	mov	r2, r3
 8005208:	f04f 0300 	mov.w	r3, #0
 800520c:	f7fb fd3c 	bl	8000c88 <__aeabi_uldivmod>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4613      	mov	r3, r2
 8005216:	61fb      	str	r3, [r7, #28]
 8005218:	e04c      	b.n	80052b4 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800521a:	4b8a      	ldr	r3, [pc, #552]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	099b      	lsrs	r3, r3, #6
 8005220:	461a      	mov	r2, r3
 8005222:	f04f 0300 	mov.w	r3, #0
 8005226:	f240 10ff 	movw	r0, #511	; 0x1ff
 800522a:	f04f 0100 	mov.w	r1, #0
 800522e:	ea02 0a00 	and.w	sl, r2, r0
 8005232:	ea03 0b01 	and.w	fp, r3, r1
 8005236:	4650      	mov	r0, sl
 8005238:	4659      	mov	r1, fp
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	f04f 0300 	mov.w	r3, #0
 8005242:	014b      	lsls	r3, r1, #5
 8005244:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005248:	0142      	lsls	r2, r0, #5
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	ebb0 000a 	subs.w	r0, r0, sl
 8005252:	eb61 010b 	sbc.w	r1, r1, fp
 8005256:	f04f 0200 	mov.w	r2, #0
 800525a:	f04f 0300 	mov.w	r3, #0
 800525e:	018b      	lsls	r3, r1, #6
 8005260:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005264:	0182      	lsls	r2, r0, #6
 8005266:	1a12      	subs	r2, r2, r0
 8005268:	eb63 0301 	sbc.w	r3, r3, r1
 800526c:	f04f 0000 	mov.w	r0, #0
 8005270:	f04f 0100 	mov.w	r1, #0
 8005274:	00d9      	lsls	r1, r3, #3
 8005276:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800527a:	00d0      	lsls	r0, r2, #3
 800527c:	4602      	mov	r2, r0
 800527e:	460b      	mov	r3, r1
 8005280:	eb12 020a 	adds.w	r2, r2, sl
 8005284:	eb43 030b 	adc.w	r3, r3, fp
 8005288:	f04f 0000 	mov.w	r0, #0
 800528c:	f04f 0100 	mov.w	r1, #0
 8005290:	0299      	lsls	r1, r3, #10
 8005292:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8005296:	0290      	lsls	r0, r2, #10
 8005298:	4602      	mov	r2, r0
 800529a:	460b      	mov	r3, r1
 800529c:	4610      	mov	r0, r2
 800529e:	4619      	mov	r1, r3
 80052a0:	697b      	ldr	r3, [r7, #20]
 80052a2:	461a      	mov	r2, r3
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	f7fb fcee 	bl	8000c88 <__aeabi_uldivmod>
 80052ac:	4602      	mov	r2, r0
 80052ae:	460b      	mov	r3, r1
 80052b0:	4613      	mov	r3, r2
 80052b2:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052b4:	4b63      	ldr	r3, [pc, #396]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	0c1b      	lsrs	r3, r3, #16
 80052ba:	f003 0303 	and.w	r3, r3, #3
 80052be:	3301      	adds	r3, #1
 80052c0:	005b      	lsls	r3, r3, #1
 80052c2:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 80052c4:	69fa      	ldr	r2, [r7, #28]
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80052cc:	61bb      	str	r3, [r7, #24]
      break;
 80052ce:	e0b2      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052d0:	4b5c      	ldr	r3, [pc, #368]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052d8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052da:	4b5a      	ldr	r3, [pc, #360]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d04d      	beq.n	8005382 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052e6:	4b57      	ldr	r3, [pc, #348]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	099b      	lsrs	r3, r3, #6
 80052ec:	461a      	mov	r2, r3
 80052ee:	f04f 0300 	mov.w	r3, #0
 80052f2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80052f6:	f04f 0100 	mov.w	r1, #0
 80052fa:	ea02 0800 	and.w	r8, r2, r0
 80052fe:	ea03 0901 	and.w	r9, r3, r1
 8005302:	4640      	mov	r0, r8
 8005304:	4649      	mov	r1, r9
 8005306:	f04f 0200 	mov.w	r2, #0
 800530a:	f04f 0300 	mov.w	r3, #0
 800530e:	014b      	lsls	r3, r1, #5
 8005310:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8005314:	0142      	lsls	r2, r0, #5
 8005316:	4610      	mov	r0, r2
 8005318:	4619      	mov	r1, r3
 800531a:	ebb0 0008 	subs.w	r0, r0, r8
 800531e:	eb61 0109 	sbc.w	r1, r1, r9
 8005322:	f04f 0200 	mov.w	r2, #0
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	018b      	lsls	r3, r1, #6
 800532c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005330:	0182      	lsls	r2, r0, #6
 8005332:	1a12      	subs	r2, r2, r0
 8005334:	eb63 0301 	sbc.w	r3, r3, r1
 8005338:	f04f 0000 	mov.w	r0, #0
 800533c:	f04f 0100 	mov.w	r1, #0
 8005340:	00d9      	lsls	r1, r3, #3
 8005342:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005346:	00d0      	lsls	r0, r2, #3
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	eb12 0208 	adds.w	r2, r2, r8
 8005350:	eb43 0309 	adc.w	r3, r3, r9
 8005354:	f04f 0000 	mov.w	r0, #0
 8005358:	f04f 0100 	mov.w	r1, #0
 800535c:	0259      	lsls	r1, r3, #9
 800535e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8005362:	0250      	lsls	r0, r2, #9
 8005364:	4602      	mov	r2, r0
 8005366:	460b      	mov	r3, r1
 8005368:	4610      	mov	r0, r2
 800536a:	4619      	mov	r1, r3
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	461a      	mov	r2, r3
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	f7fb fc88 	bl	8000c88 <__aeabi_uldivmod>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4613      	mov	r3, r2
 800537e:	61fb      	str	r3, [r7, #28]
 8005380:	e04a      	b.n	8005418 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005382:	4b30      	ldr	r3, [pc, #192]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	099b      	lsrs	r3, r3, #6
 8005388:	461a      	mov	r2, r3
 800538a:	f04f 0300 	mov.w	r3, #0
 800538e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8005392:	f04f 0100 	mov.w	r1, #0
 8005396:	ea02 0400 	and.w	r4, r2, r0
 800539a:	ea03 0501 	and.w	r5, r3, r1
 800539e:	4620      	mov	r0, r4
 80053a0:	4629      	mov	r1, r5
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	f04f 0300 	mov.w	r3, #0
 80053aa:	014b      	lsls	r3, r1, #5
 80053ac:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80053b0:	0142      	lsls	r2, r0, #5
 80053b2:	4610      	mov	r0, r2
 80053b4:	4619      	mov	r1, r3
 80053b6:	1b00      	subs	r0, r0, r4
 80053b8:	eb61 0105 	sbc.w	r1, r1, r5
 80053bc:	f04f 0200 	mov.w	r2, #0
 80053c0:	f04f 0300 	mov.w	r3, #0
 80053c4:	018b      	lsls	r3, r1, #6
 80053c6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80053ca:	0182      	lsls	r2, r0, #6
 80053cc:	1a12      	subs	r2, r2, r0
 80053ce:	eb63 0301 	sbc.w	r3, r3, r1
 80053d2:	f04f 0000 	mov.w	r0, #0
 80053d6:	f04f 0100 	mov.w	r1, #0
 80053da:	00d9      	lsls	r1, r3, #3
 80053dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80053e0:	00d0      	lsls	r0, r2, #3
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	1912      	adds	r2, r2, r4
 80053e8:	eb45 0303 	adc.w	r3, r5, r3
 80053ec:	f04f 0000 	mov.w	r0, #0
 80053f0:	f04f 0100 	mov.w	r1, #0
 80053f4:	0299      	lsls	r1, r3, #10
 80053f6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80053fa:	0290      	lsls	r0, r2, #10
 80053fc:	4602      	mov	r2, r0
 80053fe:	460b      	mov	r3, r1
 8005400:	4610      	mov	r0, r2
 8005402:	4619      	mov	r1, r3
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	461a      	mov	r2, r3
 8005408:	f04f 0300 	mov.w	r3, #0
 800540c:	f7fb fc3c 	bl	8000c88 <__aeabi_uldivmod>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4613      	mov	r3, r2
 8005416:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005418:	4b0a      	ldr	r3, [pc, #40]	; (8005444 <HAL_RCC_GetSysClockFreq+0x358>)
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	0f1b      	lsrs	r3, r3, #28
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8005424:	69fa      	ldr	r2, [r7, #28]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	fbb2 f3f3 	udiv	r3, r2, r3
 800542c:	61bb      	str	r3, [r7, #24]
      break;
 800542e:	e002      	b.n	8005436 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005430:	4b05      	ldr	r3, [pc, #20]	; (8005448 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005432:	61bb      	str	r3, [r7, #24]
      break;
 8005434:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005436:	69bb      	ldr	r3, [r7, #24]
}
 8005438:	4618      	mov	r0, r3
 800543a:	3720      	adds	r7, #32
 800543c:	46bd      	mov	sp, r7
 800543e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005442:	bf00      	nop
 8005444:	40023800 	.word	0x40023800
 8005448:	00f42400 	.word	0x00f42400
 800544c:	007a1200 	.word	0x007a1200

08005450 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005458:	2300      	movs	r3, #0
 800545a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0301 	and.w	r3, r3, #1
 8005464:	2b00      	cmp	r3, #0
 8005466:	f000 8083 	beq.w	8005570 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800546a:	4b95      	ldr	r3, [pc, #596]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f003 030c 	and.w	r3, r3, #12
 8005472:	2b04      	cmp	r3, #4
 8005474:	d019      	beq.n	80054aa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005476:	4b92      	ldr	r3, [pc, #584]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800547e:	2b08      	cmp	r3, #8
 8005480:	d106      	bne.n	8005490 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005482:	4b8f      	ldr	r3, [pc, #572]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800548a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800548e:	d00c      	beq.n	80054aa <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005490:	4b8b      	ldr	r3, [pc, #556]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005498:	2b0c      	cmp	r3, #12
 800549a:	d112      	bne.n	80054c2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800549c:	4b88      	ldr	r3, [pc, #544]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054a8:	d10b      	bne.n	80054c2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054aa:	4b85      	ldr	r3, [pc, #532]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d05b      	beq.n	800556e <HAL_RCC_OscConfig+0x11e>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d157      	bne.n	800556e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e216      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054ca:	d106      	bne.n	80054da <HAL_RCC_OscConfig+0x8a>
 80054cc:	4b7c      	ldr	r3, [pc, #496]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a7b      	ldr	r2, [pc, #492]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054d6:	6013      	str	r3, [r2, #0]
 80054d8:	e01d      	b.n	8005516 <HAL_RCC_OscConfig+0xc6>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054e2:	d10c      	bne.n	80054fe <HAL_RCC_OscConfig+0xae>
 80054e4:	4b76      	ldr	r3, [pc, #472]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a75      	ldr	r2, [pc, #468]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054ee:	6013      	str	r3, [r2, #0]
 80054f0:	4b73      	ldr	r3, [pc, #460]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4a72      	ldr	r2, [pc, #456]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80054f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054fa:	6013      	str	r3, [r2, #0]
 80054fc:	e00b      	b.n	8005516 <HAL_RCC_OscConfig+0xc6>
 80054fe:	4b70      	ldr	r3, [pc, #448]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a6f      	ldr	r2, [pc, #444]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005504:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005508:	6013      	str	r3, [r2, #0]
 800550a:	4b6d      	ldr	r3, [pc, #436]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a6c      	ldr	r2, [pc, #432]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005510:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005514:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d013      	beq.n	8005546 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800551e:	f7fd fdfd 	bl	800311c <HAL_GetTick>
 8005522:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005524:	e008      	b.n	8005538 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005526:	f7fd fdf9 	bl	800311c <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	2b64      	cmp	r3, #100	; 0x64
 8005532:	d901      	bls.n	8005538 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005534:	2303      	movs	r3, #3
 8005536:	e1db      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005538:	4b61      	ldr	r3, [pc, #388]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0f0      	beq.n	8005526 <HAL_RCC_OscConfig+0xd6>
 8005544:	e014      	b.n	8005570 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005546:	f7fd fde9 	bl	800311c <HAL_GetTick>
 800554a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800554c:	e008      	b.n	8005560 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800554e:	f7fd fde5 	bl	800311c <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b64      	cmp	r3, #100	; 0x64
 800555a:	d901      	bls.n	8005560 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e1c7      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005560:	4b57      	ldr	r3, [pc, #348]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1f0      	bne.n	800554e <HAL_RCC_OscConfig+0xfe>
 800556c:	e000      	b.n	8005570 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800556e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0302 	and.w	r3, r3, #2
 8005578:	2b00      	cmp	r3, #0
 800557a:	d06f      	beq.n	800565c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800557c:	4b50      	ldr	r3, [pc, #320]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f003 030c 	and.w	r3, r3, #12
 8005584:	2b00      	cmp	r3, #0
 8005586:	d017      	beq.n	80055b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005588:	4b4d      	ldr	r3, [pc, #308]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005590:	2b08      	cmp	r3, #8
 8005592:	d105      	bne.n	80055a0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005594:	4b4a      	ldr	r3, [pc, #296]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00b      	beq.n	80055b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055a0:	4b47      	ldr	r3, [pc, #284]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80055a2:	689b      	ldr	r3, [r3, #8]
 80055a4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80055a8:	2b0c      	cmp	r3, #12
 80055aa:	d11c      	bne.n	80055e6 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055ac:	4b44      	ldr	r3, [pc, #272]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d116      	bne.n	80055e6 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055b8:	4b41      	ldr	r3, [pc, #260]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d005      	beq.n	80055d0 <HAL_RCC_OscConfig+0x180>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d001      	beq.n	80055d0 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e18f      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d0:	4b3b      	ldr	r3, [pc, #236]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	691b      	ldr	r3, [r3, #16]
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	4938      	ldr	r1, [pc, #224]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055e4:	e03a      	b.n	800565c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d020      	beq.n	8005630 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055ee:	4b35      	ldr	r3, [pc, #212]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055f0:	2201      	movs	r2, #1
 80055f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f4:	f7fd fd92 	bl	800311c <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80055fc:	f7fd fd8e 	bl	800311c <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e170      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800560e:	4b2c      	ldr	r3, [pc, #176]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d0f0      	beq.n	80055fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800561a:	4b29      	ldr	r3, [pc, #164]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	691b      	ldr	r3, [r3, #16]
 8005626:	00db      	lsls	r3, r3, #3
 8005628:	4925      	ldr	r1, [pc, #148]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 800562a:	4313      	orrs	r3, r2
 800562c:	600b      	str	r3, [r1, #0]
 800562e:	e015      	b.n	800565c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005630:	4b24      	ldr	r3, [pc, #144]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005636:	f7fd fd71 	bl	800311c <HAL_GetTick>
 800563a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800563c:	e008      	b.n	8005650 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800563e:	f7fd fd6d 	bl	800311c <HAL_GetTick>
 8005642:	4602      	mov	r2, r0
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	1ad3      	subs	r3, r2, r3
 8005648:	2b02      	cmp	r3, #2
 800564a:	d901      	bls.n	8005650 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e14f      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005650:	4b1b      	ldr	r3, [pc, #108]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1f0      	bne.n	800563e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0308 	and.w	r3, r3, #8
 8005664:	2b00      	cmp	r3, #0
 8005666:	d037      	beq.n	80056d8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d016      	beq.n	800569e <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005670:	4b15      	ldr	r3, [pc, #84]	; (80056c8 <HAL_RCC_OscConfig+0x278>)
 8005672:	2201      	movs	r2, #1
 8005674:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005676:	f7fd fd51 	bl	800311c <HAL_GetTick>
 800567a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800567c:	e008      	b.n	8005690 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800567e:	f7fd fd4d 	bl	800311c <HAL_GetTick>
 8005682:	4602      	mov	r2, r0
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	1ad3      	subs	r3, r2, r3
 8005688:	2b02      	cmp	r3, #2
 800568a:	d901      	bls.n	8005690 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800568c:	2303      	movs	r3, #3
 800568e:	e12f      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005690:	4b0b      	ldr	r3, [pc, #44]	; (80056c0 <HAL_RCC_OscConfig+0x270>)
 8005692:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005694:	f003 0302 	and.w	r3, r3, #2
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0f0      	beq.n	800567e <HAL_RCC_OscConfig+0x22e>
 800569c:	e01c      	b.n	80056d8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800569e:	4b0a      	ldr	r3, [pc, #40]	; (80056c8 <HAL_RCC_OscConfig+0x278>)
 80056a0:	2200      	movs	r2, #0
 80056a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056a4:	f7fd fd3a 	bl	800311c <HAL_GetTick>
 80056a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056aa:	e00f      	b.n	80056cc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056ac:	f7fd fd36 	bl	800311c <HAL_GetTick>
 80056b0:	4602      	mov	r2, r0
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	2b02      	cmp	r3, #2
 80056b8:	d908      	bls.n	80056cc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80056ba:	2303      	movs	r3, #3
 80056bc:	e118      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
 80056be:	bf00      	nop
 80056c0:	40023800 	.word	0x40023800
 80056c4:	42470000 	.word	0x42470000
 80056c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056cc:	4b8a      	ldr	r3, [pc, #552]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80056ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d1e9      	bne.n	80056ac <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0304 	and.w	r3, r3, #4
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f000 8097 	beq.w	8005814 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056e6:	2300      	movs	r3, #0
 80056e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ea:	4b83      	ldr	r3, [pc, #524]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10f      	bne.n	8005716 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056f6:	2300      	movs	r3, #0
 80056f8:	60fb      	str	r3, [r7, #12]
 80056fa:	4b7f      	ldr	r3, [pc, #508]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	4a7e      	ldr	r2, [pc, #504]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005704:	6413      	str	r3, [r2, #64]	; 0x40
 8005706:	4b7c      	ldr	r3, [pc, #496]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800570e:	60fb      	str	r3, [r7, #12]
 8005710:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005712:	2301      	movs	r3, #1
 8005714:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005716:	4b79      	ldr	r3, [pc, #484]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800571e:	2b00      	cmp	r3, #0
 8005720:	d118      	bne.n	8005754 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005722:	4b76      	ldr	r3, [pc, #472]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a75      	ldr	r2, [pc, #468]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800572c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800572e:	f7fd fcf5 	bl	800311c <HAL_GetTick>
 8005732:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005736:	f7fd fcf1 	bl	800311c <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e0d3      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005748:	4b6c      	ldr	r3, [pc, #432]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005750:	2b00      	cmp	r3, #0
 8005752:	d0f0      	beq.n	8005736 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	2b01      	cmp	r3, #1
 800575a:	d106      	bne.n	800576a <HAL_RCC_OscConfig+0x31a>
 800575c:	4b66      	ldr	r3, [pc, #408]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800575e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005760:	4a65      	ldr	r2, [pc, #404]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005762:	f043 0301 	orr.w	r3, r3, #1
 8005766:	6713      	str	r3, [r2, #112]	; 0x70
 8005768:	e01c      	b.n	80057a4 <HAL_RCC_OscConfig+0x354>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	2b05      	cmp	r3, #5
 8005770:	d10c      	bne.n	800578c <HAL_RCC_OscConfig+0x33c>
 8005772:	4b61      	ldr	r3, [pc, #388]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005776:	4a60      	ldr	r2, [pc, #384]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005778:	f043 0304 	orr.w	r3, r3, #4
 800577c:	6713      	str	r3, [r2, #112]	; 0x70
 800577e:	4b5e      	ldr	r3, [pc, #376]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005782:	4a5d      	ldr	r2, [pc, #372]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005784:	f043 0301 	orr.w	r3, r3, #1
 8005788:	6713      	str	r3, [r2, #112]	; 0x70
 800578a:	e00b      	b.n	80057a4 <HAL_RCC_OscConfig+0x354>
 800578c:	4b5a      	ldr	r3, [pc, #360]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800578e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005790:	4a59      	ldr	r2, [pc, #356]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005792:	f023 0301 	bic.w	r3, r3, #1
 8005796:	6713      	str	r3, [r2, #112]	; 0x70
 8005798:	4b57      	ldr	r3, [pc, #348]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800579a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579c:	4a56      	ldr	r2, [pc, #344]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800579e:	f023 0304 	bic.w	r3, r3, #4
 80057a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d015      	beq.n	80057d8 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ac:	f7fd fcb6 	bl	800311c <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057b2:	e00a      	b.n	80057ca <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057b4:	f7fd fcb2 	bl	800311c <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d901      	bls.n	80057ca <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e092      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ca:	4b4b      	ldr	r3, [pc, #300]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80057cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d0ee      	beq.n	80057b4 <HAL_RCC_OscConfig+0x364>
 80057d6:	e014      	b.n	8005802 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d8:	f7fd fca0 	bl	800311c <HAL_GetTick>
 80057dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057de:	e00a      	b.n	80057f6 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057e0:	f7fd fc9c 	bl	800311c <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e07c      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057f6:	4b40      	ldr	r3, [pc, #256]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80057f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fa:	f003 0302 	and.w	r3, r3, #2
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d1ee      	bne.n	80057e0 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005802:	7dfb      	ldrb	r3, [r7, #23]
 8005804:	2b01      	cmp	r3, #1
 8005806:	d105      	bne.n	8005814 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005808:	4b3b      	ldr	r3, [pc, #236]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800580a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580c:	4a3a      	ldr	r2, [pc, #232]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800580e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005812:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d068      	beq.n	80058ee <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800581c:	4b36      	ldr	r3, [pc, #216]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f003 030c 	and.w	r3, r3, #12
 8005824:	2b08      	cmp	r3, #8
 8005826:	d060      	beq.n	80058ea <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	699b      	ldr	r3, [r3, #24]
 800582c:	2b02      	cmp	r3, #2
 800582e:	d145      	bne.n	80058bc <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005830:	4b33      	ldr	r3, [pc, #204]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 8005832:	2200      	movs	r2, #0
 8005834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005836:	f7fd fc71 	bl	800311c <HAL_GetTick>
 800583a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800583e:	f7fd fc6d 	bl	800311c <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e04f      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005850:	4b29      	ldr	r3, [pc, #164]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1f0      	bne.n	800583e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	69da      	ldr	r2, [r3, #28]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	019b      	lsls	r3, r3, #6
 800586c:	431a      	orrs	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005872:	085b      	lsrs	r3, r3, #1
 8005874:	3b01      	subs	r3, #1
 8005876:	041b      	lsls	r3, r3, #16
 8005878:	431a      	orrs	r2, r3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587e:	061b      	lsls	r3, r3, #24
 8005880:	431a      	orrs	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005886:	071b      	lsls	r3, r3, #28
 8005888:	491b      	ldr	r1, [pc, #108]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 800588a:	4313      	orrs	r3, r2
 800588c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800588e:	4b1c      	ldr	r3, [pc, #112]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 8005890:	2201      	movs	r2, #1
 8005892:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005894:	f7fd fc42 	bl	800311c <HAL_GetTick>
 8005898:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800589a:	e008      	b.n	80058ae <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800589c:	f7fd fc3e 	bl	800311c <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	1ad3      	subs	r3, r2, r3
 80058a6:	2b02      	cmp	r3, #2
 80058a8:	d901      	bls.n	80058ae <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80058aa:	2303      	movs	r3, #3
 80058ac:	e020      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058ae:	4b12      	ldr	r3, [pc, #72]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d0f0      	beq.n	800589c <HAL_RCC_OscConfig+0x44c>
 80058ba:	e018      	b.n	80058ee <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058bc:	4b10      	ldr	r3, [pc, #64]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c2:	f7fd fc2b 	bl	800311c <HAL_GetTick>
 80058c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058c8:	e008      	b.n	80058dc <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058ca:	f7fd fc27 	bl	800311c <HAL_GetTick>
 80058ce:	4602      	mov	r2, r0
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1ad3      	subs	r3, r2, r3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d901      	bls.n	80058dc <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e009      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058dc:	4b06      	ldr	r3, [pc, #24]	; (80058f8 <HAL_RCC_OscConfig+0x4a8>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d1f0      	bne.n	80058ca <HAL_RCC_OscConfig+0x47a>
 80058e8:	e001      	b.n	80058ee <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e000      	b.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	4618      	mov	r0, r3
 80058f2:	3718      	adds	r7, #24
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	40023800 	.word	0x40023800
 80058fc:	40007000 	.word	0x40007000
 8005900:	42470060 	.word	0x42470060

08005904 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b082      	sub	sp, #8
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e056      	b.n	80059c4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	d106      	bne.n	8005936 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f7fc ff6d 	bl	8002810 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2202      	movs	r2, #2
 800593a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800594c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685a      	ldr	r2, [r3, #4]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	431a      	orrs	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	695b      	ldr	r3, [r3, #20]
 8005968:	431a      	orrs	r2, r3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005972:	431a      	orrs	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	69db      	ldr	r3, [r3, #28]
 8005978:	431a      	orrs	r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	ea42 0103 	orr.w	r1, r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	0c1b      	lsrs	r3, r3, #16
 8005994:	f003 0104 	and.w	r1, r3, #4
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	69da      	ldr	r2, [r3, #28]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2200      	movs	r2, #0
 80059b8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3708      	adds	r7, #8
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d101      	bne.n	80059de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80059da:	2301      	movs	r3, #1
 80059dc:	e01d      	b.n	8005a1a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d106      	bne.n	80059f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f7fd f908 	bl	8002c08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2202      	movs	r2, #2
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	3304      	adds	r3, #4
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f000 f95e 	bl	8005ccc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b085      	sub	sp, #20
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68da      	ldr	r2, [r3, #12]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f042 0201 	orr.w	r2, r2, #1
 8005a38:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	689b      	ldr	r3, [r3, #8]
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b06      	cmp	r3, #6
 8005a4a:	d007      	beq.n	8005a5c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 0201 	orr.w	r2, r2, #1
 8005a5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a68:	4770      	bx	lr

08005a6a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a6a:	b580      	push	{r7, lr}
 8005a6c:	b082      	sub	sp, #8
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d122      	bne.n	8005ac6 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	68db      	ldr	r3, [r3, #12]
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d11b      	bne.n	8005ac6 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f06f 0202 	mvn.w	r2, #2
 8005a96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	f003 0303 	and.w	r3, r3, #3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d003      	beq.n	8005ab4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 f8ee 	bl	8005c8e <HAL_TIM_IC_CaptureCallback>
 8005ab2:	e005      	b.n	8005ac0 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f8e0 	bl	8005c7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f8f1 	bl	8005ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	691b      	ldr	r3, [r3, #16]
 8005acc:	f003 0304 	and.w	r3, r3, #4
 8005ad0:	2b04      	cmp	r3, #4
 8005ad2:	d122      	bne.n	8005b1a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	f003 0304 	and.w	r3, r3, #4
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d11b      	bne.n	8005b1a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f06f 0204 	mvn.w	r2, #4
 8005aea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2202      	movs	r2, #2
 8005af0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	699b      	ldr	r3, [r3, #24]
 8005af8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d003      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 f8c4 	bl	8005c8e <HAL_TIM_IC_CaptureCallback>
 8005b06:	e005      	b.n	8005b14 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f000 f8b6 	bl	8005c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f000 f8c7 	bl	8005ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2200      	movs	r2, #0
 8005b18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	f003 0308 	and.w	r3, r3, #8
 8005b24:	2b08      	cmp	r3, #8
 8005b26:	d122      	bne.n	8005b6e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68db      	ldr	r3, [r3, #12]
 8005b2e:	f003 0308 	and.w	r3, r3, #8
 8005b32:	2b08      	cmp	r3, #8
 8005b34:	d11b      	bne.n	8005b6e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f06f 0208 	mvn.w	r2, #8
 8005b3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2204      	movs	r2, #4
 8005b44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	69db      	ldr	r3, [r3, #28]
 8005b4c:	f003 0303 	and.w	r3, r3, #3
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d003      	beq.n	8005b5c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f89a 	bl	8005c8e <HAL_TIM_IC_CaptureCallback>
 8005b5a:	e005      	b.n	8005b68 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f88c 	bl	8005c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f000 f89d 	bl	8005ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	f003 0310 	and.w	r3, r3, #16
 8005b78:	2b10      	cmp	r3, #16
 8005b7a:	d122      	bne.n	8005bc2 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f003 0310 	and.w	r3, r3, #16
 8005b86:	2b10      	cmp	r3, #16
 8005b88:	d11b      	bne.n	8005bc2 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f06f 0210 	mvn.w	r2, #16
 8005b92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2208      	movs	r2, #8
 8005b98:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	69db      	ldr	r3, [r3, #28]
 8005ba0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d003      	beq.n	8005bb0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f870 	bl	8005c8e <HAL_TIM_IC_CaptureCallback>
 8005bae:	e005      	b.n	8005bbc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f862 	bl	8005c7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bb6:	6878      	ldr	r0, [r7, #4]
 8005bb8:	f000 f873 	bl	8005ca2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d10e      	bne.n	8005bee <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d107      	bne.n	8005bee <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f06f 0201 	mvn.w	r2, #1
 8005be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f7fb fe6d 	bl	80018c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bf8:	2b80      	cmp	r3, #128	; 0x80
 8005bfa:	d10e      	bne.n	8005c1a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c06:	2b80      	cmp	r3, #128	; 0x80
 8005c08:	d107      	bne.n	8005c1a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f97f 	bl	8005f18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c24:	2b40      	cmp	r3, #64	; 0x40
 8005c26:	d10e      	bne.n	8005c46 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c32:	2b40      	cmp	r3, #64	; 0x40
 8005c34:	d107      	bne.n	8005c46 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 f838 	bl	8005cb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	691b      	ldr	r3, [r3, #16]
 8005c4c:	f003 0320 	and.w	r3, r3, #32
 8005c50:	2b20      	cmp	r3, #32
 8005c52:	d10e      	bne.n	8005c72 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	f003 0320 	and.w	r3, r3, #32
 8005c5e:	2b20      	cmp	r3, #32
 8005c60:	d107      	bne.n	8005c72 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f06f 0220 	mvn.w	r2, #32
 8005c6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f000 f949 	bl	8005f04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c72:	bf00      	nop
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c7a:	b480      	push	{r7}
 8005c7c:	b083      	sub	sp, #12
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c82:	bf00      	nop
 8005c84:	370c      	adds	r7, #12
 8005c86:	46bd      	mov	sp, r7
 8005c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8c:	4770      	bx	lr

08005c8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	b083      	sub	sp, #12
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c96:	bf00      	nop
 8005c98:	370c      	adds	r7, #12
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr

08005ca2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ca2:	b480      	push	{r7}
 8005ca4:	b083      	sub	sp, #12
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005caa:	bf00      	nop
 8005cac:	370c      	adds	r7, #12
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb4:	4770      	bx	lr

08005cb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cb6:	b480      	push	{r7}
 8005cb8:	b083      	sub	sp, #12
 8005cba:	af00      	add	r7, sp, #0
 8005cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cbe:	bf00      	nop
 8005cc0:	370c      	adds	r7, #12
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
	...

08005ccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	4a40      	ldr	r2, [pc, #256]	; (8005de0 <TIM_Base_SetConfig+0x114>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d013      	beq.n	8005d0c <TIM_Base_SetConfig+0x40>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cea:	d00f      	beq.n	8005d0c <TIM_Base_SetConfig+0x40>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a3d      	ldr	r2, [pc, #244]	; (8005de4 <TIM_Base_SetConfig+0x118>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d00b      	beq.n	8005d0c <TIM_Base_SetConfig+0x40>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a3c      	ldr	r2, [pc, #240]	; (8005de8 <TIM_Base_SetConfig+0x11c>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d007      	beq.n	8005d0c <TIM_Base_SetConfig+0x40>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a3b      	ldr	r2, [pc, #236]	; (8005dec <TIM_Base_SetConfig+0x120>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d003      	beq.n	8005d0c <TIM_Base_SetConfig+0x40>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a3a      	ldr	r2, [pc, #232]	; (8005df0 <TIM_Base_SetConfig+0x124>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d108      	bne.n	8005d1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	685b      	ldr	r3, [r3, #4]
 8005d18:	68fa      	ldr	r2, [r7, #12]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	4a2f      	ldr	r2, [pc, #188]	; (8005de0 <TIM_Base_SetConfig+0x114>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d02b      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d2c:	d027      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a2c      	ldr	r2, [pc, #176]	; (8005de4 <TIM_Base_SetConfig+0x118>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d023      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a2b      	ldr	r2, [pc, #172]	; (8005de8 <TIM_Base_SetConfig+0x11c>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d01f      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	4a2a      	ldr	r2, [pc, #168]	; (8005dec <TIM_Base_SetConfig+0x120>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d01b      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a29      	ldr	r2, [pc, #164]	; (8005df0 <TIM_Base_SetConfig+0x124>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d017      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	4a28      	ldr	r2, [pc, #160]	; (8005df4 <TIM_Base_SetConfig+0x128>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d013      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	4a27      	ldr	r2, [pc, #156]	; (8005df8 <TIM_Base_SetConfig+0x12c>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00f      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a26      	ldr	r2, [pc, #152]	; (8005dfc <TIM_Base_SetConfig+0x130>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d00b      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a25      	ldr	r2, [pc, #148]	; (8005e00 <TIM_Base_SetConfig+0x134>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d007      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	4a24      	ldr	r2, [pc, #144]	; (8005e04 <TIM_Base_SetConfig+0x138>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d003      	beq.n	8005d7e <TIM_Base_SetConfig+0xb2>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	4a23      	ldr	r2, [pc, #140]	; (8005e08 <TIM_Base_SetConfig+0x13c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d108      	bne.n	8005d90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	68db      	ldr	r3, [r3, #12]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	695b      	ldr	r3, [r3, #20]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	689a      	ldr	r2, [r3, #8]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4a0a      	ldr	r2, [pc, #40]	; (8005de0 <TIM_Base_SetConfig+0x114>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d003      	beq.n	8005dc4 <TIM_Base_SetConfig+0xf8>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a0c      	ldr	r2, [pc, #48]	; (8005df0 <TIM_Base_SetConfig+0x124>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d103      	bne.n	8005dcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	691a      	ldr	r2, [r3, #16]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	615a      	str	r2, [r3, #20]
}
 8005dd2:	bf00      	nop
 8005dd4:	3714      	adds	r7, #20
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40010000 	.word	0x40010000
 8005de4:	40000400 	.word	0x40000400
 8005de8:	40000800 	.word	0x40000800
 8005dec:	40000c00 	.word	0x40000c00
 8005df0:	40010400 	.word	0x40010400
 8005df4:	40014000 	.word	0x40014000
 8005df8:	40014400 	.word	0x40014400
 8005dfc:	40014800 	.word	0x40014800
 8005e00:	40001800 	.word	0x40001800
 8005e04:	40001c00 	.word	0x40001c00
 8005e08:	40002000 	.word	0x40002000

08005e0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d101      	bne.n	8005e24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e20:	2302      	movs	r3, #2
 8005e22:	e05a      	b.n	8005eda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2202      	movs	r2, #2
 8005e30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	68fa      	ldr	r2, [r7, #12]
 8005e52:	4313      	orrs	r3, r2
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a21      	ldr	r2, [pc, #132]	; (8005ee8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d022      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e70:	d01d      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a1d      	ldr	r2, [pc, #116]	; (8005eec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d018      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a1b      	ldr	r2, [pc, #108]	; (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d013      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a1a      	ldr	r2, [pc, #104]	; (8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d00e      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a18      	ldr	r2, [pc, #96]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d009      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a17      	ldr	r2, [pc, #92]	; (8005efc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d004      	beq.n	8005eae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a15      	ldr	r2, [pc, #84]	; (8005f00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d10c      	bne.n	8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005eb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	68ba      	ldr	r2, [r7, #8]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40010000 	.word	0x40010000
 8005eec:	40000400 	.word	0x40000400
 8005ef0:	40000800 	.word	0x40000800
 8005ef4:	40000c00 	.word	0x40000c00
 8005ef8:	40010400 	.word	0x40010400
 8005efc:	40014000 	.word	0x40014000
 8005f00:	40001800 	.word	0x40001800

08005f04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d101      	bne.n	8005f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e03f      	b.n	8005fbe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f44:	b2db      	uxtb	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d106      	bne.n	8005f58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7fc fefe 	bl	8002d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2224      	movs	r2, #36	; 0x24
 8005f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68da      	ldr	r2, [r3, #12]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 fa5f 	bl	8006434 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	691a      	ldr	r2, [r3, #16]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	695a      	ldr	r2, [r3, #20]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2220      	movs	r2, #32
 8005fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2220      	movs	r2, #32
 8005fb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b088      	sub	sp, #32
 8005fca:	af02      	add	r7, sp, #8
 8005fcc:	60f8      	str	r0, [r7, #12]
 8005fce:	60b9      	str	r1, [r7, #8]
 8005fd0:	603b      	str	r3, [r7, #0]
 8005fd2:	4613      	mov	r3, r2
 8005fd4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b20      	cmp	r3, #32
 8005fe4:	f040 8083 	bne.w	80060ee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d002      	beq.n	8005ff4 <HAL_UART_Transmit+0x2e>
 8005fee:	88fb      	ldrh	r3, [r7, #6]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d101      	bne.n	8005ff8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	e07b      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d101      	bne.n	8006006 <HAL_UART_Transmit+0x40>
 8006002:	2302      	movs	r3, #2
 8006004:	e074      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2201      	movs	r2, #1
 800600a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2200      	movs	r2, #0
 8006012:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2221      	movs	r2, #33	; 0x21
 8006018:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800601c:	f7fd f87e 	bl	800311c <HAL_GetTick>
 8006020:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	88fa      	ldrh	r2, [r7, #6]
 8006026:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	88fa      	ldrh	r2, [r7, #6]
 800602c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006036:	e042      	b.n	80060be <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800603c:	b29b      	uxth	r3, r3
 800603e:	3b01      	subs	r3, #1
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800604e:	d122      	bne.n	8006096 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	2200      	movs	r2, #0
 8006058:	2180      	movs	r1, #128	; 0x80
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f000 f96c 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 8006060:	4603      	mov	r3, r0
 8006062:	2b00      	cmp	r3, #0
 8006064:	d001      	beq.n	800606a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006066:	2303      	movs	r3, #3
 8006068:	e042      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800606a:	68bb      	ldr	r3, [r7, #8]
 800606c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	881b      	ldrh	r3, [r3, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800607c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	3302      	adds	r3, #2
 800608a:	60bb      	str	r3, [r7, #8]
 800608c:	e017      	b.n	80060be <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	3301      	adds	r3, #1
 8006092:	60bb      	str	r3, [r7, #8]
 8006094:	e013      	b.n	80060be <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	9300      	str	r3, [sp, #0]
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	2200      	movs	r2, #0
 800609e:	2180      	movs	r1, #128	; 0x80
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f000 f949 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 80060a6:	4603      	mov	r3, r0
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d001      	beq.n	80060b0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e01f      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	1c5a      	adds	r2, r3, #1
 80060b4:	60ba      	str	r2, [r7, #8]
 80060b6:	781a      	ldrb	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d1b7      	bne.n	8006038 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	2200      	movs	r2, #0
 80060d0:	2140      	movs	r1, #64	; 0x40
 80060d2:	68f8      	ldr	r0, [r7, #12]
 80060d4:	f000 f930 	bl	8006338 <UART_WaitOnFlagUntilTimeout>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d001      	beq.n	80060e2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e006      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2220      	movs	r2, #32
 80060e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	e000      	b.n	80060f0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80060ee:	2302      	movs	r3, #2
  }
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b20      	cmp	r3, #32
 8006110:	d166      	bne.n	80061e0 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <HAL_UART_Receive_DMA+0x26>
 8006118:	88fb      	ldrh	r3, [r7, #6]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e05f      	b.n	80061e2 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006128:	2b01      	cmp	r3, #1
 800612a:	d101      	bne.n	8006130 <HAL_UART_Receive_DMA+0x38>
 800612c:	2302      	movs	r3, #2
 800612e:	e058      	b.n	80061e2 <HAL_UART_Receive_DMA+0xea>
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006138:	68ba      	ldr	r2, [r7, #8]
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	88fa      	ldrh	r2, [r7, #6]
 8006142:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2200      	movs	r2, #0
 8006148:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2222      	movs	r2, #34	; 0x22
 800614e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006156:	4a25      	ldr	r2, [pc, #148]	; (80061ec <HAL_UART_Receive_DMA+0xf4>)
 8006158:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800615e:	4a24      	ldr	r2, [pc, #144]	; (80061f0 <HAL_UART_Receive_DMA+0xf8>)
 8006160:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006166:	4a23      	ldr	r2, [pc, #140]	; (80061f4 <HAL_UART_Receive_DMA+0xfc>)
 8006168:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800616e:	2200      	movs	r2, #0
 8006170:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8006172:	f107 0308 	add.w	r3, r7, #8
 8006176:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3304      	adds	r3, #4
 8006182:	4619      	mov	r1, r3
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	88fb      	ldrh	r3, [r7, #6]
 800618a:	f7fe f9a7 	bl	80044dc <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800618e:	2300      	movs	r3, #0
 8006190:	613b      	str	r3, [r7, #16]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	613b      	str	r3, [r7, #16]
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	613b      	str	r3, [r7, #16]
 80061a2:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68da      	ldr	r2, [r3, #12]
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061ba:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695a      	ldr	r2, [r3, #20]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0201 	orr.w	r2, r2, #1
 80061ca:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	695a      	ldr	r2, [r3, #20]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80061da:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80061dc:	2300      	movs	r3, #0
 80061de:	e000      	b.n	80061e2 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80061e0:	2302      	movs	r3, #2
  }
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3718      	adds	r7, #24
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	08006221 	.word	0x08006221
 80061f0:	08006289 	.word	0x08006289
 80061f4:	080062a5 	.word	0x080062a5

080061f8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622c:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006238:	2b00      	cmp	r3, #0
 800623a:	d11e      	bne.n	800627a <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	2200      	movs	r2, #0
 8006240:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68da      	ldr	r2, [r3, #12]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006250:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	695a      	ldr	r2, [r3, #20]
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0201 	bic.w	r2, r2, #1
 8006260:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	695a      	ldr	r2, [r3, #20]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006270:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2220      	movs	r2, #32
 8006276:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	f7fc f9f6 	bl	800266c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006280:	bf00      	nop
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006294:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006296:	68f8      	ldr	r0, [r7, #12]
 8006298:	f7ff ffae 	bl	80061f8 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800629c:	bf00      	nop
 800629e:	3710      	adds	r7, #16
 80062a0:	46bd      	mov	sp, r7
 80062a2:	bd80      	pop	{r7, pc}

080062a4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80062ac:	2300      	movs	r3, #0
 80062ae:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062b4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c0:	2b80      	cmp	r3, #128	; 0x80
 80062c2:	bf0c      	ite	eq
 80062c4:	2301      	moveq	r3, #1
 80062c6:	2300      	movne	r3, #0
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b21      	cmp	r3, #33	; 0x21
 80062d6:	d108      	bne.n	80062ea <UART_DMAError+0x46>
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d005      	beq.n	80062ea <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2200      	movs	r2, #0
 80062e2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80062e4:	68b8      	ldr	r0, [r7, #8]
 80062e6:	f000 f871 	bl	80063cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	695b      	ldr	r3, [r3, #20]
 80062f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f4:	2b40      	cmp	r3, #64	; 0x40
 80062f6:	bf0c      	ite	eq
 80062f8:	2301      	moveq	r3, #1
 80062fa:	2300      	movne	r3, #0
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006306:	b2db      	uxtb	r3, r3
 8006308:	2b22      	cmp	r3, #34	; 0x22
 800630a:	d108      	bne.n	800631e <UART_DMAError+0x7a>
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d005      	beq.n	800631e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2200      	movs	r2, #0
 8006316:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006318:	68b8      	ldr	r0, [r7, #8]
 800631a:	f000 f86d 	bl	80063f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006322:	f043 0210 	orr.w	r2, r3, #16
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800632a:	68b8      	ldr	r0, [r7, #8]
 800632c:	f7ff ff6e 	bl	800620c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006330:	bf00      	nop
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	4613      	mov	r3, r2
 8006346:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006348:	e02c      	b.n	80063a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800634a:	69bb      	ldr	r3, [r7, #24]
 800634c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006350:	d028      	beq.n	80063a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d007      	beq.n	8006368 <UART_WaitOnFlagUntilTimeout+0x30>
 8006358:	f7fc fee0 	bl	800311c <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	69ba      	ldr	r2, [r7, #24]
 8006364:	429a      	cmp	r2, r3
 8006366:	d21d      	bcs.n	80063a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68da      	ldr	r2, [r3, #12]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006376:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	695a      	ldr	r2, [r3, #20]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f022 0201 	bic.w	r2, r2, #1
 8006386:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2220      	movs	r2, #32
 800638c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2220      	movs	r2, #32
 8006394:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80063a0:	2303      	movs	r3, #3
 80063a2:	e00f      	b.n	80063c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681a      	ldr	r2, [r3, #0]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	4013      	ands	r3, r2
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	bf0c      	ite	eq
 80063b4:	2301      	moveq	r3, #1
 80063b6:	2300      	movne	r3, #0
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	461a      	mov	r2, r3
 80063bc:	79fb      	ldrb	r3, [r7, #7]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d0c3      	beq.n	800634a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80063e2:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2220      	movs	r2, #32
 80063e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b083      	sub	sp, #12
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68da      	ldr	r2, [r3, #12]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800640e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	695a      	ldr	r2, [r3, #20]
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f022 0201 	bic.w	r2, r2, #1
 800641e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006438:	b0bd      	sub	sp, #244	; 0xf4
 800643a:	af00      	add	r7, sp, #0
 800643c:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691b      	ldr	r3, [r3, #16]
 8006448:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800644c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006450:	68d9      	ldr	r1, [r3, #12]
 8006452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	ea40 0301 	orr.w	r3, r0, r1
 800645c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800645e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	431a      	orrs	r2, r3
 800646c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	431a      	orrs	r2, r3
 8006474:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006478:	69db      	ldr	r3, [r3, #28]
 800647a:	4313      	orrs	r3, r2
 800647c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8006480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800648c:	f021 010c 	bic.w	r1, r1, #12
 8006490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800649a:	430b      	orrs	r3, r1
 800649c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800649e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	695b      	ldr	r3, [r3, #20]
 80064a6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80064aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ae:	6999      	ldr	r1, [r3, #24]
 80064b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	ea40 0301 	orr.w	r3, r0, r1
 80064ba:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064c6:	f040 81a5 	bne.w	8006814 <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	4bcd      	ldr	r3, [pc, #820]	; (8006808 <UART_SetConfig+0x3d4>)
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d006      	beq.n	80064e4 <UART_SetConfig+0xb0>
 80064d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	4bcb      	ldr	r3, [pc, #812]	; (800680c <UART_SetConfig+0x3d8>)
 80064de:	429a      	cmp	r2, r3
 80064e0:	f040 80cb 	bne.w	800667a <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7fe fdee 	bl	80050c4 <HAL_RCC_GetPCLK2Freq>
 80064e8:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80064f0:	461c      	mov	r4, r3
 80064f2:	f04f 0500 	mov.w	r5, #0
 80064f6:	4622      	mov	r2, r4
 80064f8:	462b      	mov	r3, r5
 80064fa:	1891      	adds	r1, r2, r2
 80064fc:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8006500:	415b      	adcs	r3, r3
 8006502:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8006506:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800650a:	1912      	adds	r2, r2, r4
 800650c:	eb45 0303 	adc.w	r3, r5, r3
 8006510:	f04f 0000 	mov.w	r0, #0
 8006514:	f04f 0100 	mov.w	r1, #0
 8006518:	00d9      	lsls	r1, r3, #3
 800651a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800651e:	00d0      	lsls	r0, r2, #3
 8006520:	4602      	mov	r2, r0
 8006522:	460b      	mov	r3, r1
 8006524:	1911      	adds	r1, r2, r4
 8006526:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800652a:	416b      	adcs	r3, r5
 800652c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	461a      	mov	r2, r3
 8006538:	f04f 0300 	mov.w	r3, #0
 800653c:	1891      	adds	r1, r2, r2
 800653e:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8006542:	415b      	adcs	r3, r3
 8006544:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006548:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800654c:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8006550:	f7fa fb9a 	bl	8000c88 <__aeabi_uldivmod>
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	4bad      	ldr	r3, [pc, #692]	; (8006810 <UART_SetConfig+0x3dc>)
 800655a:	fba3 2302 	umull	r2, r3, r3, r2
 800655e:	095b      	lsrs	r3, r3, #5
 8006560:	011e      	lsls	r6, r3, #4
 8006562:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006566:	461c      	mov	r4, r3
 8006568:	f04f 0500 	mov.w	r5, #0
 800656c:	4622      	mov	r2, r4
 800656e:	462b      	mov	r3, r5
 8006570:	1891      	adds	r1, r2, r2
 8006572:	67b9      	str	r1, [r7, #120]	; 0x78
 8006574:	415b      	adcs	r3, r3
 8006576:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006578:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800657c:	1912      	adds	r2, r2, r4
 800657e:	eb45 0303 	adc.w	r3, r5, r3
 8006582:	f04f 0000 	mov.w	r0, #0
 8006586:	f04f 0100 	mov.w	r1, #0
 800658a:	00d9      	lsls	r1, r3, #3
 800658c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006590:	00d0      	lsls	r0, r2, #3
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	1911      	adds	r1, r2, r4
 8006598:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800659c:	416b      	adcs	r3, r5
 800659e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80065a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	461a      	mov	r2, r3
 80065aa:	f04f 0300 	mov.w	r3, #0
 80065ae:	1891      	adds	r1, r2, r2
 80065b0:	6739      	str	r1, [r7, #112]	; 0x70
 80065b2:	415b      	adcs	r3, r3
 80065b4:	677b      	str	r3, [r7, #116]	; 0x74
 80065b6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80065ba:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80065be:	f7fa fb63 	bl	8000c88 <__aeabi_uldivmod>
 80065c2:	4602      	mov	r2, r0
 80065c4:	460b      	mov	r3, r1
 80065c6:	4b92      	ldr	r3, [pc, #584]	; (8006810 <UART_SetConfig+0x3dc>)
 80065c8:	fba3 1302 	umull	r1, r3, r3, r2
 80065cc:	095b      	lsrs	r3, r3, #5
 80065ce:	2164      	movs	r1, #100	; 0x64
 80065d0:	fb01 f303 	mul.w	r3, r1, r3
 80065d4:	1ad3      	subs	r3, r2, r3
 80065d6:	00db      	lsls	r3, r3, #3
 80065d8:	3332      	adds	r3, #50	; 0x32
 80065da:	4a8d      	ldr	r2, [pc, #564]	; (8006810 <UART_SetConfig+0x3dc>)
 80065dc:	fba2 2303 	umull	r2, r3, r2, r3
 80065e0:	095b      	lsrs	r3, r3, #5
 80065e2:	005b      	lsls	r3, r3, #1
 80065e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80065e8:	441e      	add	r6, r3
 80065ea:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80065ee:	4618      	mov	r0, r3
 80065f0:	f04f 0100 	mov.w	r1, #0
 80065f4:	4602      	mov	r2, r0
 80065f6:	460b      	mov	r3, r1
 80065f8:	1894      	adds	r4, r2, r2
 80065fa:	66bc      	str	r4, [r7, #104]	; 0x68
 80065fc:	415b      	adcs	r3, r3
 80065fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006600:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006604:	1812      	adds	r2, r2, r0
 8006606:	eb41 0303 	adc.w	r3, r1, r3
 800660a:	f04f 0400 	mov.w	r4, #0
 800660e:	f04f 0500 	mov.w	r5, #0
 8006612:	00dd      	lsls	r5, r3, #3
 8006614:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006618:	00d4      	lsls	r4, r2, #3
 800661a:	4622      	mov	r2, r4
 800661c:	462b      	mov	r3, r5
 800661e:	1814      	adds	r4, r2, r0
 8006620:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 8006624:	414b      	adcs	r3, r1
 8006626:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800662a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	461a      	mov	r2, r3
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	1891      	adds	r1, r2, r2
 8006638:	6639      	str	r1, [r7, #96]	; 0x60
 800663a:	415b      	adcs	r3, r3
 800663c:	667b      	str	r3, [r7, #100]	; 0x64
 800663e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006642:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006646:	f7fa fb1f 	bl	8000c88 <__aeabi_uldivmod>
 800664a:	4602      	mov	r2, r0
 800664c:	460b      	mov	r3, r1
 800664e:	4b70      	ldr	r3, [pc, #448]	; (8006810 <UART_SetConfig+0x3dc>)
 8006650:	fba3 1302 	umull	r1, r3, r3, r2
 8006654:	095b      	lsrs	r3, r3, #5
 8006656:	2164      	movs	r1, #100	; 0x64
 8006658:	fb01 f303 	mul.w	r3, r1, r3
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	3332      	adds	r3, #50	; 0x32
 8006662:	4a6b      	ldr	r2, [pc, #428]	; (8006810 <UART_SetConfig+0x3dc>)
 8006664:	fba2 2303 	umull	r2, r3, r2, r3
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	f003 0207 	and.w	r2, r3, #7
 800666e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4432      	add	r2, r6
 8006676:	609a      	str	r2, [r3, #8]
 8006678:	e26d      	b.n	8006b56 <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800667a:	f7fe fd0f 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 800667e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006682:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006686:	461c      	mov	r4, r3
 8006688:	f04f 0500 	mov.w	r5, #0
 800668c:	4622      	mov	r2, r4
 800668e:	462b      	mov	r3, r5
 8006690:	1891      	adds	r1, r2, r2
 8006692:	65b9      	str	r1, [r7, #88]	; 0x58
 8006694:	415b      	adcs	r3, r3
 8006696:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006698:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800669c:	1912      	adds	r2, r2, r4
 800669e:	eb45 0303 	adc.w	r3, r5, r3
 80066a2:	f04f 0000 	mov.w	r0, #0
 80066a6:	f04f 0100 	mov.w	r1, #0
 80066aa:	00d9      	lsls	r1, r3, #3
 80066ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80066b0:	00d0      	lsls	r0, r2, #3
 80066b2:	4602      	mov	r2, r0
 80066b4:	460b      	mov	r3, r1
 80066b6:	1911      	adds	r1, r2, r4
 80066b8:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80066bc:	416b      	adcs	r3, r5
 80066be:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80066c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	461a      	mov	r2, r3
 80066ca:	f04f 0300 	mov.w	r3, #0
 80066ce:	1891      	adds	r1, r2, r2
 80066d0:	6539      	str	r1, [r7, #80]	; 0x50
 80066d2:	415b      	adcs	r3, r3
 80066d4:	657b      	str	r3, [r7, #84]	; 0x54
 80066d6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80066da:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80066de:	f7fa fad3 	bl	8000c88 <__aeabi_uldivmod>
 80066e2:	4602      	mov	r2, r0
 80066e4:	460b      	mov	r3, r1
 80066e6:	4b4a      	ldr	r3, [pc, #296]	; (8006810 <UART_SetConfig+0x3dc>)
 80066e8:	fba3 2302 	umull	r2, r3, r3, r2
 80066ec:	095b      	lsrs	r3, r3, #5
 80066ee:	011e      	lsls	r6, r3, #4
 80066f0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80066f4:	461c      	mov	r4, r3
 80066f6:	f04f 0500 	mov.w	r5, #0
 80066fa:	4622      	mov	r2, r4
 80066fc:	462b      	mov	r3, r5
 80066fe:	1891      	adds	r1, r2, r2
 8006700:	64b9      	str	r1, [r7, #72]	; 0x48
 8006702:	415b      	adcs	r3, r3
 8006704:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006706:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800670a:	1912      	adds	r2, r2, r4
 800670c:	eb45 0303 	adc.w	r3, r5, r3
 8006710:	f04f 0000 	mov.w	r0, #0
 8006714:	f04f 0100 	mov.w	r1, #0
 8006718:	00d9      	lsls	r1, r3, #3
 800671a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800671e:	00d0      	lsls	r0, r2, #3
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	1911      	adds	r1, r2, r4
 8006726:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800672a:	416b      	adcs	r3, r5
 800672c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	461a      	mov	r2, r3
 8006738:	f04f 0300 	mov.w	r3, #0
 800673c:	1891      	adds	r1, r2, r2
 800673e:	6439      	str	r1, [r7, #64]	; 0x40
 8006740:	415b      	adcs	r3, r3
 8006742:	647b      	str	r3, [r7, #68]	; 0x44
 8006744:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006748:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800674c:	f7fa fa9c 	bl	8000c88 <__aeabi_uldivmod>
 8006750:	4602      	mov	r2, r0
 8006752:	460b      	mov	r3, r1
 8006754:	4b2e      	ldr	r3, [pc, #184]	; (8006810 <UART_SetConfig+0x3dc>)
 8006756:	fba3 1302 	umull	r1, r3, r3, r2
 800675a:	095b      	lsrs	r3, r3, #5
 800675c:	2164      	movs	r1, #100	; 0x64
 800675e:	fb01 f303 	mul.w	r3, r1, r3
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	00db      	lsls	r3, r3, #3
 8006766:	3332      	adds	r3, #50	; 0x32
 8006768:	4a29      	ldr	r2, [pc, #164]	; (8006810 <UART_SetConfig+0x3dc>)
 800676a:	fba2 2303 	umull	r2, r3, r2, r3
 800676e:	095b      	lsrs	r3, r3, #5
 8006770:	005b      	lsls	r3, r3, #1
 8006772:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006776:	441e      	add	r6, r3
 8006778:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800677c:	4618      	mov	r0, r3
 800677e:	f04f 0100 	mov.w	r1, #0
 8006782:	4602      	mov	r2, r0
 8006784:	460b      	mov	r3, r1
 8006786:	1894      	adds	r4, r2, r2
 8006788:	63bc      	str	r4, [r7, #56]	; 0x38
 800678a:	415b      	adcs	r3, r3
 800678c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800678e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006792:	1812      	adds	r2, r2, r0
 8006794:	eb41 0303 	adc.w	r3, r1, r3
 8006798:	f04f 0400 	mov.w	r4, #0
 800679c:	f04f 0500 	mov.w	r5, #0
 80067a0:	00dd      	lsls	r5, r3, #3
 80067a2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80067a6:	00d4      	lsls	r4, r2, #3
 80067a8:	4622      	mov	r2, r4
 80067aa:	462b      	mov	r3, r5
 80067ac:	1814      	adds	r4, r2, r0
 80067ae:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80067b2:	414b      	adcs	r3, r1
 80067b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80067b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	461a      	mov	r2, r3
 80067c0:	f04f 0300 	mov.w	r3, #0
 80067c4:	1891      	adds	r1, r2, r2
 80067c6:	6339      	str	r1, [r7, #48]	; 0x30
 80067c8:	415b      	adcs	r3, r3
 80067ca:	637b      	str	r3, [r7, #52]	; 0x34
 80067cc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80067d0:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80067d4:	f7fa fa58 	bl	8000c88 <__aeabi_uldivmod>
 80067d8:	4602      	mov	r2, r0
 80067da:	460b      	mov	r3, r1
 80067dc:	4b0c      	ldr	r3, [pc, #48]	; (8006810 <UART_SetConfig+0x3dc>)
 80067de:	fba3 1302 	umull	r1, r3, r3, r2
 80067e2:	095b      	lsrs	r3, r3, #5
 80067e4:	2164      	movs	r1, #100	; 0x64
 80067e6:	fb01 f303 	mul.w	r3, r1, r3
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	00db      	lsls	r3, r3, #3
 80067ee:	3332      	adds	r3, #50	; 0x32
 80067f0:	4a07      	ldr	r2, [pc, #28]	; (8006810 <UART_SetConfig+0x3dc>)
 80067f2:	fba2 2303 	umull	r2, r3, r2, r3
 80067f6:	095b      	lsrs	r3, r3, #5
 80067f8:	f003 0207 	and.w	r2, r3, #7
 80067fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4432      	add	r2, r6
 8006804:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006806:	e1a6      	b.n	8006b56 <UART_SetConfig+0x722>
 8006808:	40011000 	.word	0x40011000
 800680c:	40011400 	.word	0x40011400
 8006810:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	4bd1      	ldr	r3, [pc, #836]	; (8006b60 <UART_SetConfig+0x72c>)
 800681c:	429a      	cmp	r2, r3
 800681e:	d006      	beq.n	800682e <UART_SetConfig+0x3fa>
 8006820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006824:	681a      	ldr	r2, [r3, #0]
 8006826:	4bcf      	ldr	r3, [pc, #828]	; (8006b64 <UART_SetConfig+0x730>)
 8006828:	429a      	cmp	r2, r3
 800682a:	f040 80ca 	bne.w	80069c2 <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 800682e:	f7fe fc49 	bl	80050c4 <HAL_RCC_GetPCLK2Freq>
 8006832:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006836:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800683a:	461c      	mov	r4, r3
 800683c:	f04f 0500 	mov.w	r5, #0
 8006840:	4622      	mov	r2, r4
 8006842:	462b      	mov	r3, r5
 8006844:	1891      	adds	r1, r2, r2
 8006846:	62b9      	str	r1, [r7, #40]	; 0x28
 8006848:	415b      	adcs	r3, r3
 800684a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800684c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006850:	1912      	adds	r2, r2, r4
 8006852:	eb45 0303 	adc.w	r3, r5, r3
 8006856:	f04f 0000 	mov.w	r0, #0
 800685a:	f04f 0100 	mov.w	r1, #0
 800685e:	00d9      	lsls	r1, r3, #3
 8006860:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006864:	00d0      	lsls	r0, r2, #3
 8006866:	4602      	mov	r2, r0
 8006868:	460b      	mov	r3, r1
 800686a:	eb12 0a04 	adds.w	sl, r2, r4
 800686e:	eb43 0b05 	adc.w	fp, r3, r5
 8006872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	4618      	mov	r0, r3
 800687a:	f04f 0100 	mov.w	r1, #0
 800687e:	f04f 0200 	mov.w	r2, #0
 8006882:	f04f 0300 	mov.w	r3, #0
 8006886:	008b      	lsls	r3, r1, #2
 8006888:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800688c:	0082      	lsls	r2, r0, #2
 800688e:	4650      	mov	r0, sl
 8006890:	4659      	mov	r1, fp
 8006892:	f7fa f9f9 	bl	8000c88 <__aeabi_uldivmod>
 8006896:	4602      	mov	r2, r0
 8006898:	460b      	mov	r3, r1
 800689a:	4bb3      	ldr	r3, [pc, #716]	; (8006b68 <UART_SetConfig+0x734>)
 800689c:	fba3 2302 	umull	r2, r3, r3, r2
 80068a0:	095b      	lsrs	r3, r3, #5
 80068a2:	011e      	lsls	r6, r3, #4
 80068a4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80068a8:	4618      	mov	r0, r3
 80068aa:	f04f 0100 	mov.w	r1, #0
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	1894      	adds	r4, r2, r2
 80068b4:	623c      	str	r4, [r7, #32]
 80068b6:	415b      	adcs	r3, r3
 80068b8:	627b      	str	r3, [r7, #36]	; 0x24
 80068ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80068be:	1812      	adds	r2, r2, r0
 80068c0:	eb41 0303 	adc.w	r3, r1, r3
 80068c4:	f04f 0400 	mov.w	r4, #0
 80068c8:	f04f 0500 	mov.w	r5, #0
 80068cc:	00dd      	lsls	r5, r3, #3
 80068ce:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80068d2:	00d4      	lsls	r4, r2, #3
 80068d4:	4622      	mov	r2, r4
 80068d6:	462b      	mov	r3, r5
 80068d8:	1814      	adds	r4, r2, r0
 80068da:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80068de:	414b      	adcs	r3, r1
 80068e0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80068e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	4618      	mov	r0, r3
 80068ec:	f04f 0100 	mov.w	r1, #0
 80068f0:	f04f 0200 	mov.w	r2, #0
 80068f4:	f04f 0300 	mov.w	r3, #0
 80068f8:	008b      	lsls	r3, r1, #2
 80068fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80068fe:	0082      	lsls	r2, r0, #2
 8006900:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8006904:	f7fa f9c0 	bl	8000c88 <__aeabi_uldivmod>
 8006908:	4602      	mov	r2, r0
 800690a:	460b      	mov	r3, r1
 800690c:	4b96      	ldr	r3, [pc, #600]	; (8006b68 <UART_SetConfig+0x734>)
 800690e:	fba3 1302 	umull	r1, r3, r3, r2
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	2164      	movs	r1, #100	; 0x64
 8006916:	fb01 f303 	mul.w	r3, r1, r3
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	011b      	lsls	r3, r3, #4
 800691e:	3332      	adds	r3, #50	; 0x32
 8006920:	4a91      	ldr	r2, [pc, #580]	; (8006b68 <UART_SetConfig+0x734>)
 8006922:	fba2 2303 	umull	r2, r3, r2, r3
 8006926:	095b      	lsrs	r3, r3, #5
 8006928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800692c:	441e      	add	r6, r3
 800692e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006932:	4618      	mov	r0, r3
 8006934:	f04f 0100 	mov.w	r1, #0
 8006938:	4602      	mov	r2, r0
 800693a:	460b      	mov	r3, r1
 800693c:	1894      	adds	r4, r2, r2
 800693e:	61bc      	str	r4, [r7, #24]
 8006940:	415b      	adcs	r3, r3
 8006942:	61fb      	str	r3, [r7, #28]
 8006944:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006948:	1812      	adds	r2, r2, r0
 800694a:	eb41 0303 	adc.w	r3, r1, r3
 800694e:	f04f 0400 	mov.w	r4, #0
 8006952:	f04f 0500 	mov.w	r5, #0
 8006956:	00dd      	lsls	r5, r3, #3
 8006958:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800695c:	00d4      	lsls	r4, r2, #3
 800695e:	4622      	mov	r2, r4
 8006960:	462b      	mov	r3, r5
 8006962:	1814      	adds	r4, r2, r0
 8006964:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8006968:	414b      	adcs	r3, r1
 800696a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800696e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	4618      	mov	r0, r3
 8006976:	f04f 0100 	mov.w	r1, #0
 800697a:	f04f 0200 	mov.w	r2, #0
 800697e:	f04f 0300 	mov.w	r3, #0
 8006982:	008b      	lsls	r3, r1, #2
 8006984:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006988:	0082      	lsls	r2, r0, #2
 800698a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800698e:	f7fa f97b 	bl	8000c88 <__aeabi_uldivmod>
 8006992:	4602      	mov	r2, r0
 8006994:	460b      	mov	r3, r1
 8006996:	4b74      	ldr	r3, [pc, #464]	; (8006b68 <UART_SetConfig+0x734>)
 8006998:	fba3 1302 	umull	r1, r3, r3, r2
 800699c:	095b      	lsrs	r3, r3, #5
 800699e:	2164      	movs	r1, #100	; 0x64
 80069a0:	fb01 f303 	mul.w	r3, r1, r3
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	011b      	lsls	r3, r3, #4
 80069a8:	3332      	adds	r3, #50	; 0x32
 80069aa:	4a6f      	ldr	r2, [pc, #444]	; (8006b68 <UART_SetConfig+0x734>)
 80069ac:	fba2 2303 	umull	r2, r3, r2, r3
 80069b0:	095b      	lsrs	r3, r3, #5
 80069b2:	f003 020f 	and.w	r2, r3, #15
 80069b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4432      	add	r2, r6
 80069be:	609a      	str	r2, [r3, #8]
 80069c0:	e0c9      	b.n	8006b56 <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 80069c2:	f7fe fb6b 	bl	800509c <HAL_RCC_GetPCLK1Freq>
 80069c6:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069ca:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80069ce:	461c      	mov	r4, r3
 80069d0:	f04f 0500 	mov.w	r5, #0
 80069d4:	4622      	mov	r2, r4
 80069d6:	462b      	mov	r3, r5
 80069d8:	1891      	adds	r1, r2, r2
 80069da:	6139      	str	r1, [r7, #16]
 80069dc:	415b      	adcs	r3, r3
 80069de:	617b      	str	r3, [r7, #20]
 80069e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80069e4:	1912      	adds	r2, r2, r4
 80069e6:	eb45 0303 	adc.w	r3, r5, r3
 80069ea:	f04f 0000 	mov.w	r0, #0
 80069ee:	f04f 0100 	mov.w	r1, #0
 80069f2:	00d9      	lsls	r1, r3, #3
 80069f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80069f8:	00d0      	lsls	r0, r2, #3
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	eb12 0804 	adds.w	r8, r2, r4
 8006a02:	eb43 0905 	adc.w	r9, r3, r5
 8006a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	f04f 0100 	mov.w	r1, #0
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	f04f 0300 	mov.w	r3, #0
 8006a1a:	008b      	lsls	r3, r1, #2
 8006a1c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a20:	0082      	lsls	r2, r0, #2
 8006a22:	4640      	mov	r0, r8
 8006a24:	4649      	mov	r1, r9
 8006a26:	f7fa f92f 	bl	8000c88 <__aeabi_uldivmod>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	4b4e      	ldr	r3, [pc, #312]	; (8006b68 <UART_SetConfig+0x734>)
 8006a30:	fba3 2302 	umull	r2, r3, r3, r2
 8006a34:	095b      	lsrs	r3, r3, #5
 8006a36:	011e      	lsls	r6, r3, #4
 8006a38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f04f 0100 	mov.w	r1, #0
 8006a42:	4602      	mov	r2, r0
 8006a44:	460b      	mov	r3, r1
 8006a46:	1894      	adds	r4, r2, r2
 8006a48:	60bc      	str	r4, [r7, #8]
 8006a4a:	415b      	adcs	r3, r3
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a52:	1812      	adds	r2, r2, r0
 8006a54:	eb41 0303 	adc.w	r3, r1, r3
 8006a58:	f04f 0400 	mov.w	r4, #0
 8006a5c:	f04f 0500 	mov.w	r5, #0
 8006a60:	00dd      	lsls	r5, r3, #3
 8006a62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006a66:	00d4      	lsls	r4, r2, #3
 8006a68:	4622      	mov	r2, r4
 8006a6a:	462b      	mov	r3, r5
 8006a6c:	1814      	adds	r4, r2, r0
 8006a6e:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 8006a72:	414b      	adcs	r3, r1
 8006a74:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f04f 0100 	mov.w	r1, #0
 8006a84:	f04f 0200 	mov.w	r2, #0
 8006a88:	f04f 0300 	mov.w	r3, #0
 8006a8c:	008b      	lsls	r3, r1, #2
 8006a8e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006a92:	0082      	lsls	r2, r0, #2
 8006a94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a98:	f7fa f8f6 	bl	8000c88 <__aeabi_uldivmod>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	4b31      	ldr	r3, [pc, #196]	; (8006b68 <UART_SetConfig+0x734>)
 8006aa2:	fba3 1302 	umull	r1, r3, r3, r2
 8006aa6:	095b      	lsrs	r3, r3, #5
 8006aa8:	2164      	movs	r1, #100	; 0x64
 8006aaa:	fb01 f303 	mul.w	r3, r1, r3
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	011b      	lsls	r3, r3, #4
 8006ab2:	3332      	adds	r3, #50	; 0x32
 8006ab4:	4a2c      	ldr	r2, [pc, #176]	; (8006b68 <UART_SetConfig+0x734>)
 8006ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ac0:	441e      	add	r6, r3
 8006ac2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f04f 0100 	mov.w	r1, #0
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
 8006ad0:	1894      	adds	r4, r2, r2
 8006ad2:	603c      	str	r4, [r7, #0]
 8006ad4:	415b      	adcs	r3, r3
 8006ad6:	607b      	str	r3, [r7, #4]
 8006ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006adc:	1812      	adds	r2, r2, r0
 8006ade:	eb41 0303 	adc.w	r3, r1, r3
 8006ae2:	f04f 0400 	mov.w	r4, #0
 8006ae6:	f04f 0500 	mov.w	r5, #0
 8006aea:	00dd      	lsls	r5, r3, #3
 8006aec:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006af0:	00d4      	lsls	r4, r2, #3
 8006af2:	4622      	mov	r2, r4
 8006af4:	462b      	mov	r3, r5
 8006af6:	1814      	adds	r4, r2, r0
 8006af8:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8006afc:	414b      	adcs	r3, r1
 8006afe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006b02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f04f 0100 	mov.w	r1, #0
 8006b0e:	f04f 0200 	mov.w	r2, #0
 8006b12:	f04f 0300 	mov.w	r3, #0
 8006b16:	008b      	lsls	r3, r1, #2
 8006b18:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006b1c:	0082      	lsls	r2, r0, #2
 8006b1e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8006b22:	f7fa f8b1 	bl	8000c88 <__aeabi_uldivmod>
 8006b26:	4602      	mov	r2, r0
 8006b28:	460b      	mov	r3, r1
 8006b2a:	4b0f      	ldr	r3, [pc, #60]	; (8006b68 <UART_SetConfig+0x734>)
 8006b2c:	fba3 1302 	umull	r1, r3, r3, r2
 8006b30:	095b      	lsrs	r3, r3, #5
 8006b32:	2164      	movs	r1, #100	; 0x64
 8006b34:	fb01 f303 	mul.w	r3, r1, r3
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	3332      	adds	r3, #50	; 0x32
 8006b3e:	4a0a      	ldr	r2, [pc, #40]	; (8006b68 <UART_SetConfig+0x734>)
 8006b40:	fba2 2303 	umull	r2, r3, r2, r3
 8006b44:	095b      	lsrs	r3, r3, #5
 8006b46:	f003 020f 	and.w	r2, r3, #15
 8006b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4432      	add	r2, r6
 8006b52:	609a      	str	r2, [r3, #8]
}
 8006b54:	e7ff      	b.n	8006b56 <UART_SetConfig+0x722>
 8006b56:	bf00      	nop
 8006b58:	37f4      	adds	r7, #244	; 0xf4
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b60:	40011000 	.word	0x40011000
 8006b64:	40011400 	.word	0x40011400
 8006b68:	51eb851f 	.word	0x51eb851f

08006b6c <__errno>:
 8006b6c:	4b01      	ldr	r3, [pc, #4]	; (8006b74 <__errno+0x8>)
 8006b6e:	6818      	ldr	r0, [r3, #0]
 8006b70:	4770      	bx	lr
 8006b72:	bf00      	nop
 8006b74:	2000000c 	.word	0x2000000c

08006b78 <__libc_init_array>:
 8006b78:	b570      	push	{r4, r5, r6, lr}
 8006b7a:	4d0d      	ldr	r5, [pc, #52]	; (8006bb0 <__libc_init_array+0x38>)
 8006b7c:	4c0d      	ldr	r4, [pc, #52]	; (8006bb4 <__libc_init_array+0x3c>)
 8006b7e:	1b64      	subs	r4, r4, r5
 8006b80:	10a4      	asrs	r4, r4, #2
 8006b82:	2600      	movs	r6, #0
 8006b84:	42a6      	cmp	r6, r4
 8006b86:	d109      	bne.n	8006b9c <__libc_init_array+0x24>
 8006b88:	4d0b      	ldr	r5, [pc, #44]	; (8006bb8 <__libc_init_array+0x40>)
 8006b8a:	4c0c      	ldr	r4, [pc, #48]	; (8006bbc <__libc_init_array+0x44>)
 8006b8c:	f003 fa04 	bl	8009f98 <_init>
 8006b90:	1b64      	subs	r4, r4, r5
 8006b92:	10a4      	asrs	r4, r4, #2
 8006b94:	2600      	movs	r6, #0
 8006b96:	42a6      	cmp	r6, r4
 8006b98:	d105      	bne.n	8006ba6 <__libc_init_array+0x2e>
 8006b9a:	bd70      	pop	{r4, r5, r6, pc}
 8006b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ba0:	4798      	blx	r3
 8006ba2:	3601      	adds	r6, #1
 8006ba4:	e7ee      	b.n	8006b84 <__libc_init_array+0xc>
 8006ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006baa:	4798      	blx	r3
 8006bac:	3601      	adds	r6, #1
 8006bae:	e7f2      	b.n	8006b96 <__libc_init_array+0x1e>
 8006bb0:	0800a3dc 	.word	0x0800a3dc
 8006bb4:	0800a3dc 	.word	0x0800a3dc
 8006bb8:	0800a3dc 	.word	0x0800a3dc
 8006bbc:	0800a3e0 	.word	0x0800a3e0

08006bc0 <memset>:
 8006bc0:	4402      	add	r2, r0
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d100      	bne.n	8006bca <memset+0xa>
 8006bc8:	4770      	bx	lr
 8006bca:	f803 1b01 	strb.w	r1, [r3], #1
 8006bce:	e7f9      	b.n	8006bc4 <memset+0x4>

08006bd0 <__cvt>:
 8006bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bd4:	ec55 4b10 	vmov	r4, r5, d0
 8006bd8:	2d00      	cmp	r5, #0
 8006bda:	460e      	mov	r6, r1
 8006bdc:	4619      	mov	r1, r3
 8006bde:	462b      	mov	r3, r5
 8006be0:	bfbb      	ittet	lt
 8006be2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006be6:	461d      	movlt	r5, r3
 8006be8:	2300      	movge	r3, #0
 8006bea:	232d      	movlt	r3, #45	; 0x2d
 8006bec:	700b      	strb	r3, [r1, #0]
 8006bee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bf0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006bf4:	4691      	mov	r9, r2
 8006bf6:	f023 0820 	bic.w	r8, r3, #32
 8006bfa:	bfbc      	itt	lt
 8006bfc:	4622      	movlt	r2, r4
 8006bfe:	4614      	movlt	r4, r2
 8006c00:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c04:	d005      	beq.n	8006c12 <__cvt+0x42>
 8006c06:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c0a:	d100      	bne.n	8006c0e <__cvt+0x3e>
 8006c0c:	3601      	adds	r6, #1
 8006c0e:	2102      	movs	r1, #2
 8006c10:	e000      	b.n	8006c14 <__cvt+0x44>
 8006c12:	2103      	movs	r1, #3
 8006c14:	ab03      	add	r3, sp, #12
 8006c16:	9301      	str	r3, [sp, #4]
 8006c18:	ab02      	add	r3, sp, #8
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	ec45 4b10 	vmov	d0, r4, r5
 8006c20:	4653      	mov	r3, sl
 8006c22:	4632      	mov	r2, r6
 8006c24:	f000 fd98 	bl	8007758 <_dtoa_r>
 8006c28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	d102      	bne.n	8006c36 <__cvt+0x66>
 8006c30:	f019 0f01 	tst.w	r9, #1
 8006c34:	d022      	beq.n	8006c7c <__cvt+0xac>
 8006c36:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c3a:	eb07 0906 	add.w	r9, r7, r6
 8006c3e:	d110      	bne.n	8006c62 <__cvt+0x92>
 8006c40:	783b      	ldrb	r3, [r7, #0]
 8006c42:	2b30      	cmp	r3, #48	; 0x30
 8006c44:	d10a      	bne.n	8006c5c <__cvt+0x8c>
 8006c46:	2200      	movs	r2, #0
 8006c48:	2300      	movs	r3, #0
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f7f9 ff5b 	bl	8000b08 <__aeabi_dcmpeq>
 8006c52:	b918      	cbnz	r0, 8006c5c <__cvt+0x8c>
 8006c54:	f1c6 0601 	rsb	r6, r6, #1
 8006c58:	f8ca 6000 	str.w	r6, [sl]
 8006c5c:	f8da 3000 	ldr.w	r3, [sl]
 8006c60:	4499      	add	r9, r3
 8006c62:	2200      	movs	r2, #0
 8006c64:	2300      	movs	r3, #0
 8006c66:	4620      	mov	r0, r4
 8006c68:	4629      	mov	r1, r5
 8006c6a:	f7f9 ff4d 	bl	8000b08 <__aeabi_dcmpeq>
 8006c6e:	b108      	cbz	r0, 8006c74 <__cvt+0xa4>
 8006c70:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c74:	2230      	movs	r2, #48	; 0x30
 8006c76:	9b03      	ldr	r3, [sp, #12]
 8006c78:	454b      	cmp	r3, r9
 8006c7a:	d307      	bcc.n	8006c8c <__cvt+0xbc>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c80:	1bdb      	subs	r3, r3, r7
 8006c82:	4638      	mov	r0, r7
 8006c84:	6013      	str	r3, [r2, #0]
 8006c86:	b004      	add	sp, #16
 8006c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c8c:	1c59      	adds	r1, r3, #1
 8006c8e:	9103      	str	r1, [sp, #12]
 8006c90:	701a      	strb	r2, [r3, #0]
 8006c92:	e7f0      	b.n	8006c76 <__cvt+0xa6>

08006c94 <__exponent>:
 8006c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006c96:	4603      	mov	r3, r0
 8006c98:	2900      	cmp	r1, #0
 8006c9a:	bfb8      	it	lt
 8006c9c:	4249      	neglt	r1, r1
 8006c9e:	f803 2b02 	strb.w	r2, [r3], #2
 8006ca2:	bfb4      	ite	lt
 8006ca4:	222d      	movlt	r2, #45	; 0x2d
 8006ca6:	222b      	movge	r2, #43	; 0x2b
 8006ca8:	2909      	cmp	r1, #9
 8006caa:	7042      	strb	r2, [r0, #1]
 8006cac:	dd2a      	ble.n	8006d04 <__exponent+0x70>
 8006cae:	f10d 0407 	add.w	r4, sp, #7
 8006cb2:	46a4      	mov	ip, r4
 8006cb4:	270a      	movs	r7, #10
 8006cb6:	46a6      	mov	lr, r4
 8006cb8:	460a      	mov	r2, r1
 8006cba:	fb91 f6f7 	sdiv	r6, r1, r7
 8006cbe:	fb07 1516 	mls	r5, r7, r6, r1
 8006cc2:	3530      	adds	r5, #48	; 0x30
 8006cc4:	2a63      	cmp	r2, #99	; 0x63
 8006cc6:	f104 34ff 	add.w	r4, r4, #4294967295
 8006cca:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006cce:	4631      	mov	r1, r6
 8006cd0:	dcf1      	bgt.n	8006cb6 <__exponent+0x22>
 8006cd2:	3130      	adds	r1, #48	; 0x30
 8006cd4:	f1ae 0502 	sub.w	r5, lr, #2
 8006cd8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006cdc:	1c44      	adds	r4, r0, #1
 8006cde:	4629      	mov	r1, r5
 8006ce0:	4561      	cmp	r1, ip
 8006ce2:	d30a      	bcc.n	8006cfa <__exponent+0x66>
 8006ce4:	f10d 0209 	add.w	r2, sp, #9
 8006ce8:	eba2 020e 	sub.w	r2, r2, lr
 8006cec:	4565      	cmp	r5, ip
 8006cee:	bf88      	it	hi
 8006cf0:	2200      	movhi	r2, #0
 8006cf2:	4413      	add	r3, r2
 8006cf4:	1a18      	subs	r0, r3, r0
 8006cf6:	b003      	add	sp, #12
 8006cf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cfa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006cfe:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d02:	e7ed      	b.n	8006ce0 <__exponent+0x4c>
 8006d04:	2330      	movs	r3, #48	; 0x30
 8006d06:	3130      	adds	r1, #48	; 0x30
 8006d08:	7083      	strb	r3, [r0, #2]
 8006d0a:	70c1      	strb	r1, [r0, #3]
 8006d0c:	1d03      	adds	r3, r0, #4
 8006d0e:	e7f1      	b.n	8006cf4 <__exponent+0x60>

08006d10 <_printf_float>:
 8006d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d14:	ed2d 8b02 	vpush	{d8}
 8006d18:	b08d      	sub	sp, #52	; 0x34
 8006d1a:	460c      	mov	r4, r1
 8006d1c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006d20:	4616      	mov	r6, r2
 8006d22:	461f      	mov	r7, r3
 8006d24:	4605      	mov	r5, r0
 8006d26:	f001 fcbb 	bl	80086a0 <_localeconv_r>
 8006d2a:	f8d0 a000 	ldr.w	sl, [r0]
 8006d2e:	4650      	mov	r0, sl
 8006d30:	f7f9 fa6e 	bl	8000210 <strlen>
 8006d34:	2300      	movs	r3, #0
 8006d36:	930a      	str	r3, [sp, #40]	; 0x28
 8006d38:	6823      	ldr	r3, [r4, #0]
 8006d3a:	9305      	str	r3, [sp, #20]
 8006d3c:	f8d8 3000 	ldr.w	r3, [r8]
 8006d40:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006d44:	3307      	adds	r3, #7
 8006d46:	f023 0307 	bic.w	r3, r3, #7
 8006d4a:	f103 0208 	add.w	r2, r3, #8
 8006d4e:	f8c8 2000 	str.w	r2, [r8]
 8006d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d56:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006d5a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006d5e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d62:	9307      	str	r3, [sp, #28]
 8006d64:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d68:	ee08 0a10 	vmov	s16, r0
 8006d6c:	4b9f      	ldr	r3, [pc, #636]	; (8006fec <_printf_float+0x2dc>)
 8006d6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d72:	f04f 32ff 	mov.w	r2, #4294967295
 8006d76:	f7f9 fef9 	bl	8000b6c <__aeabi_dcmpun>
 8006d7a:	bb88      	cbnz	r0, 8006de0 <_printf_float+0xd0>
 8006d7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d80:	4b9a      	ldr	r3, [pc, #616]	; (8006fec <_printf_float+0x2dc>)
 8006d82:	f04f 32ff 	mov.w	r2, #4294967295
 8006d86:	f7f9 fed3 	bl	8000b30 <__aeabi_dcmple>
 8006d8a:	bb48      	cbnz	r0, 8006de0 <_printf_float+0xd0>
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	2300      	movs	r3, #0
 8006d90:	4640      	mov	r0, r8
 8006d92:	4649      	mov	r1, r9
 8006d94:	f7f9 fec2 	bl	8000b1c <__aeabi_dcmplt>
 8006d98:	b110      	cbz	r0, 8006da0 <_printf_float+0x90>
 8006d9a:	232d      	movs	r3, #45	; 0x2d
 8006d9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006da0:	4b93      	ldr	r3, [pc, #588]	; (8006ff0 <_printf_float+0x2e0>)
 8006da2:	4894      	ldr	r0, [pc, #592]	; (8006ff4 <_printf_float+0x2e4>)
 8006da4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006da8:	bf94      	ite	ls
 8006daa:	4698      	movls	r8, r3
 8006dac:	4680      	movhi	r8, r0
 8006dae:	2303      	movs	r3, #3
 8006db0:	6123      	str	r3, [r4, #16]
 8006db2:	9b05      	ldr	r3, [sp, #20]
 8006db4:	f023 0204 	bic.w	r2, r3, #4
 8006db8:	6022      	str	r2, [r4, #0]
 8006dba:	f04f 0900 	mov.w	r9, #0
 8006dbe:	9700      	str	r7, [sp, #0]
 8006dc0:	4633      	mov	r3, r6
 8006dc2:	aa0b      	add	r2, sp, #44	; 0x2c
 8006dc4:	4621      	mov	r1, r4
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	f000 f9d8 	bl	800717c <_printf_common>
 8006dcc:	3001      	adds	r0, #1
 8006dce:	f040 8090 	bne.w	8006ef2 <_printf_float+0x1e2>
 8006dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd6:	b00d      	add	sp, #52	; 0x34
 8006dd8:	ecbd 8b02 	vpop	{d8}
 8006ddc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006de0:	4642      	mov	r2, r8
 8006de2:	464b      	mov	r3, r9
 8006de4:	4640      	mov	r0, r8
 8006de6:	4649      	mov	r1, r9
 8006de8:	f7f9 fec0 	bl	8000b6c <__aeabi_dcmpun>
 8006dec:	b140      	cbz	r0, 8006e00 <_printf_float+0xf0>
 8006dee:	464b      	mov	r3, r9
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	bfbc      	itt	lt
 8006df4:	232d      	movlt	r3, #45	; 0x2d
 8006df6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006dfa:	487f      	ldr	r0, [pc, #508]	; (8006ff8 <_printf_float+0x2e8>)
 8006dfc:	4b7f      	ldr	r3, [pc, #508]	; (8006ffc <_printf_float+0x2ec>)
 8006dfe:	e7d1      	b.n	8006da4 <_printf_float+0x94>
 8006e00:	6863      	ldr	r3, [r4, #4]
 8006e02:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006e06:	9206      	str	r2, [sp, #24]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	d13f      	bne.n	8006e8c <_printf_float+0x17c>
 8006e0c:	2306      	movs	r3, #6
 8006e0e:	6063      	str	r3, [r4, #4]
 8006e10:	9b05      	ldr	r3, [sp, #20]
 8006e12:	6861      	ldr	r1, [r4, #4]
 8006e14:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006e18:	2300      	movs	r3, #0
 8006e1a:	9303      	str	r3, [sp, #12]
 8006e1c:	ab0a      	add	r3, sp, #40	; 0x28
 8006e1e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006e22:	ab09      	add	r3, sp, #36	; 0x24
 8006e24:	ec49 8b10 	vmov	d0, r8, r9
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	6022      	str	r2, [r4, #0]
 8006e2c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006e30:	4628      	mov	r0, r5
 8006e32:	f7ff fecd 	bl	8006bd0 <__cvt>
 8006e36:	9b06      	ldr	r3, [sp, #24]
 8006e38:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e3a:	2b47      	cmp	r3, #71	; 0x47
 8006e3c:	4680      	mov	r8, r0
 8006e3e:	d108      	bne.n	8006e52 <_printf_float+0x142>
 8006e40:	1cc8      	adds	r0, r1, #3
 8006e42:	db02      	blt.n	8006e4a <_printf_float+0x13a>
 8006e44:	6863      	ldr	r3, [r4, #4]
 8006e46:	4299      	cmp	r1, r3
 8006e48:	dd41      	ble.n	8006ece <_printf_float+0x1be>
 8006e4a:	f1ab 0b02 	sub.w	fp, fp, #2
 8006e4e:	fa5f fb8b 	uxtb.w	fp, fp
 8006e52:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006e56:	d820      	bhi.n	8006e9a <_printf_float+0x18a>
 8006e58:	3901      	subs	r1, #1
 8006e5a:	465a      	mov	r2, fp
 8006e5c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006e60:	9109      	str	r1, [sp, #36]	; 0x24
 8006e62:	f7ff ff17 	bl	8006c94 <__exponent>
 8006e66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e68:	1813      	adds	r3, r2, r0
 8006e6a:	2a01      	cmp	r2, #1
 8006e6c:	4681      	mov	r9, r0
 8006e6e:	6123      	str	r3, [r4, #16]
 8006e70:	dc02      	bgt.n	8006e78 <_printf_float+0x168>
 8006e72:	6822      	ldr	r2, [r4, #0]
 8006e74:	07d2      	lsls	r2, r2, #31
 8006e76:	d501      	bpl.n	8006e7c <_printf_float+0x16c>
 8006e78:	3301      	adds	r3, #1
 8006e7a:	6123      	str	r3, [r4, #16]
 8006e7c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d09c      	beq.n	8006dbe <_printf_float+0xae>
 8006e84:	232d      	movs	r3, #45	; 0x2d
 8006e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e8a:	e798      	b.n	8006dbe <_printf_float+0xae>
 8006e8c:	9a06      	ldr	r2, [sp, #24]
 8006e8e:	2a47      	cmp	r2, #71	; 0x47
 8006e90:	d1be      	bne.n	8006e10 <_printf_float+0x100>
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1bc      	bne.n	8006e10 <_printf_float+0x100>
 8006e96:	2301      	movs	r3, #1
 8006e98:	e7b9      	b.n	8006e0e <_printf_float+0xfe>
 8006e9a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006e9e:	d118      	bne.n	8006ed2 <_printf_float+0x1c2>
 8006ea0:	2900      	cmp	r1, #0
 8006ea2:	6863      	ldr	r3, [r4, #4]
 8006ea4:	dd0b      	ble.n	8006ebe <_printf_float+0x1ae>
 8006ea6:	6121      	str	r1, [r4, #16]
 8006ea8:	b913      	cbnz	r3, 8006eb0 <_printf_float+0x1a0>
 8006eaa:	6822      	ldr	r2, [r4, #0]
 8006eac:	07d0      	lsls	r0, r2, #31
 8006eae:	d502      	bpl.n	8006eb6 <_printf_float+0x1a6>
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	440b      	add	r3, r1
 8006eb4:	6123      	str	r3, [r4, #16]
 8006eb6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006eb8:	f04f 0900 	mov.w	r9, #0
 8006ebc:	e7de      	b.n	8006e7c <_printf_float+0x16c>
 8006ebe:	b913      	cbnz	r3, 8006ec6 <_printf_float+0x1b6>
 8006ec0:	6822      	ldr	r2, [r4, #0]
 8006ec2:	07d2      	lsls	r2, r2, #31
 8006ec4:	d501      	bpl.n	8006eca <_printf_float+0x1ba>
 8006ec6:	3302      	adds	r3, #2
 8006ec8:	e7f4      	b.n	8006eb4 <_printf_float+0x1a4>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e7f2      	b.n	8006eb4 <_printf_float+0x1a4>
 8006ece:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ed4:	4299      	cmp	r1, r3
 8006ed6:	db05      	blt.n	8006ee4 <_printf_float+0x1d4>
 8006ed8:	6823      	ldr	r3, [r4, #0]
 8006eda:	6121      	str	r1, [r4, #16]
 8006edc:	07d8      	lsls	r0, r3, #31
 8006ede:	d5ea      	bpl.n	8006eb6 <_printf_float+0x1a6>
 8006ee0:	1c4b      	adds	r3, r1, #1
 8006ee2:	e7e7      	b.n	8006eb4 <_printf_float+0x1a4>
 8006ee4:	2900      	cmp	r1, #0
 8006ee6:	bfd4      	ite	le
 8006ee8:	f1c1 0202 	rsble	r2, r1, #2
 8006eec:	2201      	movgt	r2, #1
 8006eee:	4413      	add	r3, r2
 8006ef0:	e7e0      	b.n	8006eb4 <_printf_float+0x1a4>
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	055a      	lsls	r2, r3, #21
 8006ef6:	d407      	bmi.n	8006f08 <_printf_float+0x1f8>
 8006ef8:	6923      	ldr	r3, [r4, #16]
 8006efa:	4642      	mov	r2, r8
 8006efc:	4631      	mov	r1, r6
 8006efe:	4628      	mov	r0, r5
 8006f00:	47b8      	blx	r7
 8006f02:	3001      	adds	r0, #1
 8006f04:	d12c      	bne.n	8006f60 <_printf_float+0x250>
 8006f06:	e764      	b.n	8006dd2 <_printf_float+0xc2>
 8006f08:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006f0c:	f240 80e0 	bls.w	80070d0 <_printf_float+0x3c0>
 8006f10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f14:	2200      	movs	r2, #0
 8006f16:	2300      	movs	r3, #0
 8006f18:	f7f9 fdf6 	bl	8000b08 <__aeabi_dcmpeq>
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	d034      	beq.n	8006f8a <_printf_float+0x27a>
 8006f20:	4a37      	ldr	r2, [pc, #220]	; (8007000 <_printf_float+0x2f0>)
 8006f22:	2301      	movs	r3, #1
 8006f24:	4631      	mov	r1, r6
 8006f26:	4628      	mov	r0, r5
 8006f28:	47b8      	blx	r7
 8006f2a:	3001      	adds	r0, #1
 8006f2c:	f43f af51 	beq.w	8006dd2 <_printf_float+0xc2>
 8006f30:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f34:	429a      	cmp	r2, r3
 8006f36:	db02      	blt.n	8006f3e <_printf_float+0x22e>
 8006f38:	6823      	ldr	r3, [r4, #0]
 8006f3a:	07d8      	lsls	r0, r3, #31
 8006f3c:	d510      	bpl.n	8006f60 <_printf_float+0x250>
 8006f3e:	ee18 3a10 	vmov	r3, s16
 8006f42:	4652      	mov	r2, sl
 8006f44:	4631      	mov	r1, r6
 8006f46:	4628      	mov	r0, r5
 8006f48:	47b8      	blx	r7
 8006f4a:	3001      	adds	r0, #1
 8006f4c:	f43f af41 	beq.w	8006dd2 <_printf_float+0xc2>
 8006f50:	f04f 0800 	mov.w	r8, #0
 8006f54:	f104 091a 	add.w	r9, r4, #26
 8006f58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	4543      	cmp	r3, r8
 8006f5e:	dc09      	bgt.n	8006f74 <_printf_float+0x264>
 8006f60:	6823      	ldr	r3, [r4, #0]
 8006f62:	079b      	lsls	r3, r3, #30
 8006f64:	f100 8105 	bmi.w	8007172 <_printf_float+0x462>
 8006f68:	68e0      	ldr	r0, [r4, #12]
 8006f6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f6c:	4298      	cmp	r0, r3
 8006f6e:	bfb8      	it	lt
 8006f70:	4618      	movlt	r0, r3
 8006f72:	e730      	b.n	8006dd6 <_printf_float+0xc6>
 8006f74:	2301      	movs	r3, #1
 8006f76:	464a      	mov	r2, r9
 8006f78:	4631      	mov	r1, r6
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	47b8      	blx	r7
 8006f7e:	3001      	adds	r0, #1
 8006f80:	f43f af27 	beq.w	8006dd2 <_printf_float+0xc2>
 8006f84:	f108 0801 	add.w	r8, r8, #1
 8006f88:	e7e6      	b.n	8006f58 <_printf_float+0x248>
 8006f8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	dc39      	bgt.n	8007004 <_printf_float+0x2f4>
 8006f90:	4a1b      	ldr	r2, [pc, #108]	; (8007000 <_printf_float+0x2f0>)
 8006f92:	2301      	movs	r3, #1
 8006f94:	4631      	mov	r1, r6
 8006f96:	4628      	mov	r0, r5
 8006f98:	47b8      	blx	r7
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	f43f af19 	beq.w	8006dd2 <_printf_float+0xc2>
 8006fa0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	d102      	bne.n	8006fae <_printf_float+0x29e>
 8006fa8:	6823      	ldr	r3, [r4, #0]
 8006faa:	07d9      	lsls	r1, r3, #31
 8006fac:	d5d8      	bpl.n	8006f60 <_printf_float+0x250>
 8006fae:	ee18 3a10 	vmov	r3, s16
 8006fb2:	4652      	mov	r2, sl
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b8      	blx	r7
 8006fba:	3001      	adds	r0, #1
 8006fbc:	f43f af09 	beq.w	8006dd2 <_printf_float+0xc2>
 8006fc0:	f04f 0900 	mov.w	r9, #0
 8006fc4:	f104 0a1a 	add.w	sl, r4, #26
 8006fc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fca:	425b      	negs	r3, r3
 8006fcc:	454b      	cmp	r3, r9
 8006fce:	dc01      	bgt.n	8006fd4 <_printf_float+0x2c4>
 8006fd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fd2:	e792      	b.n	8006efa <_printf_float+0x1ea>
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	4652      	mov	r2, sl
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4628      	mov	r0, r5
 8006fdc:	47b8      	blx	r7
 8006fde:	3001      	adds	r0, #1
 8006fe0:	f43f aef7 	beq.w	8006dd2 <_printf_float+0xc2>
 8006fe4:	f109 0901 	add.w	r9, r9, #1
 8006fe8:	e7ee      	b.n	8006fc8 <_printf_float+0x2b8>
 8006fea:	bf00      	nop
 8006fec:	7fefffff 	.word	0x7fefffff
 8006ff0:	08009fd4 	.word	0x08009fd4
 8006ff4:	08009fd8 	.word	0x08009fd8
 8006ff8:	08009fe0 	.word	0x08009fe0
 8006ffc:	08009fdc 	.word	0x08009fdc
 8007000:	08009fe4 	.word	0x08009fe4
 8007004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007006:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007008:	429a      	cmp	r2, r3
 800700a:	bfa8      	it	ge
 800700c:	461a      	movge	r2, r3
 800700e:	2a00      	cmp	r2, #0
 8007010:	4691      	mov	r9, r2
 8007012:	dc37      	bgt.n	8007084 <_printf_float+0x374>
 8007014:	f04f 0b00 	mov.w	fp, #0
 8007018:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800701c:	f104 021a 	add.w	r2, r4, #26
 8007020:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007022:	9305      	str	r3, [sp, #20]
 8007024:	eba3 0309 	sub.w	r3, r3, r9
 8007028:	455b      	cmp	r3, fp
 800702a:	dc33      	bgt.n	8007094 <_printf_float+0x384>
 800702c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007030:	429a      	cmp	r2, r3
 8007032:	db3b      	blt.n	80070ac <_printf_float+0x39c>
 8007034:	6823      	ldr	r3, [r4, #0]
 8007036:	07da      	lsls	r2, r3, #31
 8007038:	d438      	bmi.n	80070ac <_printf_float+0x39c>
 800703a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800703c:	9b05      	ldr	r3, [sp, #20]
 800703e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007040:	1ad3      	subs	r3, r2, r3
 8007042:	eba2 0901 	sub.w	r9, r2, r1
 8007046:	4599      	cmp	r9, r3
 8007048:	bfa8      	it	ge
 800704a:	4699      	movge	r9, r3
 800704c:	f1b9 0f00 	cmp.w	r9, #0
 8007050:	dc35      	bgt.n	80070be <_printf_float+0x3ae>
 8007052:	f04f 0800 	mov.w	r8, #0
 8007056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800705a:	f104 0a1a 	add.w	sl, r4, #26
 800705e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007062:	1a9b      	subs	r3, r3, r2
 8007064:	eba3 0309 	sub.w	r3, r3, r9
 8007068:	4543      	cmp	r3, r8
 800706a:	f77f af79 	ble.w	8006f60 <_printf_float+0x250>
 800706e:	2301      	movs	r3, #1
 8007070:	4652      	mov	r2, sl
 8007072:	4631      	mov	r1, r6
 8007074:	4628      	mov	r0, r5
 8007076:	47b8      	blx	r7
 8007078:	3001      	adds	r0, #1
 800707a:	f43f aeaa 	beq.w	8006dd2 <_printf_float+0xc2>
 800707e:	f108 0801 	add.w	r8, r8, #1
 8007082:	e7ec      	b.n	800705e <_printf_float+0x34e>
 8007084:	4613      	mov	r3, r2
 8007086:	4631      	mov	r1, r6
 8007088:	4642      	mov	r2, r8
 800708a:	4628      	mov	r0, r5
 800708c:	47b8      	blx	r7
 800708e:	3001      	adds	r0, #1
 8007090:	d1c0      	bne.n	8007014 <_printf_float+0x304>
 8007092:	e69e      	b.n	8006dd2 <_printf_float+0xc2>
 8007094:	2301      	movs	r3, #1
 8007096:	4631      	mov	r1, r6
 8007098:	4628      	mov	r0, r5
 800709a:	9205      	str	r2, [sp, #20]
 800709c:	47b8      	blx	r7
 800709e:	3001      	adds	r0, #1
 80070a0:	f43f ae97 	beq.w	8006dd2 <_printf_float+0xc2>
 80070a4:	9a05      	ldr	r2, [sp, #20]
 80070a6:	f10b 0b01 	add.w	fp, fp, #1
 80070aa:	e7b9      	b.n	8007020 <_printf_float+0x310>
 80070ac:	ee18 3a10 	vmov	r3, s16
 80070b0:	4652      	mov	r2, sl
 80070b2:	4631      	mov	r1, r6
 80070b4:	4628      	mov	r0, r5
 80070b6:	47b8      	blx	r7
 80070b8:	3001      	adds	r0, #1
 80070ba:	d1be      	bne.n	800703a <_printf_float+0x32a>
 80070bc:	e689      	b.n	8006dd2 <_printf_float+0xc2>
 80070be:	9a05      	ldr	r2, [sp, #20]
 80070c0:	464b      	mov	r3, r9
 80070c2:	4442      	add	r2, r8
 80070c4:	4631      	mov	r1, r6
 80070c6:	4628      	mov	r0, r5
 80070c8:	47b8      	blx	r7
 80070ca:	3001      	adds	r0, #1
 80070cc:	d1c1      	bne.n	8007052 <_printf_float+0x342>
 80070ce:	e680      	b.n	8006dd2 <_printf_float+0xc2>
 80070d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070d2:	2a01      	cmp	r2, #1
 80070d4:	dc01      	bgt.n	80070da <_printf_float+0x3ca>
 80070d6:	07db      	lsls	r3, r3, #31
 80070d8:	d538      	bpl.n	800714c <_printf_float+0x43c>
 80070da:	2301      	movs	r3, #1
 80070dc:	4642      	mov	r2, r8
 80070de:	4631      	mov	r1, r6
 80070e0:	4628      	mov	r0, r5
 80070e2:	47b8      	blx	r7
 80070e4:	3001      	adds	r0, #1
 80070e6:	f43f ae74 	beq.w	8006dd2 <_printf_float+0xc2>
 80070ea:	ee18 3a10 	vmov	r3, s16
 80070ee:	4652      	mov	r2, sl
 80070f0:	4631      	mov	r1, r6
 80070f2:	4628      	mov	r0, r5
 80070f4:	47b8      	blx	r7
 80070f6:	3001      	adds	r0, #1
 80070f8:	f43f ae6b 	beq.w	8006dd2 <_printf_float+0xc2>
 80070fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007100:	2200      	movs	r2, #0
 8007102:	2300      	movs	r3, #0
 8007104:	f7f9 fd00 	bl	8000b08 <__aeabi_dcmpeq>
 8007108:	b9d8      	cbnz	r0, 8007142 <_printf_float+0x432>
 800710a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800710c:	f108 0201 	add.w	r2, r8, #1
 8007110:	3b01      	subs	r3, #1
 8007112:	4631      	mov	r1, r6
 8007114:	4628      	mov	r0, r5
 8007116:	47b8      	blx	r7
 8007118:	3001      	adds	r0, #1
 800711a:	d10e      	bne.n	800713a <_printf_float+0x42a>
 800711c:	e659      	b.n	8006dd2 <_printf_float+0xc2>
 800711e:	2301      	movs	r3, #1
 8007120:	4652      	mov	r2, sl
 8007122:	4631      	mov	r1, r6
 8007124:	4628      	mov	r0, r5
 8007126:	47b8      	blx	r7
 8007128:	3001      	adds	r0, #1
 800712a:	f43f ae52 	beq.w	8006dd2 <_printf_float+0xc2>
 800712e:	f108 0801 	add.w	r8, r8, #1
 8007132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007134:	3b01      	subs	r3, #1
 8007136:	4543      	cmp	r3, r8
 8007138:	dcf1      	bgt.n	800711e <_printf_float+0x40e>
 800713a:	464b      	mov	r3, r9
 800713c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007140:	e6dc      	b.n	8006efc <_printf_float+0x1ec>
 8007142:	f04f 0800 	mov.w	r8, #0
 8007146:	f104 0a1a 	add.w	sl, r4, #26
 800714a:	e7f2      	b.n	8007132 <_printf_float+0x422>
 800714c:	2301      	movs	r3, #1
 800714e:	4642      	mov	r2, r8
 8007150:	e7df      	b.n	8007112 <_printf_float+0x402>
 8007152:	2301      	movs	r3, #1
 8007154:	464a      	mov	r2, r9
 8007156:	4631      	mov	r1, r6
 8007158:	4628      	mov	r0, r5
 800715a:	47b8      	blx	r7
 800715c:	3001      	adds	r0, #1
 800715e:	f43f ae38 	beq.w	8006dd2 <_printf_float+0xc2>
 8007162:	f108 0801 	add.w	r8, r8, #1
 8007166:	68e3      	ldr	r3, [r4, #12]
 8007168:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800716a:	1a5b      	subs	r3, r3, r1
 800716c:	4543      	cmp	r3, r8
 800716e:	dcf0      	bgt.n	8007152 <_printf_float+0x442>
 8007170:	e6fa      	b.n	8006f68 <_printf_float+0x258>
 8007172:	f04f 0800 	mov.w	r8, #0
 8007176:	f104 0919 	add.w	r9, r4, #25
 800717a:	e7f4      	b.n	8007166 <_printf_float+0x456>

0800717c <_printf_common>:
 800717c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007180:	4616      	mov	r6, r2
 8007182:	4699      	mov	r9, r3
 8007184:	688a      	ldr	r2, [r1, #8]
 8007186:	690b      	ldr	r3, [r1, #16]
 8007188:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800718c:	4293      	cmp	r3, r2
 800718e:	bfb8      	it	lt
 8007190:	4613      	movlt	r3, r2
 8007192:	6033      	str	r3, [r6, #0]
 8007194:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007198:	4607      	mov	r7, r0
 800719a:	460c      	mov	r4, r1
 800719c:	b10a      	cbz	r2, 80071a2 <_printf_common+0x26>
 800719e:	3301      	adds	r3, #1
 80071a0:	6033      	str	r3, [r6, #0]
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	0699      	lsls	r1, r3, #26
 80071a6:	bf42      	ittt	mi
 80071a8:	6833      	ldrmi	r3, [r6, #0]
 80071aa:	3302      	addmi	r3, #2
 80071ac:	6033      	strmi	r3, [r6, #0]
 80071ae:	6825      	ldr	r5, [r4, #0]
 80071b0:	f015 0506 	ands.w	r5, r5, #6
 80071b4:	d106      	bne.n	80071c4 <_printf_common+0x48>
 80071b6:	f104 0a19 	add.w	sl, r4, #25
 80071ba:	68e3      	ldr	r3, [r4, #12]
 80071bc:	6832      	ldr	r2, [r6, #0]
 80071be:	1a9b      	subs	r3, r3, r2
 80071c0:	42ab      	cmp	r3, r5
 80071c2:	dc26      	bgt.n	8007212 <_printf_common+0x96>
 80071c4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071c8:	1e13      	subs	r3, r2, #0
 80071ca:	6822      	ldr	r2, [r4, #0]
 80071cc:	bf18      	it	ne
 80071ce:	2301      	movne	r3, #1
 80071d0:	0692      	lsls	r2, r2, #26
 80071d2:	d42b      	bmi.n	800722c <_printf_common+0xb0>
 80071d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071d8:	4649      	mov	r1, r9
 80071da:	4638      	mov	r0, r7
 80071dc:	47c0      	blx	r8
 80071de:	3001      	adds	r0, #1
 80071e0:	d01e      	beq.n	8007220 <_printf_common+0xa4>
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	68e5      	ldr	r5, [r4, #12]
 80071e6:	6832      	ldr	r2, [r6, #0]
 80071e8:	f003 0306 	and.w	r3, r3, #6
 80071ec:	2b04      	cmp	r3, #4
 80071ee:	bf08      	it	eq
 80071f0:	1aad      	subeq	r5, r5, r2
 80071f2:	68a3      	ldr	r3, [r4, #8]
 80071f4:	6922      	ldr	r2, [r4, #16]
 80071f6:	bf0c      	ite	eq
 80071f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071fc:	2500      	movne	r5, #0
 80071fe:	4293      	cmp	r3, r2
 8007200:	bfc4      	itt	gt
 8007202:	1a9b      	subgt	r3, r3, r2
 8007204:	18ed      	addgt	r5, r5, r3
 8007206:	2600      	movs	r6, #0
 8007208:	341a      	adds	r4, #26
 800720a:	42b5      	cmp	r5, r6
 800720c:	d11a      	bne.n	8007244 <_printf_common+0xc8>
 800720e:	2000      	movs	r0, #0
 8007210:	e008      	b.n	8007224 <_printf_common+0xa8>
 8007212:	2301      	movs	r3, #1
 8007214:	4652      	mov	r2, sl
 8007216:	4649      	mov	r1, r9
 8007218:	4638      	mov	r0, r7
 800721a:	47c0      	blx	r8
 800721c:	3001      	adds	r0, #1
 800721e:	d103      	bne.n	8007228 <_printf_common+0xac>
 8007220:	f04f 30ff 	mov.w	r0, #4294967295
 8007224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007228:	3501      	adds	r5, #1
 800722a:	e7c6      	b.n	80071ba <_printf_common+0x3e>
 800722c:	18e1      	adds	r1, r4, r3
 800722e:	1c5a      	adds	r2, r3, #1
 8007230:	2030      	movs	r0, #48	; 0x30
 8007232:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007236:	4422      	add	r2, r4
 8007238:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800723c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007240:	3302      	adds	r3, #2
 8007242:	e7c7      	b.n	80071d4 <_printf_common+0x58>
 8007244:	2301      	movs	r3, #1
 8007246:	4622      	mov	r2, r4
 8007248:	4649      	mov	r1, r9
 800724a:	4638      	mov	r0, r7
 800724c:	47c0      	blx	r8
 800724e:	3001      	adds	r0, #1
 8007250:	d0e6      	beq.n	8007220 <_printf_common+0xa4>
 8007252:	3601      	adds	r6, #1
 8007254:	e7d9      	b.n	800720a <_printf_common+0x8e>
	...

08007258 <_printf_i>:
 8007258:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800725c:	460c      	mov	r4, r1
 800725e:	4691      	mov	r9, r2
 8007260:	7e27      	ldrb	r7, [r4, #24]
 8007262:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007264:	2f78      	cmp	r7, #120	; 0x78
 8007266:	4680      	mov	r8, r0
 8007268:	469a      	mov	sl, r3
 800726a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800726e:	d807      	bhi.n	8007280 <_printf_i+0x28>
 8007270:	2f62      	cmp	r7, #98	; 0x62
 8007272:	d80a      	bhi.n	800728a <_printf_i+0x32>
 8007274:	2f00      	cmp	r7, #0
 8007276:	f000 80d8 	beq.w	800742a <_printf_i+0x1d2>
 800727a:	2f58      	cmp	r7, #88	; 0x58
 800727c:	f000 80a3 	beq.w	80073c6 <_printf_i+0x16e>
 8007280:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007284:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007288:	e03a      	b.n	8007300 <_printf_i+0xa8>
 800728a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800728e:	2b15      	cmp	r3, #21
 8007290:	d8f6      	bhi.n	8007280 <_printf_i+0x28>
 8007292:	a001      	add	r0, pc, #4	; (adr r0, 8007298 <_printf_i+0x40>)
 8007294:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007298:	080072f1 	.word	0x080072f1
 800729c:	08007305 	.word	0x08007305
 80072a0:	08007281 	.word	0x08007281
 80072a4:	08007281 	.word	0x08007281
 80072a8:	08007281 	.word	0x08007281
 80072ac:	08007281 	.word	0x08007281
 80072b0:	08007305 	.word	0x08007305
 80072b4:	08007281 	.word	0x08007281
 80072b8:	08007281 	.word	0x08007281
 80072bc:	08007281 	.word	0x08007281
 80072c0:	08007281 	.word	0x08007281
 80072c4:	08007411 	.word	0x08007411
 80072c8:	08007335 	.word	0x08007335
 80072cc:	080073f3 	.word	0x080073f3
 80072d0:	08007281 	.word	0x08007281
 80072d4:	08007281 	.word	0x08007281
 80072d8:	08007433 	.word	0x08007433
 80072dc:	08007281 	.word	0x08007281
 80072e0:	08007335 	.word	0x08007335
 80072e4:	08007281 	.word	0x08007281
 80072e8:	08007281 	.word	0x08007281
 80072ec:	080073fb 	.word	0x080073fb
 80072f0:	680b      	ldr	r3, [r1, #0]
 80072f2:	1d1a      	adds	r2, r3, #4
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	600a      	str	r2, [r1, #0]
 80072f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007300:	2301      	movs	r3, #1
 8007302:	e0a3      	b.n	800744c <_printf_i+0x1f4>
 8007304:	6825      	ldr	r5, [r4, #0]
 8007306:	6808      	ldr	r0, [r1, #0]
 8007308:	062e      	lsls	r6, r5, #24
 800730a:	f100 0304 	add.w	r3, r0, #4
 800730e:	d50a      	bpl.n	8007326 <_printf_i+0xce>
 8007310:	6805      	ldr	r5, [r0, #0]
 8007312:	600b      	str	r3, [r1, #0]
 8007314:	2d00      	cmp	r5, #0
 8007316:	da03      	bge.n	8007320 <_printf_i+0xc8>
 8007318:	232d      	movs	r3, #45	; 0x2d
 800731a:	426d      	negs	r5, r5
 800731c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007320:	485e      	ldr	r0, [pc, #376]	; (800749c <_printf_i+0x244>)
 8007322:	230a      	movs	r3, #10
 8007324:	e019      	b.n	800735a <_printf_i+0x102>
 8007326:	f015 0f40 	tst.w	r5, #64	; 0x40
 800732a:	6805      	ldr	r5, [r0, #0]
 800732c:	600b      	str	r3, [r1, #0]
 800732e:	bf18      	it	ne
 8007330:	b22d      	sxthne	r5, r5
 8007332:	e7ef      	b.n	8007314 <_printf_i+0xbc>
 8007334:	680b      	ldr	r3, [r1, #0]
 8007336:	6825      	ldr	r5, [r4, #0]
 8007338:	1d18      	adds	r0, r3, #4
 800733a:	6008      	str	r0, [r1, #0]
 800733c:	0628      	lsls	r0, r5, #24
 800733e:	d501      	bpl.n	8007344 <_printf_i+0xec>
 8007340:	681d      	ldr	r5, [r3, #0]
 8007342:	e002      	b.n	800734a <_printf_i+0xf2>
 8007344:	0669      	lsls	r1, r5, #25
 8007346:	d5fb      	bpl.n	8007340 <_printf_i+0xe8>
 8007348:	881d      	ldrh	r5, [r3, #0]
 800734a:	4854      	ldr	r0, [pc, #336]	; (800749c <_printf_i+0x244>)
 800734c:	2f6f      	cmp	r7, #111	; 0x6f
 800734e:	bf0c      	ite	eq
 8007350:	2308      	moveq	r3, #8
 8007352:	230a      	movne	r3, #10
 8007354:	2100      	movs	r1, #0
 8007356:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800735a:	6866      	ldr	r6, [r4, #4]
 800735c:	60a6      	str	r6, [r4, #8]
 800735e:	2e00      	cmp	r6, #0
 8007360:	bfa2      	ittt	ge
 8007362:	6821      	ldrge	r1, [r4, #0]
 8007364:	f021 0104 	bicge.w	r1, r1, #4
 8007368:	6021      	strge	r1, [r4, #0]
 800736a:	b90d      	cbnz	r5, 8007370 <_printf_i+0x118>
 800736c:	2e00      	cmp	r6, #0
 800736e:	d04d      	beq.n	800740c <_printf_i+0x1b4>
 8007370:	4616      	mov	r6, r2
 8007372:	fbb5 f1f3 	udiv	r1, r5, r3
 8007376:	fb03 5711 	mls	r7, r3, r1, r5
 800737a:	5dc7      	ldrb	r7, [r0, r7]
 800737c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007380:	462f      	mov	r7, r5
 8007382:	42bb      	cmp	r3, r7
 8007384:	460d      	mov	r5, r1
 8007386:	d9f4      	bls.n	8007372 <_printf_i+0x11a>
 8007388:	2b08      	cmp	r3, #8
 800738a:	d10b      	bne.n	80073a4 <_printf_i+0x14c>
 800738c:	6823      	ldr	r3, [r4, #0]
 800738e:	07df      	lsls	r7, r3, #31
 8007390:	d508      	bpl.n	80073a4 <_printf_i+0x14c>
 8007392:	6923      	ldr	r3, [r4, #16]
 8007394:	6861      	ldr	r1, [r4, #4]
 8007396:	4299      	cmp	r1, r3
 8007398:	bfde      	ittt	le
 800739a:	2330      	movle	r3, #48	; 0x30
 800739c:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073a0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80073a4:	1b92      	subs	r2, r2, r6
 80073a6:	6122      	str	r2, [r4, #16]
 80073a8:	f8cd a000 	str.w	sl, [sp]
 80073ac:	464b      	mov	r3, r9
 80073ae:	aa03      	add	r2, sp, #12
 80073b0:	4621      	mov	r1, r4
 80073b2:	4640      	mov	r0, r8
 80073b4:	f7ff fee2 	bl	800717c <_printf_common>
 80073b8:	3001      	adds	r0, #1
 80073ba:	d14c      	bne.n	8007456 <_printf_i+0x1fe>
 80073bc:	f04f 30ff 	mov.w	r0, #4294967295
 80073c0:	b004      	add	sp, #16
 80073c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073c6:	4835      	ldr	r0, [pc, #212]	; (800749c <_printf_i+0x244>)
 80073c8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	680e      	ldr	r6, [r1, #0]
 80073d0:	061f      	lsls	r7, r3, #24
 80073d2:	f856 5b04 	ldr.w	r5, [r6], #4
 80073d6:	600e      	str	r6, [r1, #0]
 80073d8:	d514      	bpl.n	8007404 <_printf_i+0x1ac>
 80073da:	07d9      	lsls	r1, r3, #31
 80073dc:	bf44      	itt	mi
 80073de:	f043 0320 	orrmi.w	r3, r3, #32
 80073e2:	6023      	strmi	r3, [r4, #0]
 80073e4:	b91d      	cbnz	r5, 80073ee <_printf_i+0x196>
 80073e6:	6823      	ldr	r3, [r4, #0]
 80073e8:	f023 0320 	bic.w	r3, r3, #32
 80073ec:	6023      	str	r3, [r4, #0]
 80073ee:	2310      	movs	r3, #16
 80073f0:	e7b0      	b.n	8007354 <_printf_i+0xfc>
 80073f2:	6823      	ldr	r3, [r4, #0]
 80073f4:	f043 0320 	orr.w	r3, r3, #32
 80073f8:	6023      	str	r3, [r4, #0]
 80073fa:	2378      	movs	r3, #120	; 0x78
 80073fc:	4828      	ldr	r0, [pc, #160]	; (80074a0 <_printf_i+0x248>)
 80073fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007402:	e7e3      	b.n	80073cc <_printf_i+0x174>
 8007404:	065e      	lsls	r6, r3, #25
 8007406:	bf48      	it	mi
 8007408:	b2ad      	uxthmi	r5, r5
 800740a:	e7e6      	b.n	80073da <_printf_i+0x182>
 800740c:	4616      	mov	r6, r2
 800740e:	e7bb      	b.n	8007388 <_printf_i+0x130>
 8007410:	680b      	ldr	r3, [r1, #0]
 8007412:	6826      	ldr	r6, [r4, #0]
 8007414:	6960      	ldr	r0, [r4, #20]
 8007416:	1d1d      	adds	r5, r3, #4
 8007418:	600d      	str	r5, [r1, #0]
 800741a:	0635      	lsls	r5, r6, #24
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	d501      	bpl.n	8007424 <_printf_i+0x1cc>
 8007420:	6018      	str	r0, [r3, #0]
 8007422:	e002      	b.n	800742a <_printf_i+0x1d2>
 8007424:	0671      	lsls	r1, r6, #25
 8007426:	d5fb      	bpl.n	8007420 <_printf_i+0x1c8>
 8007428:	8018      	strh	r0, [r3, #0]
 800742a:	2300      	movs	r3, #0
 800742c:	6123      	str	r3, [r4, #16]
 800742e:	4616      	mov	r6, r2
 8007430:	e7ba      	b.n	80073a8 <_printf_i+0x150>
 8007432:	680b      	ldr	r3, [r1, #0]
 8007434:	1d1a      	adds	r2, r3, #4
 8007436:	600a      	str	r2, [r1, #0]
 8007438:	681e      	ldr	r6, [r3, #0]
 800743a:	6862      	ldr	r2, [r4, #4]
 800743c:	2100      	movs	r1, #0
 800743e:	4630      	mov	r0, r6
 8007440:	f7f8 feee 	bl	8000220 <memchr>
 8007444:	b108      	cbz	r0, 800744a <_printf_i+0x1f2>
 8007446:	1b80      	subs	r0, r0, r6
 8007448:	6060      	str	r0, [r4, #4]
 800744a:	6863      	ldr	r3, [r4, #4]
 800744c:	6123      	str	r3, [r4, #16]
 800744e:	2300      	movs	r3, #0
 8007450:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007454:	e7a8      	b.n	80073a8 <_printf_i+0x150>
 8007456:	6923      	ldr	r3, [r4, #16]
 8007458:	4632      	mov	r2, r6
 800745a:	4649      	mov	r1, r9
 800745c:	4640      	mov	r0, r8
 800745e:	47d0      	blx	sl
 8007460:	3001      	adds	r0, #1
 8007462:	d0ab      	beq.n	80073bc <_printf_i+0x164>
 8007464:	6823      	ldr	r3, [r4, #0]
 8007466:	079b      	lsls	r3, r3, #30
 8007468:	d413      	bmi.n	8007492 <_printf_i+0x23a>
 800746a:	68e0      	ldr	r0, [r4, #12]
 800746c:	9b03      	ldr	r3, [sp, #12]
 800746e:	4298      	cmp	r0, r3
 8007470:	bfb8      	it	lt
 8007472:	4618      	movlt	r0, r3
 8007474:	e7a4      	b.n	80073c0 <_printf_i+0x168>
 8007476:	2301      	movs	r3, #1
 8007478:	4632      	mov	r2, r6
 800747a:	4649      	mov	r1, r9
 800747c:	4640      	mov	r0, r8
 800747e:	47d0      	blx	sl
 8007480:	3001      	adds	r0, #1
 8007482:	d09b      	beq.n	80073bc <_printf_i+0x164>
 8007484:	3501      	adds	r5, #1
 8007486:	68e3      	ldr	r3, [r4, #12]
 8007488:	9903      	ldr	r1, [sp, #12]
 800748a:	1a5b      	subs	r3, r3, r1
 800748c:	42ab      	cmp	r3, r5
 800748e:	dcf2      	bgt.n	8007476 <_printf_i+0x21e>
 8007490:	e7eb      	b.n	800746a <_printf_i+0x212>
 8007492:	2500      	movs	r5, #0
 8007494:	f104 0619 	add.w	r6, r4, #25
 8007498:	e7f5      	b.n	8007486 <_printf_i+0x22e>
 800749a:	bf00      	nop
 800749c:	08009fe6 	.word	0x08009fe6
 80074a0:	08009ff7 	.word	0x08009ff7

080074a4 <setbuf>:
 80074a4:	2900      	cmp	r1, #0
 80074a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80074aa:	bf0c      	ite	eq
 80074ac:	2202      	moveq	r2, #2
 80074ae:	2200      	movne	r2, #0
 80074b0:	f000 b800 	b.w	80074b4 <setvbuf>

080074b4 <setvbuf>:
 80074b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80074b8:	461d      	mov	r5, r3
 80074ba:	4b5d      	ldr	r3, [pc, #372]	; (8007630 <setvbuf+0x17c>)
 80074bc:	681f      	ldr	r7, [r3, #0]
 80074be:	4604      	mov	r4, r0
 80074c0:	460e      	mov	r6, r1
 80074c2:	4690      	mov	r8, r2
 80074c4:	b127      	cbz	r7, 80074d0 <setvbuf+0x1c>
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	b913      	cbnz	r3, 80074d0 <setvbuf+0x1c>
 80074ca:	4638      	mov	r0, r7
 80074cc:	f001 f84a 	bl	8008564 <__sinit>
 80074d0:	4b58      	ldr	r3, [pc, #352]	; (8007634 <setvbuf+0x180>)
 80074d2:	429c      	cmp	r4, r3
 80074d4:	d167      	bne.n	80075a6 <setvbuf+0xf2>
 80074d6:	687c      	ldr	r4, [r7, #4]
 80074d8:	f1b8 0f02 	cmp.w	r8, #2
 80074dc:	d006      	beq.n	80074ec <setvbuf+0x38>
 80074de:	f1b8 0f01 	cmp.w	r8, #1
 80074e2:	f200 809f 	bhi.w	8007624 <setvbuf+0x170>
 80074e6:	2d00      	cmp	r5, #0
 80074e8:	f2c0 809c 	blt.w	8007624 <setvbuf+0x170>
 80074ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80074ee:	07db      	lsls	r3, r3, #31
 80074f0:	d405      	bmi.n	80074fe <setvbuf+0x4a>
 80074f2:	89a3      	ldrh	r3, [r4, #12]
 80074f4:	0598      	lsls	r0, r3, #22
 80074f6:	d402      	bmi.n	80074fe <setvbuf+0x4a>
 80074f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80074fa:	f001 f8d6 	bl	80086aa <__retarget_lock_acquire_recursive>
 80074fe:	4621      	mov	r1, r4
 8007500:	4638      	mov	r0, r7
 8007502:	f000 ff9b 	bl	800843c <_fflush_r>
 8007506:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007508:	b141      	cbz	r1, 800751c <setvbuf+0x68>
 800750a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800750e:	4299      	cmp	r1, r3
 8007510:	d002      	beq.n	8007518 <setvbuf+0x64>
 8007512:	4638      	mov	r0, r7
 8007514:	f001 fcd4 	bl	8008ec0 <_free_r>
 8007518:	2300      	movs	r3, #0
 800751a:	6363      	str	r3, [r4, #52]	; 0x34
 800751c:	2300      	movs	r3, #0
 800751e:	61a3      	str	r3, [r4, #24]
 8007520:	6063      	str	r3, [r4, #4]
 8007522:	89a3      	ldrh	r3, [r4, #12]
 8007524:	0619      	lsls	r1, r3, #24
 8007526:	d503      	bpl.n	8007530 <setvbuf+0x7c>
 8007528:	6921      	ldr	r1, [r4, #16]
 800752a:	4638      	mov	r0, r7
 800752c:	f001 fcc8 	bl	8008ec0 <_free_r>
 8007530:	89a3      	ldrh	r3, [r4, #12]
 8007532:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007536:	f023 0303 	bic.w	r3, r3, #3
 800753a:	f1b8 0f02 	cmp.w	r8, #2
 800753e:	81a3      	strh	r3, [r4, #12]
 8007540:	d06c      	beq.n	800761c <setvbuf+0x168>
 8007542:	ab01      	add	r3, sp, #4
 8007544:	466a      	mov	r2, sp
 8007546:	4621      	mov	r1, r4
 8007548:	4638      	mov	r0, r7
 800754a:	f001 f8b0 	bl	80086ae <__swhatbuf_r>
 800754e:	89a3      	ldrh	r3, [r4, #12]
 8007550:	4318      	orrs	r0, r3
 8007552:	81a0      	strh	r0, [r4, #12]
 8007554:	2d00      	cmp	r5, #0
 8007556:	d130      	bne.n	80075ba <setvbuf+0x106>
 8007558:	9d00      	ldr	r5, [sp, #0]
 800755a:	4628      	mov	r0, r5
 800755c:	f001 f90c 	bl	8008778 <malloc>
 8007560:	4606      	mov	r6, r0
 8007562:	2800      	cmp	r0, #0
 8007564:	d155      	bne.n	8007612 <setvbuf+0x15e>
 8007566:	f8dd 9000 	ldr.w	r9, [sp]
 800756a:	45a9      	cmp	r9, r5
 800756c:	d14a      	bne.n	8007604 <setvbuf+0x150>
 800756e:	f04f 35ff 	mov.w	r5, #4294967295
 8007572:	2200      	movs	r2, #0
 8007574:	60a2      	str	r2, [r4, #8]
 8007576:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800757a:	6022      	str	r2, [r4, #0]
 800757c:	6122      	str	r2, [r4, #16]
 800757e:	2201      	movs	r2, #1
 8007580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007584:	6162      	str	r2, [r4, #20]
 8007586:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007588:	f043 0302 	orr.w	r3, r3, #2
 800758c:	07d2      	lsls	r2, r2, #31
 800758e:	81a3      	strh	r3, [r4, #12]
 8007590:	d405      	bmi.n	800759e <setvbuf+0xea>
 8007592:	f413 7f00 	tst.w	r3, #512	; 0x200
 8007596:	d102      	bne.n	800759e <setvbuf+0xea>
 8007598:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800759a:	f001 f887 	bl	80086ac <__retarget_lock_release_recursive>
 800759e:	4628      	mov	r0, r5
 80075a0:	b003      	add	sp, #12
 80075a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80075a6:	4b24      	ldr	r3, [pc, #144]	; (8007638 <setvbuf+0x184>)
 80075a8:	429c      	cmp	r4, r3
 80075aa:	d101      	bne.n	80075b0 <setvbuf+0xfc>
 80075ac:	68bc      	ldr	r4, [r7, #8]
 80075ae:	e793      	b.n	80074d8 <setvbuf+0x24>
 80075b0:	4b22      	ldr	r3, [pc, #136]	; (800763c <setvbuf+0x188>)
 80075b2:	429c      	cmp	r4, r3
 80075b4:	bf08      	it	eq
 80075b6:	68fc      	ldreq	r4, [r7, #12]
 80075b8:	e78e      	b.n	80074d8 <setvbuf+0x24>
 80075ba:	2e00      	cmp	r6, #0
 80075bc:	d0cd      	beq.n	800755a <setvbuf+0xa6>
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	b913      	cbnz	r3, 80075c8 <setvbuf+0x114>
 80075c2:	4638      	mov	r0, r7
 80075c4:	f000 ffce 	bl	8008564 <__sinit>
 80075c8:	f1b8 0f01 	cmp.w	r8, #1
 80075cc:	bf08      	it	eq
 80075ce:	89a3      	ldrheq	r3, [r4, #12]
 80075d0:	6026      	str	r6, [r4, #0]
 80075d2:	bf04      	itt	eq
 80075d4:	f043 0301 	orreq.w	r3, r3, #1
 80075d8:	81a3      	strheq	r3, [r4, #12]
 80075da:	89a2      	ldrh	r2, [r4, #12]
 80075dc:	f012 0308 	ands.w	r3, r2, #8
 80075e0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80075e4:	d01c      	beq.n	8007620 <setvbuf+0x16c>
 80075e6:	07d3      	lsls	r3, r2, #31
 80075e8:	bf41      	itttt	mi
 80075ea:	2300      	movmi	r3, #0
 80075ec:	426d      	negmi	r5, r5
 80075ee:	60a3      	strmi	r3, [r4, #8]
 80075f0:	61a5      	strmi	r5, [r4, #24]
 80075f2:	bf58      	it	pl
 80075f4:	60a5      	strpl	r5, [r4, #8]
 80075f6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80075f8:	f015 0501 	ands.w	r5, r5, #1
 80075fc:	d115      	bne.n	800762a <setvbuf+0x176>
 80075fe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8007602:	e7c8      	b.n	8007596 <setvbuf+0xe2>
 8007604:	4648      	mov	r0, r9
 8007606:	f001 f8b7 	bl	8008778 <malloc>
 800760a:	4606      	mov	r6, r0
 800760c:	2800      	cmp	r0, #0
 800760e:	d0ae      	beq.n	800756e <setvbuf+0xba>
 8007610:	464d      	mov	r5, r9
 8007612:	89a3      	ldrh	r3, [r4, #12]
 8007614:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007618:	81a3      	strh	r3, [r4, #12]
 800761a:	e7d0      	b.n	80075be <setvbuf+0x10a>
 800761c:	2500      	movs	r5, #0
 800761e:	e7a8      	b.n	8007572 <setvbuf+0xbe>
 8007620:	60a3      	str	r3, [r4, #8]
 8007622:	e7e8      	b.n	80075f6 <setvbuf+0x142>
 8007624:	f04f 35ff 	mov.w	r5, #4294967295
 8007628:	e7b9      	b.n	800759e <setvbuf+0xea>
 800762a:	2500      	movs	r5, #0
 800762c:	e7b7      	b.n	800759e <setvbuf+0xea>
 800762e:	bf00      	nop
 8007630:	2000000c 	.word	0x2000000c
 8007634:	0800a0bc 	.word	0x0800a0bc
 8007638:	0800a0dc 	.word	0x0800a0dc
 800763c:	0800a09c 	.word	0x0800a09c

08007640 <quorem>:
 8007640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007644:	6903      	ldr	r3, [r0, #16]
 8007646:	690c      	ldr	r4, [r1, #16]
 8007648:	42a3      	cmp	r3, r4
 800764a:	4607      	mov	r7, r0
 800764c:	f2c0 8081 	blt.w	8007752 <quorem+0x112>
 8007650:	3c01      	subs	r4, #1
 8007652:	f101 0814 	add.w	r8, r1, #20
 8007656:	f100 0514 	add.w	r5, r0, #20
 800765a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800765e:	9301      	str	r3, [sp, #4]
 8007660:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007668:	3301      	adds	r3, #1
 800766a:	429a      	cmp	r2, r3
 800766c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007670:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007674:	fbb2 f6f3 	udiv	r6, r2, r3
 8007678:	d331      	bcc.n	80076de <quorem+0x9e>
 800767a:	f04f 0e00 	mov.w	lr, #0
 800767e:	4640      	mov	r0, r8
 8007680:	46ac      	mov	ip, r5
 8007682:	46f2      	mov	sl, lr
 8007684:	f850 2b04 	ldr.w	r2, [r0], #4
 8007688:	b293      	uxth	r3, r2
 800768a:	fb06 e303 	mla	r3, r6, r3, lr
 800768e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007692:	b29b      	uxth	r3, r3
 8007694:	ebaa 0303 	sub.w	r3, sl, r3
 8007698:	0c12      	lsrs	r2, r2, #16
 800769a:	f8dc a000 	ldr.w	sl, [ip]
 800769e:	fb06 e202 	mla	r2, r6, r2, lr
 80076a2:	fa13 f38a 	uxtah	r3, r3, sl
 80076a6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80076aa:	fa1f fa82 	uxth.w	sl, r2
 80076ae:	f8dc 2000 	ldr.w	r2, [ip]
 80076b2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80076b6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076c0:	4581      	cmp	r9, r0
 80076c2:	f84c 3b04 	str.w	r3, [ip], #4
 80076c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80076ca:	d2db      	bcs.n	8007684 <quorem+0x44>
 80076cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80076d0:	b92b      	cbnz	r3, 80076de <quorem+0x9e>
 80076d2:	9b01      	ldr	r3, [sp, #4]
 80076d4:	3b04      	subs	r3, #4
 80076d6:	429d      	cmp	r5, r3
 80076d8:	461a      	mov	r2, r3
 80076da:	d32e      	bcc.n	800773a <quorem+0xfa>
 80076dc:	613c      	str	r4, [r7, #16]
 80076de:	4638      	mov	r0, r7
 80076e0:	f001 fade 	bl	8008ca0 <__mcmp>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	db24      	blt.n	8007732 <quorem+0xf2>
 80076e8:	3601      	adds	r6, #1
 80076ea:	4628      	mov	r0, r5
 80076ec:	f04f 0c00 	mov.w	ip, #0
 80076f0:	f858 2b04 	ldr.w	r2, [r8], #4
 80076f4:	f8d0 e000 	ldr.w	lr, [r0]
 80076f8:	b293      	uxth	r3, r2
 80076fa:	ebac 0303 	sub.w	r3, ip, r3
 80076fe:	0c12      	lsrs	r2, r2, #16
 8007700:	fa13 f38e 	uxtah	r3, r3, lr
 8007704:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007708:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800770c:	b29b      	uxth	r3, r3
 800770e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007712:	45c1      	cmp	r9, r8
 8007714:	f840 3b04 	str.w	r3, [r0], #4
 8007718:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800771c:	d2e8      	bcs.n	80076f0 <quorem+0xb0>
 800771e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007722:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007726:	b922      	cbnz	r2, 8007732 <quorem+0xf2>
 8007728:	3b04      	subs	r3, #4
 800772a:	429d      	cmp	r5, r3
 800772c:	461a      	mov	r2, r3
 800772e:	d30a      	bcc.n	8007746 <quorem+0x106>
 8007730:	613c      	str	r4, [r7, #16]
 8007732:	4630      	mov	r0, r6
 8007734:	b003      	add	sp, #12
 8007736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800773a:	6812      	ldr	r2, [r2, #0]
 800773c:	3b04      	subs	r3, #4
 800773e:	2a00      	cmp	r2, #0
 8007740:	d1cc      	bne.n	80076dc <quorem+0x9c>
 8007742:	3c01      	subs	r4, #1
 8007744:	e7c7      	b.n	80076d6 <quorem+0x96>
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	3b04      	subs	r3, #4
 800774a:	2a00      	cmp	r2, #0
 800774c:	d1f0      	bne.n	8007730 <quorem+0xf0>
 800774e:	3c01      	subs	r4, #1
 8007750:	e7eb      	b.n	800772a <quorem+0xea>
 8007752:	2000      	movs	r0, #0
 8007754:	e7ee      	b.n	8007734 <quorem+0xf4>
	...

08007758 <_dtoa_r>:
 8007758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800775c:	ed2d 8b02 	vpush	{d8}
 8007760:	ec57 6b10 	vmov	r6, r7, d0
 8007764:	b095      	sub	sp, #84	; 0x54
 8007766:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007768:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800776c:	9105      	str	r1, [sp, #20]
 800776e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007772:	4604      	mov	r4, r0
 8007774:	9209      	str	r2, [sp, #36]	; 0x24
 8007776:	930f      	str	r3, [sp, #60]	; 0x3c
 8007778:	b975      	cbnz	r5, 8007798 <_dtoa_r+0x40>
 800777a:	2010      	movs	r0, #16
 800777c:	f000 fffc 	bl	8008778 <malloc>
 8007780:	4602      	mov	r2, r0
 8007782:	6260      	str	r0, [r4, #36]	; 0x24
 8007784:	b920      	cbnz	r0, 8007790 <_dtoa_r+0x38>
 8007786:	4bb2      	ldr	r3, [pc, #712]	; (8007a50 <_dtoa_r+0x2f8>)
 8007788:	21ea      	movs	r1, #234	; 0xea
 800778a:	48b2      	ldr	r0, [pc, #712]	; (8007a54 <_dtoa_r+0x2fc>)
 800778c:	f001 fca8 	bl	80090e0 <__assert_func>
 8007790:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007794:	6005      	str	r5, [r0, #0]
 8007796:	60c5      	str	r5, [r0, #12]
 8007798:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800779a:	6819      	ldr	r1, [r3, #0]
 800779c:	b151      	cbz	r1, 80077b4 <_dtoa_r+0x5c>
 800779e:	685a      	ldr	r2, [r3, #4]
 80077a0:	604a      	str	r2, [r1, #4]
 80077a2:	2301      	movs	r3, #1
 80077a4:	4093      	lsls	r3, r2
 80077a6:	608b      	str	r3, [r1, #8]
 80077a8:	4620      	mov	r0, r4
 80077aa:	f001 f83b 	bl	8008824 <_Bfree>
 80077ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077b0:	2200      	movs	r2, #0
 80077b2:	601a      	str	r2, [r3, #0]
 80077b4:	1e3b      	subs	r3, r7, #0
 80077b6:	bfb9      	ittee	lt
 80077b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80077bc:	9303      	strlt	r3, [sp, #12]
 80077be:	2300      	movge	r3, #0
 80077c0:	f8c8 3000 	strge.w	r3, [r8]
 80077c4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80077c8:	4ba3      	ldr	r3, [pc, #652]	; (8007a58 <_dtoa_r+0x300>)
 80077ca:	bfbc      	itt	lt
 80077cc:	2201      	movlt	r2, #1
 80077ce:	f8c8 2000 	strlt.w	r2, [r8]
 80077d2:	ea33 0309 	bics.w	r3, r3, r9
 80077d6:	d11b      	bne.n	8007810 <_dtoa_r+0xb8>
 80077d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80077da:	f242 730f 	movw	r3, #9999	; 0x270f
 80077de:	6013      	str	r3, [r2, #0]
 80077e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80077e4:	4333      	orrs	r3, r6
 80077e6:	f000 857a 	beq.w	80082de <_dtoa_r+0xb86>
 80077ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80077ec:	b963      	cbnz	r3, 8007808 <_dtoa_r+0xb0>
 80077ee:	4b9b      	ldr	r3, [pc, #620]	; (8007a5c <_dtoa_r+0x304>)
 80077f0:	e024      	b.n	800783c <_dtoa_r+0xe4>
 80077f2:	4b9b      	ldr	r3, [pc, #620]	; (8007a60 <_dtoa_r+0x308>)
 80077f4:	9300      	str	r3, [sp, #0]
 80077f6:	3308      	adds	r3, #8
 80077f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80077fa:	6013      	str	r3, [r2, #0]
 80077fc:	9800      	ldr	r0, [sp, #0]
 80077fe:	b015      	add	sp, #84	; 0x54
 8007800:	ecbd 8b02 	vpop	{d8}
 8007804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007808:	4b94      	ldr	r3, [pc, #592]	; (8007a5c <_dtoa_r+0x304>)
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	3303      	adds	r3, #3
 800780e:	e7f3      	b.n	80077f8 <_dtoa_r+0xa0>
 8007810:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007814:	2200      	movs	r2, #0
 8007816:	ec51 0b17 	vmov	r0, r1, d7
 800781a:	2300      	movs	r3, #0
 800781c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007820:	f7f9 f972 	bl	8000b08 <__aeabi_dcmpeq>
 8007824:	4680      	mov	r8, r0
 8007826:	b158      	cbz	r0, 8007840 <_dtoa_r+0xe8>
 8007828:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800782a:	2301      	movs	r3, #1
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 8551 	beq.w	80082d8 <_dtoa_r+0xb80>
 8007836:	488b      	ldr	r0, [pc, #556]	; (8007a64 <_dtoa_r+0x30c>)
 8007838:	6018      	str	r0, [r3, #0]
 800783a:	1e43      	subs	r3, r0, #1
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	e7dd      	b.n	80077fc <_dtoa_r+0xa4>
 8007840:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007844:	aa12      	add	r2, sp, #72	; 0x48
 8007846:	a913      	add	r1, sp, #76	; 0x4c
 8007848:	4620      	mov	r0, r4
 800784a:	f001 facd 	bl	8008de8 <__d2b>
 800784e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007852:	4683      	mov	fp, r0
 8007854:	2d00      	cmp	r5, #0
 8007856:	d07c      	beq.n	8007952 <_dtoa_r+0x1fa>
 8007858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800785a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800785e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007862:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007866:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800786a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800786e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007872:	4b7d      	ldr	r3, [pc, #500]	; (8007a68 <_dtoa_r+0x310>)
 8007874:	2200      	movs	r2, #0
 8007876:	4630      	mov	r0, r6
 8007878:	4639      	mov	r1, r7
 800787a:	f7f8 fd25 	bl	80002c8 <__aeabi_dsub>
 800787e:	a36e      	add	r3, pc, #440	; (adr r3, 8007a38 <_dtoa_r+0x2e0>)
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fed8 	bl	8000638 <__aeabi_dmul>
 8007888:	a36d      	add	r3, pc, #436	; (adr r3, 8007a40 <_dtoa_r+0x2e8>)
 800788a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788e:	f7f8 fd1d 	bl	80002cc <__adddf3>
 8007892:	4606      	mov	r6, r0
 8007894:	4628      	mov	r0, r5
 8007896:	460f      	mov	r7, r1
 8007898:	f7f8 fe64 	bl	8000564 <__aeabi_i2d>
 800789c:	a36a      	add	r3, pc, #424	; (adr r3, 8007a48 <_dtoa_r+0x2f0>)
 800789e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a2:	f7f8 fec9 	bl	8000638 <__aeabi_dmul>
 80078a6:	4602      	mov	r2, r0
 80078a8:	460b      	mov	r3, r1
 80078aa:	4630      	mov	r0, r6
 80078ac:	4639      	mov	r1, r7
 80078ae:	f7f8 fd0d 	bl	80002cc <__adddf3>
 80078b2:	4606      	mov	r6, r0
 80078b4:	460f      	mov	r7, r1
 80078b6:	f7f9 f96f 	bl	8000b98 <__aeabi_d2iz>
 80078ba:	2200      	movs	r2, #0
 80078bc:	4682      	mov	sl, r0
 80078be:	2300      	movs	r3, #0
 80078c0:	4630      	mov	r0, r6
 80078c2:	4639      	mov	r1, r7
 80078c4:	f7f9 f92a 	bl	8000b1c <__aeabi_dcmplt>
 80078c8:	b148      	cbz	r0, 80078de <_dtoa_r+0x186>
 80078ca:	4650      	mov	r0, sl
 80078cc:	f7f8 fe4a 	bl	8000564 <__aeabi_i2d>
 80078d0:	4632      	mov	r2, r6
 80078d2:	463b      	mov	r3, r7
 80078d4:	f7f9 f918 	bl	8000b08 <__aeabi_dcmpeq>
 80078d8:	b908      	cbnz	r0, 80078de <_dtoa_r+0x186>
 80078da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078de:	f1ba 0f16 	cmp.w	sl, #22
 80078e2:	d854      	bhi.n	800798e <_dtoa_r+0x236>
 80078e4:	4b61      	ldr	r3, [pc, #388]	; (8007a6c <_dtoa_r+0x314>)
 80078e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80078ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80078f2:	f7f9 f913 	bl	8000b1c <__aeabi_dcmplt>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	d04b      	beq.n	8007992 <_dtoa_r+0x23a>
 80078fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078fe:	2300      	movs	r3, #0
 8007900:	930e      	str	r3, [sp, #56]	; 0x38
 8007902:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007904:	1b5d      	subs	r5, r3, r5
 8007906:	1e6b      	subs	r3, r5, #1
 8007908:	9304      	str	r3, [sp, #16]
 800790a:	bf43      	ittte	mi
 800790c:	2300      	movmi	r3, #0
 800790e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007912:	9304      	strmi	r3, [sp, #16]
 8007914:	f04f 0800 	movpl.w	r8, #0
 8007918:	f1ba 0f00 	cmp.w	sl, #0
 800791c:	db3b      	blt.n	8007996 <_dtoa_r+0x23e>
 800791e:	9b04      	ldr	r3, [sp, #16]
 8007920:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007924:	4453      	add	r3, sl
 8007926:	9304      	str	r3, [sp, #16]
 8007928:	2300      	movs	r3, #0
 800792a:	9306      	str	r3, [sp, #24]
 800792c:	9b05      	ldr	r3, [sp, #20]
 800792e:	2b09      	cmp	r3, #9
 8007930:	d869      	bhi.n	8007a06 <_dtoa_r+0x2ae>
 8007932:	2b05      	cmp	r3, #5
 8007934:	bfc4      	itt	gt
 8007936:	3b04      	subgt	r3, #4
 8007938:	9305      	strgt	r3, [sp, #20]
 800793a:	9b05      	ldr	r3, [sp, #20]
 800793c:	f1a3 0302 	sub.w	r3, r3, #2
 8007940:	bfcc      	ite	gt
 8007942:	2500      	movgt	r5, #0
 8007944:	2501      	movle	r5, #1
 8007946:	2b03      	cmp	r3, #3
 8007948:	d869      	bhi.n	8007a1e <_dtoa_r+0x2c6>
 800794a:	e8df f003 	tbb	[pc, r3]
 800794e:	4e2c      	.short	0x4e2c
 8007950:	5a4c      	.short	0x5a4c
 8007952:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007956:	441d      	add	r5, r3
 8007958:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800795c:	2b20      	cmp	r3, #32
 800795e:	bfc1      	itttt	gt
 8007960:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007964:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007968:	fa09 f303 	lslgt.w	r3, r9, r3
 800796c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007970:	bfda      	itte	le
 8007972:	f1c3 0320 	rsble	r3, r3, #32
 8007976:	fa06 f003 	lslle.w	r0, r6, r3
 800797a:	4318      	orrgt	r0, r3
 800797c:	f7f8 fde2 	bl	8000544 <__aeabi_ui2d>
 8007980:	2301      	movs	r3, #1
 8007982:	4606      	mov	r6, r0
 8007984:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007988:	3d01      	subs	r5, #1
 800798a:	9310      	str	r3, [sp, #64]	; 0x40
 800798c:	e771      	b.n	8007872 <_dtoa_r+0x11a>
 800798e:	2301      	movs	r3, #1
 8007990:	e7b6      	b.n	8007900 <_dtoa_r+0x1a8>
 8007992:	900e      	str	r0, [sp, #56]	; 0x38
 8007994:	e7b5      	b.n	8007902 <_dtoa_r+0x1aa>
 8007996:	f1ca 0300 	rsb	r3, sl, #0
 800799a:	9306      	str	r3, [sp, #24]
 800799c:	2300      	movs	r3, #0
 800799e:	eba8 080a 	sub.w	r8, r8, sl
 80079a2:	930d      	str	r3, [sp, #52]	; 0x34
 80079a4:	e7c2      	b.n	800792c <_dtoa_r+0x1d4>
 80079a6:	2300      	movs	r3, #0
 80079a8:	9308      	str	r3, [sp, #32]
 80079aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	dc39      	bgt.n	8007a24 <_dtoa_r+0x2cc>
 80079b0:	f04f 0901 	mov.w	r9, #1
 80079b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80079b8:	464b      	mov	r3, r9
 80079ba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80079be:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80079c0:	2200      	movs	r2, #0
 80079c2:	6042      	str	r2, [r0, #4]
 80079c4:	2204      	movs	r2, #4
 80079c6:	f102 0614 	add.w	r6, r2, #20
 80079ca:	429e      	cmp	r6, r3
 80079cc:	6841      	ldr	r1, [r0, #4]
 80079ce:	d92f      	bls.n	8007a30 <_dtoa_r+0x2d8>
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 fee7 	bl	80087a4 <_Balloc>
 80079d6:	9000      	str	r0, [sp, #0]
 80079d8:	2800      	cmp	r0, #0
 80079da:	d14b      	bne.n	8007a74 <_dtoa_r+0x31c>
 80079dc:	4b24      	ldr	r3, [pc, #144]	; (8007a70 <_dtoa_r+0x318>)
 80079de:	4602      	mov	r2, r0
 80079e0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80079e4:	e6d1      	b.n	800778a <_dtoa_r+0x32>
 80079e6:	2301      	movs	r3, #1
 80079e8:	e7de      	b.n	80079a8 <_dtoa_r+0x250>
 80079ea:	2300      	movs	r3, #0
 80079ec:	9308      	str	r3, [sp, #32]
 80079ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079f0:	eb0a 0903 	add.w	r9, sl, r3
 80079f4:	f109 0301 	add.w	r3, r9, #1
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	9301      	str	r3, [sp, #4]
 80079fc:	bfb8      	it	lt
 80079fe:	2301      	movlt	r3, #1
 8007a00:	e7dd      	b.n	80079be <_dtoa_r+0x266>
 8007a02:	2301      	movs	r3, #1
 8007a04:	e7f2      	b.n	80079ec <_dtoa_r+0x294>
 8007a06:	2501      	movs	r5, #1
 8007a08:	2300      	movs	r3, #0
 8007a0a:	9305      	str	r3, [sp, #20]
 8007a0c:	9508      	str	r5, [sp, #32]
 8007a0e:	f04f 39ff 	mov.w	r9, #4294967295
 8007a12:	2200      	movs	r2, #0
 8007a14:	f8cd 9004 	str.w	r9, [sp, #4]
 8007a18:	2312      	movs	r3, #18
 8007a1a:	9209      	str	r2, [sp, #36]	; 0x24
 8007a1c:	e7cf      	b.n	80079be <_dtoa_r+0x266>
 8007a1e:	2301      	movs	r3, #1
 8007a20:	9308      	str	r3, [sp, #32]
 8007a22:	e7f4      	b.n	8007a0e <_dtoa_r+0x2b6>
 8007a24:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007a28:	f8cd 9004 	str.w	r9, [sp, #4]
 8007a2c:	464b      	mov	r3, r9
 8007a2e:	e7c6      	b.n	80079be <_dtoa_r+0x266>
 8007a30:	3101      	adds	r1, #1
 8007a32:	6041      	str	r1, [r0, #4]
 8007a34:	0052      	lsls	r2, r2, #1
 8007a36:	e7c6      	b.n	80079c6 <_dtoa_r+0x26e>
 8007a38:	636f4361 	.word	0x636f4361
 8007a3c:	3fd287a7 	.word	0x3fd287a7
 8007a40:	8b60c8b3 	.word	0x8b60c8b3
 8007a44:	3fc68a28 	.word	0x3fc68a28
 8007a48:	509f79fb 	.word	0x509f79fb
 8007a4c:	3fd34413 	.word	0x3fd34413
 8007a50:	0800a015 	.word	0x0800a015
 8007a54:	0800a02c 	.word	0x0800a02c
 8007a58:	7ff00000 	.word	0x7ff00000
 8007a5c:	0800a011 	.word	0x0800a011
 8007a60:	0800a008 	.word	0x0800a008
 8007a64:	08009fe5 	.word	0x08009fe5
 8007a68:	3ff80000 	.word	0x3ff80000
 8007a6c:	0800a188 	.word	0x0800a188
 8007a70:	0800a08b 	.word	0x0800a08b
 8007a74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007a76:	9a00      	ldr	r2, [sp, #0]
 8007a78:	601a      	str	r2, [r3, #0]
 8007a7a:	9b01      	ldr	r3, [sp, #4]
 8007a7c:	2b0e      	cmp	r3, #14
 8007a7e:	f200 80ad 	bhi.w	8007bdc <_dtoa_r+0x484>
 8007a82:	2d00      	cmp	r5, #0
 8007a84:	f000 80aa 	beq.w	8007bdc <_dtoa_r+0x484>
 8007a88:	f1ba 0f00 	cmp.w	sl, #0
 8007a8c:	dd36      	ble.n	8007afc <_dtoa_r+0x3a4>
 8007a8e:	4ac3      	ldr	r2, [pc, #780]	; (8007d9c <_dtoa_r+0x644>)
 8007a90:	f00a 030f 	and.w	r3, sl, #15
 8007a94:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007a98:	ed93 7b00 	vldr	d7, [r3]
 8007a9c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007aa0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007aa4:	eeb0 8a47 	vmov.f32	s16, s14
 8007aa8:	eef0 8a67 	vmov.f32	s17, s15
 8007aac:	d016      	beq.n	8007adc <_dtoa_r+0x384>
 8007aae:	4bbc      	ldr	r3, [pc, #752]	; (8007da0 <_dtoa_r+0x648>)
 8007ab0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ab8:	f7f8 fee8 	bl	800088c <__aeabi_ddiv>
 8007abc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ac0:	f007 070f 	and.w	r7, r7, #15
 8007ac4:	2503      	movs	r5, #3
 8007ac6:	4eb6      	ldr	r6, [pc, #728]	; (8007da0 <_dtoa_r+0x648>)
 8007ac8:	b957      	cbnz	r7, 8007ae0 <_dtoa_r+0x388>
 8007aca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ace:	ec53 2b18 	vmov	r2, r3, d8
 8007ad2:	f7f8 fedb 	bl	800088c <__aeabi_ddiv>
 8007ad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ada:	e029      	b.n	8007b30 <_dtoa_r+0x3d8>
 8007adc:	2502      	movs	r5, #2
 8007ade:	e7f2      	b.n	8007ac6 <_dtoa_r+0x36e>
 8007ae0:	07f9      	lsls	r1, r7, #31
 8007ae2:	d508      	bpl.n	8007af6 <_dtoa_r+0x39e>
 8007ae4:	ec51 0b18 	vmov	r0, r1, d8
 8007ae8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007aec:	f7f8 fda4 	bl	8000638 <__aeabi_dmul>
 8007af0:	ec41 0b18 	vmov	d8, r0, r1
 8007af4:	3501      	adds	r5, #1
 8007af6:	107f      	asrs	r7, r7, #1
 8007af8:	3608      	adds	r6, #8
 8007afa:	e7e5      	b.n	8007ac8 <_dtoa_r+0x370>
 8007afc:	f000 80a6 	beq.w	8007c4c <_dtoa_r+0x4f4>
 8007b00:	f1ca 0600 	rsb	r6, sl, #0
 8007b04:	4ba5      	ldr	r3, [pc, #660]	; (8007d9c <_dtoa_r+0x644>)
 8007b06:	4fa6      	ldr	r7, [pc, #664]	; (8007da0 <_dtoa_r+0x648>)
 8007b08:	f006 020f 	and.w	r2, r6, #15
 8007b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b14:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007b18:	f7f8 fd8e 	bl	8000638 <__aeabi_dmul>
 8007b1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b20:	1136      	asrs	r6, r6, #4
 8007b22:	2300      	movs	r3, #0
 8007b24:	2502      	movs	r5, #2
 8007b26:	2e00      	cmp	r6, #0
 8007b28:	f040 8085 	bne.w	8007c36 <_dtoa_r+0x4de>
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1d2      	bne.n	8007ad6 <_dtoa_r+0x37e>
 8007b30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	f000 808c 	beq.w	8007c50 <_dtoa_r+0x4f8>
 8007b38:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b3c:	4b99      	ldr	r3, [pc, #612]	; (8007da4 <_dtoa_r+0x64c>)
 8007b3e:	2200      	movs	r2, #0
 8007b40:	4630      	mov	r0, r6
 8007b42:	4639      	mov	r1, r7
 8007b44:	f7f8 ffea 	bl	8000b1c <__aeabi_dcmplt>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	f000 8081 	beq.w	8007c50 <_dtoa_r+0x4f8>
 8007b4e:	9b01      	ldr	r3, [sp, #4]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d07d      	beq.n	8007c50 <_dtoa_r+0x4f8>
 8007b54:	f1b9 0f00 	cmp.w	r9, #0
 8007b58:	dd3c      	ble.n	8007bd4 <_dtoa_r+0x47c>
 8007b5a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007b5e:	9307      	str	r3, [sp, #28]
 8007b60:	2200      	movs	r2, #0
 8007b62:	4b91      	ldr	r3, [pc, #580]	; (8007da8 <_dtoa_r+0x650>)
 8007b64:	4630      	mov	r0, r6
 8007b66:	4639      	mov	r1, r7
 8007b68:	f7f8 fd66 	bl	8000638 <__aeabi_dmul>
 8007b6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b70:	3501      	adds	r5, #1
 8007b72:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007b76:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	f7f8 fcf2 	bl	8000564 <__aeabi_i2d>
 8007b80:	4632      	mov	r2, r6
 8007b82:	463b      	mov	r3, r7
 8007b84:	f7f8 fd58 	bl	8000638 <__aeabi_dmul>
 8007b88:	4b88      	ldr	r3, [pc, #544]	; (8007dac <_dtoa_r+0x654>)
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f7f8 fb9e 	bl	80002cc <__adddf3>
 8007b90:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007b94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b98:	9303      	str	r3, [sp, #12]
 8007b9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d15c      	bne.n	8007c5a <_dtoa_r+0x502>
 8007ba0:	4b83      	ldr	r3, [pc, #524]	; (8007db0 <_dtoa_r+0x658>)
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	4630      	mov	r0, r6
 8007ba6:	4639      	mov	r1, r7
 8007ba8:	f7f8 fb8e 	bl	80002c8 <__aeabi_dsub>
 8007bac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007bb0:	4606      	mov	r6, r0
 8007bb2:	460f      	mov	r7, r1
 8007bb4:	f7f8 ffd0 	bl	8000b58 <__aeabi_dcmpgt>
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	f040 8296 	bne.w	80080ea <_dtoa_r+0x992>
 8007bbe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007bc8:	4639      	mov	r1, r7
 8007bca:	f7f8 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 8007bce:	2800      	cmp	r0, #0
 8007bd0:	f040 8288 	bne.w	80080e4 <_dtoa_r+0x98c>
 8007bd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007bd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007bdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	f2c0 8158 	blt.w	8007e94 <_dtoa_r+0x73c>
 8007be4:	f1ba 0f0e 	cmp.w	sl, #14
 8007be8:	f300 8154 	bgt.w	8007e94 <_dtoa_r+0x73c>
 8007bec:	4b6b      	ldr	r3, [pc, #428]	; (8007d9c <_dtoa_r+0x644>)
 8007bee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007bf2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f280 80e3 	bge.w	8007dc4 <_dtoa_r+0x66c>
 8007bfe:	9b01      	ldr	r3, [sp, #4]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f300 80df 	bgt.w	8007dc4 <_dtoa_r+0x66c>
 8007c06:	f040 826d 	bne.w	80080e4 <_dtoa_r+0x98c>
 8007c0a:	4b69      	ldr	r3, [pc, #420]	; (8007db0 <_dtoa_r+0x658>)
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	4640      	mov	r0, r8
 8007c10:	4649      	mov	r1, r9
 8007c12:	f7f8 fd11 	bl	8000638 <__aeabi_dmul>
 8007c16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c1a:	f7f8 ff93 	bl	8000b44 <__aeabi_dcmpge>
 8007c1e:	9e01      	ldr	r6, [sp, #4]
 8007c20:	4637      	mov	r7, r6
 8007c22:	2800      	cmp	r0, #0
 8007c24:	f040 8243 	bne.w	80080ae <_dtoa_r+0x956>
 8007c28:	9d00      	ldr	r5, [sp, #0]
 8007c2a:	2331      	movs	r3, #49	; 0x31
 8007c2c:	f805 3b01 	strb.w	r3, [r5], #1
 8007c30:	f10a 0a01 	add.w	sl, sl, #1
 8007c34:	e23f      	b.n	80080b6 <_dtoa_r+0x95e>
 8007c36:	07f2      	lsls	r2, r6, #31
 8007c38:	d505      	bpl.n	8007c46 <_dtoa_r+0x4ee>
 8007c3a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c3e:	f7f8 fcfb 	bl	8000638 <__aeabi_dmul>
 8007c42:	3501      	adds	r5, #1
 8007c44:	2301      	movs	r3, #1
 8007c46:	1076      	asrs	r6, r6, #1
 8007c48:	3708      	adds	r7, #8
 8007c4a:	e76c      	b.n	8007b26 <_dtoa_r+0x3ce>
 8007c4c:	2502      	movs	r5, #2
 8007c4e:	e76f      	b.n	8007b30 <_dtoa_r+0x3d8>
 8007c50:	9b01      	ldr	r3, [sp, #4]
 8007c52:	f8cd a01c 	str.w	sl, [sp, #28]
 8007c56:	930c      	str	r3, [sp, #48]	; 0x30
 8007c58:	e78d      	b.n	8007b76 <_dtoa_r+0x41e>
 8007c5a:	9900      	ldr	r1, [sp, #0]
 8007c5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c5e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c60:	4b4e      	ldr	r3, [pc, #312]	; (8007d9c <_dtoa_r+0x644>)
 8007c62:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007c66:	4401      	add	r1, r0
 8007c68:	9102      	str	r1, [sp, #8]
 8007c6a:	9908      	ldr	r1, [sp, #32]
 8007c6c:	eeb0 8a47 	vmov.f32	s16, s14
 8007c70:	eef0 8a67 	vmov.f32	s17, s15
 8007c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007c7c:	2900      	cmp	r1, #0
 8007c7e:	d045      	beq.n	8007d0c <_dtoa_r+0x5b4>
 8007c80:	494c      	ldr	r1, [pc, #304]	; (8007db4 <_dtoa_r+0x65c>)
 8007c82:	2000      	movs	r0, #0
 8007c84:	f7f8 fe02 	bl	800088c <__aeabi_ddiv>
 8007c88:	ec53 2b18 	vmov	r2, r3, d8
 8007c8c:	f7f8 fb1c 	bl	80002c8 <__aeabi_dsub>
 8007c90:	9d00      	ldr	r5, [sp, #0]
 8007c92:	ec41 0b18 	vmov	d8, r0, r1
 8007c96:	4639      	mov	r1, r7
 8007c98:	4630      	mov	r0, r6
 8007c9a:	f7f8 ff7d 	bl	8000b98 <__aeabi_d2iz>
 8007c9e:	900c      	str	r0, [sp, #48]	; 0x30
 8007ca0:	f7f8 fc60 	bl	8000564 <__aeabi_i2d>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4630      	mov	r0, r6
 8007caa:	4639      	mov	r1, r7
 8007cac:	f7f8 fb0c 	bl	80002c8 <__aeabi_dsub>
 8007cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cb2:	3330      	adds	r3, #48	; 0x30
 8007cb4:	f805 3b01 	strb.w	r3, [r5], #1
 8007cb8:	ec53 2b18 	vmov	r2, r3, d8
 8007cbc:	4606      	mov	r6, r0
 8007cbe:	460f      	mov	r7, r1
 8007cc0:	f7f8 ff2c 	bl	8000b1c <__aeabi_dcmplt>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	d165      	bne.n	8007d94 <_dtoa_r+0x63c>
 8007cc8:	4632      	mov	r2, r6
 8007cca:	463b      	mov	r3, r7
 8007ccc:	4935      	ldr	r1, [pc, #212]	; (8007da4 <_dtoa_r+0x64c>)
 8007cce:	2000      	movs	r0, #0
 8007cd0:	f7f8 fafa 	bl	80002c8 <__aeabi_dsub>
 8007cd4:	ec53 2b18 	vmov	r2, r3, d8
 8007cd8:	f7f8 ff20 	bl	8000b1c <__aeabi_dcmplt>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	f040 80b9 	bne.w	8007e54 <_dtoa_r+0x6fc>
 8007ce2:	9b02      	ldr	r3, [sp, #8]
 8007ce4:	429d      	cmp	r5, r3
 8007ce6:	f43f af75 	beq.w	8007bd4 <_dtoa_r+0x47c>
 8007cea:	4b2f      	ldr	r3, [pc, #188]	; (8007da8 <_dtoa_r+0x650>)
 8007cec:	ec51 0b18 	vmov	r0, r1, d8
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f7f8 fca1 	bl	8000638 <__aeabi_dmul>
 8007cf6:	4b2c      	ldr	r3, [pc, #176]	; (8007da8 <_dtoa_r+0x650>)
 8007cf8:	ec41 0b18 	vmov	d8, r0, r1
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	4630      	mov	r0, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	f7f8 fc99 	bl	8000638 <__aeabi_dmul>
 8007d06:	4606      	mov	r6, r0
 8007d08:	460f      	mov	r7, r1
 8007d0a:	e7c4      	b.n	8007c96 <_dtoa_r+0x53e>
 8007d0c:	ec51 0b17 	vmov	r0, r1, d7
 8007d10:	f7f8 fc92 	bl	8000638 <__aeabi_dmul>
 8007d14:	9b02      	ldr	r3, [sp, #8]
 8007d16:	9d00      	ldr	r5, [sp, #0]
 8007d18:	930c      	str	r3, [sp, #48]	; 0x30
 8007d1a:	ec41 0b18 	vmov	d8, r0, r1
 8007d1e:	4639      	mov	r1, r7
 8007d20:	4630      	mov	r0, r6
 8007d22:	f7f8 ff39 	bl	8000b98 <__aeabi_d2iz>
 8007d26:	9011      	str	r0, [sp, #68]	; 0x44
 8007d28:	f7f8 fc1c 	bl	8000564 <__aeabi_i2d>
 8007d2c:	4602      	mov	r2, r0
 8007d2e:	460b      	mov	r3, r1
 8007d30:	4630      	mov	r0, r6
 8007d32:	4639      	mov	r1, r7
 8007d34:	f7f8 fac8 	bl	80002c8 <__aeabi_dsub>
 8007d38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d3a:	3330      	adds	r3, #48	; 0x30
 8007d3c:	f805 3b01 	strb.w	r3, [r5], #1
 8007d40:	9b02      	ldr	r3, [sp, #8]
 8007d42:	429d      	cmp	r5, r3
 8007d44:	4606      	mov	r6, r0
 8007d46:	460f      	mov	r7, r1
 8007d48:	f04f 0200 	mov.w	r2, #0
 8007d4c:	d134      	bne.n	8007db8 <_dtoa_r+0x660>
 8007d4e:	4b19      	ldr	r3, [pc, #100]	; (8007db4 <_dtoa_r+0x65c>)
 8007d50:	ec51 0b18 	vmov	r0, r1, d8
 8007d54:	f7f8 faba 	bl	80002cc <__adddf3>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	4639      	mov	r1, r7
 8007d60:	f7f8 fefa 	bl	8000b58 <__aeabi_dcmpgt>
 8007d64:	2800      	cmp	r0, #0
 8007d66:	d175      	bne.n	8007e54 <_dtoa_r+0x6fc>
 8007d68:	ec53 2b18 	vmov	r2, r3, d8
 8007d6c:	4911      	ldr	r1, [pc, #68]	; (8007db4 <_dtoa_r+0x65c>)
 8007d6e:	2000      	movs	r0, #0
 8007d70:	f7f8 faaa 	bl	80002c8 <__aeabi_dsub>
 8007d74:	4602      	mov	r2, r0
 8007d76:	460b      	mov	r3, r1
 8007d78:	4630      	mov	r0, r6
 8007d7a:	4639      	mov	r1, r7
 8007d7c:	f7f8 fece 	bl	8000b1c <__aeabi_dcmplt>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	f43f af27 	beq.w	8007bd4 <_dtoa_r+0x47c>
 8007d86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d88:	1e6b      	subs	r3, r5, #1
 8007d8a:	930c      	str	r3, [sp, #48]	; 0x30
 8007d8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007d90:	2b30      	cmp	r3, #48	; 0x30
 8007d92:	d0f8      	beq.n	8007d86 <_dtoa_r+0x62e>
 8007d94:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007d98:	e04a      	b.n	8007e30 <_dtoa_r+0x6d8>
 8007d9a:	bf00      	nop
 8007d9c:	0800a188 	.word	0x0800a188
 8007da0:	0800a160 	.word	0x0800a160
 8007da4:	3ff00000 	.word	0x3ff00000
 8007da8:	40240000 	.word	0x40240000
 8007dac:	401c0000 	.word	0x401c0000
 8007db0:	40140000 	.word	0x40140000
 8007db4:	3fe00000 	.word	0x3fe00000
 8007db8:	4baf      	ldr	r3, [pc, #700]	; (8008078 <_dtoa_r+0x920>)
 8007dba:	f7f8 fc3d 	bl	8000638 <__aeabi_dmul>
 8007dbe:	4606      	mov	r6, r0
 8007dc0:	460f      	mov	r7, r1
 8007dc2:	e7ac      	b.n	8007d1e <_dtoa_r+0x5c6>
 8007dc4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007dc8:	9d00      	ldr	r5, [sp, #0]
 8007dca:	4642      	mov	r2, r8
 8007dcc:	464b      	mov	r3, r9
 8007dce:	4630      	mov	r0, r6
 8007dd0:	4639      	mov	r1, r7
 8007dd2:	f7f8 fd5b 	bl	800088c <__aeabi_ddiv>
 8007dd6:	f7f8 fedf 	bl	8000b98 <__aeabi_d2iz>
 8007dda:	9002      	str	r0, [sp, #8]
 8007ddc:	f7f8 fbc2 	bl	8000564 <__aeabi_i2d>
 8007de0:	4642      	mov	r2, r8
 8007de2:	464b      	mov	r3, r9
 8007de4:	f7f8 fc28 	bl	8000638 <__aeabi_dmul>
 8007de8:	4602      	mov	r2, r0
 8007dea:	460b      	mov	r3, r1
 8007dec:	4630      	mov	r0, r6
 8007dee:	4639      	mov	r1, r7
 8007df0:	f7f8 fa6a 	bl	80002c8 <__aeabi_dsub>
 8007df4:	9e02      	ldr	r6, [sp, #8]
 8007df6:	9f01      	ldr	r7, [sp, #4]
 8007df8:	3630      	adds	r6, #48	; 0x30
 8007dfa:	f805 6b01 	strb.w	r6, [r5], #1
 8007dfe:	9e00      	ldr	r6, [sp, #0]
 8007e00:	1bae      	subs	r6, r5, r6
 8007e02:	42b7      	cmp	r7, r6
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	d137      	bne.n	8007e7a <_dtoa_r+0x722>
 8007e0a:	f7f8 fa5f 	bl	80002cc <__adddf3>
 8007e0e:	4642      	mov	r2, r8
 8007e10:	464b      	mov	r3, r9
 8007e12:	4606      	mov	r6, r0
 8007e14:	460f      	mov	r7, r1
 8007e16:	f7f8 fe9f 	bl	8000b58 <__aeabi_dcmpgt>
 8007e1a:	b9c8      	cbnz	r0, 8007e50 <_dtoa_r+0x6f8>
 8007e1c:	4642      	mov	r2, r8
 8007e1e:	464b      	mov	r3, r9
 8007e20:	4630      	mov	r0, r6
 8007e22:	4639      	mov	r1, r7
 8007e24:	f7f8 fe70 	bl	8000b08 <__aeabi_dcmpeq>
 8007e28:	b110      	cbz	r0, 8007e30 <_dtoa_r+0x6d8>
 8007e2a:	9b02      	ldr	r3, [sp, #8]
 8007e2c:	07d9      	lsls	r1, r3, #31
 8007e2e:	d40f      	bmi.n	8007e50 <_dtoa_r+0x6f8>
 8007e30:	4620      	mov	r0, r4
 8007e32:	4659      	mov	r1, fp
 8007e34:	f000 fcf6 	bl	8008824 <_Bfree>
 8007e38:	2300      	movs	r3, #0
 8007e3a:	702b      	strb	r3, [r5, #0]
 8007e3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e3e:	f10a 0001 	add.w	r0, sl, #1
 8007e42:	6018      	str	r0, [r3, #0]
 8007e44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	f43f acd8 	beq.w	80077fc <_dtoa_r+0xa4>
 8007e4c:	601d      	str	r5, [r3, #0]
 8007e4e:	e4d5      	b.n	80077fc <_dtoa_r+0xa4>
 8007e50:	f8cd a01c 	str.w	sl, [sp, #28]
 8007e54:	462b      	mov	r3, r5
 8007e56:	461d      	mov	r5, r3
 8007e58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e5c:	2a39      	cmp	r2, #57	; 0x39
 8007e5e:	d108      	bne.n	8007e72 <_dtoa_r+0x71a>
 8007e60:	9a00      	ldr	r2, [sp, #0]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d1f7      	bne.n	8007e56 <_dtoa_r+0x6fe>
 8007e66:	9a07      	ldr	r2, [sp, #28]
 8007e68:	9900      	ldr	r1, [sp, #0]
 8007e6a:	3201      	adds	r2, #1
 8007e6c:	9207      	str	r2, [sp, #28]
 8007e6e:	2230      	movs	r2, #48	; 0x30
 8007e70:	700a      	strb	r2, [r1, #0]
 8007e72:	781a      	ldrb	r2, [r3, #0]
 8007e74:	3201      	adds	r2, #1
 8007e76:	701a      	strb	r2, [r3, #0]
 8007e78:	e78c      	b.n	8007d94 <_dtoa_r+0x63c>
 8007e7a:	4b7f      	ldr	r3, [pc, #508]	; (8008078 <_dtoa_r+0x920>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	f7f8 fbdb 	bl	8000638 <__aeabi_dmul>
 8007e82:	2200      	movs	r2, #0
 8007e84:	2300      	movs	r3, #0
 8007e86:	4606      	mov	r6, r0
 8007e88:	460f      	mov	r7, r1
 8007e8a:	f7f8 fe3d 	bl	8000b08 <__aeabi_dcmpeq>
 8007e8e:	2800      	cmp	r0, #0
 8007e90:	d09b      	beq.n	8007dca <_dtoa_r+0x672>
 8007e92:	e7cd      	b.n	8007e30 <_dtoa_r+0x6d8>
 8007e94:	9a08      	ldr	r2, [sp, #32]
 8007e96:	2a00      	cmp	r2, #0
 8007e98:	f000 80c4 	beq.w	8008024 <_dtoa_r+0x8cc>
 8007e9c:	9a05      	ldr	r2, [sp, #20]
 8007e9e:	2a01      	cmp	r2, #1
 8007ea0:	f300 80a8 	bgt.w	8007ff4 <_dtoa_r+0x89c>
 8007ea4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007ea6:	2a00      	cmp	r2, #0
 8007ea8:	f000 80a0 	beq.w	8007fec <_dtoa_r+0x894>
 8007eac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007eb0:	9e06      	ldr	r6, [sp, #24]
 8007eb2:	4645      	mov	r5, r8
 8007eb4:	9a04      	ldr	r2, [sp, #16]
 8007eb6:	2101      	movs	r1, #1
 8007eb8:	441a      	add	r2, r3
 8007eba:	4620      	mov	r0, r4
 8007ebc:	4498      	add	r8, r3
 8007ebe:	9204      	str	r2, [sp, #16]
 8007ec0:	f000 fd6c 	bl	800899c <__i2b>
 8007ec4:	4607      	mov	r7, r0
 8007ec6:	2d00      	cmp	r5, #0
 8007ec8:	dd0b      	ble.n	8007ee2 <_dtoa_r+0x78a>
 8007eca:	9b04      	ldr	r3, [sp, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	dd08      	ble.n	8007ee2 <_dtoa_r+0x78a>
 8007ed0:	42ab      	cmp	r3, r5
 8007ed2:	9a04      	ldr	r2, [sp, #16]
 8007ed4:	bfa8      	it	ge
 8007ed6:	462b      	movge	r3, r5
 8007ed8:	eba8 0803 	sub.w	r8, r8, r3
 8007edc:	1aed      	subs	r5, r5, r3
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	9304      	str	r3, [sp, #16]
 8007ee2:	9b06      	ldr	r3, [sp, #24]
 8007ee4:	b1fb      	cbz	r3, 8007f26 <_dtoa_r+0x7ce>
 8007ee6:	9b08      	ldr	r3, [sp, #32]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	f000 809f 	beq.w	800802c <_dtoa_r+0x8d4>
 8007eee:	2e00      	cmp	r6, #0
 8007ef0:	dd11      	ble.n	8007f16 <_dtoa_r+0x7be>
 8007ef2:	4639      	mov	r1, r7
 8007ef4:	4632      	mov	r2, r6
 8007ef6:	4620      	mov	r0, r4
 8007ef8:	f000 fe0c 	bl	8008b14 <__pow5mult>
 8007efc:	465a      	mov	r2, fp
 8007efe:	4601      	mov	r1, r0
 8007f00:	4607      	mov	r7, r0
 8007f02:	4620      	mov	r0, r4
 8007f04:	f000 fd60 	bl	80089c8 <__multiply>
 8007f08:	4659      	mov	r1, fp
 8007f0a:	9007      	str	r0, [sp, #28]
 8007f0c:	4620      	mov	r0, r4
 8007f0e:	f000 fc89 	bl	8008824 <_Bfree>
 8007f12:	9b07      	ldr	r3, [sp, #28]
 8007f14:	469b      	mov	fp, r3
 8007f16:	9b06      	ldr	r3, [sp, #24]
 8007f18:	1b9a      	subs	r2, r3, r6
 8007f1a:	d004      	beq.n	8007f26 <_dtoa_r+0x7ce>
 8007f1c:	4659      	mov	r1, fp
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f000 fdf8 	bl	8008b14 <__pow5mult>
 8007f24:	4683      	mov	fp, r0
 8007f26:	2101      	movs	r1, #1
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f000 fd37 	bl	800899c <__i2b>
 8007f2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	4606      	mov	r6, r0
 8007f34:	dd7c      	ble.n	8008030 <_dtoa_r+0x8d8>
 8007f36:	461a      	mov	r2, r3
 8007f38:	4601      	mov	r1, r0
 8007f3a:	4620      	mov	r0, r4
 8007f3c:	f000 fdea 	bl	8008b14 <__pow5mult>
 8007f40:	9b05      	ldr	r3, [sp, #20]
 8007f42:	2b01      	cmp	r3, #1
 8007f44:	4606      	mov	r6, r0
 8007f46:	dd76      	ble.n	8008036 <_dtoa_r+0x8de>
 8007f48:	2300      	movs	r3, #0
 8007f4a:	9306      	str	r3, [sp, #24]
 8007f4c:	6933      	ldr	r3, [r6, #16]
 8007f4e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007f52:	6918      	ldr	r0, [r3, #16]
 8007f54:	f000 fcd2 	bl	80088fc <__hi0bits>
 8007f58:	f1c0 0020 	rsb	r0, r0, #32
 8007f5c:	9b04      	ldr	r3, [sp, #16]
 8007f5e:	4418      	add	r0, r3
 8007f60:	f010 001f 	ands.w	r0, r0, #31
 8007f64:	f000 8086 	beq.w	8008074 <_dtoa_r+0x91c>
 8007f68:	f1c0 0320 	rsb	r3, r0, #32
 8007f6c:	2b04      	cmp	r3, #4
 8007f6e:	dd7f      	ble.n	8008070 <_dtoa_r+0x918>
 8007f70:	f1c0 001c 	rsb	r0, r0, #28
 8007f74:	9b04      	ldr	r3, [sp, #16]
 8007f76:	4403      	add	r3, r0
 8007f78:	4480      	add	r8, r0
 8007f7a:	4405      	add	r5, r0
 8007f7c:	9304      	str	r3, [sp, #16]
 8007f7e:	f1b8 0f00 	cmp.w	r8, #0
 8007f82:	dd05      	ble.n	8007f90 <_dtoa_r+0x838>
 8007f84:	4659      	mov	r1, fp
 8007f86:	4642      	mov	r2, r8
 8007f88:	4620      	mov	r0, r4
 8007f8a:	f000 fe1d 	bl	8008bc8 <__lshift>
 8007f8e:	4683      	mov	fp, r0
 8007f90:	9b04      	ldr	r3, [sp, #16]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	dd05      	ble.n	8007fa2 <_dtoa_r+0x84a>
 8007f96:	4631      	mov	r1, r6
 8007f98:	461a      	mov	r2, r3
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f000 fe14 	bl	8008bc8 <__lshift>
 8007fa0:	4606      	mov	r6, r0
 8007fa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d069      	beq.n	800807c <_dtoa_r+0x924>
 8007fa8:	4631      	mov	r1, r6
 8007faa:	4658      	mov	r0, fp
 8007fac:	f000 fe78 	bl	8008ca0 <__mcmp>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	da63      	bge.n	800807c <_dtoa_r+0x924>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	4659      	mov	r1, fp
 8007fb8:	220a      	movs	r2, #10
 8007fba:	4620      	mov	r0, r4
 8007fbc:	f000 fc54 	bl	8008868 <__multadd>
 8007fc0:	9b08      	ldr	r3, [sp, #32]
 8007fc2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fc6:	4683      	mov	fp, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	f000 818f 	beq.w	80082ec <_dtoa_r+0xb94>
 8007fce:	4639      	mov	r1, r7
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	220a      	movs	r2, #10
 8007fd4:	4620      	mov	r0, r4
 8007fd6:	f000 fc47 	bl	8008868 <__multadd>
 8007fda:	f1b9 0f00 	cmp.w	r9, #0
 8007fde:	4607      	mov	r7, r0
 8007fe0:	f300 808e 	bgt.w	8008100 <_dtoa_r+0x9a8>
 8007fe4:	9b05      	ldr	r3, [sp, #20]
 8007fe6:	2b02      	cmp	r3, #2
 8007fe8:	dc50      	bgt.n	800808c <_dtoa_r+0x934>
 8007fea:	e089      	b.n	8008100 <_dtoa_r+0x9a8>
 8007fec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007ff2:	e75d      	b.n	8007eb0 <_dtoa_r+0x758>
 8007ff4:	9b01      	ldr	r3, [sp, #4]
 8007ff6:	1e5e      	subs	r6, r3, #1
 8007ff8:	9b06      	ldr	r3, [sp, #24]
 8007ffa:	42b3      	cmp	r3, r6
 8007ffc:	bfbf      	itttt	lt
 8007ffe:	9b06      	ldrlt	r3, [sp, #24]
 8008000:	9606      	strlt	r6, [sp, #24]
 8008002:	1af2      	sublt	r2, r6, r3
 8008004:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008006:	bfb6      	itet	lt
 8008008:	189b      	addlt	r3, r3, r2
 800800a:	1b9e      	subge	r6, r3, r6
 800800c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800800e:	9b01      	ldr	r3, [sp, #4]
 8008010:	bfb8      	it	lt
 8008012:	2600      	movlt	r6, #0
 8008014:	2b00      	cmp	r3, #0
 8008016:	bfb5      	itete	lt
 8008018:	eba8 0503 	sublt.w	r5, r8, r3
 800801c:	9b01      	ldrge	r3, [sp, #4]
 800801e:	2300      	movlt	r3, #0
 8008020:	4645      	movge	r5, r8
 8008022:	e747      	b.n	8007eb4 <_dtoa_r+0x75c>
 8008024:	9e06      	ldr	r6, [sp, #24]
 8008026:	9f08      	ldr	r7, [sp, #32]
 8008028:	4645      	mov	r5, r8
 800802a:	e74c      	b.n	8007ec6 <_dtoa_r+0x76e>
 800802c:	9a06      	ldr	r2, [sp, #24]
 800802e:	e775      	b.n	8007f1c <_dtoa_r+0x7c4>
 8008030:	9b05      	ldr	r3, [sp, #20]
 8008032:	2b01      	cmp	r3, #1
 8008034:	dc18      	bgt.n	8008068 <_dtoa_r+0x910>
 8008036:	9b02      	ldr	r3, [sp, #8]
 8008038:	b9b3      	cbnz	r3, 8008068 <_dtoa_r+0x910>
 800803a:	9b03      	ldr	r3, [sp, #12]
 800803c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008040:	b9a3      	cbnz	r3, 800806c <_dtoa_r+0x914>
 8008042:	9b03      	ldr	r3, [sp, #12]
 8008044:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008048:	0d1b      	lsrs	r3, r3, #20
 800804a:	051b      	lsls	r3, r3, #20
 800804c:	b12b      	cbz	r3, 800805a <_dtoa_r+0x902>
 800804e:	9b04      	ldr	r3, [sp, #16]
 8008050:	3301      	adds	r3, #1
 8008052:	9304      	str	r3, [sp, #16]
 8008054:	f108 0801 	add.w	r8, r8, #1
 8008058:	2301      	movs	r3, #1
 800805a:	9306      	str	r3, [sp, #24]
 800805c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800805e:	2b00      	cmp	r3, #0
 8008060:	f47f af74 	bne.w	8007f4c <_dtoa_r+0x7f4>
 8008064:	2001      	movs	r0, #1
 8008066:	e779      	b.n	8007f5c <_dtoa_r+0x804>
 8008068:	2300      	movs	r3, #0
 800806a:	e7f6      	b.n	800805a <_dtoa_r+0x902>
 800806c:	9b02      	ldr	r3, [sp, #8]
 800806e:	e7f4      	b.n	800805a <_dtoa_r+0x902>
 8008070:	d085      	beq.n	8007f7e <_dtoa_r+0x826>
 8008072:	4618      	mov	r0, r3
 8008074:	301c      	adds	r0, #28
 8008076:	e77d      	b.n	8007f74 <_dtoa_r+0x81c>
 8008078:	40240000 	.word	0x40240000
 800807c:	9b01      	ldr	r3, [sp, #4]
 800807e:	2b00      	cmp	r3, #0
 8008080:	dc38      	bgt.n	80080f4 <_dtoa_r+0x99c>
 8008082:	9b05      	ldr	r3, [sp, #20]
 8008084:	2b02      	cmp	r3, #2
 8008086:	dd35      	ble.n	80080f4 <_dtoa_r+0x99c>
 8008088:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800808c:	f1b9 0f00 	cmp.w	r9, #0
 8008090:	d10d      	bne.n	80080ae <_dtoa_r+0x956>
 8008092:	4631      	mov	r1, r6
 8008094:	464b      	mov	r3, r9
 8008096:	2205      	movs	r2, #5
 8008098:	4620      	mov	r0, r4
 800809a:	f000 fbe5 	bl	8008868 <__multadd>
 800809e:	4601      	mov	r1, r0
 80080a0:	4606      	mov	r6, r0
 80080a2:	4658      	mov	r0, fp
 80080a4:	f000 fdfc 	bl	8008ca0 <__mcmp>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	f73f adbd 	bgt.w	8007c28 <_dtoa_r+0x4d0>
 80080ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b0:	9d00      	ldr	r5, [sp, #0]
 80080b2:	ea6f 0a03 	mvn.w	sl, r3
 80080b6:	f04f 0800 	mov.w	r8, #0
 80080ba:	4631      	mov	r1, r6
 80080bc:	4620      	mov	r0, r4
 80080be:	f000 fbb1 	bl	8008824 <_Bfree>
 80080c2:	2f00      	cmp	r7, #0
 80080c4:	f43f aeb4 	beq.w	8007e30 <_dtoa_r+0x6d8>
 80080c8:	f1b8 0f00 	cmp.w	r8, #0
 80080cc:	d005      	beq.n	80080da <_dtoa_r+0x982>
 80080ce:	45b8      	cmp	r8, r7
 80080d0:	d003      	beq.n	80080da <_dtoa_r+0x982>
 80080d2:	4641      	mov	r1, r8
 80080d4:	4620      	mov	r0, r4
 80080d6:	f000 fba5 	bl	8008824 <_Bfree>
 80080da:	4639      	mov	r1, r7
 80080dc:	4620      	mov	r0, r4
 80080de:	f000 fba1 	bl	8008824 <_Bfree>
 80080e2:	e6a5      	b.n	8007e30 <_dtoa_r+0x6d8>
 80080e4:	2600      	movs	r6, #0
 80080e6:	4637      	mov	r7, r6
 80080e8:	e7e1      	b.n	80080ae <_dtoa_r+0x956>
 80080ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80080ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80080f0:	4637      	mov	r7, r6
 80080f2:	e599      	b.n	8007c28 <_dtoa_r+0x4d0>
 80080f4:	9b08      	ldr	r3, [sp, #32]
 80080f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f000 80fd 	beq.w	80082fa <_dtoa_r+0xba2>
 8008100:	2d00      	cmp	r5, #0
 8008102:	dd05      	ble.n	8008110 <_dtoa_r+0x9b8>
 8008104:	4639      	mov	r1, r7
 8008106:	462a      	mov	r2, r5
 8008108:	4620      	mov	r0, r4
 800810a:	f000 fd5d 	bl	8008bc8 <__lshift>
 800810e:	4607      	mov	r7, r0
 8008110:	9b06      	ldr	r3, [sp, #24]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d05c      	beq.n	80081d0 <_dtoa_r+0xa78>
 8008116:	6879      	ldr	r1, [r7, #4]
 8008118:	4620      	mov	r0, r4
 800811a:	f000 fb43 	bl	80087a4 <_Balloc>
 800811e:	4605      	mov	r5, r0
 8008120:	b928      	cbnz	r0, 800812e <_dtoa_r+0x9d6>
 8008122:	4b80      	ldr	r3, [pc, #512]	; (8008324 <_dtoa_r+0xbcc>)
 8008124:	4602      	mov	r2, r0
 8008126:	f240 21ea 	movw	r1, #746	; 0x2ea
 800812a:	f7ff bb2e 	b.w	800778a <_dtoa_r+0x32>
 800812e:	693a      	ldr	r2, [r7, #16]
 8008130:	3202      	adds	r2, #2
 8008132:	0092      	lsls	r2, r2, #2
 8008134:	f107 010c 	add.w	r1, r7, #12
 8008138:	300c      	adds	r0, #12
 800813a:	f000 fb25 	bl	8008788 <memcpy>
 800813e:	2201      	movs	r2, #1
 8008140:	4629      	mov	r1, r5
 8008142:	4620      	mov	r0, r4
 8008144:	f000 fd40 	bl	8008bc8 <__lshift>
 8008148:	9b00      	ldr	r3, [sp, #0]
 800814a:	3301      	adds	r3, #1
 800814c:	9301      	str	r3, [sp, #4]
 800814e:	9b00      	ldr	r3, [sp, #0]
 8008150:	444b      	add	r3, r9
 8008152:	9307      	str	r3, [sp, #28]
 8008154:	9b02      	ldr	r3, [sp, #8]
 8008156:	f003 0301 	and.w	r3, r3, #1
 800815a:	46b8      	mov	r8, r7
 800815c:	9306      	str	r3, [sp, #24]
 800815e:	4607      	mov	r7, r0
 8008160:	9b01      	ldr	r3, [sp, #4]
 8008162:	4631      	mov	r1, r6
 8008164:	3b01      	subs	r3, #1
 8008166:	4658      	mov	r0, fp
 8008168:	9302      	str	r3, [sp, #8]
 800816a:	f7ff fa69 	bl	8007640 <quorem>
 800816e:	4603      	mov	r3, r0
 8008170:	3330      	adds	r3, #48	; 0x30
 8008172:	9004      	str	r0, [sp, #16]
 8008174:	4641      	mov	r1, r8
 8008176:	4658      	mov	r0, fp
 8008178:	9308      	str	r3, [sp, #32]
 800817a:	f000 fd91 	bl	8008ca0 <__mcmp>
 800817e:	463a      	mov	r2, r7
 8008180:	4681      	mov	r9, r0
 8008182:	4631      	mov	r1, r6
 8008184:	4620      	mov	r0, r4
 8008186:	f000 fda7 	bl	8008cd8 <__mdiff>
 800818a:	68c2      	ldr	r2, [r0, #12]
 800818c:	9b08      	ldr	r3, [sp, #32]
 800818e:	4605      	mov	r5, r0
 8008190:	bb02      	cbnz	r2, 80081d4 <_dtoa_r+0xa7c>
 8008192:	4601      	mov	r1, r0
 8008194:	4658      	mov	r0, fp
 8008196:	f000 fd83 	bl	8008ca0 <__mcmp>
 800819a:	9b08      	ldr	r3, [sp, #32]
 800819c:	4602      	mov	r2, r0
 800819e:	4629      	mov	r1, r5
 80081a0:	4620      	mov	r0, r4
 80081a2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80081a6:	f000 fb3d 	bl	8008824 <_Bfree>
 80081aa:	9b05      	ldr	r3, [sp, #20]
 80081ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081ae:	9d01      	ldr	r5, [sp, #4]
 80081b0:	ea43 0102 	orr.w	r1, r3, r2
 80081b4:	9b06      	ldr	r3, [sp, #24]
 80081b6:	430b      	orrs	r3, r1
 80081b8:	9b08      	ldr	r3, [sp, #32]
 80081ba:	d10d      	bne.n	80081d8 <_dtoa_r+0xa80>
 80081bc:	2b39      	cmp	r3, #57	; 0x39
 80081be:	d029      	beq.n	8008214 <_dtoa_r+0xabc>
 80081c0:	f1b9 0f00 	cmp.w	r9, #0
 80081c4:	dd01      	ble.n	80081ca <_dtoa_r+0xa72>
 80081c6:	9b04      	ldr	r3, [sp, #16]
 80081c8:	3331      	adds	r3, #49	; 0x31
 80081ca:	9a02      	ldr	r2, [sp, #8]
 80081cc:	7013      	strb	r3, [r2, #0]
 80081ce:	e774      	b.n	80080ba <_dtoa_r+0x962>
 80081d0:	4638      	mov	r0, r7
 80081d2:	e7b9      	b.n	8008148 <_dtoa_r+0x9f0>
 80081d4:	2201      	movs	r2, #1
 80081d6:	e7e2      	b.n	800819e <_dtoa_r+0xa46>
 80081d8:	f1b9 0f00 	cmp.w	r9, #0
 80081dc:	db06      	blt.n	80081ec <_dtoa_r+0xa94>
 80081de:	9905      	ldr	r1, [sp, #20]
 80081e0:	ea41 0909 	orr.w	r9, r1, r9
 80081e4:	9906      	ldr	r1, [sp, #24]
 80081e6:	ea59 0101 	orrs.w	r1, r9, r1
 80081ea:	d120      	bne.n	800822e <_dtoa_r+0xad6>
 80081ec:	2a00      	cmp	r2, #0
 80081ee:	ddec      	ble.n	80081ca <_dtoa_r+0xa72>
 80081f0:	4659      	mov	r1, fp
 80081f2:	2201      	movs	r2, #1
 80081f4:	4620      	mov	r0, r4
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	f000 fce6 	bl	8008bc8 <__lshift>
 80081fc:	4631      	mov	r1, r6
 80081fe:	4683      	mov	fp, r0
 8008200:	f000 fd4e 	bl	8008ca0 <__mcmp>
 8008204:	2800      	cmp	r0, #0
 8008206:	9b01      	ldr	r3, [sp, #4]
 8008208:	dc02      	bgt.n	8008210 <_dtoa_r+0xab8>
 800820a:	d1de      	bne.n	80081ca <_dtoa_r+0xa72>
 800820c:	07da      	lsls	r2, r3, #31
 800820e:	d5dc      	bpl.n	80081ca <_dtoa_r+0xa72>
 8008210:	2b39      	cmp	r3, #57	; 0x39
 8008212:	d1d8      	bne.n	80081c6 <_dtoa_r+0xa6e>
 8008214:	9a02      	ldr	r2, [sp, #8]
 8008216:	2339      	movs	r3, #57	; 0x39
 8008218:	7013      	strb	r3, [r2, #0]
 800821a:	462b      	mov	r3, r5
 800821c:	461d      	mov	r5, r3
 800821e:	3b01      	subs	r3, #1
 8008220:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008224:	2a39      	cmp	r2, #57	; 0x39
 8008226:	d050      	beq.n	80082ca <_dtoa_r+0xb72>
 8008228:	3201      	adds	r2, #1
 800822a:	701a      	strb	r2, [r3, #0]
 800822c:	e745      	b.n	80080ba <_dtoa_r+0x962>
 800822e:	2a00      	cmp	r2, #0
 8008230:	dd03      	ble.n	800823a <_dtoa_r+0xae2>
 8008232:	2b39      	cmp	r3, #57	; 0x39
 8008234:	d0ee      	beq.n	8008214 <_dtoa_r+0xabc>
 8008236:	3301      	adds	r3, #1
 8008238:	e7c7      	b.n	80081ca <_dtoa_r+0xa72>
 800823a:	9a01      	ldr	r2, [sp, #4]
 800823c:	9907      	ldr	r1, [sp, #28]
 800823e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008242:	428a      	cmp	r2, r1
 8008244:	d02a      	beq.n	800829c <_dtoa_r+0xb44>
 8008246:	4659      	mov	r1, fp
 8008248:	2300      	movs	r3, #0
 800824a:	220a      	movs	r2, #10
 800824c:	4620      	mov	r0, r4
 800824e:	f000 fb0b 	bl	8008868 <__multadd>
 8008252:	45b8      	cmp	r8, r7
 8008254:	4683      	mov	fp, r0
 8008256:	f04f 0300 	mov.w	r3, #0
 800825a:	f04f 020a 	mov.w	r2, #10
 800825e:	4641      	mov	r1, r8
 8008260:	4620      	mov	r0, r4
 8008262:	d107      	bne.n	8008274 <_dtoa_r+0xb1c>
 8008264:	f000 fb00 	bl	8008868 <__multadd>
 8008268:	4680      	mov	r8, r0
 800826a:	4607      	mov	r7, r0
 800826c:	9b01      	ldr	r3, [sp, #4]
 800826e:	3301      	adds	r3, #1
 8008270:	9301      	str	r3, [sp, #4]
 8008272:	e775      	b.n	8008160 <_dtoa_r+0xa08>
 8008274:	f000 faf8 	bl	8008868 <__multadd>
 8008278:	4639      	mov	r1, r7
 800827a:	4680      	mov	r8, r0
 800827c:	2300      	movs	r3, #0
 800827e:	220a      	movs	r2, #10
 8008280:	4620      	mov	r0, r4
 8008282:	f000 faf1 	bl	8008868 <__multadd>
 8008286:	4607      	mov	r7, r0
 8008288:	e7f0      	b.n	800826c <_dtoa_r+0xb14>
 800828a:	f1b9 0f00 	cmp.w	r9, #0
 800828e:	9a00      	ldr	r2, [sp, #0]
 8008290:	bfcc      	ite	gt
 8008292:	464d      	movgt	r5, r9
 8008294:	2501      	movle	r5, #1
 8008296:	4415      	add	r5, r2
 8008298:	f04f 0800 	mov.w	r8, #0
 800829c:	4659      	mov	r1, fp
 800829e:	2201      	movs	r2, #1
 80082a0:	4620      	mov	r0, r4
 80082a2:	9301      	str	r3, [sp, #4]
 80082a4:	f000 fc90 	bl	8008bc8 <__lshift>
 80082a8:	4631      	mov	r1, r6
 80082aa:	4683      	mov	fp, r0
 80082ac:	f000 fcf8 	bl	8008ca0 <__mcmp>
 80082b0:	2800      	cmp	r0, #0
 80082b2:	dcb2      	bgt.n	800821a <_dtoa_r+0xac2>
 80082b4:	d102      	bne.n	80082bc <_dtoa_r+0xb64>
 80082b6:	9b01      	ldr	r3, [sp, #4]
 80082b8:	07db      	lsls	r3, r3, #31
 80082ba:	d4ae      	bmi.n	800821a <_dtoa_r+0xac2>
 80082bc:	462b      	mov	r3, r5
 80082be:	461d      	mov	r5, r3
 80082c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80082c4:	2a30      	cmp	r2, #48	; 0x30
 80082c6:	d0fa      	beq.n	80082be <_dtoa_r+0xb66>
 80082c8:	e6f7      	b.n	80080ba <_dtoa_r+0x962>
 80082ca:	9a00      	ldr	r2, [sp, #0]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d1a5      	bne.n	800821c <_dtoa_r+0xac4>
 80082d0:	f10a 0a01 	add.w	sl, sl, #1
 80082d4:	2331      	movs	r3, #49	; 0x31
 80082d6:	e779      	b.n	80081cc <_dtoa_r+0xa74>
 80082d8:	4b13      	ldr	r3, [pc, #76]	; (8008328 <_dtoa_r+0xbd0>)
 80082da:	f7ff baaf 	b.w	800783c <_dtoa_r+0xe4>
 80082de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f47f aa86 	bne.w	80077f2 <_dtoa_r+0x9a>
 80082e6:	4b11      	ldr	r3, [pc, #68]	; (800832c <_dtoa_r+0xbd4>)
 80082e8:	f7ff baa8 	b.w	800783c <_dtoa_r+0xe4>
 80082ec:	f1b9 0f00 	cmp.w	r9, #0
 80082f0:	dc03      	bgt.n	80082fa <_dtoa_r+0xba2>
 80082f2:	9b05      	ldr	r3, [sp, #20]
 80082f4:	2b02      	cmp	r3, #2
 80082f6:	f73f aec9 	bgt.w	800808c <_dtoa_r+0x934>
 80082fa:	9d00      	ldr	r5, [sp, #0]
 80082fc:	4631      	mov	r1, r6
 80082fe:	4658      	mov	r0, fp
 8008300:	f7ff f99e 	bl	8007640 <quorem>
 8008304:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008308:	f805 3b01 	strb.w	r3, [r5], #1
 800830c:	9a00      	ldr	r2, [sp, #0]
 800830e:	1aaa      	subs	r2, r5, r2
 8008310:	4591      	cmp	r9, r2
 8008312:	ddba      	ble.n	800828a <_dtoa_r+0xb32>
 8008314:	4659      	mov	r1, fp
 8008316:	2300      	movs	r3, #0
 8008318:	220a      	movs	r2, #10
 800831a:	4620      	mov	r0, r4
 800831c:	f000 faa4 	bl	8008868 <__multadd>
 8008320:	4683      	mov	fp, r0
 8008322:	e7eb      	b.n	80082fc <_dtoa_r+0xba4>
 8008324:	0800a08b 	.word	0x0800a08b
 8008328:	08009fe4 	.word	0x08009fe4
 800832c:	0800a008 	.word	0x0800a008

08008330 <__sflush_r>:
 8008330:	898a      	ldrh	r2, [r1, #12]
 8008332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008336:	4605      	mov	r5, r0
 8008338:	0710      	lsls	r0, r2, #28
 800833a:	460c      	mov	r4, r1
 800833c:	d458      	bmi.n	80083f0 <__sflush_r+0xc0>
 800833e:	684b      	ldr	r3, [r1, #4]
 8008340:	2b00      	cmp	r3, #0
 8008342:	dc05      	bgt.n	8008350 <__sflush_r+0x20>
 8008344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008346:	2b00      	cmp	r3, #0
 8008348:	dc02      	bgt.n	8008350 <__sflush_r+0x20>
 800834a:	2000      	movs	r0, #0
 800834c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008352:	2e00      	cmp	r6, #0
 8008354:	d0f9      	beq.n	800834a <__sflush_r+0x1a>
 8008356:	2300      	movs	r3, #0
 8008358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800835c:	682f      	ldr	r7, [r5, #0]
 800835e:	602b      	str	r3, [r5, #0]
 8008360:	d032      	beq.n	80083c8 <__sflush_r+0x98>
 8008362:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008364:	89a3      	ldrh	r3, [r4, #12]
 8008366:	075a      	lsls	r2, r3, #29
 8008368:	d505      	bpl.n	8008376 <__sflush_r+0x46>
 800836a:	6863      	ldr	r3, [r4, #4]
 800836c:	1ac0      	subs	r0, r0, r3
 800836e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008370:	b10b      	cbz	r3, 8008376 <__sflush_r+0x46>
 8008372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008374:	1ac0      	subs	r0, r0, r3
 8008376:	2300      	movs	r3, #0
 8008378:	4602      	mov	r2, r0
 800837a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800837c:	6a21      	ldr	r1, [r4, #32]
 800837e:	4628      	mov	r0, r5
 8008380:	47b0      	blx	r6
 8008382:	1c43      	adds	r3, r0, #1
 8008384:	89a3      	ldrh	r3, [r4, #12]
 8008386:	d106      	bne.n	8008396 <__sflush_r+0x66>
 8008388:	6829      	ldr	r1, [r5, #0]
 800838a:	291d      	cmp	r1, #29
 800838c:	d82c      	bhi.n	80083e8 <__sflush_r+0xb8>
 800838e:	4a2a      	ldr	r2, [pc, #168]	; (8008438 <__sflush_r+0x108>)
 8008390:	40ca      	lsrs	r2, r1
 8008392:	07d6      	lsls	r6, r2, #31
 8008394:	d528      	bpl.n	80083e8 <__sflush_r+0xb8>
 8008396:	2200      	movs	r2, #0
 8008398:	6062      	str	r2, [r4, #4]
 800839a:	04d9      	lsls	r1, r3, #19
 800839c:	6922      	ldr	r2, [r4, #16]
 800839e:	6022      	str	r2, [r4, #0]
 80083a0:	d504      	bpl.n	80083ac <__sflush_r+0x7c>
 80083a2:	1c42      	adds	r2, r0, #1
 80083a4:	d101      	bne.n	80083aa <__sflush_r+0x7a>
 80083a6:	682b      	ldr	r3, [r5, #0]
 80083a8:	b903      	cbnz	r3, 80083ac <__sflush_r+0x7c>
 80083aa:	6560      	str	r0, [r4, #84]	; 0x54
 80083ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083ae:	602f      	str	r7, [r5, #0]
 80083b0:	2900      	cmp	r1, #0
 80083b2:	d0ca      	beq.n	800834a <__sflush_r+0x1a>
 80083b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083b8:	4299      	cmp	r1, r3
 80083ba:	d002      	beq.n	80083c2 <__sflush_r+0x92>
 80083bc:	4628      	mov	r0, r5
 80083be:	f000 fd7f 	bl	8008ec0 <_free_r>
 80083c2:	2000      	movs	r0, #0
 80083c4:	6360      	str	r0, [r4, #52]	; 0x34
 80083c6:	e7c1      	b.n	800834c <__sflush_r+0x1c>
 80083c8:	6a21      	ldr	r1, [r4, #32]
 80083ca:	2301      	movs	r3, #1
 80083cc:	4628      	mov	r0, r5
 80083ce:	47b0      	blx	r6
 80083d0:	1c41      	adds	r1, r0, #1
 80083d2:	d1c7      	bne.n	8008364 <__sflush_r+0x34>
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d0c4      	beq.n	8008364 <__sflush_r+0x34>
 80083da:	2b1d      	cmp	r3, #29
 80083dc:	d001      	beq.n	80083e2 <__sflush_r+0xb2>
 80083de:	2b16      	cmp	r3, #22
 80083e0:	d101      	bne.n	80083e6 <__sflush_r+0xb6>
 80083e2:	602f      	str	r7, [r5, #0]
 80083e4:	e7b1      	b.n	800834a <__sflush_r+0x1a>
 80083e6:	89a3      	ldrh	r3, [r4, #12]
 80083e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083ec:	81a3      	strh	r3, [r4, #12]
 80083ee:	e7ad      	b.n	800834c <__sflush_r+0x1c>
 80083f0:	690f      	ldr	r7, [r1, #16]
 80083f2:	2f00      	cmp	r7, #0
 80083f4:	d0a9      	beq.n	800834a <__sflush_r+0x1a>
 80083f6:	0793      	lsls	r3, r2, #30
 80083f8:	680e      	ldr	r6, [r1, #0]
 80083fa:	bf08      	it	eq
 80083fc:	694b      	ldreq	r3, [r1, #20]
 80083fe:	600f      	str	r7, [r1, #0]
 8008400:	bf18      	it	ne
 8008402:	2300      	movne	r3, #0
 8008404:	eba6 0807 	sub.w	r8, r6, r7
 8008408:	608b      	str	r3, [r1, #8]
 800840a:	f1b8 0f00 	cmp.w	r8, #0
 800840e:	dd9c      	ble.n	800834a <__sflush_r+0x1a>
 8008410:	6a21      	ldr	r1, [r4, #32]
 8008412:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008414:	4643      	mov	r3, r8
 8008416:	463a      	mov	r2, r7
 8008418:	4628      	mov	r0, r5
 800841a:	47b0      	blx	r6
 800841c:	2800      	cmp	r0, #0
 800841e:	dc06      	bgt.n	800842e <__sflush_r+0xfe>
 8008420:	89a3      	ldrh	r3, [r4, #12]
 8008422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008426:	81a3      	strh	r3, [r4, #12]
 8008428:	f04f 30ff 	mov.w	r0, #4294967295
 800842c:	e78e      	b.n	800834c <__sflush_r+0x1c>
 800842e:	4407      	add	r7, r0
 8008430:	eba8 0800 	sub.w	r8, r8, r0
 8008434:	e7e9      	b.n	800840a <__sflush_r+0xda>
 8008436:	bf00      	nop
 8008438:	20400001 	.word	0x20400001

0800843c <_fflush_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	690b      	ldr	r3, [r1, #16]
 8008440:	4605      	mov	r5, r0
 8008442:	460c      	mov	r4, r1
 8008444:	b913      	cbnz	r3, 800844c <_fflush_r+0x10>
 8008446:	2500      	movs	r5, #0
 8008448:	4628      	mov	r0, r5
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	b118      	cbz	r0, 8008456 <_fflush_r+0x1a>
 800844e:	6983      	ldr	r3, [r0, #24]
 8008450:	b90b      	cbnz	r3, 8008456 <_fflush_r+0x1a>
 8008452:	f000 f887 	bl	8008564 <__sinit>
 8008456:	4b14      	ldr	r3, [pc, #80]	; (80084a8 <_fflush_r+0x6c>)
 8008458:	429c      	cmp	r4, r3
 800845a:	d11b      	bne.n	8008494 <_fflush_r+0x58>
 800845c:	686c      	ldr	r4, [r5, #4]
 800845e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d0ef      	beq.n	8008446 <_fflush_r+0xa>
 8008466:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008468:	07d0      	lsls	r0, r2, #31
 800846a:	d404      	bmi.n	8008476 <_fflush_r+0x3a>
 800846c:	0599      	lsls	r1, r3, #22
 800846e:	d402      	bmi.n	8008476 <_fflush_r+0x3a>
 8008470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008472:	f000 f91a 	bl	80086aa <__retarget_lock_acquire_recursive>
 8008476:	4628      	mov	r0, r5
 8008478:	4621      	mov	r1, r4
 800847a:	f7ff ff59 	bl	8008330 <__sflush_r>
 800847e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008480:	07da      	lsls	r2, r3, #31
 8008482:	4605      	mov	r5, r0
 8008484:	d4e0      	bmi.n	8008448 <_fflush_r+0xc>
 8008486:	89a3      	ldrh	r3, [r4, #12]
 8008488:	059b      	lsls	r3, r3, #22
 800848a:	d4dd      	bmi.n	8008448 <_fflush_r+0xc>
 800848c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800848e:	f000 f90d 	bl	80086ac <__retarget_lock_release_recursive>
 8008492:	e7d9      	b.n	8008448 <_fflush_r+0xc>
 8008494:	4b05      	ldr	r3, [pc, #20]	; (80084ac <_fflush_r+0x70>)
 8008496:	429c      	cmp	r4, r3
 8008498:	d101      	bne.n	800849e <_fflush_r+0x62>
 800849a:	68ac      	ldr	r4, [r5, #8]
 800849c:	e7df      	b.n	800845e <_fflush_r+0x22>
 800849e:	4b04      	ldr	r3, [pc, #16]	; (80084b0 <_fflush_r+0x74>)
 80084a0:	429c      	cmp	r4, r3
 80084a2:	bf08      	it	eq
 80084a4:	68ec      	ldreq	r4, [r5, #12]
 80084a6:	e7da      	b.n	800845e <_fflush_r+0x22>
 80084a8:	0800a0bc 	.word	0x0800a0bc
 80084ac:	0800a0dc 	.word	0x0800a0dc
 80084b0:	0800a09c 	.word	0x0800a09c

080084b4 <std>:
 80084b4:	2300      	movs	r3, #0
 80084b6:	b510      	push	{r4, lr}
 80084b8:	4604      	mov	r4, r0
 80084ba:	e9c0 3300 	strd	r3, r3, [r0]
 80084be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80084c2:	6083      	str	r3, [r0, #8]
 80084c4:	8181      	strh	r1, [r0, #12]
 80084c6:	6643      	str	r3, [r0, #100]	; 0x64
 80084c8:	81c2      	strh	r2, [r0, #14]
 80084ca:	6183      	str	r3, [r0, #24]
 80084cc:	4619      	mov	r1, r3
 80084ce:	2208      	movs	r2, #8
 80084d0:	305c      	adds	r0, #92	; 0x5c
 80084d2:	f7fe fb75 	bl	8006bc0 <memset>
 80084d6:	4b05      	ldr	r3, [pc, #20]	; (80084ec <std+0x38>)
 80084d8:	6263      	str	r3, [r4, #36]	; 0x24
 80084da:	4b05      	ldr	r3, [pc, #20]	; (80084f0 <std+0x3c>)
 80084dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80084de:	4b05      	ldr	r3, [pc, #20]	; (80084f4 <std+0x40>)
 80084e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80084e2:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <std+0x44>)
 80084e4:	6224      	str	r4, [r4, #32]
 80084e6:	6323      	str	r3, [r4, #48]	; 0x30
 80084e8:	bd10      	pop	{r4, pc}
 80084ea:	bf00      	nop
 80084ec:	08009035 	.word	0x08009035
 80084f0:	08009057 	.word	0x08009057
 80084f4:	0800908f 	.word	0x0800908f
 80084f8:	080090b3 	.word	0x080090b3

080084fc <_cleanup_r>:
 80084fc:	4901      	ldr	r1, [pc, #4]	; (8008504 <_cleanup_r+0x8>)
 80084fe:	f000 b8af 	b.w	8008660 <_fwalk_reent>
 8008502:	bf00      	nop
 8008504:	0800843d 	.word	0x0800843d

08008508 <__sfmoreglue>:
 8008508:	b570      	push	{r4, r5, r6, lr}
 800850a:	1e4a      	subs	r2, r1, #1
 800850c:	2568      	movs	r5, #104	; 0x68
 800850e:	4355      	muls	r5, r2
 8008510:	460e      	mov	r6, r1
 8008512:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008516:	f000 fd23 	bl	8008f60 <_malloc_r>
 800851a:	4604      	mov	r4, r0
 800851c:	b140      	cbz	r0, 8008530 <__sfmoreglue+0x28>
 800851e:	2100      	movs	r1, #0
 8008520:	e9c0 1600 	strd	r1, r6, [r0]
 8008524:	300c      	adds	r0, #12
 8008526:	60a0      	str	r0, [r4, #8]
 8008528:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800852c:	f7fe fb48 	bl	8006bc0 <memset>
 8008530:	4620      	mov	r0, r4
 8008532:	bd70      	pop	{r4, r5, r6, pc}

08008534 <__sfp_lock_acquire>:
 8008534:	4801      	ldr	r0, [pc, #4]	; (800853c <__sfp_lock_acquire+0x8>)
 8008536:	f000 b8b8 	b.w	80086aa <__retarget_lock_acquire_recursive>
 800853a:	bf00      	nop
 800853c:	2000061c 	.word	0x2000061c

08008540 <__sfp_lock_release>:
 8008540:	4801      	ldr	r0, [pc, #4]	; (8008548 <__sfp_lock_release+0x8>)
 8008542:	f000 b8b3 	b.w	80086ac <__retarget_lock_release_recursive>
 8008546:	bf00      	nop
 8008548:	2000061c 	.word	0x2000061c

0800854c <__sinit_lock_acquire>:
 800854c:	4801      	ldr	r0, [pc, #4]	; (8008554 <__sinit_lock_acquire+0x8>)
 800854e:	f000 b8ac 	b.w	80086aa <__retarget_lock_acquire_recursive>
 8008552:	bf00      	nop
 8008554:	20000617 	.word	0x20000617

08008558 <__sinit_lock_release>:
 8008558:	4801      	ldr	r0, [pc, #4]	; (8008560 <__sinit_lock_release+0x8>)
 800855a:	f000 b8a7 	b.w	80086ac <__retarget_lock_release_recursive>
 800855e:	bf00      	nop
 8008560:	20000617 	.word	0x20000617

08008564 <__sinit>:
 8008564:	b510      	push	{r4, lr}
 8008566:	4604      	mov	r4, r0
 8008568:	f7ff fff0 	bl	800854c <__sinit_lock_acquire>
 800856c:	69a3      	ldr	r3, [r4, #24]
 800856e:	b11b      	cbz	r3, 8008578 <__sinit+0x14>
 8008570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008574:	f7ff bff0 	b.w	8008558 <__sinit_lock_release>
 8008578:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800857c:	6523      	str	r3, [r4, #80]	; 0x50
 800857e:	4b13      	ldr	r3, [pc, #76]	; (80085cc <__sinit+0x68>)
 8008580:	4a13      	ldr	r2, [pc, #76]	; (80085d0 <__sinit+0x6c>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	62a2      	str	r2, [r4, #40]	; 0x28
 8008586:	42a3      	cmp	r3, r4
 8008588:	bf04      	itt	eq
 800858a:	2301      	moveq	r3, #1
 800858c:	61a3      	streq	r3, [r4, #24]
 800858e:	4620      	mov	r0, r4
 8008590:	f000 f820 	bl	80085d4 <__sfp>
 8008594:	6060      	str	r0, [r4, #4]
 8008596:	4620      	mov	r0, r4
 8008598:	f000 f81c 	bl	80085d4 <__sfp>
 800859c:	60a0      	str	r0, [r4, #8]
 800859e:	4620      	mov	r0, r4
 80085a0:	f000 f818 	bl	80085d4 <__sfp>
 80085a4:	2200      	movs	r2, #0
 80085a6:	60e0      	str	r0, [r4, #12]
 80085a8:	2104      	movs	r1, #4
 80085aa:	6860      	ldr	r0, [r4, #4]
 80085ac:	f7ff ff82 	bl	80084b4 <std>
 80085b0:	68a0      	ldr	r0, [r4, #8]
 80085b2:	2201      	movs	r2, #1
 80085b4:	2109      	movs	r1, #9
 80085b6:	f7ff ff7d 	bl	80084b4 <std>
 80085ba:	68e0      	ldr	r0, [r4, #12]
 80085bc:	2202      	movs	r2, #2
 80085be:	2112      	movs	r1, #18
 80085c0:	f7ff ff78 	bl	80084b4 <std>
 80085c4:	2301      	movs	r3, #1
 80085c6:	61a3      	str	r3, [r4, #24]
 80085c8:	e7d2      	b.n	8008570 <__sinit+0xc>
 80085ca:	bf00      	nop
 80085cc:	08009fd0 	.word	0x08009fd0
 80085d0:	080084fd 	.word	0x080084fd

080085d4 <__sfp>:
 80085d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085d6:	4607      	mov	r7, r0
 80085d8:	f7ff ffac 	bl	8008534 <__sfp_lock_acquire>
 80085dc:	4b1e      	ldr	r3, [pc, #120]	; (8008658 <__sfp+0x84>)
 80085de:	681e      	ldr	r6, [r3, #0]
 80085e0:	69b3      	ldr	r3, [r6, #24]
 80085e2:	b913      	cbnz	r3, 80085ea <__sfp+0x16>
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7ff ffbd 	bl	8008564 <__sinit>
 80085ea:	3648      	adds	r6, #72	; 0x48
 80085ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	d503      	bpl.n	80085fc <__sfp+0x28>
 80085f4:	6833      	ldr	r3, [r6, #0]
 80085f6:	b30b      	cbz	r3, 800863c <__sfp+0x68>
 80085f8:	6836      	ldr	r6, [r6, #0]
 80085fa:	e7f7      	b.n	80085ec <__sfp+0x18>
 80085fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008600:	b9d5      	cbnz	r5, 8008638 <__sfp+0x64>
 8008602:	4b16      	ldr	r3, [pc, #88]	; (800865c <__sfp+0x88>)
 8008604:	60e3      	str	r3, [r4, #12]
 8008606:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800860a:	6665      	str	r5, [r4, #100]	; 0x64
 800860c:	f000 f84c 	bl	80086a8 <__retarget_lock_init_recursive>
 8008610:	f7ff ff96 	bl	8008540 <__sfp_lock_release>
 8008614:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008618:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800861c:	6025      	str	r5, [r4, #0]
 800861e:	61a5      	str	r5, [r4, #24]
 8008620:	2208      	movs	r2, #8
 8008622:	4629      	mov	r1, r5
 8008624:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008628:	f7fe faca 	bl	8006bc0 <memset>
 800862c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008630:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008634:	4620      	mov	r0, r4
 8008636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008638:	3468      	adds	r4, #104	; 0x68
 800863a:	e7d9      	b.n	80085f0 <__sfp+0x1c>
 800863c:	2104      	movs	r1, #4
 800863e:	4638      	mov	r0, r7
 8008640:	f7ff ff62 	bl	8008508 <__sfmoreglue>
 8008644:	4604      	mov	r4, r0
 8008646:	6030      	str	r0, [r6, #0]
 8008648:	2800      	cmp	r0, #0
 800864a:	d1d5      	bne.n	80085f8 <__sfp+0x24>
 800864c:	f7ff ff78 	bl	8008540 <__sfp_lock_release>
 8008650:	230c      	movs	r3, #12
 8008652:	603b      	str	r3, [r7, #0]
 8008654:	e7ee      	b.n	8008634 <__sfp+0x60>
 8008656:	bf00      	nop
 8008658:	08009fd0 	.word	0x08009fd0
 800865c:	ffff0001 	.word	0xffff0001

08008660 <_fwalk_reent>:
 8008660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008664:	4606      	mov	r6, r0
 8008666:	4688      	mov	r8, r1
 8008668:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800866c:	2700      	movs	r7, #0
 800866e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008672:	f1b9 0901 	subs.w	r9, r9, #1
 8008676:	d505      	bpl.n	8008684 <_fwalk_reent+0x24>
 8008678:	6824      	ldr	r4, [r4, #0]
 800867a:	2c00      	cmp	r4, #0
 800867c:	d1f7      	bne.n	800866e <_fwalk_reent+0xe>
 800867e:	4638      	mov	r0, r7
 8008680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008684:	89ab      	ldrh	r3, [r5, #12]
 8008686:	2b01      	cmp	r3, #1
 8008688:	d907      	bls.n	800869a <_fwalk_reent+0x3a>
 800868a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800868e:	3301      	adds	r3, #1
 8008690:	d003      	beq.n	800869a <_fwalk_reent+0x3a>
 8008692:	4629      	mov	r1, r5
 8008694:	4630      	mov	r0, r6
 8008696:	47c0      	blx	r8
 8008698:	4307      	orrs	r7, r0
 800869a:	3568      	adds	r5, #104	; 0x68
 800869c:	e7e9      	b.n	8008672 <_fwalk_reent+0x12>
	...

080086a0 <_localeconv_r>:
 80086a0:	4800      	ldr	r0, [pc, #0]	; (80086a4 <_localeconv_r+0x4>)
 80086a2:	4770      	bx	lr
 80086a4:	20000160 	.word	0x20000160

080086a8 <__retarget_lock_init_recursive>:
 80086a8:	4770      	bx	lr

080086aa <__retarget_lock_acquire_recursive>:
 80086aa:	4770      	bx	lr

080086ac <__retarget_lock_release_recursive>:
 80086ac:	4770      	bx	lr

080086ae <__swhatbuf_r>:
 80086ae:	b570      	push	{r4, r5, r6, lr}
 80086b0:	460e      	mov	r6, r1
 80086b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086b6:	2900      	cmp	r1, #0
 80086b8:	b096      	sub	sp, #88	; 0x58
 80086ba:	4614      	mov	r4, r2
 80086bc:	461d      	mov	r5, r3
 80086be:	da07      	bge.n	80086d0 <__swhatbuf_r+0x22>
 80086c0:	2300      	movs	r3, #0
 80086c2:	602b      	str	r3, [r5, #0]
 80086c4:	89b3      	ldrh	r3, [r6, #12]
 80086c6:	061a      	lsls	r2, r3, #24
 80086c8:	d410      	bmi.n	80086ec <__swhatbuf_r+0x3e>
 80086ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086ce:	e00e      	b.n	80086ee <__swhatbuf_r+0x40>
 80086d0:	466a      	mov	r2, sp
 80086d2:	f000 fd45 	bl	8009160 <_fstat_r>
 80086d6:	2800      	cmp	r0, #0
 80086d8:	dbf2      	blt.n	80086c0 <__swhatbuf_r+0x12>
 80086da:	9a01      	ldr	r2, [sp, #4]
 80086dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80086e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80086e4:	425a      	negs	r2, r3
 80086e6:	415a      	adcs	r2, r3
 80086e8:	602a      	str	r2, [r5, #0]
 80086ea:	e7ee      	b.n	80086ca <__swhatbuf_r+0x1c>
 80086ec:	2340      	movs	r3, #64	; 0x40
 80086ee:	2000      	movs	r0, #0
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	b016      	add	sp, #88	; 0x58
 80086f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080086f8 <__smakebuf_r>:
 80086f8:	898b      	ldrh	r3, [r1, #12]
 80086fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80086fc:	079d      	lsls	r5, r3, #30
 80086fe:	4606      	mov	r6, r0
 8008700:	460c      	mov	r4, r1
 8008702:	d507      	bpl.n	8008714 <__smakebuf_r+0x1c>
 8008704:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008708:	6023      	str	r3, [r4, #0]
 800870a:	6123      	str	r3, [r4, #16]
 800870c:	2301      	movs	r3, #1
 800870e:	6163      	str	r3, [r4, #20]
 8008710:	b002      	add	sp, #8
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	ab01      	add	r3, sp, #4
 8008716:	466a      	mov	r2, sp
 8008718:	f7ff ffc9 	bl	80086ae <__swhatbuf_r>
 800871c:	9900      	ldr	r1, [sp, #0]
 800871e:	4605      	mov	r5, r0
 8008720:	4630      	mov	r0, r6
 8008722:	f000 fc1d 	bl	8008f60 <_malloc_r>
 8008726:	b948      	cbnz	r0, 800873c <__smakebuf_r+0x44>
 8008728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800872c:	059a      	lsls	r2, r3, #22
 800872e:	d4ef      	bmi.n	8008710 <__smakebuf_r+0x18>
 8008730:	f023 0303 	bic.w	r3, r3, #3
 8008734:	f043 0302 	orr.w	r3, r3, #2
 8008738:	81a3      	strh	r3, [r4, #12]
 800873a:	e7e3      	b.n	8008704 <__smakebuf_r+0xc>
 800873c:	4b0d      	ldr	r3, [pc, #52]	; (8008774 <__smakebuf_r+0x7c>)
 800873e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008740:	89a3      	ldrh	r3, [r4, #12]
 8008742:	6020      	str	r0, [r4, #0]
 8008744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008748:	81a3      	strh	r3, [r4, #12]
 800874a:	9b00      	ldr	r3, [sp, #0]
 800874c:	6163      	str	r3, [r4, #20]
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	6120      	str	r0, [r4, #16]
 8008752:	b15b      	cbz	r3, 800876c <__smakebuf_r+0x74>
 8008754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008758:	4630      	mov	r0, r6
 800875a:	f000 fd13 	bl	8009184 <_isatty_r>
 800875e:	b128      	cbz	r0, 800876c <__smakebuf_r+0x74>
 8008760:	89a3      	ldrh	r3, [r4, #12]
 8008762:	f023 0303 	bic.w	r3, r3, #3
 8008766:	f043 0301 	orr.w	r3, r3, #1
 800876a:	81a3      	strh	r3, [r4, #12]
 800876c:	89a0      	ldrh	r0, [r4, #12]
 800876e:	4305      	orrs	r5, r0
 8008770:	81a5      	strh	r5, [r4, #12]
 8008772:	e7cd      	b.n	8008710 <__smakebuf_r+0x18>
 8008774:	080084fd 	.word	0x080084fd

08008778 <malloc>:
 8008778:	4b02      	ldr	r3, [pc, #8]	; (8008784 <malloc+0xc>)
 800877a:	4601      	mov	r1, r0
 800877c:	6818      	ldr	r0, [r3, #0]
 800877e:	f000 bbef 	b.w	8008f60 <_malloc_r>
 8008782:	bf00      	nop
 8008784:	2000000c 	.word	0x2000000c

08008788 <memcpy>:
 8008788:	440a      	add	r2, r1
 800878a:	4291      	cmp	r1, r2
 800878c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008790:	d100      	bne.n	8008794 <memcpy+0xc>
 8008792:	4770      	bx	lr
 8008794:	b510      	push	{r4, lr}
 8008796:	f811 4b01 	ldrb.w	r4, [r1], #1
 800879a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800879e:	4291      	cmp	r1, r2
 80087a0:	d1f9      	bne.n	8008796 <memcpy+0xe>
 80087a2:	bd10      	pop	{r4, pc}

080087a4 <_Balloc>:
 80087a4:	b570      	push	{r4, r5, r6, lr}
 80087a6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80087a8:	4604      	mov	r4, r0
 80087aa:	460d      	mov	r5, r1
 80087ac:	b976      	cbnz	r6, 80087cc <_Balloc+0x28>
 80087ae:	2010      	movs	r0, #16
 80087b0:	f7ff ffe2 	bl	8008778 <malloc>
 80087b4:	4602      	mov	r2, r0
 80087b6:	6260      	str	r0, [r4, #36]	; 0x24
 80087b8:	b920      	cbnz	r0, 80087c4 <_Balloc+0x20>
 80087ba:	4b18      	ldr	r3, [pc, #96]	; (800881c <_Balloc+0x78>)
 80087bc:	4818      	ldr	r0, [pc, #96]	; (8008820 <_Balloc+0x7c>)
 80087be:	2166      	movs	r1, #102	; 0x66
 80087c0:	f000 fc8e 	bl	80090e0 <__assert_func>
 80087c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087c8:	6006      	str	r6, [r0, #0]
 80087ca:	60c6      	str	r6, [r0, #12]
 80087cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80087ce:	68f3      	ldr	r3, [r6, #12]
 80087d0:	b183      	cbz	r3, 80087f4 <_Balloc+0x50>
 80087d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80087da:	b9b8      	cbnz	r0, 800880c <_Balloc+0x68>
 80087dc:	2101      	movs	r1, #1
 80087de:	fa01 f605 	lsl.w	r6, r1, r5
 80087e2:	1d72      	adds	r2, r6, #5
 80087e4:	0092      	lsls	r2, r2, #2
 80087e6:	4620      	mov	r0, r4
 80087e8:	f000 fb5a 	bl	8008ea0 <_calloc_r>
 80087ec:	b160      	cbz	r0, 8008808 <_Balloc+0x64>
 80087ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80087f2:	e00e      	b.n	8008812 <_Balloc+0x6e>
 80087f4:	2221      	movs	r2, #33	; 0x21
 80087f6:	2104      	movs	r1, #4
 80087f8:	4620      	mov	r0, r4
 80087fa:	f000 fb51 	bl	8008ea0 <_calloc_r>
 80087fe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008800:	60f0      	str	r0, [r6, #12]
 8008802:	68db      	ldr	r3, [r3, #12]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d1e4      	bne.n	80087d2 <_Balloc+0x2e>
 8008808:	2000      	movs	r0, #0
 800880a:	bd70      	pop	{r4, r5, r6, pc}
 800880c:	6802      	ldr	r2, [r0, #0]
 800880e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008812:	2300      	movs	r3, #0
 8008814:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008818:	e7f7      	b.n	800880a <_Balloc+0x66>
 800881a:	bf00      	nop
 800881c:	0800a015 	.word	0x0800a015
 8008820:	0800a0fc 	.word	0x0800a0fc

08008824 <_Bfree>:
 8008824:	b570      	push	{r4, r5, r6, lr}
 8008826:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008828:	4605      	mov	r5, r0
 800882a:	460c      	mov	r4, r1
 800882c:	b976      	cbnz	r6, 800884c <_Bfree+0x28>
 800882e:	2010      	movs	r0, #16
 8008830:	f7ff ffa2 	bl	8008778 <malloc>
 8008834:	4602      	mov	r2, r0
 8008836:	6268      	str	r0, [r5, #36]	; 0x24
 8008838:	b920      	cbnz	r0, 8008844 <_Bfree+0x20>
 800883a:	4b09      	ldr	r3, [pc, #36]	; (8008860 <_Bfree+0x3c>)
 800883c:	4809      	ldr	r0, [pc, #36]	; (8008864 <_Bfree+0x40>)
 800883e:	218a      	movs	r1, #138	; 0x8a
 8008840:	f000 fc4e 	bl	80090e0 <__assert_func>
 8008844:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008848:	6006      	str	r6, [r0, #0]
 800884a:	60c6      	str	r6, [r0, #12]
 800884c:	b13c      	cbz	r4, 800885e <_Bfree+0x3a>
 800884e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008850:	6862      	ldr	r2, [r4, #4]
 8008852:	68db      	ldr	r3, [r3, #12]
 8008854:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008858:	6021      	str	r1, [r4, #0]
 800885a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800885e:	bd70      	pop	{r4, r5, r6, pc}
 8008860:	0800a015 	.word	0x0800a015
 8008864:	0800a0fc 	.word	0x0800a0fc

08008868 <__multadd>:
 8008868:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800886c:	690e      	ldr	r6, [r1, #16]
 800886e:	4607      	mov	r7, r0
 8008870:	4698      	mov	r8, r3
 8008872:	460c      	mov	r4, r1
 8008874:	f101 0014 	add.w	r0, r1, #20
 8008878:	2300      	movs	r3, #0
 800887a:	6805      	ldr	r5, [r0, #0]
 800887c:	b2a9      	uxth	r1, r5
 800887e:	fb02 8101 	mla	r1, r2, r1, r8
 8008882:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008886:	0c2d      	lsrs	r5, r5, #16
 8008888:	fb02 c505 	mla	r5, r2, r5, ip
 800888c:	b289      	uxth	r1, r1
 800888e:	3301      	adds	r3, #1
 8008890:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008894:	429e      	cmp	r6, r3
 8008896:	f840 1b04 	str.w	r1, [r0], #4
 800889a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800889e:	dcec      	bgt.n	800887a <__multadd+0x12>
 80088a0:	f1b8 0f00 	cmp.w	r8, #0
 80088a4:	d022      	beq.n	80088ec <__multadd+0x84>
 80088a6:	68a3      	ldr	r3, [r4, #8]
 80088a8:	42b3      	cmp	r3, r6
 80088aa:	dc19      	bgt.n	80088e0 <__multadd+0x78>
 80088ac:	6861      	ldr	r1, [r4, #4]
 80088ae:	4638      	mov	r0, r7
 80088b0:	3101      	adds	r1, #1
 80088b2:	f7ff ff77 	bl	80087a4 <_Balloc>
 80088b6:	4605      	mov	r5, r0
 80088b8:	b928      	cbnz	r0, 80088c6 <__multadd+0x5e>
 80088ba:	4602      	mov	r2, r0
 80088bc:	4b0d      	ldr	r3, [pc, #52]	; (80088f4 <__multadd+0x8c>)
 80088be:	480e      	ldr	r0, [pc, #56]	; (80088f8 <__multadd+0x90>)
 80088c0:	21b5      	movs	r1, #181	; 0xb5
 80088c2:	f000 fc0d 	bl	80090e0 <__assert_func>
 80088c6:	6922      	ldr	r2, [r4, #16]
 80088c8:	3202      	adds	r2, #2
 80088ca:	f104 010c 	add.w	r1, r4, #12
 80088ce:	0092      	lsls	r2, r2, #2
 80088d0:	300c      	adds	r0, #12
 80088d2:	f7ff ff59 	bl	8008788 <memcpy>
 80088d6:	4621      	mov	r1, r4
 80088d8:	4638      	mov	r0, r7
 80088da:	f7ff ffa3 	bl	8008824 <_Bfree>
 80088de:	462c      	mov	r4, r5
 80088e0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80088e4:	3601      	adds	r6, #1
 80088e6:	f8c3 8014 	str.w	r8, [r3, #20]
 80088ea:	6126      	str	r6, [r4, #16]
 80088ec:	4620      	mov	r0, r4
 80088ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088f2:	bf00      	nop
 80088f4:	0800a08b 	.word	0x0800a08b
 80088f8:	0800a0fc 	.word	0x0800a0fc

080088fc <__hi0bits>:
 80088fc:	0c03      	lsrs	r3, r0, #16
 80088fe:	041b      	lsls	r3, r3, #16
 8008900:	b9d3      	cbnz	r3, 8008938 <__hi0bits+0x3c>
 8008902:	0400      	lsls	r0, r0, #16
 8008904:	2310      	movs	r3, #16
 8008906:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800890a:	bf04      	itt	eq
 800890c:	0200      	lsleq	r0, r0, #8
 800890e:	3308      	addeq	r3, #8
 8008910:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008914:	bf04      	itt	eq
 8008916:	0100      	lsleq	r0, r0, #4
 8008918:	3304      	addeq	r3, #4
 800891a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800891e:	bf04      	itt	eq
 8008920:	0080      	lsleq	r0, r0, #2
 8008922:	3302      	addeq	r3, #2
 8008924:	2800      	cmp	r0, #0
 8008926:	db05      	blt.n	8008934 <__hi0bits+0x38>
 8008928:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800892c:	f103 0301 	add.w	r3, r3, #1
 8008930:	bf08      	it	eq
 8008932:	2320      	moveq	r3, #32
 8008934:	4618      	mov	r0, r3
 8008936:	4770      	bx	lr
 8008938:	2300      	movs	r3, #0
 800893a:	e7e4      	b.n	8008906 <__hi0bits+0xa>

0800893c <__lo0bits>:
 800893c:	6803      	ldr	r3, [r0, #0]
 800893e:	f013 0207 	ands.w	r2, r3, #7
 8008942:	4601      	mov	r1, r0
 8008944:	d00b      	beq.n	800895e <__lo0bits+0x22>
 8008946:	07da      	lsls	r2, r3, #31
 8008948:	d424      	bmi.n	8008994 <__lo0bits+0x58>
 800894a:	0798      	lsls	r0, r3, #30
 800894c:	bf49      	itett	mi
 800894e:	085b      	lsrmi	r3, r3, #1
 8008950:	089b      	lsrpl	r3, r3, #2
 8008952:	2001      	movmi	r0, #1
 8008954:	600b      	strmi	r3, [r1, #0]
 8008956:	bf5c      	itt	pl
 8008958:	600b      	strpl	r3, [r1, #0]
 800895a:	2002      	movpl	r0, #2
 800895c:	4770      	bx	lr
 800895e:	b298      	uxth	r0, r3
 8008960:	b9b0      	cbnz	r0, 8008990 <__lo0bits+0x54>
 8008962:	0c1b      	lsrs	r3, r3, #16
 8008964:	2010      	movs	r0, #16
 8008966:	f013 0fff 	tst.w	r3, #255	; 0xff
 800896a:	bf04      	itt	eq
 800896c:	0a1b      	lsreq	r3, r3, #8
 800896e:	3008      	addeq	r0, #8
 8008970:	071a      	lsls	r2, r3, #28
 8008972:	bf04      	itt	eq
 8008974:	091b      	lsreq	r3, r3, #4
 8008976:	3004      	addeq	r0, #4
 8008978:	079a      	lsls	r2, r3, #30
 800897a:	bf04      	itt	eq
 800897c:	089b      	lsreq	r3, r3, #2
 800897e:	3002      	addeq	r0, #2
 8008980:	07da      	lsls	r2, r3, #31
 8008982:	d403      	bmi.n	800898c <__lo0bits+0x50>
 8008984:	085b      	lsrs	r3, r3, #1
 8008986:	f100 0001 	add.w	r0, r0, #1
 800898a:	d005      	beq.n	8008998 <__lo0bits+0x5c>
 800898c:	600b      	str	r3, [r1, #0]
 800898e:	4770      	bx	lr
 8008990:	4610      	mov	r0, r2
 8008992:	e7e8      	b.n	8008966 <__lo0bits+0x2a>
 8008994:	2000      	movs	r0, #0
 8008996:	4770      	bx	lr
 8008998:	2020      	movs	r0, #32
 800899a:	4770      	bx	lr

0800899c <__i2b>:
 800899c:	b510      	push	{r4, lr}
 800899e:	460c      	mov	r4, r1
 80089a0:	2101      	movs	r1, #1
 80089a2:	f7ff feff 	bl	80087a4 <_Balloc>
 80089a6:	4602      	mov	r2, r0
 80089a8:	b928      	cbnz	r0, 80089b6 <__i2b+0x1a>
 80089aa:	4b05      	ldr	r3, [pc, #20]	; (80089c0 <__i2b+0x24>)
 80089ac:	4805      	ldr	r0, [pc, #20]	; (80089c4 <__i2b+0x28>)
 80089ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80089b2:	f000 fb95 	bl	80090e0 <__assert_func>
 80089b6:	2301      	movs	r3, #1
 80089b8:	6144      	str	r4, [r0, #20]
 80089ba:	6103      	str	r3, [r0, #16]
 80089bc:	bd10      	pop	{r4, pc}
 80089be:	bf00      	nop
 80089c0:	0800a08b 	.word	0x0800a08b
 80089c4:	0800a0fc 	.word	0x0800a0fc

080089c8 <__multiply>:
 80089c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089cc:	4614      	mov	r4, r2
 80089ce:	690a      	ldr	r2, [r1, #16]
 80089d0:	6923      	ldr	r3, [r4, #16]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	bfb8      	it	lt
 80089d6:	460b      	movlt	r3, r1
 80089d8:	460d      	mov	r5, r1
 80089da:	bfbc      	itt	lt
 80089dc:	4625      	movlt	r5, r4
 80089de:	461c      	movlt	r4, r3
 80089e0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80089e4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80089e8:	68ab      	ldr	r3, [r5, #8]
 80089ea:	6869      	ldr	r1, [r5, #4]
 80089ec:	eb0a 0709 	add.w	r7, sl, r9
 80089f0:	42bb      	cmp	r3, r7
 80089f2:	b085      	sub	sp, #20
 80089f4:	bfb8      	it	lt
 80089f6:	3101      	addlt	r1, #1
 80089f8:	f7ff fed4 	bl	80087a4 <_Balloc>
 80089fc:	b930      	cbnz	r0, 8008a0c <__multiply+0x44>
 80089fe:	4602      	mov	r2, r0
 8008a00:	4b42      	ldr	r3, [pc, #264]	; (8008b0c <__multiply+0x144>)
 8008a02:	4843      	ldr	r0, [pc, #268]	; (8008b10 <__multiply+0x148>)
 8008a04:	f240 115d 	movw	r1, #349	; 0x15d
 8008a08:	f000 fb6a 	bl	80090e0 <__assert_func>
 8008a0c:	f100 0614 	add.w	r6, r0, #20
 8008a10:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008a14:	4633      	mov	r3, r6
 8008a16:	2200      	movs	r2, #0
 8008a18:	4543      	cmp	r3, r8
 8008a1a:	d31e      	bcc.n	8008a5a <__multiply+0x92>
 8008a1c:	f105 0c14 	add.w	ip, r5, #20
 8008a20:	f104 0314 	add.w	r3, r4, #20
 8008a24:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008a28:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008a2c:	9202      	str	r2, [sp, #8]
 8008a2e:	ebac 0205 	sub.w	r2, ip, r5
 8008a32:	3a15      	subs	r2, #21
 8008a34:	f022 0203 	bic.w	r2, r2, #3
 8008a38:	3204      	adds	r2, #4
 8008a3a:	f105 0115 	add.w	r1, r5, #21
 8008a3e:	458c      	cmp	ip, r1
 8008a40:	bf38      	it	cc
 8008a42:	2204      	movcc	r2, #4
 8008a44:	9201      	str	r2, [sp, #4]
 8008a46:	9a02      	ldr	r2, [sp, #8]
 8008a48:	9303      	str	r3, [sp, #12]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d808      	bhi.n	8008a60 <__multiply+0x98>
 8008a4e:	2f00      	cmp	r7, #0
 8008a50:	dc55      	bgt.n	8008afe <__multiply+0x136>
 8008a52:	6107      	str	r7, [r0, #16]
 8008a54:	b005      	add	sp, #20
 8008a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5a:	f843 2b04 	str.w	r2, [r3], #4
 8008a5e:	e7db      	b.n	8008a18 <__multiply+0x50>
 8008a60:	f8b3 a000 	ldrh.w	sl, [r3]
 8008a64:	f1ba 0f00 	cmp.w	sl, #0
 8008a68:	d020      	beq.n	8008aac <__multiply+0xe4>
 8008a6a:	f105 0e14 	add.w	lr, r5, #20
 8008a6e:	46b1      	mov	r9, r6
 8008a70:	2200      	movs	r2, #0
 8008a72:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008a76:	f8d9 b000 	ldr.w	fp, [r9]
 8008a7a:	b2a1      	uxth	r1, r4
 8008a7c:	fa1f fb8b 	uxth.w	fp, fp
 8008a80:	fb0a b101 	mla	r1, sl, r1, fp
 8008a84:	4411      	add	r1, r2
 8008a86:	f8d9 2000 	ldr.w	r2, [r9]
 8008a8a:	0c24      	lsrs	r4, r4, #16
 8008a8c:	0c12      	lsrs	r2, r2, #16
 8008a8e:	fb0a 2404 	mla	r4, sl, r4, r2
 8008a92:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008a96:	b289      	uxth	r1, r1
 8008a98:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008a9c:	45f4      	cmp	ip, lr
 8008a9e:	f849 1b04 	str.w	r1, [r9], #4
 8008aa2:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008aa6:	d8e4      	bhi.n	8008a72 <__multiply+0xaa>
 8008aa8:	9901      	ldr	r1, [sp, #4]
 8008aaa:	5072      	str	r2, [r6, r1]
 8008aac:	9a03      	ldr	r2, [sp, #12]
 8008aae:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ab2:	3304      	adds	r3, #4
 8008ab4:	f1b9 0f00 	cmp.w	r9, #0
 8008ab8:	d01f      	beq.n	8008afa <__multiply+0x132>
 8008aba:	6834      	ldr	r4, [r6, #0]
 8008abc:	f105 0114 	add.w	r1, r5, #20
 8008ac0:	46b6      	mov	lr, r6
 8008ac2:	f04f 0a00 	mov.w	sl, #0
 8008ac6:	880a      	ldrh	r2, [r1, #0]
 8008ac8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008acc:	fb09 b202 	mla	r2, r9, r2, fp
 8008ad0:	4492      	add	sl, r2
 8008ad2:	b2a4      	uxth	r4, r4
 8008ad4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008ad8:	f84e 4b04 	str.w	r4, [lr], #4
 8008adc:	f851 4b04 	ldr.w	r4, [r1], #4
 8008ae0:	f8be 2000 	ldrh.w	r2, [lr]
 8008ae4:	0c24      	lsrs	r4, r4, #16
 8008ae6:	fb09 2404 	mla	r4, r9, r4, r2
 8008aea:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008aee:	458c      	cmp	ip, r1
 8008af0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008af4:	d8e7      	bhi.n	8008ac6 <__multiply+0xfe>
 8008af6:	9a01      	ldr	r2, [sp, #4]
 8008af8:	50b4      	str	r4, [r6, r2]
 8008afa:	3604      	adds	r6, #4
 8008afc:	e7a3      	b.n	8008a46 <__multiply+0x7e>
 8008afe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d1a5      	bne.n	8008a52 <__multiply+0x8a>
 8008b06:	3f01      	subs	r7, #1
 8008b08:	e7a1      	b.n	8008a4e <__multiply+0x86>
 8008b0a:	bf00      	nop
 8008b0c:	0800a08b 	.word	0x0800a08b
 8008b10:	0800a0fc 	.word	0x0800a0fc

08008b14 <__pow5mult>:
 8008b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b18:	4615      	mov	r5, r2
 8008b1a:	f012 0203 	ands.w	r2, r2, #3
 8008b1e:	4606      	mov	r6, r0
 8008b20:	460f      	mov	r7, r1
 8008b22:	d007      	beq.n	8008b34 <__pow5mult+0x20>
 8008b24:	4c25      	ldr	r4, [pc, #148]	; (8008bbc <__pow5mult+0xa8>)
 8008b26:	3a01      	subs	r2, #1
 8008b28:	2300      	movs	r3, #0
 8008b2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008b2e:	f7ff fe9b 	bl	8008868 <__multadd>
 8008b32:	4607      	mov	r7, r0
 8008b34:	10ad      	asrs	r5, r5, #2
 8008b36:	d03d      	beq.n	8008bb4 <__pow5mult+0xa0>
 8008b38:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008b3a:	b97c      	cbnz	r4, 8008b5c <__pow5mult+0x48>
 8008b3c:	2010      	movs	r0, #16
 8008b3e:	f7ff fe1b 	bl	8008778 <malloc>
 8008b42:	4602      	mov	r2, r0
 8008b44:	6270      	str	r0, [r6, #36]	; 0x24
 8008b46:	b928      	cbnz	r0, 8008b54 <__pow5mult+0x40>
 8008b48:	4b1d      	ldr	r3, [pc, #116]	; (8008bc0 <__pow5mult+0xac>)
 8008b4a:	481e      	ldr	r0, [pc, #120]	; (8008bc4 <__pow5mult+0xb0>)
 8008b4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008b50:	f000 fac6 	bl	80090e0 <__assert_func>
 8008b54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b58:	6004      	str	r4, [r0, #0]
 8008b5a:	60c4      	str	r4, [r0, #12]
 8008b5c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008b60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b64:	b94c      	cbnz	r4, 8008b7a <__pow5mult+0x66>
 8008b66:	f240 2171 	movw	r1, #625	; 0x271
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f7ff ff16 	bl	800899c <__i2b>
 8008b70:	2300      	movs	r3, #0
 8008b72:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b76:	4604      	mov	r4, r0
 8008b78:	6003      	str	r3, [r0, #0]
 8008b7a:	f04f 0900 	mov.w	r9, #0
 8008b7e:	07eb      	lsls	r3, r5, #31
 8008b80:	d50a      	bpl.n	8008b98 <__pow5mult+0x84>
 8008b82:	4639      	mov	r1, r7
 8008b84:	4622      	mov	r2, r4
 8008b86:	4630      	mov	r0, r6
 8008b88:	f7ff ff1e 	bl	80089c8 <__multiply>
 8008b8c:	4639      	mov	r1, r7
 8008b8e:	4680      	mov	r8, r0
 8008b90:	4630      	mov	r0, r6
 8008b92:	f7ff fe47 	bl	8008824 <_Bfree>
 8008b96:	4647      	mov	r7, r8
 8008b98:	106d      	asrs	r5, r5, #1
 8008b9a:	d00b      	beq.n	8008bb4 <__pow5mult+0xa0>
 8008b9c:	6820      	ldr	r0, [r4, #0]
 8008b9e:	b938      	cbnz	r0, 8008bb0 <__pow5mult+0x9c>
 8008ba0:	4622      	mov	r2, r4
 8008ba2:	4621      	mov	r1, r4
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f7ff ff0f 	bl	80089c8 <__multiply>
 8008baa:	6020      	str	r0, [r4, #0]
 8008bac:	f8c0 9000 	str.w	r9, [r0]
 8008bb0:	4604      	mov	r4, r0
 8008bb2:	e7e4      	b.n	8008b7e <__pow5mult+0x6a>
 8008bb4:	4638      	mov	r0, r7
 8008bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bba:	bf00      	nop
 8008bbc:	0800a250 	.word	0x0800a250
 8008bc0:	0800a015 	.word	0x0800a015
 8008bc4:	0800a0fc 	.word	0x0800a0fc

08008bc8 <__lshift>:
 8008bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bcc:	460c      	mov	r4, r1
 8008bce:	6849      	ldr	r1, [r1, #4]
 8008bd0:	6923      	ldr	r3, [r4, #16]
 8008bd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008bd6:	68a3      	ldr	r3, [r4, #8]
 8008bd8:	4607      	mov	r7, r0
 8008bda:	4691      	mov	r9, r2
 8008bdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008be0:	f108 0601 	add.w	r6, r8, #1
 8008be4:	42b3      	cmp	r3, r6
 8008be6:	db0b      	blt.n	8008c00 <__lshift+0x38>
 8008be8:	4638      	mov	r0, r7
 8008bea:	f7ff fddb 	bl	80087a4 <_Balloc>
 8008bee:	4605      	mov	r5, r0
 8008bf0:	b948      	cbnz	r0, 8008c06 <__lshift+0x3e>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	4b28      	ldr	r3, [pc, #160]	; (8008c98 <__lshift+0xd0>)
 8008bf6:	4829      	ldr	r0, [pc, #164]	; (8008c9c <__lshift+0xd4>)
 8008bf8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008bfc:	f000 fa70 	bl	80090e0 <__assert_func>
 8008c00:	3101      	adds	r1, #1
 8008c02:	005b      	lsls	r3, r3, #1
 8008c04:	e7ee      	b.n	8008be4 <__lshift+0x1c>
 8008c06:	2300      	movs	r3, #0
 8008c08:	f100 0114 	add.w	r1, r0, #20
 8008c0c:	f100 0210 	add.w	r2, r0, #16
 8008c10:	4618      	mov	r0, r3
 8008c12:	4553      	cmp	r3, sl
 8008c14:	db33      	blt.n	8008c7e <__lshift+0xb6>
 8008c16:	6920      	ldr	r0, [r4, #16]
 8008c18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c1c:	f104 0314 	add.w	r3, r4, #20
 8008c20:	f019 091f 	ands.w	r9, r9, #31
 8008c24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008c28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008c2c:	d02b      	beq.n	8008c86 <__lshift+0xbe>
 8008c2e:	f1c9 0e20 	rsb	lr, r9, #32
 8008c32:	468a      	mov	sl, r1
 8008c34:	2200      	movs	r2, #0
 8008c36:	6818      	ldr	r0, [r3, #0]
 8008c38:	fa00 f009 	lsl.w	r0, r0, r9
 8008c3c:	4302      	orrs	r2, r0
 8008c3e:	f84a 2b04 	str.w	r2, [sl], #4
 8008c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c46:	459c      	cmp	ip, r3
 8008c48:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c4c:	d8f3      	bhi.n	8008c36 <__lshift+0x6e>
 8008c4e:	ebac 0304 	sub.w	r3, ip, r4
 8008c52:	3b15      	subs	r3, #21
 8008c54:	f023 0303 	bic.w	r3, r3, #3
 8008c58:	3304      	adds	r3, #4
 8008c5a:	f104 0015 	add.w	r0, r4, #21
 8008c5e:	4584      	cmp	ip, r0
 8008c60:	bf38      	it	cc
 8008c62:	2304      	movcc	r3, #4
 8008c64:	50ca      	str	r2, [r1, r3]
 8008c66:	b10a      	cbz	r2, 8008c6c <__lshift+0xa4>
 8008c68:	f108 0602 	add.w	r6, r8, #2
 8008c6c:	3e01      	subs	r6, #1
 8008c6e:	4638      	mov	r0, r7
 8008c70:	612e      	str	r6, [r5, #16]
 8008c72:	4621      	mov	r1, r4
 8008c74:	f7ff fdd6 	bl	8008824 <_Bfree>
 8008c78:	4628      	mov	r0, r5
 8008c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c82:	3301      	adds	r3, #1
 8008c84:	e7c5      	b.n	8008c12 <__lshift+0x4a>
 8008c86:	3904      	subs	r1, #4
 8008c88:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c90:	459c      	cmp	ip, r3
 8008c92:	d8f9      	bhi.n	8008c88 <__lshift+0xc0>
 8008c94:	e7ea      	b.n	8008c6c <__lshift+0xa4>
 8008c96:	bf00      	nop
 8008c98:	0800a08b 	.word	0x0800a08b
 8008c9c:	0800a0fc 	.word	0x0800a0fc

08008ca0 <__mcmp>:
 8008ca0:	b530      	push	{r4, r5, lr}
 8008ca2:	6902      	ldr	r2, [r0, #16]
 8008ca4:	690c      	ldr	r4, [r1, #16]
 8008ca6:	1b12      	subs	r2, r2, r4
 8008ca8:	d10e      	bne.n	8008cc8 <__mcmp+0x28>
 8008caa:	f100 0314 	add.w	r3, r0, #20
 8008cae:	3114      	adds	r1, #20
 8008cb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008cb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008cb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008cbc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008cc0:	42a5      	cmp	r5, r4
 8008cc2:	d003      	beq.n	8008ccc <__mcmp+0x2c>
 8008cc4:	d305      	bcc.n	8008cd2 <__mcmp+0x32>
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	4610      	mov	r0, r2
 8008cca:	bd30      	pop	{r4, r5, pc}
 8008ccc:	4283      	cmp	r3, r0
 8008cce:	d3f3      	bcc.n	8008cb8 <__mcmp+0x18>
 8008cd0:	e7fa      	b.n	8008cc8 <__mcmp+0x28>
 8008cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cd6:	e7f7      	b.n	8008cc8 <__mcmp+0x28>

08008cd8 <__mdiff>:
 8008cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	460c      	mov	r4, r1
 8008cde:	4606      	mov	r6, r0
 8008ce0:	4611      	mov	r1, r2
 8008ce2:	4620      	mov	r0, r4
 8008ce4:	4617      	mov	r7, r2
 8008ce6:	f7ff ffdb 	bl	8008ca0 <__mcmp>
 8008cea:	1e05      	subs	r5, r0, #0
 8008cec:	d110      	bne.n	8008d10 <__mdiff+0x38>
 8008cee:	4629      	mov	r1, r5
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	f7ff fd57 	bl	80087a4 <_Balloc>
 8008cf6:	b930      	cbnz	r0, 8008d06 <__mdiff+0x2e>
 8008cf8:	4b39      	ldr	r3, [pc, #228]	; (8008de0 <__mdiff+0x108>)
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	f240 2132 	movw	r1, #562	; 0x232
 8008d00:	4838      	ldr	r0, [pc, #224]	; (8008de4 <__mdiff+0x10c>)
 8008d02:	f000 f9ed 	bl	80090e0 <__assert_func>
 8008d06:	2301      	movs	r3, #1
 8008d08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008d0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d10:	bfa4      	itt	ge
 8008d12:	463b      	movge	r3, r7
 8008d14:	4627      	movge	r7, r4
 8008d16:	4630      	mov	r0, r6
 8008d18:	6879      	ldr	r1, [r7, #4]
 8008d1a:	bfa6      	itte	ge
 8008d1c:	461c      	movge	r4, r3
 8008d1e:	2500      	movge	r5, #0
 8008d20:	2501      	movlt	r5, #1
 8008d22:	f7ff fd3f 	bl	80087a4 <_Balloc>
 8008d26:	b920      	cbnz	r0, 8008d32 <__mdiff+0x5a>
 8008d28:	4b2d      	ldr	r3, [pc, #180]	; (8008de0 <__mdiff+0x108>)
 8008d2a:	4602      	mov	r2, r0
 8008d2c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008d30:	e7e6      	b.n	8008d00 <__mdiff+0x28>
 8008d32:	693e      	ldr	r6, [r7, #16]
 8008d34:	60c5      	str	r5, [r0, #12]
 8008d36:	6925      	ldr	r5, [r4, #16]
 8008d38:	f107 0114 	add.w	r1, r7, #20
 8008d3c:	f104 0914 	add.w	r9, r4, #20
 8008d40:	f100 0e14 	add.w	lr, r0, #20
 8008d44:	f107 0210 	add.w	r2, r7, #16
 8008d48:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008d4c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008d50:	46f2      	mov	sl, lr
 8008d52:	2700      	movs	r7, #0
 8008d54:	f859 3b04 	ldr.w	r3, [r9], #4
 8008d58:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008d5c:	fa1f f883 	uxth.w	r8, r3
 8008d60:	fa17 f78b 	uxtah	r7, r7, fp
 8008d64:	0c1b      	lsrs	r3, r3, #16
 8008d66:	eba7 0808 	sub.w	r8, r7, r8
 8008d6a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008d6e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008d72:	fa1f f888 	uxth.w	r8, r8
 8008d76:	141f      	asrs	r7, r3, #16
 8008d78:	454d      	cmp	r5, r9
 8008d7a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008d7e:	f84a 3b04 	str.w	r3, [sl], #4
 8008d82:	d8e7      	bhi.n	8008d54 <__mdiff+0x7c>
 8008d84:	1b2b      	subs	r3, r5, r4
 8008d86:	3b15      	subs	r3, #21
 8008d88:	f023 0303 	bic.w	r3, r3, #3
 8008d8c:	3304      	adds	r3, #4
 8008d8e:	3415      	adds	r4, #21
 8008d90:	42a5      	cmp	r5, r4
 8008d92:	bf38      	it	cc
 8008d94:	2304      	movcc	r3, #4
 8008d96:	4419      	add	r1, r3
 8008d98:	4473      	add	r3, lr
 8008d9a:	469e      	mov	lr, r3
 8008d9c:	460d      	mov	r5, r1
 8008d9e:	4565      	cmp	r5, ip
 8008da0:	d30e      	bcc.n	8008dc0 <__mdiff+0xe8>
 8008da2:	f10c 0203 	add.w	r2, ip, #3
 8008da6:	1a52      	subs	r2, r2, r1
 8008da8:	f022 0203 	bic.w	r2, r2, #3
 8008dac:	3903      	subs	r1, #3
 8008dae:	458c      	cmp	ip, r1
 8008db0:	bf38      	it	cc
 8008db2:	2200      	movcc	r2, #0
 8008db4:	441a      	add	r2, r3
 8008db6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008dba:	b17b      	cbz	r3, 8008ddc <__mdiff+0x104>
 8008dbc:	6106      	str	r6, [r0, #16]
 8008dbe:	e7a5      	b.n	8008d0c <__mdiff+0x34>
 8008dc0:	f855 8b04 	ldr.w	r8, [r5], #4
 8008dc4:	fa17 f488 	uxtah	r4, r7, r8
 8008dc8:	1422      	asrs	r2, r4, #16
 8008dca:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008dce:	b2a4      	uxth	r4, r4
 8008dd0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008dd4:	f84e 4b04 	str.w	r4, [lr], #4
 8008dd8:	1417      	asrs	r7, r2, #16
 8008dda:	e7e0      	b.n	8008d9e <__mdiff+0xc6>
 8008ddc:	3e01      	subs	r6, #1
 8008dde:	e7ea      	b.n	8008db6 <__mdiff+0xde>
 8008de0:	0800a08b 	.word	0x0800a08b
 8008de4:	0800a0fc 	.word	0x0800a0fc

08008de8 <__d2b>:
 8008de8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008dec:	4689      	mov	r9, r1
 8008dee:	2101      	movs	r1, #1
 8008df0:	ec57 6b10 	vmov	r6, r7, d0
 8008df4:	4690      	mov	r8, r2
 8008df6:	f7ff fcd5 	bl	80087a4 <_Balloc>
 8008dfa:	4604      	mov	r4, r0
 8008dfc:	b930      	cbnz	r0, 8008e0c <__d2b+0x24>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	4b25      	ldr	r3, [pc, #148]	; (8008e98 <__d2b+0xb0>)
 8008e02:	4826      	ldr	r0, [pc, #152]	; (8008e9c <__d2b+0xb4>)
 8008e04:	f240 310a 	movw	r1, #778	; 0x30a
 8008e08:	f000 f96a 	bl	80090e0 <__assert_func>
 8008e0c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008e10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008e14:	bb35      	cbnz	r5, 8008e64 <__d2b+0x7c>
 8008e16:	2e00      	cmp	r6, #0
 8008e18:	9301      	str	r3, [sp, #4]
 8008e1a:	d028      	beq.n	8008e6e <__d2b+0x86>
 8008e1c:	4668      	mov	r0, sp
 8008e1e:	9600      	str	r6, [sp, #0]
 8008e20:	f7ff fd8c 	bl	800893c <__lo0bits>
 8008e24:	9900      	ldr	r1, [sp, #0]
 8008e26:	b300      	cbz	r0, 8008e6a <__d2b+0x82>
 8008e28:	9a01      	ldr	r2, [sp, #4]
 8008e2a:	f1c0 0320 	rsb	r3, r0, #32
 8008e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e32:	430b      	orrs	r3, r1
 8008e34:	40c2      	lsrs	r2, r0
 8008e36:	6163      	str	r3, [r4, #20]
 8008e38:	9201      	str	r2, [sp, #4]
 8008e3a:	9b01      	ldr	r3, [sp, #4]
 8008e3c:	61a3      	str	r3, [r4, #24]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	bf14      	ite	ne
 8008e42:	2202      	movne	r2, #2
 8008e44:	2201      	moveq	r2, #1
 8008e46:	6122      	str	r2, [r4, #16]
 8008e48:	b1d5      	cbz	r5, 8008e80 <__d2b+0x98>
 8008e4a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e4e:	4405      	add	r5, r0
 8008e50:	f8c9 5000 	str.w	r5, [r9]
 8008e54:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e58:	f8c8 0000 	str.w	r0, [r8]
 8008e5c:	4620      	mov	r0, r4
 8008e5e:	b003      	add	sp, #12
 8008e60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e68:	e7d5      	b.n	8008e16 <__d2b+0x2e>
 8008e6a:	6161      	str	r1, [r4, #20]
 8008e6c:	e7e5      	b.n	8008e3a <__d2b+0x52>
 8008e6e:	a801      	add	r0, sp, #4
 8008e70:	f7ff fd64 	bl	800893c <__lo0bits>
 8008e74:	9b01      	ldr	r3, [sp, #4]
 8008e76:	6163      	str	r3, [r4, #20]
 8008e78:	2201      	movs	r2, #1
 8008e7a:	6122      	str	r2, [r4, #16]
 8008e7c:	3020      	adds	r0, #32
 8008e7e:	e7e3      	b.n	8008e48 <__d2b+0x60>
 8008e80:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e84:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e88:	f8c9 0000 	str.w	r0, [r9]
 8008e8c:	6918      	ldr	r0, [r3, #16]
 8008e8e:	f7ff fd35 	bl	80088fc <__hi0bits>
 8008e92:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e96:	e7df      	b.n	8008e58 <__d2b+0x70>
 8008e98:	0800a08b 	.word	0x0800a08b
 8008e9c:	0800a0fc 	.word	0x0800a0fc

08008ea0 <_calloc_r>:
 8008ea0:	b513      	push	{r0, r1, r4, lr}
 8008ea2:	434a      	muls	r2, r1
 8008ea4:	4611      	mov	r1, r2
 8008ea6:	9201      	str	r2, [sp, #4]
 8008ea8:	f000 f85a 	bl	8008f60 <_malloc_r>
 8008eac:	4604      	mov	r4, r0
 8008eae:	b118      	cbz	r0, 8008eb8 <_calloc_r+0x18>
 8008eb0:	9a01      	ldr	r2, [sp, #4]
 8008eb2:	2100      	movs	r1, #0
 8008eb4:	f7fd fe84 	bl	8006bc0 <memset>
 8008eb8:	4620      	mov	r0, r4
 8008eba:	b002      	add	sp, #8
 8008ebc:	bd10      	pop	{r4, pc}
	...

08008ec0 <_free_r>:
 8008ec0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ec2:	2900      	cmp	r1, #0
 8008ec4:	d048      	beq.n	8008f58 <_free_r+0x98>
 8008ec6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008eca:	9001      	str	r0, [sp, #4]
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	f1a1 0404 	sub.w	r4, r1, #4
 8008ed2:	bfb8      	it	lt
 8008ed4:	18e4      	addlt	r4, r4, r3
 8008ed6:	f000 f989 	bl	80091ec <__malloc_lock>
 8008eda:	4a20      	ldr	r2, [pc, #128]	; (8008f5c <_free_r+0x9c>)
 8008edc:	9801      	ldr	r0, [sp, #4]
 8008ede:	6813      	ldr	r3, [r2, #0]
 8008ee0:	4615      	mov	r5, r2
 8008ee2:	b933      	cbnz	r3, 8008ef2 <_free_r+0x32>
 8008ee4:	6063      	str	r3, [r4, #4]
 8008ee6:	6014      	str	r4, [r2, #0]
 8008ee8:	b003      	add	sp, #12
 8008eea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008eee:	f000 b983 	b.w	80091f8 <__malloc_unlock>
 8008ef2:	42a3      	cmp	r3, r4
 8008ef4:	d90b      	bls.n	8008f0e <_free_r+0x4e>
 8008ef6:	6821      	ldr	r1, [r4, #0]
 8008ef8:	1862      	adds	r2, r4, r1
 8008efa:	4293      	cmp	r3, r2
 8008efc:	bf04      	itt	eq
 8008efe:	681a      	ldreq	r2, [r3, #0]
 8008f00:	685b      	ldreq	r3, [r3, #4]
 8008f02:	6063      	str	r3, [r4, #4]
 8008f04:	bf04      	itt	eq
 8008f06:	1852      	addeq	r2, r2, r1
 8008f08:	6022      	streq	r2, [r4, #0]
 8008f0a:	602c      	str	r4, [r5, #0]
 8008f0c:	e7ec      	b.n	8008ee8 <_free_r+0x28>
 8008f0e:	461a      	mov	r2, r3
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	b10b      	cbz	r3, 8008f18 <_free_r+0x58>
 8008f14:	42a3      	cmp	r3, r4
 8008f16:	d9fa      	bls.n	8008f0e <_free_r+0x4e>
 8008f18:	6811      	ldr	r1, [r2, #0]
 8008f1a:	1855      	adds	r5, r2, r1
 8008f1c:	42a5      	cmp	r5, r4
 8008f1e:	d10b      	bne.n	8008f38 <_free_r+0x78>
 8008f20:	6824      	ldr	r4, [r4, #0]
 8008f22:	4421      	add	r1, r4
 8008f24:	1854      	adds	r4, r2, r1
 8008f26:	42a3      	cmp	r3, r4
 8008f28:	6011      	str	r1, [r2, #0]
 8008f2a:	d1dd      	bne.n	8008ee8 <_free_r+0x28>
 8008f2c:	681c      	ldr	r4, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	6053      	str	r3, [r2, #4]
 8008f32:	4421      	add	r1, r4
 8008f34:	6011      	str	r1, [r2, #0]
 8008f36:	e7d7      	b.n	8008ee8 <_free_r+0x28>
 8008f38:	d902      	bls.n	8008f40 <_free_r+0x80>
 8008f3a:	230c      	movs	r3, #12
 8008f3c:	6003      	str	r3, [r0, #0]
 8008f3e:	e7d3      	b.n	8008ee8 <_free_r+0x28>
 8008f40:	6825      	ldr	r5, [r4, #0]
 8008f42:	1961      	adds	r1, r4, r5
 8008f44:	428b      	cmp	r3, r1
 8008f46:	bf04      	itt	eq
 8008f48:	6819      	ldreq	r1, [r3, #0]
 8008f4a:	685b      	ldreq	r3, [r3, #4]
 8008f4c:	6063      	str	r3, [r4, #4]
 8008f4e:	bf04      	itt	eq
 8008f50:	1949      	addeq	r1, r1, r5
 8008f52:	6021      	streq	r1, [r4, #0]
 8008f54:	6054      	str	r4, [r2, #4]
 8008f56:	e7c7      	b.n	8008ee8 <_free_r+0x28>
 8008f58:	b003      	add	sp, #12
 8008f5a:	bd30      	pop	{r4, r5, pc}
 8008f5c:	20000200 	.word	0x20000200

08008f60 <_malloc_r>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	1ccd      	adds	r5, r1, #3
 8008f64:	f025 0503 	bic.w	r5, r5, #3
 8008f68:	3508      	adds	r5, #8
 8008f6a:	2d0c      	cmp	r5, #12
 8008f6c:	bf38      	it	cc
 8008f6e:	250c      	movcc	r5, #12
 8008f70:	2d00      	cmp	r5, #0
 8008f72:	4606      	mov	r6, r0
 8008f74:	db01      	blt.n	8008f7a <_malloc_r+0x1a>
 8008f76:	42a9      	cmp	r1, r5
 8008f78:	d903      	bls.n	8008f82 <_malloc_r+0x22>
 8008f7a:	230c      	movs	r3, #12
 8008f7c:	6033      	str	r3, [r6, #0]
 8008f7e:	2000      	movs	r0, #0
 8008f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f82:	f000 f933 	bl	80091ec <__malloc_lock>
 8008f86:	4921      	ldr	r1, [pc, #132]	; (800900c <_malloc_r+0xac>)
 8008f88:	680a      	ldr	r2, [r1, #0]
 8008f8a:	4614      	mov	r4, r2
 8008f8c:	b99c      	cbnz	r4, 8008fb6 <_malloc_r+0x56>
 8008f8e:	4f20      	ldr	r7, [pc, #128]	; (8009010 <_malloc_r+0xb0>)
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	b923      	cbnz	r3, 8008f9e <_malloc_r+0x3e>
 8008f94:	4621      	mov	r1, r4
 8008f96:	4630      	mov	r0, r6
 8008f98:	f000 f83c 	bl	8009014 <_sbrk_r>
 8008f9c:	6038      	str	r0, [r7, #0]
 8008f9e:	4629      	mov	r1, r5
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	f000 f837 	bl	8009014 <_sbrk_r>
 8008fa6:	1c43      	adds	r3, r0, #1
 8008fa8:	d123      	bne.n	8008ff2 <_malloc_r+0x92>
 8008faa:	230c      	movs	r3, #12
 8008fac:	6033      	str	r3, [r6, #0]
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f000 f922 	bl	80091f8 <__malloc_unlock>
 8008fb4:	e7e3      	b.n	8008f7e <_malloc_r+0x1e>
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	1b5b      	subs	r3, r3, r5
 8008fba:	d417      	bmi.n	8008fec <_malloc_r+0x8c>
 8008fbc:	2b0b      	cmp	r3, #11
 8008fbe:	d903      	bls.n	8008fc8 <_malloc_r+0x68>
 8008fc0:	6023      	str	r3, [r4, #0]
 8008fc2:	441c      	add	r4, r3
 8008fc4:	6025      	str	r5, [r4, #0]
 8008fc6:	e004      	b.n	8008fd2 <_malloc_r+0x72>
 8008fc8:	6863      	ldr	r3, [r4, #4]
 8008fca:	42a2      	cmp	r2, r4
 8008fcc:	bf0c      	ite	eq
 8008fce:	600b      	streq	r3, [r1, #0]
 8008fd0:	6053      	strne	r3, [r2, #4]
 8008fd2:	4630      	mov	r0, r6
 8008fd4:	f000 f910 	bl	80091f8 <__malloc_unlock>
 8008fd8:	f104 000b 	add.w	r0, r4, #11
 8008fdc:	1d23      	adds	r3, r4, #4
 8008fde:	f020 0007 	bic.w	r0, r0, #7
 8008fe2:	1ac2      	subs	r2, r0, r3
 8008fe4:	d0cc      	beq.n	8008f80 <_malloc_r+0x20>
 8008fe6:	1a1b      	subs	r3, r3, r0
 8008fe8:	50a3      	str	r3, [r4, r2]
 8008fea:	e7c9      	b.n	8008f80 <_malloc_r+0x20>
 8008fec:	4622      	mov	r2, r4
 8008fee:	6864      	ldr	r4, [r4, #4]
 8008ff0:	e7cc      	b.n	8008f8c <_malloc_r+0x2c>
 8008ff2:	1cc4      	adds	r4, r0, #3
 8008ff4:	f024 0403 	bic.w	r4, r4, #3
 8008ff8:	42a0      	cmp	r0, r4
 8008ffa:	d0e3      	beq.n	8008fc4 <_malloc_r+0x64>
 8008ffc:	1a21      	subs	r1, r4, r0
 8008ffe:	4630      	mov	r0, r6
 8009000:	f000 f808 	bl	8009014 <_sbrk_r>
 8009004:	3001      	adds	r0, #1
 8009006:	d1dd      	bne.n	8008fc4 <_malloc_r+0x64>
 8009008:	e7cf      	b.n	8008faa <_malloc_r+0x4a>
 800900a:	bf00      	nop
 800900c:	20000200 	.word	0x20000200
 8009010:	20000204 	.word	0x20000204

08009014 <_sbrk_r>:
 8009014:	b538      	push	{r3, r4, r5, lr}
 8009016:	4d06      	ldr	r5, [pc, #24]	; (8009030 <_sbrk_r+0x1c>)
 8009018:	2300      	movs	r3, #0
 800901a:	4604      	mov	r4, r0
 800901c:	4608      	mov	r0, r1
 800901e:	602b      	str	r3, [r5, #0]
 8009020:	f7f9 fd70 	bl	8002b04 <_sbrk>
 8009024:	1c43      	adds	r3, r0, #1
 8009026:	d102      	bne.n	800902e <_sbrk_r+0x1a>
 8009028:	682b      	ldr	r3, [r5, #0]
 800902a:	b103      	cbz	r3, 800902e <_sbrk_r+0x1a>
 800902c:	6023      	str	r3, [r4, #0]
 800902e:	bd38      	pop	{r3, r4, r5, pc}
 8009030:	20000620 	.word	0x20000620

08009034 <__sread>:
 8009034:	b510      	push	{r4, lr}
 8009036:	460c      	mov	r4, r1
 8009038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800903c:	f000 fa3c 	bl	80094b8 <_read_r>
 8009040:	2800      	cmp	r0, #0
 8009042:	bfab      	itete	ge
 8009044:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009046:	89a3      	ldrhlt	r3, [r4, #12]
 8009048:	181b      	addge	r3, r3, r0
 800904a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800904e:	bfac      	ite	ge
 8009050:	6563      	strge	r3, [r4, #84]	; 0x54
 8009052:	81a3      	strhlt	r3, [r4, #12]
 8009054:	bd10      	pop	{r4, pc}

08009056 <__swrite>:
 8009056:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800905a:	461f      	mov	r7, r3
 800905c:	898b      	ldrh	r3, [r1, #12]
 800905e:	05db      	lsls	r3, r3, #23
 8009060:	4605      	mov	r5, r0
 8009062:	460c      	mov	r4, r1
 8009064:	4616      	mov	r6, r2
 8009066:	d505      	bpl.n	8009074 <__swrite+0x1e>
 8009068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800906c:	2302      	movs	r3, #2
 800906e:	2200      	movs	r2, #0
 8009070:	f000 f898 	bl	80091a4 <_lseek_r>
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800907a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800907e:	81a3      	strh	r3, [r4, #12]
 8009080:	4632      	mov	r2, r6
 8009082:	463b      	mov	r3, r7
 8009084:	4628      	mov	r0, r5
 8009086:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800908a:	f000 b817 	b.w	80090bc <_write_r>

0800908e <__sseek>:
 800908e:	b510      	push	{r4, lr}
 8009090:	460c      	mov	r4, r1
 8009092:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009096:	f000 f885 	bl	80091a4 <_lseek_r>
 800909a:	1c43      	adds	r3, r0, #1
 800909c:	89a3      	ldrh	r3, [r4, #12]
 800909e:	bf15      	itete	ne
 80090a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80090a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80090a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80090aa:	81a3      	strheq	r3, [r4, #12]
 80090ac:	bf18      	it	ne
 80090ae:	81a3      	strhne	r3, [r4, #12]
 80090b0:	bd10      	pop	{r4, pc}

080090b2 <__sclose>:
 80090b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b6:	f000 b831 	b.w	800911c <_close_r>
	...

080090bc <_write_r>:
 80090bc:	b538      	push	{r3, r4, r5, lr}
 80090be:	4d07      	ldr	r5, [pc, #28]	; (80090dc <_write_r+0x20>)
 80090c0:	4604      	mov	r4, r0
 80090c2:	4608      	mov	r0, r1
 80090c4:	4611      	mov	r1, r2
 80090c6:	2200      	movs	r2, #0
 80090c8:	602a      	str	r2, [r5, #0]
 80090ca:	461a      	mov	r2, r3
 80090cc:	f7f9 fcc9 	bl	8002a62 <_write>
 80090d0:	1c43      	adds	r3, r0, #1
 80090d2:	d102      	bne.n	80090da <_write_r+0x1e>
 80090d4:	682b      	ldr	r3, [r5, #0]
 80090d6:	b103      	cbz	r3, 80090da <_write_r+0x1e>
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	bd38      	pop	{r3, r4, r5, pc}
 80090dc:	20000620 	.word	0x20000620

080090e0 <__assert_func>:
 80090e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090e2:	4614      	mov	r4, r2
 80090e4:	461a      	mov	r2, r3
 80090e6:	4b09      	ldr	r3, [pc, #36]	; (800910c <__assert_func+0x2c>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	4605      	mov	r5, r0
 80090ec:	68d8      	ldr	r0, [r3, #12]
 80090ee:	b14c      	cbz	r4, 8009104 <__assert_func+0x24>
 80090f0:	4b07      	ldr	r3, [pc, #28]	; (8009110 <__assert_func+0x30>)
 80090f2:	9100      	str	r1, [sp, #0]
 80090f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80090f8:	4906      	ldr	r1, [pc, #24]	; (8009114 <__assert_func+0x34>)
 80090fa:	462b      	mov	r3, r5
 80090fc:	f000 f81e 	bl	800913c <fiprintf>
 8009100:	f000 faba 	bl	8009678 <abort>
 8009104:	4b04      	ldr	r3, [pc, #16]	; (8009118 <__assert_func+0x38>)
 8009106:	461c      	mov	r4, r3
 8009108:	e7f3      	b.n	80090f2 <__assert_func+0x12>
 800910a:	bf00      	nop
 800910c:	2000000c 	.word	0x2000000c
 8009110:	0800a25c 	.word	0x0800a25c
 8009114:	0800a269 	.word	0x0800a269
 8009118:	0800a297 	.word	0x0800a297

0800911c <_close_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4d06      	ldr	r5, [pc, #24]	; (8009138 <_close_r+0x1c>)
 8009120:	2300      	movs	r3, #0
 8009122:	4604      	mov	r4, r0
 8009124:	4608      	mov	r0, r1
 8009126:	602b      	str	r3, [r5, #0]
 8009128:	f7f9 fcb7 	bl	8002a9a <_close>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_close_r+0x1a>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_close_r+0x1a>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	20000620 	.word	0x20000620

0800913c <fiprintf>:
 800913c:	b40e      	push	{r1, r2, r3}
 800913e:	b503      	push	{r0, r1, lr}
 8009140:	4601      	mov	r1, r0
 8009142:	ab03      	add	r3, sp, #12
 8009144:	4805      	ldr	r0, [pc, #20]	; (800915c <fiprintf+0x20>)
 8009146:	f853 2b04 	ldr.w	r2, [r3], #4
 800914a:	6800      	ldr	r0, [r0, #0]
 800914c:	9301      	str	r3, [sp, #4]
 800914e:	f000 f883 	bl	8009258 <_vfiprintf_r>
 8009152:	b002      	add	sp, #8
 8009154:	f85d eb04 	ldr.w	lr, [sp], #4
 8009158:	b003      	add	sp, #12
 800915a:	4770      	bx	lr
 800915c:	2000000c 	.word	0x2000000c

08009160 <_fstat_r>:
 8009160:	b538      	push	{r3, r4, r5, lr}
 8009162:	4d07      	ldr	r5, [pc, #28]	; (8009180 <_fstat_r+0x20>)
 8009164:	2300      	movs	r3, #0
 8009166:	4604      	mov	r4, r0
 8009168:	4608      	mov	r0, r1
 800916a:	4611      	mov	r1, r2
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	f7f9 fca0 	bl	8002ab2 <_fstat>
 8009172:	1c43      	adds	r3, r0, #1
 8009174:	d102      	bne.n	800917c <_fstat_r+0x1c>
 8009176:	682b      	ldr	r3, [r5, #0]
 8009178:	b103      	cbz	r3, 800917c <_fstat_r+0x1c>
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd38      	pop	{r3, r4, r5, pc}
 800917e:	bf00      	nop
 8009180:	20000620 	.word	0x20000620

08009184 <_isatty_r>:
 8009184:	b538      	push	{r3, r4, r5, lr}
 8009186:	4d06      	ldr	r5, [pc, #24]	; (80091a0 <_isatty_r+0x1c>)
 8009188:	2300      	movs	r3, #0
 800918a:	4604      	mov	r4, r0
 800918c:	4608      	mov	r0, r1
 800918e:	602b      	str	r3, [r5, #0]
 8009190:	f7f9 fc9f 	bl	8002ad2 <_isatty>
 8009194:	1c43      	adds	r3, r0, #1
 8009196:	d102      	bne.n	800919e <_isatty_r+0x1a>
 8009198:	682b      	ldr	r3, [r5, #0]
 800919a:	b103      	cbz	r3, 800919e <_isatty_r+0x1a>
 800919c:	6023      	str	r3, [r4, #0]
 800919e:	bd38      	pop	{r3, r4, r5, pc}
 80091a0:	20000620 	.word	0x20000620

080091a4 <_lseek_r>:
 80091a4:	b538      	push	{r3, r4, r5, lr}
 80091a6:	4d07      	ldr	r5, [pc, #28]	; (80091c4 <_lseek_r+0x20>)
 80091a8:	4604      	mov	r4, r0
 80091aa:	4608      	mov	r0, r1
 80091ac:	4611      	mov	r1, r2
 80091ae:	2200      	movs	r2, #0
 80091b0:	602a      	str	r2, [r5, #0]
 80091b2:	461a      	mov	r2, r3
 80091b4:	f7f9 fc98 	bl	8002ae8 <_lseek>
 80091b8:	1c43      	adds	r3, r0, #1
 80091ba:	d102      	bne.n	80091c2 <_lseek_r+0x1e>
 80091bc:	682b      	ldr	r3, [r5, #0]
 80091be:	b103      	cbz	r3, 80091c2 <_lseek_r+0x1e>
 80091c0:	6023      	str	r3, [r4, #0]
 80091c2:	bd38      	pop	{r3, r4, r5, pc}
 80091c4:	20000620 	.word	0x20000620

080091c8 <__ascii_mbtowc>:
 80091c8:	b082      	sub	sp, #8
 80091ca:	b901      	cbnz	r1, 80091ce <__ascii_mbtowc+0x6>
 80091cc:	a901      	add	r1, sp, #4
 80091ce:	b142      	cbz	r2, 80091e2 <__ascii_mbtowc+0x1a>
 80091d0:	b14b      	cbz	r3, 80091e6 <__ascii_mbtowc+0x1e>
 80091d2:	7813      	ldrb	r3, [r2, #0]
 80091d4:	600b      	str	r3, [r1, #0]
 80091d6:	7812      	ldrb	r2, [r2, #0]
 80091d8:	1e10      	subs	r0, r2, #0
 80091da:	bf18      	it	ne
 80091dc:	2001      	movne	r0, #1
 80091de:	b002      	add	sp, #8
 80091e0:	4770      	bx	lr
 80091e2:	4610      	mov	r0, r2
 80091e4:	e7fb      	b.n	80091de <__ascii_mbtowc+0x16>
 80091e6:	f06f 0001 	mvn.w	r0, #1
 80091ea:	e7f8      	b.n	80091de <__ascii_mbtowc+0x16>

080091ec <__malloc_lock>:
 80091ec:	4801      	ldr	r0, [pc, #4]	; (80091f4 <__malloc_lock+0x8>)
 80091ee:	f7ff ba5c 	b.w	80086aa <__retarget_lock_acquire_recursive>
 80091f2:	bf00      	nop
 80091f4:	20000618 	.word	0x20000618

080091f8 <__malloc_unlock>:
 80091f8:	4801      	ldr	r0, [pc, #4]	; (8009200 <__malloc_unlock+0x8>)
 80091fa:	f7ff ba57 	b.w	80086ac <__retarget_lock_release_recursive>
 80091fe:	bf00      	nop
 8009200:	20000618 	.word	0x20000618

08009204 <__sfputc_r>:
 8009204:	6893      	ldr	r3, [r2, #8]
 8009206:	3b01      	subs	r3, #1
 8009208:	2b00      	cmp	r3, #0
 800920a:	b410      	push	{r4}
 800920c:	6093      	str	r3, [r2, #8]
 800920e:	da08      	bge.n	8009222 <__sfputc_r+0x1e>
 8009210:	6994      	ldr	r4, [r2, #24]
 8009212:	42a3      	cmp	r3, r4
 8009214:	db01      	blt.n	800921a <__sfputc_r+0x16>
 8009216:	290a      	cmp	r1, #10
 8009218:	d103      	bne.n	8009222 <__sfputc_r+0x1e>
 800921a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800921e:	f000 b95d 	b.w	80094dc <__swbuf_r>
 8009222:	6813      	ldr	r3, [r2, #0]
 8009224:	1c58      	adds	r0, r3, #1
 8009226:	6010      	str	r0, [r2, #0]
 8009228:	7019      	strb	r1, [r3, #0]
 800922a:	4608      	mov	r0, r1
 800922c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009230:	4770      	bx	lr

08009232 <__sfputs_r>:
 8009232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009234:	4606      	mov	r6, r0
 8009236:	460f      	mov	r7, r1
 8009238:	4614      	mov	r4, r2
 800923a:	18d5      	adds	r5, r2, r3
 800923c:	42ac      	cmp	r4, r5
 800923e:	d101      	bne.n	8009244 <__sfputs_r+0x12>
 8009240:	2000      	movs	r0, #0
 8009242:	e007      	b.n	8009254 <__sfputs_r+0x22>
 8009244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009248:	463a      	mov	r2, r7
 800924a:	4630      	mov	r0, r6
 800924c:	f7ff ffda 	bl	8009204 <__sfputc_r>
 8009250:	1c43      	adds	r3, r0, #1
 8009252:	d1f3      	bne.n	800923c <__sfputs_r+0xa>
 8009254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009258 <_vfiprintf_r>:
 8009258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800925c:	460d      	mov	r5, r1
 800925e:	b09d      	sub	sp, #116	; 0x74
 8009260:	4614      	mov	r4, r2
 8009262:	4698      	mov	r8, r3
 8009264:	4606      	mov	r6, r0
 8009266:	b118      	cbz	r0, 8009270 <_vfiprintf_r+0x18>
 8009268:	6983      	ldr	r3, [r0, #24]
 800926a:	b90b      	cbnz	r3, 8009270 <_vfiprintf_r+0x18>
 800926c:	f7ff f97a 	bl	8008564 <__sinit>
 8009270:	4b89      	ldr	r3, [pc, #548]	; (8009498 <_vfiprintf_r+0x240>)
 8009272:	429d      	cmp	r5, r3
 8009274:	d11b      	bne.n	80092ae <_vfiprintf_r+0x56>
 8009276:	6875      	ldr	r5, [r6, #4]
 8009278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800927a:	07d9      	lsls	r1, r3, #31
 800927c:	d405      	bmi.n	800928a <_vfiprintf_r+0x32>
 800927e:	89ab      	ldrh	r3, [r5, #12]
 8009280:	059a      	lsls	r2, r3, #22
 8009282:	d402      	bmi.n	800928a <_vfiprintf_r+0x32>
 8009284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009286:	f7ff fa10 	bl	80086aa <__retarget_lock_acquire_recursive>
 800928a:	89ab      	ldrh	r3, [r5, #12]
 800928c:	071b      	lsls	r3, r3, #28
 800928e:	d501      	bpl.n	8009294 <_vfiprintf_r+0x3c>
 8009290:	692b      	ldr	r3, [r5, #16]
 8009292:	b9eb      	cbnz	r3, 80092d0 <_vfiprintf_r+0x78>
 8009294:	4629      	mov	r1, r5
 8009296:	4630      	mov	r0, r6
 8009298:	f000 f980 	bl	800959c <__swsetup_r>
 800929c:	b1c0      	cbz	r0, 80092d0 <_vfiprintf_r+0x78>
 800929e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092a0:	07dc      	lsls	r4, r3, #31
 80092a2:	d50e      	bpl.n	80092c2 <_vfiprintf_r+0x6a>
 80092a4:	f04f 30ff 	mov.w	r0, #4294967295
 80092a8:	b01d      	add	sp, #116	; 0x74
 80092aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ae:	4b7b      	ldr	r3, [pc, #492]	; (800949c <_vfiprintf_r+0x244>)
 80092b0:	429d      	cmp	r5, r3
 80092b2:	d101      	bne.n	80092b8 <_vfiprintf_r+0x60>
 80092b4:	68b5      	ldr	r5, [r6, #8]
 80092b6:	e7df      	b.n	8009278 <_vfiprintf_r+0x20>
 80092b8:	4b79      	ldr	r3, [pc, #484]	; (80094a0 <_vfiprintf_r+0x248>)
 80092ba:	429d      	cmp	r5, r3
 80092bc:	bf08      	it	eq
 80092be:	68f5      	ldreq	r5, [r6, #12]
 80092c0:	e7da      	b.n	8009278 <_vfiprintf_r+0x20>
 80092c2:	89ab      	ldrh	r3, [r5, #12]
 80092c4:	0598      	lsls	r0, r3, #22
 80092c6:	d4ed      	bmi.n	80092a4 <_vfiprintf_r+0x4c>
 80092c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092ca:	f7ff f9ef 	bl	80086ac <__retarget_lock_release_recursive>
 80092ce:	e7e9      	b.n	80092a4 <_vfiprintf_r+0x4c>
 80092d0:	2300      	movs	r3, #0
 80092d2:	9309      	str	r3, [sp, #36]	; 0x24
 80092d4:	2320      	movs	r3, #32
 80092d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80092da:	f8cd 800c 	str.w	r8, [sp, #12]
 80092de:	2330      	movs	r3, #48	; 0x30
 80092e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80094a4 <_vfiprintf_r+0x24c>
 80092e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80092e8:	f04f 0901 	mov.w	r9, #1
 80092ec:	4623      	mov	r3, r4
 80092ee:	469a      	mov	sl, r3
 80092f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092f4:	b10a      	cbz	r2, 80092fa <_vfiprintf_r+0xa2>
 80092f6:	2a25      	cmp	r2, #37	; 0x25
 80092f8:	d1f9      	bne.n	80092ee <_vfiprintf_r+0x96>
 80092fa:	ebba 0b04 	subs.w	fp, sl, r4
 80092fe:	d00b      	beq.n	8009318 <_vfiprintf_r+0xc0>
 8009300:	465b      	mov	r3, fp
 8009302:	4622      	mov	r2, r4
 8009304:	4629      	mov	r1, r5
 8009306:	4630      	mov	r0, r6
 8009308:	f7ff ff93 	bl	8009232 <__sfputs_r>
 800930c:	3001      	adds	r0, #1
 800930e:	f000 80aa 	beq.w	8009466 <_vfiprintf_r+0x20e>
 8009312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009314:	445a      	add	r2, fp
 8009316:	9209      	str	r2, [sp, #36]	; 0x24
 8009318:	f89a 3000 	ldrb.w	r3, [sl]
 800931c:	2b00      	cmp	r3, #0
 800931e:	f000 80a2 	beq.w	8009466 <_vfiprintf_r+0x20e>
 8009322:	2300      	movs	r3, #0
 8009324:	f04f 32ff 	mov.w	r2, #4294967295
 8009328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800932c:	f10a 0a01 	add.w	sl, sl, #1
 8009330:	9304      	str	r3, [sp, #16]
 8009332:	9307      	str	r3, [sp, #28]
 8009334:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009338:	931a      	str	r3, [sp, #104]	; 0x68
 800933a:	4654      	mov	r4, sl
 800933c:	2205      	movs	r2, #5
 800933e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009342:	4858      	ldr	r0, [pc, #352]	; (80094a4 <_vfiprintf_r+0x24c>)
 8009344:	f7f6 ff6c 	bl	8000220 <memchr>
 8009348:	9a04      	ldr	r2, [sp, #16]
 800934a:	b9d8      	cbnz	r0, 8009384 <_vfiprintf_r+0x12c>
 800934c:	06d1      	lsls	r1, r2, #27
 800934e:	bf44      	itt	mi
 8009350:	2320      	movmi	r3, #32
 8009352:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009356:	0713      	lsls	r3, r2, #28
 8009358:	bf44      	itt	mi
 800935a:	232b      	movmi	r3, #43	; 0x2b
 800935c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009360:	f89a 3000 	ldrb.w	r3, [sl]
 8009364:	2b2a      	cmp	r3, #42	; 0x2a
 8009366:	d015      	beq.n	8009394 <_vfiprintf_r+0x13c>
 8009368:	9a07      	ldr	r2, [sp, #28]
 800936a:	4654      	mov	r4, sl
 800936c:	2000      	movs	r0, #0
 800936e:	f04f 0c0a 	mov.w	ip, #10
 8009372:	4621      	mov	r1, r4
 8009374:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009378:	3b30      	subs	r3, #48	; 0x30
 800937a:	2b09      	cmp	r3, #9
 800937c:	d94e      	bls.n	800941c <_vfiprintf_r+0x1c4>
 800937e:	b1b0      	cbz	r0, 80093ae <_vfiprintf_r+0x156>
 8009380:	9207      	str	r2, [sp, #28]
 8009382:	e014      	b.n	80093ae <_vfiprintf_r+0x156>
 8009384:	eba0 0308 	sub.w	r3, r0, r8
 8009388:	fa09 f303 	lsl.w	r3, r9, r3
 800938c:	4313      	orrs	r3, r2
 800938e:	9304      	str	r3, [sp, #16]
 8009390:	46a2      	mov	sl, r4
 8009392:	e7d2      	b.n	800933a <_vfiprintf_r+0xe2>
 8009394:	9b03      	ldr	r3, [sp, #12]
 8009396:	1d19      	adds	r1, r3, #4
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	9103      	str	r1, [sp, #12]
 800939c:	2b00      	cmp	r3, #0
 800939e:	bfbb      	ittet	lt
 80093a0:	425b      	neglt	r3, r3
 80093a2:	f042 0202 	orrlt.w	r2, r2, #2
 80093a6:	9307      	strge	r3, [sp, #28]
 80093a8:	9307      	strlt	r3, [sp, #28]
 80093aa:	bfb8      	it	lt
 80093ac:	9204      	strlt	r2, [sp, #16]
 80093ae:	7823      	ldrb	r3, [r4, #0]
 80093b0:	2b2e      	cmp	r3, #46	; 0x2e
 80093b2:	d10c      	bne.n	80093ce <_vfiprintf_r+0x176>
 80093b4:	7863      	ldrb	r3, [r4, #1]
 80093b6:	2b2a      	cmp	r3, #42	; 0x2a
 80093b8:	d135      	bne.n	8009426 <_vfiprintf_r+0x1ce>
 80093ba:	9b03      	ldr	r3, [sp, #12]
 80093bc:	1d1a      	adds	r2, r3, #4
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	9203      	str	r2, [sp, #12]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	bfb8      	it	lt
 80093c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80093ca:	3402      	adds	r4, #2
 80093cc:	9305      	str	r3, [sp, #20]
 80093ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80094b4 <_vfiprintf_r+0x25c>
 80093d2:	7821      	ldrb	r1, [r4, #0]
 80093d4:	2203      	movs	r2, #3
 80093d6:	4650      	mov	r0, sl
 80093d8:	f7f6 ff22 	bl	8000220 <memchr>
 80093dc:	b140      	cbz	r0, 80093f0 <_vfiprintf_r+0x198>
 80093de:	2340      	movs	r3, #64	; 0x40
 80093e0:	eba0 000a 	sub.w	r0, r0, sl
 80093e4:	fa03 f000 	lsl.w	r0, r3, r0
 80093e8:	9b04      	ldr	r3, [sp, #16]
 80093ea:	4303      	orrs	r3, r0
 80093ec:	3401      	adds	r4, #1
 80093ee:	9304      	str	r3, [sp, #16]
 80093f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093f4:	482c      	ldr	r0, [pc, #176]	; (80094a8 <_vfiprintf_r+0x250>)
 80093f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80093fa:	2206      	movs	r2, #6
 80093fc:	f7f6 ff10 	bl	8000220 <memchr>
 8009400:	2800      	cmp	r0, #0
 8009402:	d03f      	beq.n	8009484 <_vfiprintf_r+0x22c>
 8009404:	4b29      	ldr	r3, [pc, #164]	; (80094ac <_vfiprintf_r+0x254>)
 8009406:	bb1b      	cbnz	r3, 8009450 <_vfiprintf_r+0x1f8>
 8009408:	9b03      	ldr	r3, [sp, #12]
 800940a:	3307      	adds	r3, #7
 800940c:	f023 0307 	bic.w	r3, r3, #7
 8009410:	3308      	adds	r3, #8
 8009412:	9303      	str	r3, [sp, #12]
 8009414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009416:	443b      	add	r3, r7
 8009418:	9309      	str	r3, [sp, #36]	; 0x24
 800941a:	e767      	b.n	80092ec <_vfiprintf_r+0x94>
 800941c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009420:	460c      	mov	r4, r1
 8009422:	2001      	movs	r0, #1
 8009424:	e7a5      	b.n	8009372 <_vfiprintf_r+0x11a>
 8009426:	2300      	movs	r3, #0
 8009428:	3401      	adds	r4, #1
 800942a:	9305      	str	r3, [sp, #20]
 800942c:	4619      	mov	r1, r3
 800942e:	f04f 0c0a 	mov.w	ip, #10
 8009432:	4620      	mov	r0, r4
 8009434:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009438:	3a30      	subs	r2, #48	; 0x30
 800943a:	2a09      	cmp	r2, #9
 800943c:	d903      	bls.n	8009446 <_vfiprintf_r+0x1ee>
 800943e:	2b00      	cmp	r3, #0
 8009440:	d0c5      	beq.n	80093ce <_vfiprintf_r+0x176>
 8009442:	9105      	str	r1, [sp, #20]
 8009444:	e7c3      	b.n	80093ce <_vfiprintf_r+0x176>
 8009446:	fb0c 2101 	mla	r1, ip, r1, r2
 800944a:	4604      	mov	r4, r0
 800944c:	2301      	movs	r3, #1
 800944e:	e7f0      	b.n	8009432 <_vfiprintf_r+0x1da>
 8009450:	ab03      	add	r3, sp, #12
 8009452:	9300      	str	r3, [sp, #0]
 8009454:	462a      	mov	r2, r5
 8009456:	4b16      	ldr	r3, [pc, #88]	; (80094b0 <_vfiprintf_r+0x258>)
 8009458:	a904      	add	r1, sp, #16
 800945a:	4630      	mov	r0, r6
 800945c:	f7fd fc58 	bl	8006d10 <_printf_float>
 8009460:	4607      	mov	r7, r0
 8009462:	1c78      	adds	r0, r7, #1
 8009464:	d1d6      	bne.n	8009414 <_vfiprintf_r+0x1bc>
 8009466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009468:	07d9      	lsls	r1, r3, #31
 800946a:	d405      	bmi.n	8009478 <_vfiprintf_r+0x220>
 800946c:	89ab      	ldrh	r3, [r5, #12]
 800946e:	059a      	lsls	r2, r3, #22
 8009470:	d402      	bmi.n	8009478 <_vfiprintf_r+0x220>
 8009472:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009474:	f7ff f91a 	bl	80086ac <__retarget_lock_release_recursive>
 8009478:	89ab      	ldrh	r3, [r5, #12]
 800947a:	065b      	lsls	r3, r3, #25
 800947c:	f53f af12 	bmi.w	80092a4 <_vfiprintf_r+0x4c>
 8009480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009482:	e711      	b.n	80092a8 <_vfiprintf_r+0x50>
 8009484:	ab03      	add	r3, sp, #12
 8009486:	9300      	str	r3, [sp, #0]
 8009488:	462a      	mov	r2, r5
 800948a:	4b09      	ldr	r3, [pc, #36]	; (80094b0 <_vfiprintf_r+0x258>)
 800948c:	a904      	add	r1, sp, #16
 800948e:	4630      	mov	r0, r6
 8009490:	f7fd fee2 	bl	8007258 <_printf_i>
 8009494:	e7e4      	b.n	8009460 <_vfiprintf_r+0x208>
 8009496:	bf00      	nop
 8009498:	0800a0bc 	.word	0x0800a0bc
 800949c:	0800a0dc 	.word	0x0800a0dc
 80094a0:	0800a09c 	.word	0x0800a09c
 80094a4:	0800a2a2 	.word	0x0800a2a2
 80094a8:	0800a2ac 	.word	0x0800a2ac
 80094ac:	08006d11 	.word	0x08006d11
 80094b0:	08009233 	.word	0x08009233
 80094b4:	0800a2a8 	.word	0x0800a2a8

080094b8 <_read_r>:
 80094b8:	b538      	push	{r3, r4, r5, lr}
 80094ba:	4d07      	ldr	r5, [pc, #28]	; (80094d8 <_read_r+0x20>)
 80094bc:	4604      	mov	r4, r0
 80094be:	4608      	mov	r0, r1
 80094c0:	4611      	mov	r1, r2
 80094c2:	2200      	movs	r2, #0
 80094c4:	602a      	str	r2, [r5, #0]
 80094c6:	461a      	mov	r2, r3
 80094c8:	f7f9 faae 	bl	8002a28 <_read>
 80094cc:	1c43      	adds	r3, r0, #1
 80094ce:	d102      	bne.n	80094d6 <_read_r+0x1e>
 80094d0:	682b      	ldr	r3, [r5, #0]
 80094d2:	b103      	cbz	r3, 80094d6 <_read_r+0x1e>
 80094d4:	6023      	str	r3, [r4, #0]
 80094d6:	bd38      	pop	{r3, r4, r5, pc}
 80094d8:	20000620 	.word	0x20000620

080094dc <__swbuf_r>:
 80094dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094de:	460e      	mov	r6, r1
 80094e0:	4614      	mov	r4, r2
 80094e2:	4605      	mov	r5, r0
 80094e4:	b118      	cbz	r0, 80094ee <__swbuf_r+0x12>
 80094e6:	6983      	ldr	r3, [r0, #24]
 80094e8:	b90b      	cbnz	r3, 80094ee <__swbuf_r+0x12>
 80094ea:	f7ff f83b 	bl	8008564 <__sinit>
 80094ee:	4b21      	ldr	r3, [pc, #132]	; (8009574 <__swbuf_r+0x98>)
 80094f0:	429c      	cmp	r4, r3
 80094f2:	d12b      	bne.n	800954c <__swbuf_r+0x70>
 80094f4:	686c      	ldr	r4, [r5, #4]
 80094f6:	69a3      	ldr	r3, [r4, #24]
 80094f8:	60a3      	str	r3, [r4, #8]
 80094fa:	89a3      	ldrh	r3, [r4, #12]
 80094fc:	071a      	lsls	r2, r3, #28
 80094fe:	d52f      	bpl.n	8009560 <__swbuf_r+0x84>
 8009500:	6923      	ldr	r3, [r4, #16]
 8009502:	b36b      	cbz	r3, 8009560 <__swbuf_r+0x84>
 8009504:	6923      	ldr	r3, [r4, #16]
 8009506:	6820      	ldr	r0, [r4, #0]
 8009508:	1ac0      	subs	r0, r0, r3
 800950a:	6963      	ldr	r3, [r4, #20]
 800950c:	b2f6      	uxtb	r6, r6
 800950e:	4283      	cmp	r3, r0
 8009510:	4637      	mov	r7, r6
 8009512:	dc04      	bgt.n	800951e <__swbuf_r+0x42>
 8009514:	4621      	mov	r1, r4
 8009516:	4628      	mov	r0, r5
 8009518:	f7fe ff90 	bl	800843c <_fflush_r>
 800951c:	bb30      	cbnz	r0, 800956c <__swbuf_r+0x90>
 800951e:	68a3      	ldr	r3, [r4, #8]
 8009520:	3b01      	subs	r3, #1
 8009522:	60a3      	str	r3, [r4, #8]
 8009524:	6823      	ldr	r3, [r4, #0]
 8009526:	1c5a      	adds	r2, r3, #1
 8009528:	6022      	str	r2, [r4, #0]
 800952a:	701e      	strb	r6, [r3, #0]
 800952c:	6963      	ldr	r3, [r4, #20]
 800952e:	3001      	adds	r0, #1
 8009530:	4283      	cmp	r3, r0
 8009532:	d004      	beq.n	800953e <__swbuf_r+0x62>
 8009534:	89a3      	ldrh	r3, [r4, #12]
 8009536:	07db      	lsls	r3, r3, #31
 8009538:	d506      	bpl.n	8009548 <__swbuf_r+0x6c>
 800953a:	2e0a      	cmp	r6, #10
 800953c:	d104      	bne.n	8009548 <__swbuf_r+0x6c>
 800953e:	4621      	mov	r1, r4
 8009540:	4628      	mov	r0, r5
 8009542:	f7fe ff7b 	bl	800843c <_fflush_r>
 8009546:	b988      	cbnz	r0, 800956c <__swbuf_r+0x90>
 8009548:	4638      	mov	r0, r7
 800954a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800954c:	4b0a      	ldr	r3, [pc, #40]	; (8009578 <__swbuf_r+0x9c>)
 800954e:	429c      	cmp	r4, r3
 8009550:	d101      	bne.n	8009556 <__swbuf_r+0x7a>
 8009552:	68ac      	ldr	r4, [r5, #8]
 8009554:	e7cf      	b.n	80094f6 <__swbuf_r+0x1a>
 8009556:	4b09      	ldr	r3, [pc, #36]	; (800957c <__swbuf_r+0xa0>)
 8009558:	429c      	cmp	r4, r3
 800955a:	bf08      	it	eq
 800955c:	68ec      	ldreq	r4, [r5, #12]
 800955e:	e7ca      	b.n	80094f6 <__swbuf_r+0x1a>
 8009560:	4621      	mov	r1, r4
 8009562:	4628      	mov	r0, r5
 8009564:	f000 f81a 	bl	800959c <__swsetup_r>
 8009568:	2800      	cmp	r0, #0
 800956a:	d0cb      	beq.n	8009504 <__swbuf_r+0x28>
 800956c:	f04f 37ff 	mov.w	r7, #4294967295
 8009570:	e7ea      	b.n	8009548 <__swbuf_r+0x6c>
 8009572:	bf00      	nop
 8009574:	0800a0bc 	.word	0x0800a0bc
 8009578:	0800a0dc 	.word	0x0800a0dc
 800957c:	0800a09c 	.word	0x0800a09c

08009580 <__ascii_wctomb>:
 8009580:	b149      	cbz	r1, 8009596 <__ascii_wctomb+0x16>
 8009582:	2aff      	cmp	r2, #255	; 0xff
 8009584:	bf85      	ittet	hi
 8009586:	238a      	movhi	r3, #138	; 0x8a
 8009588:	6003      	strhi	r3, [r0, #0]
 800958a:	700a      	strbls	r2, [r1, #0]
 800958c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009590:	bf98      	it	ls
 8009592:	2001      	movls	r0, #1
 8009594:	4770      	bx	lr
 8009596:	4608      	mov	r0, r1
 8009598:	4770      	bx	lr
	...

0800959c <__swsetup_r>:
 800959c:	4b32      	ldr	r3, [pc, #200]	; (8009668 <__swsetup_r+0xcc>)
 800959e:	b570      	push	{r4, r5, r6, lr}
 80095a0:	681d      	ldr	r5, [r3, #0]
 80095a2:	4606      	mov	r6, r0
 80095a4:	460c      	mov	r4, r1
 80095a6:	b125      	cbz	r5, 80095b2 <__swsetup_r+0x16>
 80095a8:	69ab      	ldr	r3, [r5, #24]
 80095aa:	b913      	cbnz	r3, 80095b2 <__swsetup_r+0x16>
 80095ac:	4628      	mov	r0, r5
 80095ae:	f7fe ffd9 	bl	8008564 <__sinit>
 80095b2:	4b2e      	ldr	r3, [pc, #184]	; (800966c <__swsetup_r+0xd0>)
 80095b4:	429c      	cmp	r4, r3
 80095b6:	d10f      	bne.n	80095d8 <__swsetup_r+0x3c>
 80095b8:	686c      	ldr	r4, [r5, #4]
 80095ba:	89a3      	ldrh	r3, [r4, #12]
 80095bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80095c0:	0719      	lsls	r1, r3, #28
 80095c2:	d42c      	bmi.n	800961e <__swsetup_r+0x82>
 80095c4:	06dd      	lsls	r5, r3, #27
 80095c6:	d411      	bmi.n	80095ec <__swsetup_r+0x50>
 80095c8:	2309      	movs	r3, #9
 80095ca:	6033      	str	r3, [r6, #0]
 80095cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80095d0:	81a3      	strh	r3, [r4, #12]
 80095d2:	f04f 30ff 	mov.w	r0, #4294967295
 80095d6:	e03e      	b.n	8009656 <__swsetup_r+0xba>
 80095d8:	4b25      	ldr	r3, [pc, #148]	; (8009670 <__swsetup_r+0xd4>)
 80095da:	429c      	cmp	r4, r3
 80095dc:	d101      	bne.n	80095e2 <__swsetup_r+0x46>
 80095de:	68ac      	ldr	r4, [r5, #8]
 80095e0:	e7eb      	b.n	80095ba <__swsetup_r+0x1e>
 80095e2:	4b24      	ldr	r3, [pc, #144]	; (8009674 <__swsetup_r+0xd8>)
 80095e4:	429c      	cmp	r4, r3
 80095e6:	bf08      	it	eq
 80095e8:	68ec      	ldreq	r4, [r5, #12]
 80095ea:	e7e6      	b.n	80095ba <__swsetup_r+0x1e>
 80095ec:	0758      	lsls	r0, r3, #29
 80095ee:	d512      	bpl.n	8009616 <__swsetup_r+0x7a>
 80095f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095f2:	b141      	cbz	r1, 8009606 <__swsetup_r+0x6a>
 80095f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80095f8:	4299      	cmp	r1, r3
 80095fa:	d002      	beq.n	8009602 <__swsetup_r+0x66>
 80095fc:	4630      	mov	r0, r6
 80095fe:	f7ff fc5f 	bl	8008ec0 <_free_r>
 8009602:	2300      	movs	r3, #0
 8009604:	6363      	str	r3, [r4, #52]	; 0x34
 8009606:	89a3      	ldrh	r3, [r4, #12]
 8009608:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800960c:	81a3      	strh	r3, [r4, #12]
 800960e:	2300      	movs	r3, #0
 8009610:	6063      	str	r3, [r4, #4]
 8009612:	6923      	ldr	r3, [r4, #16]
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	89a3      	ldrh	r3, [r4, #12]
 8009618:	f043 0308 	orr.w	r3, r3, #8
 800961c:	81a3      	strh	r3, [r4, #12]
 800961e:	6923      	ldr	r3, [r4, #16]
 8009620:	b94b      	cbnz	r3, 8009636 <__swsetup_r+0x9a>
 8009622:	89a3      	ldrh	r3, [r4, #12]
 8009624:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800962c:	d003      	beq.n	8009636 <__swsetup_r+0x9a>
 800962e:	4621      	mov	r1, r4
 8009630:	4630      	mov	r0, r6
 8009632:	f7ff f861 	bl	80086f8 <__smakebuf_r>
 8009636:	89a0      	ldrh	r0, [r4, #12]
 8009638:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800963c:	f010 0301 	ands.w	r3, r0, #1
 8009640:	d00a      	beq.n	8009658 <__swsetup_r+0xbc>
 8009642:	2300      	movs	r3, #0
 8009644:	60a3      	str	r3, [r4, #8]
 8009646:	6963      	ldr	r3, [r4, #20]
 8009648:	425b      	negs	r3, r3
 800964a:	61a3      	str	r3, [r4, #24]
 800964c:	6923      	ldr	r3, [r4, #16]
 800964e:	b943      	cbnz	r3, 8009662 <__swsetup_r+0xc6>
 8009650:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009654:	d1ba      	bne.n	80095cc <__swsetup_r+0x30>
 8009656:	bd70      	pop	{r4, r5, r6, pc}
 8009658:	0781      	lsls	r1, r0, #30
 800965a:	bf58      	it	pl
 800965c:	6963      	ldrpl	r3, [r4, #20]
 800965e:	60a3      	str	r3, [r4, #8]
 8009660:	e7f4      	b.n	800964c <__swsetup_r+0xb0>
 8009662:	2000      	movs	r0, #0
 8009664:	e7f7      	b.n	8009656 <__swsetup_r+0xba>
 8009666:	bf00      	nop
 8009668:	2000000c 	.word	0x2000000c
 800966c:	0800a0bc 	.word	0x0800a0bc
 8009670:	0800a0dc 	.word	0x0800a0dc
 8009674:	0800a09c 	.word	0x0800a09c

08009678 <abort>:
 8009678:	b508      	push	{r3, lr}
 800967a:	2006      	movs	r0, #6
 800967c:	f000 f82c 	bl	80096d8 <raise>
 8009680:	2001      	movs	r0, #1
 8009682:	f7f9 f9c7 	bl	8002a14 <_exit>

08009686 <_raise_r>:
 8009686:	291f      	cmp	r1, #31
 8009688:	b538      	push	{r3, r4, r5, lr}
 800968a:	4604      	mov	r4, r0
 800968c:	460d      	mov	r5, r1
 800968e:	d904      	bls.n	800969a <_raise_r+0x14>
 8009690:	2316      	movs	r3, #22
 8009692:	6003      	str	r3, [r0, #0]
 8009694:	f04f 30ff 	mov.w	r0, #4294967295
 8009698:	bd38      	pop	{r3, r4, r5, pc}
 800969a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800969c:	b112      	cbz	r2, 80096a4 <_raise_r+0x1e>
 800969e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096a2:	b94b      	cbnz	r3, 80096b8 <_raise_r+0x32>
 80096a4:	4620      	mov	r0, r4
 80096a6:	f000 f831 	bl	800970c <_getpid_r>
 80096aa:	462a      	mov	r2, r5
 80096ac:	4601      	mov	r1, r0
 80096ae:	4620      	mov	r0, r4
 80096b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80096b4:	f000 b818 	b.w	80096e8 <_kill_r>
 80096b8:	2b01      	cmp	r3, #1
 80096ba:	d00a      	beq.n	80096d2 <_raise_r+0x4c>
 80096bc:	1c59      	adds	r1, r3, #1
 80096be:	d103      	bne.n	80096c8 <_raise_r+0x42>
 80096c0:	2316      	movs	r3, #22
 80096c2:	6003      	str	r3, [r0, #0]
 80096c4:	2001      	movs	r0, #1
 80096c6:	e7e7      	b.n	8009698 <_raise_r+0x12>
 80096c8:	2400      	movs	r4, #0
 80096ca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096ce:	4628      	mov	r0, r5
 80096d0:	4798      	blx	r3
 80096d2:	2000      	movs	r0, #0
 80096d4:	e7e0      	b.n	8009698 <_raise_r+0x12>
	...

080096d8 <raise>:
 80096d8:	4b02      	ldr	r3, [pc, #8]	; (80096e4 <raise+0xc>)
 80096da:	4601      	mov	r1, r0
 80096dc:	6818      	ldr	r0, [r3, #0]
 80096de:	f7ff bfd2 	b.w	8009686 <_raise_r>
 80096e2:	bf00      	nop
 80096e4:	2000000c 	.word	0x2000000c

080096e8 <_kill_r>:
 80096e8:	b538      	push	{r3, r4, r5, lr}
 80096ea:	4d07      	ldr	r5, [pc, #28]	; (8009708 <_kill_r+0x20>)
 80096ec:	2300      	movs	r3, #0
 80096ee:	4604      	mov	r4, r0
 80096f0:	4608      	mov	r0, r1
 80096f2:	4611      	mov	r1, r2
 80096f4:	602b      	str	r3, [r5, #0]
 80096f6:	f7f9 f97d 	bl	80029f4 <_kill>
 80096fa:	1c43      	adds	r3, r0, #1
 80096fc:	d102      	bne.n	8009704 <_kill_r+0x1c>
 80096fe:	682b      	ldr	r3, [r5, #0]
 8009700:	b103      	cbz	r3, 8009704 <_kill_r+0x1c>
 8009702:	6023      	str	r3, [r4, #0]
 8009704:	bd38      	pop	{r3, r4, r5, pc}
 8009706:	bf00      	nop
 8009708:	20000620 	.word	0x20000620

0800970c <_getpid_r>:
 800970c:	f7f9 b96a 	b.w	80029e4 <_getpid>

08009710 <powf>:
 8009710:	b508      	push	{r3, lr}
 8009712:	ed2d 8b04 	vpush	{d8-d9}
 8009716:	eeb0 9a40 	vmov.f32	s18, s0
 800971a:	eef0 8a60 	vmov.f32	s17, s1
 800971e:	f000 f88f 	bl	8009840 <__ieee754_powf>
 8009722:	4b43      	ldr	r3, [pc, #268]	; (8009830 <powf+0x120>)
 8009724:	f993 3000 	ldrsb.w	r3, [r3]
 8009728:	3301      	adds	r3, #1
 800972a:	eeb0 8a40 	vmov.f32	s16, s0
 800972e:	d012      	beq.n	8009756 <powf+0x46>
 8009730:	eef4 8a68 	vcmp.f32	s17, s17
 8009734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009738:	d60d      	bvs.n	8009756 <powf+0x46>
 800973a:	eeb4 9a49 	vcmp.f32	s18, s18
 800973e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009742:	d70d      	bvc.n	8009760 <powf+0x50>
 8009744:	eef5 8a40 	vcmp.f32	s17, #0.0
 8009748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800974c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009750:	bf08      	it	eq
 8009752:	eeb0 8a67 	vmoveq.f32	s16, s15
 8009756:	eeb0 0a48 	vmov.f32	s0, s16
 800975a:	ecbd 8b04 	vpop	{d8-d9}
 800975e:	bd08      	pop	{r3, pc}
 8009760:	eddf 9a34 	vldr	s19, [pc, #208]	; 8009834 <powf+0x124>
 8009764:	eeb4 9a69 	vcmp.f32	s18, s19
 8009768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800976c:	d116      	bne.n	800979c <powf+0x8c>
 800976e:	eef4 8a69 	vcmp.f32	s17, s19
 8009772:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009776:	d057      	beq.n	8009828 <powf+0x118>
 8009778:	eeb0 0a68 	vmov.f32	s0, s17
 800977c:	f000 fb2a 	bl	8009dd4 <finitef>
 8009780:	2800      	cmp	r0, #0
 8009782:	d0e8      	beq.n	8009756 <powf+0x46>
 8009784:	eef4 8ae9 	vcmpe.f32	s17, s19
 8009788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800978c:	d5e3      	bpl.n	8009756 <powf+0x46>
 800978e:	f7fd f9ed 	bl	8006b6c <__errno>
 8009792:	2321      	movs	r3, #33	; 0x21
 8009794:	6003      	str	r3, [r0, #0]
 8009796:	ed9f 8a28 	vldr	s16, [pc, #160]	; 8009838 <powf+0x128>
 800979a:	e7dc      	b.n	8009756 <powf+0x46>
 800979c:	f000 fb1a 	bl	8009dd4 <finitef>
 80097a0:	bb50      	cbnz	r0, 80097f8 <powf+0xe8>
 80097a2:	eeb0 0a49 	vmov.f32	s0, s18
 80097a6:	f000 fb15 	bl	8009dd4 <finitef>
 80097aa:	b328      	cbz	r0, 80097f8 <powf+0xe8>
 80097ac:	eeb0 0a68 	vmov.f32	s0, s17
 80097b0:	f000 fb10 	bl	8009dd4 <finitef>
 80097b4:	b300      	cbz	r0, 80097f8 <powf+0xe8>
 80097b6:	eeb4 8a48 	vcmp.f32	s16, s16
 80097ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097be:	d706      	bvc.n	80097ce <powf+0xbe>
 80097c0:	f7fd f9d4 	bl	8006b6c <__errno>
 80097c4:	2321      	movs	r3, #33	; 0x21
 80097c6:	ee89 8aa9 	vdiv.f32	s16, s19, s19
 80097ca:	6003      	str	r3, [r0, #0]
 80097cc:	e7c3      	b.n	8009756 <powf+0x46>
 80097ce:	f7fd f9cd 	bl	8006b6c <__errno>
 80097d2:	eeb5 9ac0 	vcmpe.f32	s18, #0.0
 80097d6:	2322      	movs	r3, #34	; 0x22
 80097d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097dc:	6003      	str	r3, [r0, #0]
 80097de:	d508      	bpl.n	80097f2 <powf+0xe2>
 80097e0:	eeb0 0a68 	vmov.f32	s0, s17
 80097e4:	f000 fb0a 	bl	8009dfc <rintf>
 80097e8:	eeb4 0a68 	vcmp.f32	s0, s17
 80097ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f0:	d1d1      	bne.n	8009796 <powf+0x86>
 80097f2:	ed9f 8a12 	vldr	s16, [pc, #72]	; 800983c <powf+0x12c>
 80097f6:	e7ae      	b.n	8009756 <powf+0x46>
 80097f8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80097fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009800:	d1a9      	bne.n	8009756 <powf+0x46>
 8009802:	eeb0 0a49 	vmov.f32	s0, s18
 8009806:	f000 fae5 	bl	8009dd4 <finitef>
 800980a:	2800      	cmp	r0, #0
 800980c:	d0a3      	beq.n	8009756 <powf+0x46>
 800980e:	eeb0 0a68 	vmov.f32	s0, s17
 8009812:	f000 fadf 	bl	8009dd4 <finitef>
 8009816:	2800      	cmp	r0, #0
 8009818:	d09d      	beq.n	8009756 <powf+0x46>
 800981a:	f7fd f9a7 	bl	8006b6c <__errno>
 800981e:	2322      	movs	r3, #34	; 0x22
 8009820:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8009834 <powf+0x124>
 8009824:	6003      	str	r3, [r0, #0]
 8009826:	e796      	b.n	8009756 <powf+0x46>
 8009828:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800982c:	e793      	b.n	8009756 <powf+0x46>
 800982e:	bf00      	nop
 8009830:	200001dc 	.word	0x200001dc
 8009834:	00000000 	.word	0x00000000
 8009838:	ff800000 	.word	0xff800000
 800983c:	7f800000 	.word	0x7f800000

08009840 <__ieee754_powf>:
 8009840:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009844:	ee10 5a90 	vmov	r5, s1
 8009848:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 800984c:	ed2d 8b02 	vpush	{d8}
 8009850:	eeb0 8a40 	vmov.f32	s16, s0
 8009854:	eef0 8a60 	vmov.f32	s17, s1
 8009858:	f000 8291 	beq.w	8009d7e <__ieee754_powf+0x53e>
 800985c:	ee10 8a10 	vmov	r8, s0
 8009860:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8009864:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8009868:	dc06      	bgt.n	8009878 <__ieee754_powf+0x38>
 800986a:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 800986e:	dd0a      	ble.n	8009886 <__ieee754_powf+0x46>
 8009870:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8009874:	f000 8283 	beq.w	8009d7e <__ieee754_powf+0x53e>
 8009878:	ecbd 8b02 	vpop	{d8}
 800987c:	48d8      	ldr	r0, [pc, #864]	; (8009be0 <__ieee754_powf+0x3a0>)
 800987e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009882:	f000 bab5 	b.w	8009df0 <nanf>
 8009886:	f1b8 0f00 	cmp.w	r8, #0
 800988a:	da1f      	bge.n	80098cc <__ieee754_powf+0x8c>
 800988c:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8009890:	da2e      	bge.n	80098f0 <__ieee754_powf+0xb0>
 8009892:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8009896:	f2c0 827b 	blt.w	8009d90 <__ieee754_powf+0x550>
 800989a:	15fb      	asrs	r3, r7, #23
 800989c:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80098a0:	fa47 f603 	asr.w	r6, r7, r3
 80098a4:	fa06 f303 	lsl.w	r3, r6, r3
 80098a8:	42bb      	cmp	r3, r7
 80098aa:	f040 8271 	bne.w	8009d90 <__ieee754_powf+0x550>
 80098ae:	f006 0601 	and.w	r6, r6, #1
 80098b2:	f1c6 0602 	rsb	r6, r6, #2
 80098b6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80098ba:	d120      	bne.n	80098fe <__ieee754_powf+0xbe>
 80098bc:	2d00      	cmp	r5, #0
 80098be:	f280 8264 	bge.w	8009d8a <__ieee754_powf+0x54a>
 80098c2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80098c6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80098ca:	e00d      	b.n	80098e8 <__ieee754_powf+0xa8>
 80098cc:	2600      	movs	r6, #0
 80098ce:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80098d2:	d1f0      	bne.n	80098b6 <__ieee754_powf+0x76>
 80098d4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80098d8:	f000 8251 	beq.w	8009d7e <__ieee754_powf+0x53e>
 80098dc:	dd0a      	ble.n	80098f4 <__ieee754_powf+0xb4>
 80098de:	2d00      	cmp	r5, #0
 80098e0:	f280 8250 	bge.w	8009d84 <__ieee754_powf+0x544>
 80098e4:	ed9f 0abf 	vldr	s0, [pc, #764]	; 8009be4 <__ieee754_powf+0x3a4>
 80098e8:	ecbd 8b02 	vpop	{d8}
 80098ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098f0:	2602      	movs	r6, #2
 80098f2:	e7ec      	b.n	80098ce <__ieee754_powf+0x8e>
 80098f4:	2d00      	cmp	r5, #0
 80098f6:	daf5      	bge.n	80098e4 <__ieee754_powf+0xa4>
 80098f8:	eeb1 0a68 	vneg.f32	s0, s17
 80098fc:	e7f4      	b.n	80098e8 <__ieee754_powf+0xa8>
 80098fe:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8009902:	d102      	bne.n	800990a <__ieee754_powf+0xca>
 8009904:	ee28 0a08 	vmul.f32	s0, s16, s16
 8009908:	e7ee      	b.n	80098e8 <__ieee754_powf+0xa8>
 800990a:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 800990e:	eeb0 0a48 	vmov.f32	s0, s16
 8009912:	d108      	bne.n	8009926 <__ieee754_powf+0xe6>
 8009914:	f1b8 0f00 	cmp.w	r8, #0
 8009918:	db05      	blt.n	8009926 <__ieee754_powf+0xe6>
 800991a:	ecbd 8b02 	vpop	{d8}
 800991e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009922:	f000 ba4d 	b.w	8009dc0 <__ieee754_sqrtf>
 8009926:	f000 fa4e 	bl	8009dc6 <fabsf>
 800992a:	b124      	cbz	r4, 8009936 <__ieee754_powf+0xf6>
 800992c:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8009930:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8009934:	d117      	bne.n	8009966 <__ieee754_powf+0x126>
 8009936:	2d00      	cmp	r5, #0
 8009938:	bfbc      	itt	lt
 800993a:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800993e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8009942:	f1b8 0f00 	cmp.w	r8, #0
 8009946:	dacf      	bge.n	80098e8 <__ieee754_powf+0xa8>
 8009948:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 800994c:	ea54 0306 	orrs.w	r3, r4, r6
 8009950:	d104      	bne.n	800995c <__ieee754_powf+0x11c>
 8009952:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009956:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800995a:	e7c5      	b.n	80098e8 <__ieee754_powf+0xa8>
 800995c:	2e01      	cmp	r6, #1
 800995e:	d1c3      	bne.n	80098e8 <__ieee754_powf+0xa8>
 8009960:	eeb1 0a40 	vneg.f32	s0, s0
 8009964:	e7c0      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009966:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800996a:	3801      	subs	r0, #1
 800996c:	ea56 0300 	orrs.w	r3, r6, r0
 8009970:	d104      	bne.n	800997c <__ieee754_powf+0x13c>
 8009972:	ee38 8a48 	vsub.f32	s16, s16, s16
 8009976:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800997a:	e7b5      	b.n	80098e8 <__ieee754_powf+0xa8>
 800997c:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8009980:	dd6b      	ble.n	8009a5a <__ieee754_powf+0x21a>
 8009982:	4b99      	ldr	r3, [pc, #612]	; (8009be8 <__ieee754_powf+0x3a8>)
 8009984:	429c      	cmp	r4, r3
 8009986:	dc06      	bgt.n	8009996 <__ieee754_powf+0x156>
 8009988:	2d00      	cmp	r5, #0
 800998a:	daab      	bge.n	80098e4 <__ieee754_powf+0xa4>
 800998c:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8009bec <__ieee754_powf+0x3ac>
 8009990:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009994:	e7a8      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009996:	4b96      	ldr	r3, [pc, #600]	; (8009bf0 <__ieee754_powf+0x3b0>)
 8009998:	429c      	cmp	r4, r3
 800999a:	dd02      	ble.n	80099a2 <__ieee754_powf+0x162>
 800999c:	2d00      	cmp	r5, #0
 800999e:	dcf5      	bgt.n	800998c <__ieee754_powf+0x14c>
 80099a0:	e7a0      	b.n	80098e4 <__ieee754_powf+0xa4>
 80099a2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80099a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80099aa:	eddf 6a92 	vldr	s13, [pc, #584]	; 8009bf4 <__ieee754_powf+0x3b4>
 80099ae:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80099b2:	eee0 6a67 	vfms.f32	s13, s0, s15
 80099b6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80099ba:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80099be:	ee20 7a00 	vmul.f32	s14, s0, s0
 80099c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099c6:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8009bf8 <__ieee754_powf+0x3b8>
 80099ca:	ee67 7a67 	vnmul.f32	s15, s14, s15
 80099ce:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8009bfc <__ieee754_powf+0x3bc>
 80099d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80099d6:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8009c00 <__ieee754_powf+0x3c0>
 80099da:	eef0 6a67 	vmov.f32	s13, s15
 80099de:	eee0 6a07 	vfma.f32	s13, s0, s14
 80099e2:	ee16 3a90 	vmov	r3, s13
 80099e6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80099ea:	f023 030f 	bic.w	r3, r3, #15
 80099ee:	ee00 3a90 	vmov	s1, r3
 80099f2:	eee0 0a47 	vfms.f32	s1, s0, s14
 80099f6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80099fa:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80099fe:	f025 050f 	bic.w	r5, r5, #15
 8009a02:	ee07 5a10 	vmov	s14, r5
 8009a06:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8009a0a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8009a0e:	ee07 3a90 	vmov	s15, r3
 8009a12:	eee7 0a27 	vfma.f32	s1, s14, s15
 8009a16:	3e01      	subs	r6, #1
 8009a18:	ea56 0200 	orrs.w	r2, r6, r0
 8009a1c:	ee07 5a10 	vmov	s14, r5
 8009a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009a24:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8009a28:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8009a2c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8009a30:	ee17 4a10 	vmov	r4, s14
 8009a34:	bf08      	it	eq
 8009a36:	eeb0 8a40 	vmoveq.f32	s16, s0
 8009a3a:	2c00      	cmp	r4, #0
 8009a3c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009a40:	f340 8184 	ble.w	8009d4c <__ieee754_powf+0x50c>
 8009a44:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8009a48:	f340 80fc 	ble.w	8009c44 <__ieee754_powf+0x404>
 8009a4c:	eddf 7a67 	vldr	s15, [pc, #412]	; 8009bec <__ieee754_powf+0x3ac>
 8009a50:	ee28 0a27 	vmul.f32	s0, s16, s15
 8009a54:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009a58:	e746      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009a5a:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8009a5e:	bf01      	itttt	eq
 8009a60:	eddf 7a68 	vldreq	s15, [pc, #416]	; 8009c04 <__ieee754_powf+0x3c4>
 8009a64:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8009a68:	f06f 0217 	mvneq.w	r2, #23
 8009a6c:	ee17 4a90 	vmoveq	r4, s15
 8009a70:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8009a74:	bf18      	it	ne
 8009a76:	2200      	movne	r2, #0
 8009a78:	3b7f      	subs	r3, #127	; 0x7f
 8009a7a:	4413      	add	r3, r2
 8009a7c:	4a62      	ldr	r2, [pc, #392]	; (8009c08 <__ieee754_powf+0x3c8>)
 8009a7e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8009a82:	4294      	cmp	r4, r2
 8009a84:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8009a88:	dd06      	ble.n	8009a98 <__ieee754_powf+0x258>
 8009a8a:	4a60      	ldr	r2, [pc, #384]	; (8009c0c <__ieee754_powf+0x3cc>)
 8009a8c:	4294      	cmp	r4, r2
 8009a8e:	f340 80a4 	ble.w	8009bda <__ieee754_powf+0x39a>
 8009a92:	3301      	adds	r3, #1
 8009a94:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8009a98:	2400      	movs	r4, #0
 8009a9a:	4a5d      	ldr	r2, [pc, #372]	; (8009c10 <__ieee754_powf+0x3d0>)
 8009a9c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009aa0:	ee07 1a90 	vmov	s15, r1
 8009aa4:	ed92 7a00 	vldr	s14, [r2]
 8009aa8:	4a5a      	ldr	r2, [pc, #360]	; (8009c14 <__ieee754_powf+0x3d4>)
 8009aaa:	ee37 6a27 	vadd.f32	s12, s14, s15
 8009aae:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009ab2:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8009ab6:	1049      	asrs	r1, r1, #1
 8009ab8:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8009abc:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8009ac0:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8009ac4:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8009ac8:	ee06 1a10 	vmov	s12, r1
 8009acc:	ee65 4a26 	vmul.f32	s9, s10, s13
 8009ad0:	ee36 7a47 	vsub.f32	s14, s12, s14
 8009ad4:	ee14 7a90 	vmov	r7, s9
 8009ad8:	4017      	ands	r7, r2
 8009ada:	ee05 7a90 	vmov	s11, r7
 8009ade:	eea5 5ac6 	vfms.f32	s10, s11, s12
 8009ae2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009ae6:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8009c18 <__ieee754_powf+0x3d8>
 8009aea:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8009aee:	ee64 7aa4 	vmul.f32	s15, s9, s9
 8009af2:	ee25 6a26 	vmul.f32	s12, s10, s13
 8009af6:	eddf 6a49 	vldr	s13, [pc, #292]	; 8009c1c <__ieee754_powf+0x3dc>
 8009afa:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8009afe:	eddf 6a48 	vldr	s13, [pc, #288]	; 8009c20 <__ieee754_powf+0x3e0>
 8009b02:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009b06:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8009bf4 <__ieee754_powf+0x3b4>
 8009b0a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009b0e:	eddf 6a45 	vldr	s13, [pc, #276]	; 8009c24 <__ieee754_powf+0x3e4>
 8009b12:	eee7 6a27 	vfma.f32	s13, s14, s15
 8009b16:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8009c28 <__ieee754_powf+0x3e8>
 8009b1a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8009b1e:	ee74 6aa5 	vadd.f32	s13, s9, s11
 8009b22:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8009b26:	ee66 6a86 	vmul.f32	s13, s13, s12
 8009b2a:	eee5 6a07 	vfma.f32	s13, s10, s14
 8009b2e:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8009b32:	eef0 7a45 	vmov.f32	s15, s10
 8009b36:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8009b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b3e:	ee17 1a90 	vmov	r1, s15
 8009b42:	4011      	ands	r1, r2
 8009b44:	ee07 1a90 	vmov	s15, r1
 8009b48:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8009b4c:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8009b50:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009b54:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009b58:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009b5c:	eeb0 6a47 	vmov.f32	s12, s14
 8009b60:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8009b64:	ee16 1a10 	vmov	r1, s12
 8009b68:	4011      	ands	r1, r2
 8009b6a:	ee06 1a90 	vmov	s13, r1
 8009b6e:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8009b72:	eddf 7a2e 	vldr	s15, [pc, #184]	; 8009c2c <__ieee754_powf+0x3ec>
 8009b76:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8009c30 <__ieee754_powf+0x3f0>
 8009b7a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8009b7e:	ee06 1a10 	vmov	s12, r1
 8009b82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009b86:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009c34 <__ieee754_powf+0x3f4>
 8009b8a:	492b      	ldr	r1, [pc, #172]	; (8009c38 <__ieee754_powf+0x3f8>)
 8009b8c:	eea6 7a27 	vfma.f32	s14, s12, s15
 8009b90:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009b94:	edd1 7a00 	vldr	s15, [r1]
 8009b98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009b9c:	ee07 3a90 	vmov	s15, r3
 8009ba0:	4b26      	ldr	r3, [pc, #152]	; (8009c3c <__ieee754_powf+0x3fc>)
 8009ba2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009ba6:	eef0 7a47 	vmov.f32	s15, s14
 8009baa:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009bae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009bb2:	edd4 0a00 	vldr	s1, [r4]
 8009bb6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009bba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bbe:	ee17 3a90 	vmov	r3, s15
 8009bc2:	4013      	ands	r3, r2
 8009bc4:	ee07 3a90 	vmov	s15, r3
 8009bc8:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8009bcc:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8009bd0:	eee6 6a65 	vfms.f32	s13, s12, s11
 8009bd4:	ee77 7a66 	vsub.f32	s15, s14, s13
 8009bd8:	e70f      	b.n	80099fa <__ieee754_powf+0x1ba>
 8009bda:	2401      	movs	r4, #1
 8009bdc:	e75d      	b.n	8009a9a <__ieee754_powf+0x25a>
 8009bde:	bf00      	nop
 8009be0:	0800a297 	.word	0x0800a297
 8009be4:	00000000 	.word	0x00000000
 8009be8:	3f7ffff7 	.word	0x3f7ffff7
 8009bec:	7149f2ca 	.word	0x7149f2ca
 8009bf0:	3f800007 	.word	0x3f800007
 8009bf4:	3eaaaaab 	.word	0x3eaaaaab
 8009bf8:	3fb8aa3b 	.word	0x3fb8aa3b
 8009bfc:	36eca570 	.word	0x36eca570
 8009c00:	3fb8aa00 	.word	0x3fb8aa00
 8009c04:	4b800000 	.word	0x4b800000
 8009c08:	001cc471 	.word	0x001cc471
 8009c0c:	005db3d6 	.word	0x005db3d6
 8009c10:	0800a3b4 	.word	0x0800a3b4
 8009c14:	fffff000 	.word	0xfffff000
 8009c18:	3e6c3255 	.word	0x3e6c3255
 8009c1c:	3e53f142 	.word	0x3e53f142
 8009c20:	3e8ba305 	.word	0x3e8ba305
 8009c24:	3edb6db7 	.word	0x3edb6db7
 8009c28:	3f19999a 	.word	0x3f19999a
 8009c2c:	3f76384f 	.word	0x3f76384f
 8009c30:	3f763800 	.word	0x3f763800
 8009c34:	369dc3a0 	.word	0x369dc3a0
 8009c38:	0800a3c4 	.word	0x0800a3c4
 8009c3c:	0800a3bc 	.word	0x0800a3bc
 8009c40:	3338aa3c 	.word	0x3338aa3c
 8009c44:	f040 8092 	bne.w	8009d6c <__ieee754_powf+0x52c>
 8009c48:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8009c40 <__ieee754_powf+0x400>
 8009c4c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009c50:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8009c54:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c5c:	f73f aef6 	bgt.w	8009a4c <__ieee754_powf+0x20c>
 8009c60:	15db      	asrs	r3, r3, #23
 8009c62:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8009c66:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009c6a:	4103      	asrs	r3, r0
 8009c6c:	4423      	add	r3, r4
 8009c6e:	4949      	ldr	r1, [pc, #292]	; (8009d94 <__ieee754_powf+0x554>)
 8009c70:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009c74:	3a7f      	subs	r2, #127	; 0x7f
 8009c76:	4111      	asrs	r1, r2
 8009c78:	ea23 0101 	bic.w	r1, r3, r1
 8009c7c:	ee07 1a10 	vmov	s14, r1
 8009c80:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8009c84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8009c88:	f1c2 0217 	rsb	r2, r2, #23
 8009c8c:	4110      	asrs	r0, r2
 8009c8e:	2c00      	cmp	r4, #0
 8009c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009c94:	bfb8      	it	lt
 8009c96:	4240      	neglt	r0, r0
 8009c98:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8009c9c:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8009d98 <__ieee754_powf+0x558>
 8009ca0:	ee17 3a10 	vmov	r3, s14
 8009ca4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009ca8:	f023 030f 	bic.w	r3, r3, #15
 8009cac:	ee07 3a10 	vmov	s14, r3
 8009cb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cb4:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8009cb8:	eddf 7a38 	vldr	s15, [pc, #224]	; 8009d9c <__ieee754_powf+0x55c>
 8009cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cc0:	eee0 7aa6 	vfma.f32	s15, s1, s13
 8009cc4:	eddf 6a36 	vldr	s13, [pc, #216]	; 8009da0 <__ieee754_powf+0x560>
 8009cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8009ccc:	eea7 0a26 	vfma.f32	s0, s14, s13
 8009cd0:	eeb0 6a40 	vmov.f32	s12, s0
 8009cd4:	eea7 6a66 	vfms.f32	s12, s14, s13
 8009cd8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009cdc:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8009ce0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009da4 <__ieee754_powf+0x564>
 8009ce4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8009da8 <__ieee754_powf+0x568>
 8009ce8:	eea7 6a26 	vfma.f32	s12, s14, s13
 8009cec:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8009dac <__ieee754_powf+0x56c>
 8009cf0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009cf4:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8009db0 <__ieee754_powf+0x570>
 8009cf8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8009cfc:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8009db4 <__ieee754_powf+0x574>
 8009d00:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009d04:	eeb0 6a40 	vmov.f32	s12, s0
 8009d08:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8009d0c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8009d10:	eeb0 7a46 	vmov.f32	s14, s12
 8009d14:	ee77 6a66 	vsub.f32	s13, s14, s13
 8009d18:	ee20 6a06 	vmul.f32	s12, s0, s12
 8009d1c:	eee0 7a27 	vfma.f32	s15, s0, s15
 8009d20:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8009d24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009d28:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009d2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8009d30:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009d34:	ee10 3a10 	vmov	r3, s0
 8009d38:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8009d3c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009d40:	da1a      	bge.n	8009d78 <__ieee754_powf+0x538>
 8009d42:	f000 f8b7 	bl	8009eb4 <scalbnf>
 8009d46:	ee20 0a08 	vmul.f32	s0, s0, s16
 8009d4a:	e5cd      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009d4c:	4a1a      	ldr	r2, [pc, #104]	; (8009db8 <__ieee754_powf+0x578>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	dd02      	ble.n	8009d58 <__ieee754_powf+0x518>
 8009d52:	eddf 7a1a 	vldr	s15, [pc, #104]	; 8009dbc <__ieee754_powf+0x57c>
 8009d56:	e67b      	b.n	8009a50 <__ieee754_powf+0x210>
 8009d58:	d108      	bne.n	8009d6c <__ieee754_powf+0x52c>
 8009d5a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009d5e:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8009d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d66:	f6ff af7b 	blt.w	8009c60 <__ieee754_powf+0x420>
 8009d6a:	e7f2      	b.n	8009d52 <__ieee754_powf+0x512>
 8009d6c:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8009d70:	f73f af76 	bgt.w	8009c60 <__ieee754_powf+0x420>
 8009d74:	2000      	movs	r0, #0
 8009d76:	e78f      	b.n	8009c98 <__ieee754_powf+0x458>
 8009d78:	ee00 3a10 	vmov	s0, r3
 8009d7c:	e7e3      	b.n	8009d46 <__ieee754_powf+0x506>
 8009d7e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8009d82:	e5b1      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009d84:	eeb0 0a68 	vmov.f32	s0, s17
 8009d88:	e5ae      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009d8a:	eeb0 0a48 	vmov.f32	s0, s16
 8009d8e:	e5ab      	b.n	80098e8 <__ieee754_powf+0xa8>
 8009d90:	2600      	movs	r6, #0
 8009d92:	e590      	b.n	80098b6 <__ieee754_powf+0x76>
 8009d94:	007fffff 	.word	0x007fffff
 8009d98:	3f317218 	.word	0x3f317218
 8009d9c:	35bfbe8c 	.word	0x35bfbe8c
 8009da0:	3f317200 	.word	0x3f317200
 8009da4:	3331bb4c 	.word	0x3331bb4c
 8009da8:	b5ddea0e 	.word	0xb5ddea0e
 8009dac:	388ab355 	.word	0x388ab355
 8009db0:	bb360b61 	.word	0xbb360b61
 8009db4:	3e2aaaab 	.word	0x3e2aaaab
 8009db8:	43160000 	.word	0x43160000
 8009dbc:	0da24260 	.word	0x0da24260

08009dc0 <__ieee754_sqrtf>:
 8009dc0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009dc4:	4770      	bx	lr

08009dc6 <fabsf>:
 8009dc6:	ee10 3a10 	vmov	r3, s0
 8009dca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009dce:	ee00 3a10 	vmov	s0, r3
 8009dd2:	4770      	bx	lr

08009dd4 <finitef>:
 8009dd4:	b082      	sub	sp, #8
 8009dd6:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009dda:	9801      	ldr	r0, [sp, #4]
 8009ddc:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009de0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009de4:	bfac      	ite	ge
 8009de6:	2000      	movge	r0, #0
 8009de8:	2001      	movlt	r0, #1
 8009dea:	b002      	add	sp, #8
 8009dec:	4770      	bx	lr
	...

08009df0 <nanf>:
 8009df0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009df8 <nanf+0x8>
 8009df4:	4770      	bx	lr
 8009df6:	bf00      	nop
 8009df8:	7fc00000 	.word	0x7fc00000

08009dfc <rintf>:
 8009dfc:	ee10 2a10 	vmov	r2, s0
 8009e00:	b513      	push	{r0, r1, r4, lr}
 8009e02:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009e06:	397f      	subs	r1, #127	; 0x7f
 8009e08:	2916      	cmp	r1, #22
 8009e0a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009e0e:	dc47      	bgt.n	8009ea0 <rintf+0xa4>
 8009e10:	b32b      	cbz	r3, 8009e5e <rintf+0x62>
 8009e12:	2900      	cmp	r1, #0
 8009e14:	ee10 3a10 	vmov	r3, s0
 8009e18:	ea4f 70d2 	mov.w	r0, r2, lsr #31
 8009e1c:	da21      	bge.n	8009e62 <rintf+0x66>
 8009e1e:	f3c2 0316 	ubfx	r3, r2, #0, #23
 8009e22:	425b      	negs	r3, r3
 8009e24:	4921      	ldr	r1, [pc, #132]	; (8009eac <rintf+0xb0>)
 8009e26:	0a5b      	lsrs	r3, r3, #9
 8009e28:	0d12      	lsrs	r2, r2, #20
 8009e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e2e:	0512      	lsls	r2, r2, #20
 8009e30:	4313      	orrs	r3, r2
 8009e32:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 8009e36:	ee07 3a90 	vmov	s15, r3
 8009e3a:	edd1 6a00 	vldr	s13, [r1]
 8009e3e:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8009e42:	ed8d 7a01 	vstr	s14, [sp, #4]
 8009e46:	eddd 7a01 	vldr	s15, [sp, #4]
 8009e4a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009e4e:	ee17 3a90 	vmov	r3, s15
 8009e52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009e56:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8009e5a:	ee00 3a10 	vmov	s0, r3
 8009e5e:	b002      	add	sp, #8
 8009e60:	bd10      	pop	{r4, pc}
 8009e62:	4a13      	ldr	r2, [pc, #76]	; (8009eb0 <rintf+0xb4>)
 8009e64:	410a      	asrs	r2, r1
 8009e66:	4213      	tst	r3, r2
 8009e68:	d0f9      	beq.n	8009e5e <rintf+0x62>
 8009e6a:	0854      	lsrs	r4, r2, #1
 8009e6c:	ea13 0252 	ands.w	r2, r3, r2, lsr #1
 8009e70:	d006      	beq.n	8009e80 <rintf+0x84>
 8009e72:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8009e76:	ea23 0304 	bic.w	r3, r3, r4
 8009e7a:	fa42 f101 	asr.w	r1, r2, r1
 8009e7e:	430b      	orrs	r3, r1
 8009e80:	4a0a      	ldr	r2, [pc, #40]	; (8009eac <rintf+0xb0>)
 8009e82:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8009e86:	ed90 7a00 	vldr	s14, [r0]
 8009e8a:	ee07 3a90 	vmov	s15, r3
 8009e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e92:	edcd 7a01 	vstr	s15, [sp, #4]
 8009e96:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009e9a:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009e9e:	e7de      	b.n	8009e5e <rintf+0x62>
 8009ea0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009ea4:	d3db      	bcc.n	8009e5e <rintf+0x62>
 8009ea6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009eaa:	e7d8      	b.n	8009e5e <rintf+0x62>
 8009eac:	0800a3cc 	.word	0x0800a3cc
 8009eb0:	007fffff 	.word	0x007fffff

08009eb4 <scalbnf>:
 8009eb4:	ee10 3a10 	vmov	r3, s0
 8009eb8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8009ebc:	d025      	beq.n	8009f0a <scalbnf+0x56>
 8009ebe:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8009ec2:	d302      	bcc.n	8009eca <scalbnf+0x16>
 8009ec4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009ec8:	4770      	bx	lr
 8009eca:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8009ece:	d122      	bne.n	8009f16 <scalbnf+0x62>
 8009ed0:	4b2a      	ldr	r3, [pc, #168]	; (8009f7c <scalbnf+0xc8>)
 8009ed2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8009f80 <scalbnf+0xcc>
 8009ed6:	4298      	cmp	r0, r3
 8009ed8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009edc:	db16      	blt.n	8009f0c <scalbnf+0x58>
 8009ede:	ee10 3a10 	vmov	r3, s0
 8009ee2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009ee6:	3a19      	subs	r2, #25
 8009ee8:	4402      	add	r2, r0
 8009eea:	2afe      	cmp	r2, #254	; 0xfe
 8009eec:	dd15      	ble.n	8009f1a <scalbnf+0x66>
 8009eee:	ee10 3a10 	vmov	r3, s0
 8009ef2:	eddf 7a24 	vldr	s15, [pc, #144]	; 8009f84 <scalbnf+0xd0>
 8009ef6:	eddf 6a24 	vldr	s13, [pc, #144]	; 8009f88 <scalbnf+0xd4>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	eeb0 7a67 	vmov.f32	s14, s15
 8009f00:	bfb8      	it	lt
 8009f02:	eef0 7a66 	vmovlt.f32	s15, s13
 8009f06:	ee27 0a27 	vmul.f32	s0, s14, s15
 8009f0a:	4770      	bx	lr
 8009f0c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8009f8c <scalbnf+0xd8>
 8009f10:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009f14:	4770      	bx	lr
 8009f16:	0dd2      	lsrs	r2, r2, #23
 8009f18:	e7e6      	b.n	8009ee8 <scalbnf+0x34>
 8009f1a:	2a00      	cmp	r2, #0
 8009f1c:	dd06      	ble.n	8009f2c <scalbnf+0x78>
 8009f1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009f22:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009f26:	ee00 3a10 	vmov	s0, r3
 8009f2a:	4770      	bx	lr
 8009f2c:	f112 0f16 	cmn.w	r2, #22
 8009f30:	da1a      	bge.n	8009f68 <scalbnf+0xb4>
 8009f32:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009f36:	4298      	cmp	r0, r3
 8009f38:	ee10 3a10 	vmov	r3, s0
 8009f3c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009f40:	dd0a      	ble.n	8009f58 <scalbnf+0xa4>
 8009f42:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8009f84 <scalbnf+0xd0>
 8009f46:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8009f88 <scalbnf+0xd4>
 8009f4a:	eef0 7a40 	vmov.f32	s15, s0
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bf18      	it	ne
 8009f52:	eeb0 0a47 	vmovne.f32	s0, s14
 8009f56:	e7db      	b.n	8009f10 <scalbnf+0x5c>
 8009f58:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8009f8c <scalbnf+0xd8>
 8009f5c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8009f90 <scalbnf+0xdc>
 8009f60:	eef0 7a40 	vmov.f32	s15, s0
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	e7f3      	b.n	8009f50 <scalbnf+0x9c>
 8009f68:	3219      	adds	r2, #25
 8009f6a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009f6e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009f72:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009f94 <scalbnf+0xe0>
 8009f76:	ee07 3a10 	vmov	s14, r3
 8009f7a:	e7c4      	b.n	8009f06 <scalbnf+0x52>
 8009f7c:	ffff3cb0 	.word	0xffff3cb0
 8009f80:	4c000000 	.word	0x4c000000
 8009f84:	7149f2ca 	.word	0x7149f2ca
 8009f88:	f149f2ca 	.word	0xf149f2ca
 8009f8c:	0da24260 	.word	0x0da24260
 8009f90:	8da24260 	.word	0x8da24260
 8009f94:	33000000 	.word	0x33000000

08009f98 <_init>:
 8009f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9a:	bf00      	nop
 8009f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f9e:	bc08      	pop	{r3}
 8009fa0:	469e      	mov	lr, r3
 8009fa2:	4770      	bx	lr

08009fa4 <_fini>:
 8009fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa6:	bf00      	nop
 8009fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009faa:	bc08      	pop	{r3}
 8009fac:	469e      	mov	lr, r3
 8009fae:	4770      	bx	lr
