-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Tue May 17 09:40:37 2022
-- Host        : pc-140-151-2 running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ xaui_0_sim_netlist.vhdl
-- Design      : xaui_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tifbv676-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_clocking is
  port (
    CLK : out STD_LOGIC;
    gt0_txoutclk_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_clocking is
  attribute box_type : string;
  attribute box_type of clk156_bufg_i : label is "PRIMITIVE";
begin
clk156_bufg_i: unisim.vcomponents.BUFG
     port map (
      I => gt0_txoutclk_out,
      O => CLK
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_resets is
  port (
    \out\ : out STD_LOGIC;
    uclk_mgt_rx_reset5 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_resets;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_resets is
  signal reset156_r1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of reset156_r1 : signal is "true";
  signal reset156_r2 : STD_LOGIC;
  attribute async_reg of reset156_r2 : signal is "true";
  signal reset156_r3 : STD_LOGIC;
  attribute async_reg of reset156_r3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of reset156_r1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of reset156_r1_reg : label is "yes";
  attribute ASYNC_REG_boolean of reset156_r2_reg : label is std.standard.true;
  attribute KEEP of reset156_r2_reg : label is "yes";
  attribute ASYNC_REG_boolean of reset156_r3_reg : label is std.standard.true;
  attribute KEEP of reset156_r3_reg : label is "yes";
begin
  \out\ <= reset156_r3;
reset156_r1_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => uclk_mgt_rx_reset5,
      PRE => reset,
      Q => reset156_r1
    );
reset156_r2_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => reset156_r1,
      PRE => reset,
      Q => reset156_r2
    );
reset156_r3_reg: unisim.vcomponents.FDPE
     port map (
      C => CLK,
      CE => '1',
      D => reset156_r2,
      PRE => reset,
      Q => reset156_r3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt0_rxresetdone_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt0_rxresetdone_out,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk_mgt_rx_reset_inprocess0 : out STD_LOGIC;
    dclk_mgt_rx_reset_waiting_resetdone : in STD_LOGIC;
    dclk_mgt_rxresetdone : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk : in STD_LOGIC;
    gt1_rxresetdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_0 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_0 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
dclk_mgt_rx_reset_inprocess_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dclk_mgt_rx_reset_waiting_resetdone,
      I1 => sync1_r(2),
      I2 => dclk_mgt_rxresetdone(0),
      I3 => dclk_mgt_rxresetdone(1),
      I4 => dclk_mgt_rxresetdone(2),
      O => dclk_mgt_rx_reset_inprocess0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt1_rxresetdone_out,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt2_rxresetdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_1 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_1 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt2_rxresetdone_out,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_10 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_10 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_10 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => signal_detect(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_11 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_11 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_11 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => signal_detect(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_12 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_12 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_12 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => signal_detect(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_13 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_13 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_13 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => signal_detect(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_2 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk_mgt_rx_reset_inprocess_reg : out STD_LOGIC;
    dclk_mgt_rx_reset_inprocess : in STD_LOGIC;
    dclk_mgt_rxresetdone : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk_mgt_rx_reset_waiting_resetdone : in STD_LOGIC;
    dclk : in STD_LOGIC;
    gt3_rxresetdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_2 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_2 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
dclk_mgt_rx_reset_waiting_resetdone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFF00000002"
    )
        port map (
      I0 => dclk_mgt_rx_reset_inprocess,
      I1 => sync1_r(2),
      I2 => dclk_mgt_rxresetdone(2),
      I3 => dclk_mgt_rxresetdone(0),
      I4 => dclk_mgt_rxresetdone(1),
      I5 => dclk_mgt_rx_reset_waiting_resetdone,
      O => dclk_mgt_rx_reset_inprocess_reg
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt3_rxresetdone_out,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_3 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    uclk_mgt_rx_reset5 : out STD_LOGIC;
    CLK : in STD_LOGIC;
    gt_qplllock_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_3 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_3 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
reset156_r1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync1_r(2),
      O => uclk_mgt_rx_reset5
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt_qplllock_out,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_4 is
  port (
    uclk_txsync_start_phase_align_reg : out STD_LOGIC;
    uclk_mgt_rx_reset0 : out STD_LOGIC;
    uclk_mgt_tx_reset0 : out STD_LOGIC;
    uclk_txsync_start_phase_align_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    uclk_loopback_reset : in STD_LOGIC;
    uclk_cbm_rx_reset : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    uclk_mgt_tx_reset_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    uclk_mgt_powerdown_falling : in STD_LOGIC;
    CLK : in STD_LOGIC;
    \sync1_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_4 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_4 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal \^uclk_mgt_tx_reset0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  uclk_mgt_tx_reset0 <= \^uclk_mgt_tx_reset0\;
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \sync1_r_reg[0]_0\(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
uclk_mgt_rx_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEAAAA"
    )
        port map (
      I0 => \^uclk_mgt_tx_reset0\,
      I1 => uclk_loopback_reset,
      I2 => uclk_cbm_rx_reset,
      I3 => S(0),
      I4 => sync1_r(2),
      O => uclk_mgt_rx_reset0
    );
uclk_mgt_tx_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => sync1_r(2),
      I1 => \out\,
      I2 => uclk_mgt_tx_reset_reg(0),
      I3 => uclk_mgt_powerdown_falling,
      O => \^uclk_mgt_tx_reset0\
    );
uclk_txsync_start_phase_align_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000AAAA0000AAAA"
    )
        port map (
      I0 => uclk_txsync_start_phase_align_reg_0,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => sync1_r(2),
      I5 => Q(1),
      O => uclk_txsync_start_phase_align_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_5 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_5 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_5 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => reset,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_6 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_6 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_6 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt0_rxpmareset_in,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_7 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_7 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_7 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt1_rxpmareset_in,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_8 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_8 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_8 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt2_rxpmareset_in,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_9 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_9 : entity is "xaui_0_ff_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_9 is
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
begin
  \out\(0) <= sync1_r(2);
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt3_rxpmareset_in,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    \txdlysresetdone_store_reg[0]\ : in STD_LOGIC;
    gt0_txdlysresetdone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block is
  signal data_out2_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt0_txdlysresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out2_out,
      R => '0'
    );
\txdlysresetdone_store[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_out2_out,
      I1 => \txdlysresetdone_store_reg[0]\,
      O => data_sync_reg6_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_14 is
  port (
    \FSM_sequential_tx_phalign_manual_state_reg[3]\ : out STD_LOGIC;
    \txphaligndone_prev_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_tx_phalign_manual_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txdlyen_in : in STD_LOGIC;
    \txphaligndone_store_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_store : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txphalign_in : in STD_LOGIC;
    \FSM_sequential_tx_phalign_manual_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_phalign_manual_state_reg[0]_0\ : in STD_LOGIC;
    txphinitdone_sync_0 : in STD_LOGIC;
    \FSM_sequential_tx_phalign_manual_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_store_edge : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txphaligndone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_14 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_14 is
  signal \FSM_sequential_tx_phalign_manual_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[0]_i_2_n_0\ : STD_LOGIC;
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TXPHALIGN[0]_i_2\ : label is "soft_lutpair361";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \txphaligndone_store[0]_i_1\ : label is "soft_lutpair361";
begin
  data_out <= \^data_out\;
\FSM_sequential_tx_phalign_manual_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \FSM_sequential_tx_phalign_manual_state_reg[0]\,
      I1 => Q(2),
      I2 => \FSM_sequential_tx_phalign_manual_state[3]_i_4_n_0\,
      I3 => Q(1),
      I4 => \FSM_sequential_tx_phalign_manual_state[3]_i_5_n_0\,
      I5 => Q(3),
      O => E(0)
    );
\FSM_sequential_tx_phalign_manual_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000008000FFFF"
    )
        port map (
      I0 => txphinitdone_store_edge(3),
      I1 => txphinitdone_store_edge(1),
      I2 => txphinitdone_store_edge(2),
      I3 => txphinitdone_store_edge(0),
      I4 => Q(0),
      I5 => \TXPHALIGN[0]_i_2_n_0\,
      O => \FSM_sequential_tx_phalign_manual_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F880F880FBB0F88"
    )
        port map (
      I0 => \FSM_sequential_tx_phalign_manual_state_reg[0]_0\,
      I1 => Q(2),
      I2 => \TXPHALIGN[0]_i_2_n_0\,
      I3 => Q(0),
      I4 => txphinitdone_sync_0,
      I5 => \FSM_sequential_tx_phalign_manual_state_reg[0]_1\(0),
      O => \FSM_sequential_tx_phalign_manual_state[3]_i_5_n_0\
    );
\TXDLYEN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF3000020C"
    )
        port map (
      I0 => \TXPHALIGN[0]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => gt0_txdlyen_in,
      O => \FSM_sequential_tx_phalign_manual_state_reg[3]\
    );
\TXPHALIGN[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFB3F00000800"
    )
        port map (
      I0 => \TXPHALIGN[0]_i_2_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(3),
      I5 => gt0_txphalign_in,
      O => \FSM_sequential_tx_phalign_manual_state_reg[1]\
    );
\TXPHALIGN[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txphaligndone_store_reg[0]\(0),
      I1 => \^data_out\,
      O => \TXPHALIGN[0]_i_2_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt0_txphaligndone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\txphaligndone_store[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \txphaligndone_store_reg[0]\(0),
      I1 => \^data_out\,
      I2 => txphaligndone_store(0),
      O => \txphaligndone_prev_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_15 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    p_1_in : in STD_LOGIC;
    gt1_txdlysresetdone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_15 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_15 is
  signal data_out1_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt1_txdlysresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out1_out,
      R => '0'
    );
\txdlysresetdone_store[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_out1_out,
      I1 => p_1_in,
      O => data_sync_reg6_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_16 is
  port (
    \txphaligndone_prev_reg[1]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_store : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txphaligndone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_16 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt1_txphaligndone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\txphaligndone_store[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => txphaligndone_store(0),
      O => \txphaligndone_prev_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_18 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    p_2_in : in STD_LOGIC;
    gt2_txdlysresetdone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_18 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_18 is
  signal data_out0_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt2_txdlysresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out0_out,
      R => '0'
    );
\txdlysresetdone_store[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_out0_out,
      I1 => p_2_in,
      O => data_sync_reg6_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_19 is
  port (
    \txphaligndone_prev_reg[2]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_store : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_txphaligndone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_19 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_19 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt2_txphaligndone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\txphaligndone_store[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => txphaligndone_store(0),
      O => \txphaligndone_prev_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_21 is
  port (
    data_sync_reg6_0 : out STD_LOGIC;
    \txdlysresetdone_store_reg[3]\ : in STD_LOGIC;
    gt3_txdlysresetdone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_21 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal txdlysresetdone_sync_3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt3_txdlysresetdone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => txdlysresetdone_sync_3,
      R => '0'
    );
\txdlysresetdone_store[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => txdlysresetdone_sync_3,
      I1 => \txdlysresetdone_store_reg[3]\,
      O => data_sync_reg6_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_22 is
  port (
    \txphaligndone_prev_reg[3]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_store : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_txphaligndone_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_22 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_22 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt3_txphaligndone_out,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\txphaligndone_store[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => txphaligndone_store(0),
      O => \txphaligndone_prev_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_27 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_27 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_27 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_28 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_28 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_28 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_29 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_29 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_30 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_30 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__6\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1__2\ : label is "soft_lutpair344";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_onehot_state[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(0),
      I2 => data_out,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_state[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => data_out,
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_31 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_31 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1__2\ : label is "soft_lutpair320";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => rxpmaresetdone_sss,
      O => D(0)
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => \^data_out\,
      I2 => Q(0),
      I3 => drprdy_i,
      I4 => Q(1),
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxrate_o_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxrate_o_reg[2]_0\ : in STD_LOGIC;
    \rxrate_o_reg[1]\ : in STD_LOGIC;
    \rxrate_o_reg[0]\ : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    \rxrate_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_32 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_32 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \^data_sync_reg6_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__2\ : label is "soft_lutpair300";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
  data_sync_reg6_0 <= \^data_sync_reg6_0\;
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F348F048"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^data_sync_reg6_0\,
      O => \FSM_sequential_state_reg[2]\(0)
    );
\FSM_sequential_state[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFC44"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => \^data_sync_reg6_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_sequential_state_reg[2]\(1)
    );
\FSM_sequential_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rxrate_o_reg[2]_1\(0),
      I2 => \rxrate_o_reg[2]_1\(2),
      I3 => \rxrate_o_reg[2]\(1),
      I4 => \rxrate_o_reg[2]_1\(1),
      I5 => \rxrate_o_reg[2]\(0),
      O => \^data_sync_reg6_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt3_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rxrate_o[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^data_out\,
      I5 => \rxrate_o_reg[0]\,
      O => D(0)
    );
\rxrate_o[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(0),
      I5 => \rxrate_o_reg[1]\,
      O => D(1)
    );
\rxrate_o[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(1),
      I5 => \rxrate_o_reg[2]_0\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_33 is
  port (
    data_out : out STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_33 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt3_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_34 is
  port (
    data_out : out STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_34 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_34 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt3_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_35 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_35 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45AF4500"
    )
        port map (
      I0 => Q(2),
      I1 => data_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => drprdy_i,
      O => D(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_36 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_36 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_36 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_37 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_37 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_37 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_38 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_38 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_38 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_42 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_42 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__5\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1__1\ : label is "soft_lutpair287";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_onehot_state[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(0),
      I2 => data_out,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_state[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => data_out,
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_43 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_43 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1__1\ : label is "soft_lutpair263";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => rxpmaresetdone_sss,
      O => D(0)
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => \^data_out\,
      I2 => Q(0),
      I3 => drprdy_i,
      I4 => Q(1),
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxrate_o_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxrate_o_reg[2]_0\ : in STD_LOGIC;
    \rxrate_o_reg[1]\ : in STD_LOGIC;
    \rxrate_o_reg[0]\ : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    \rxrate_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_44 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_44 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \^data_sync_reg6_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__1\ : label is "soft_lutpair243";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
  data_sync_reg6_0 <= \^data_sync_reg6_0\;
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F348F048"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^data_sync_reg6_0\,
      O => \FSM_sequential_state_reg[2]\(0)
    );
\FSM_sequential_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFC44"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => \^data_sync_reg6_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_sequential_state_reg[2]\(1)
    );
\FSM_sequential_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rxrate_o_reg[2]_1\(0),
      I2 => \rxrate_o_reg[2]_1\(2),
      I3 => \rxrate_o_reg[2]\(1),
      I4 => \rxrate_o_reg[2]_1\(1),
      I5 => \rxrate_o_reg[2]\(0),
      O => \^data_sync_reg6_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt2_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rxrate_o[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^data_out\,
      I5 => \rxrate_o_reg[0]\,
      O => D(0)
    );
\rxrate_o[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(0),
      I5 => \rxrate_o_reg[1]\,
      O => D(1)
    );
\rxrate_o[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(1),
      I5 => \rxrate_o_reg[2]_0\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_45 is
  port (
    data_out : out STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_45 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_45 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt2_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_46 is
  port (
    data_out : out STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_46 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_46 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt2_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_47 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_47 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45AF4500"
    )
        port map (
      I0 => Q(2),
      I1 => data_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => drprdy_i,
      O => D(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_48 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_48 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_48 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_49 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_49 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_49 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_50 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_50 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_50 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_54 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_54 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1__0\ : label is "soft_lutpair230";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_onehot_state[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(0),
      I2 => data_out,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_state[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => data_out,
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_55 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_55 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1__0\ : label is "soft_lutpair206";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => rxpmaresetdone_sss,
      O => D(0)
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => \^data_out\,
      I2 => Q(0),
      I3 => drprdy_i,
      I4 => Q(1),
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxrate_o_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxrate_o_reg[2]_0\ : in STD_LOGIC;
    \rxrate_o_reg[1]\ : in STD_LOGIC;
    \rxrate_o_reg[0]\ : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    \rxrate_o_reg[2]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_56 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_56 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \^data_sync_reg6_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1__0\ : label is "soft_lutpair186";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
  data_sync_reg6_0 <= \^data_sync_reg6_0\;
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F348F048"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^data_sync_reg6_0\,
      O => \FSM_sequential_state_reg[2]\(0)
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFC44"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => \^data_sync_reg6_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_sequential_state_reg[2]\(1)
    );
\FSM_sequential_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rxrate_o_reg[2]_1\(0),
      I2 => \rxrate_o_reg[2]_1\(2),
      I3 => \rxrate_o_reg[2]\(1),
      I4 => \rxrate_o_reg[2]_1\(1),
      I5 => \rxrate_o_reg[2]\(0),
      O => \^data_sync_reg6_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt1_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rxrate_o[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^data_out\,
      I5 => \rxrate_o_reg[0]\,
      O => D(0)
    );
\rxrate_o[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(0),
      I5 => \rxrate_o_reg[1]\,
      O => D(1)
    );
\rxrate_o[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(1),
      I5 => \rxrate_o_reg[2]_0\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_57 is
  port (
    data_out : out STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_57 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_57 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt1_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_58 is
  port (
    data_out : out STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_58 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_58 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt1_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_59 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_59 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45AF4500"
    )
        port map (
      I0 => Q(2),
      I1 => data_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => drprdy_i,
      O => D(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_60 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_60 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_60 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_61 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_61 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_61 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_62 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_62 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_62 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_66 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_66 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_66 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_state[8]_i_1\ : label is "soft_lutpair173";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(0),
      I2 => data_out,
      I3 => Q(1),
      O => D(0)
    );
\FSM_onehot_state[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => data_out,
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_67 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    rxpmaresetdone_sss : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_67 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_67 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_onehot_state[3]_i_1\ : label is "soft_lutpair149";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => rxpmaresetdone_sss,
      O => D(0)
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD0D0D0"
    )
        port map (
      I0 => rxpmaresetdone_sss,
      I1 => \^data_out\,
      I2 => Q(0),
      I3 => drprdy_i,
      I4 => Q(1),
      O => D(1)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_68 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxrate_o_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    old_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_i : in STD_LOGIC;
    \rxrate_o_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_68 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_68 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal \^data_sync_reg6_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_1\ : label is "soft_lutpair129";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
  data_sync_reg6_0 <= \^data_sync_reg6_0\;
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F348F048"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^data_sync_reg6_0\,
      O => \FSM_sequential_state_reg[2]\(0)
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCFC44"
    )
        port map (
      I0 => drprdy_i,
      I1 => Q(2),
      I2 => \^data_sync_reg6_0\,
      I3 => Q(0),
      I4 => Q(1),
      O => \FSM_sequential_state_reg[2]\(1)
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rxrate_o_reg[2]_0\(0),
      I2 => \rxrate_o_reg[2]_0\(2),
      I3 => \rxrate_o_reg[2]\(1),
      I4 => \rxrate_o_reg[2]_0\(1),
      I5 => \rxrate_o_reg[2]\(0),
      O => \^data_sync_reg6_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt0_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rxrate_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^data_out\,
      I5 => old_rxrate(0),
      O => D(0)
    );
\rxrate_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(0),
      I5 => old_rxrate(1),
      O => D(1)
    );
\rxrate_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0F80F070000"
    )
        port map (
      I0 => \^data_sync_reg6_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \rxrate_o_reg[2]\(1),
      I5 => old_rxrate(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_69 is
  port (
    data_out : out STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_69 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_69 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt0_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_70 is
  port (
    data_out : out STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_70 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_70 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gt0_rxrate_in(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_71 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drprdy_i : in STD_LOGIC;
    data_in : in STD_LOGIC;
    dclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_71 : entity is "xaui_0_gt_wrapper_tx_sync_manual_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_71 is
  signal data_out : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45AF4500"
    )
        port map (
      I0 => Q(2),
      I1 => data_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => drprdy_i,
      O => D(0)
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse is
  port (
    txphinitdone_sync_0 : out STD_LOGIC;
    \FSM_sequential_tx_phalign_manual_state_reg[2]\ : out STD_LOGIC;
    txdone_clear_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \stretch_r_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \TXPHINIT_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txphinit_in : in STD_LOGIC;
    \txphinitdone_store_edge_reg[0]\ : in STD_LOGIC;
    txphinitdone_store_edge : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txphinitdone_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse is
  signal \TXPHINIT[0]_i_2_n_0\ : STD_LOGIC;
  signal USER_DONE_i_1_n_0 : STD_LOGIC;
  signal stretch_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  signal \^txphinitdone_sync_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TXPHINIT[0]_i_2\ : label is "soft_lutpair362";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
  attribute SOFT_HLUTNM of \txphinitdone_store_edge[0]_i_1\ : label is "soft_lutpair362";
begin
  txphinitdone_sync_0 <= \^txphinitdone_sync_0\;
\TXPHINIT[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE3F00000200"
    )
        port map (
      I0 => \TXPHINIT[0]_i_2_n_0\,
      I1 => \TXPHINIT_reg[0]\(2),
      I2 => \TXPHINIT_reg[0]\(0),
      I3 => \TXPHINIT_reg[0]\(1),
      I4 => \TXPHINIT_reg[0]\(3),
      I5 => gt0_txphinit_in,
      O => \FSM_sequential_tx_phalign_manual_state_reg[2]\
    );
\TXPHINIT[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => \^txphinitdone_sync_0\,
      O => \TXPHINIT[0]_i_2_n_0\
    );
USER_DONE_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => USER_DONE_i_1_n_0
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => USER_DONE_i_1_n_0,
      Q => \^txphinitdone_sync_0\,
      R => '0'
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => stretch_r(1),
      Q => stretch_r(0)
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => stretch_r(2),
      Q => stretch_r(1)
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => '1',
      Q => stretch_r(2)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stretch_r(0),
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt0_txphinitdone_out,
      Q => sync2_r(2),
      R => '0'
    );
\txphinitdone_store_edge[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \txphinitdone_store_edge_reg[0]\,
      I1 => \^txphinitdone_sync_0\,
      I2 => Q(0),
      I3 => txphinitdone_store_edge(0),
      O => txdone_clear_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txphinitdone_prev_reg[1]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \stretch_r_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_store_edge : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_txphinitdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_17 : entity is "xaui_0_gt_wrapper_tx_sync_manual_sync_pulse";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_17 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USER_DONE_i_1__0_n_0\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[2]\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
begin
  D(0) <= \^d\(0);
\USER_DONE_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => \USER_DONE_i_1__0_n_0\
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USER_DONE_i_1__0_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[1]\,
      Q => \stretch_r_reg_n_0_[0]\
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[2]\,
      Q => \stretch_r_reg_n_0_[1]\
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => '1',
      Q => \stretch_r_reg_n_0_[2]\
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \stretch_r_reg_n_0_[0]\,
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt1_txphinitdone_out,
      Q => sync2_r(2),
      R => '0'
    );
\txphinitdone_store_edge[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(0),
      I2 => txphinitdone_store_edge(0),
      O => \txphinitdone_prev_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txphinitdone_prev_reg[2]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \stretch_r_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_store_edge : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_txphinitdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_20 : entity is "xaui_0_gt_wrapper_tx_sync_manual_sync_pulse";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_20 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USER_DONE_i_1__1_n_0\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[2]\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
begin
  D(0) <= \^d\(0);
\USER_DONE_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => \USER_DONE_i_1__1_n_0\
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USER_DONE_i_1__1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[1]\,
      Q => \stretch_r_reg_n_0_[0]\
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[2]\,
      Q => \stretch_r_reg_n_0_[1]\
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => '1',
      Q => \stretch_r_reg_n_0_[2]\
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \stretch_r_reg_n_0_[0]\,
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt2_txphinitdone_out,
      Q => sync2_r(2),
      R => '0'
    );
\txphinitdone_store_edge[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(0),
      I2 => txphinitdone_store_edge(0),
      O => \txphinitdone_prev_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txphinitdone_prev_reg[3]\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \stretch_r_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_store_edge : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_txphinitdone_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_23 : entity is "xaui_0_gt_wrapper_tx_sync_manual_sync_pulse";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_23 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USER_DONE_i_1__2_n_0\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \stretch_r_reg_n_0_[2]\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal sync2_r : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute async_reg of sync2_r : signal is "true";
  attribute shreg_extract of sync2_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync2_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync2_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync2_r_reg[2]\ : label is "no";
begin
  D(0) <= \^d\(0);
\USER_DONE_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sync1_r(0),
      I1 => sync2_r(0),
      O => \USER_DONE_i_1__2_n_0\
    );
USER_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \USER_DONE_i_1__2_n_0\,
      Q => \^d\(0),
      R => '0'
    );
\stretch_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[1]\,
      Q => \stretch_r_reg_n_0_[0]\
    );
\stretch_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => \stretch_r_reg_n_0_[2]\,
      Q => \stretch_r_reg_n_0_[1]\
    );
\stretch_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      CLR => \stretch_r_reg[1]_0\,
      D => '1',
      Q => \stretch_r_reg_n_0_[2]\
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \stretch_r_reg_n_0_[0]\,
      Q => sync1_r(2),
      R => '0'
    );
\sync2_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(1),
      Q => sync2_r(0),
      R => '0'
    );
\sync2_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync2_r(2),
      Q => sync2_r(1),
      R => '0'
    );
\sync2_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gt3_txphinitdone_out,
      Q => sync2_r(2),
      R => '0'
    );
\txphinitdone_store_edge[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(0),
      I2 => txphinitdone_store_edge(0),
      O => \txphinitdone_prev_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_pulse_stretcher is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_r_reg[0]_0\ : out STD_LOGIC;
    dclk_mgt_rx_reset_inprocess : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_pulse_stretcher;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_pulse_stretcher is
  signal sync_r : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sync_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync_r_reg[3]\ : label is "no";
begin
  \out\(0) <= sync_r(0);
gtrxreset_s_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sync_r(0),
      I1 => dclk_mgt_rx_reset_inprocess,
      O => \sync_r_reg[0]_0\
    );
\sync_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync_r(1),
      Q => sync_r(0)
    );
\sync_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync_r(2),
      Q => sync_r(1)
    );
\sync_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync_r(3),
      Q => sync_r(2)
    );
\sync_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => '0',
      PRE => AR(0),
      Q => sync_r(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_reset_counter is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[7]_0\ : out STD_LOGIC;
    \count_reg[7]_1\ : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk_mgt_rx_reset_inprocess : in STD_LOGIC;
    dclk_mgt_rx_reset_inprocess0 : in STD_LOGIC;
    dclk_mgt_rx_reset_inprocess_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dclk_mgt_rx_reset_waiting_resetdone_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_reset_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_reset_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count[7]_i_3_n_0\ : STD_LOGIC;
  signal count_d1 : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal initial_reset : STD_LOGIC;
  signal initial_reset_i_1_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \count[6]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \count[7]_i_2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of dclk_mgt_rx_reset_waiting_resetdone_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of gtpe2_common_0_i_i_1 : label is "soft_lutpair358";
begin
  D(0) <= \^d\(0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => plusOp(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count_reg_n_0_[1]\,
      O => plusOp(1)
    );
\count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count_reg_n_0_[1]\,
      I2 => \count_reg_n_0_[2]\,
      O => plusOp(2)
    );
\count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_reg_n_0_[1]\,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[2]\,
      I3 => \count_reg_n_0_[3]\,
      O => plusOp(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_reg_n_0_[2]\,
      I1 => \count_reg_n_0_[0]\,
      I2 => \count_reg_n_0_[1]\,
      I3 => \count_reg_n_0_[3]\,
      I4 => \count_reg_n_0_[4]\,
      O => plusOp(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \count_reg_n_0_[3]\,
      I1 => \count_reg_n_0_[1]\,
      I2 => \count_reg_n_0_[0]\,
      I3 => \count_reg_n_0_[2]\,
      I4 => \count_reg_n_0_[4]\,
      I5 => \count_reg_n_0_[5]\,
      O => plusOp(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count[7]_i_3_n_0\,
      I1 => \count_reg_n_0_[6]\,
      O => plusOp(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => sel
    );
\count[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \count[7]_i_3_n_0\,
      I1 => \count_reg_n_0_[6]\,
      O => plusOp(7)
    );
\count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \count_reg_n_0_[5]\,
      I1 => \count_reg_n_0_[3]\,
      I2 => \count_reg_n_0_[1]\,
      I3 => \count_reg_n_0_[0]\,
      I4 => \count_reg_n_0_[2]\,
      I5 => \count_reg_n_0_[4]\,
      O => \count[7]_i_3_n_0\
    );
count_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \^d\(0),
      Q => count_d1,
      R => '0'
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(0),
      Q => \count_reg_n_0_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(1),
      Q => \count_reg_n_0_[1]\,
      R => '0'
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(2),
      Q => \count_reg_n_0_[2]\,
      R => '0'
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(3),
      Q => \count_reg_n_0_[3]\,
      R => '0'
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(4),
      Q => \count_reg_n_0_[4]\,
      R => '0'
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(5),
      Q => \count_reg_n_0_[5]\,
      R => '0'
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(6),
      Q => \count_reg_n_0_[6]\,
      R => '0'
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => sel,
      D => plusOp(7),
      Q => \^d\(0),
      R => '0'
    );
dclk_mgt_rx_reset_inprocess_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0707070700000700"
    )
        port map (
      I0 => \^d\(0),
      I1 => \out\(0),
      I2 => initial_reset,
      I3 => dclk_mgt_rx_reset_inprocess,
      I4 => dclk_mgt_rx_reset_inprocess0,
      I5 => dclk_mgt_rx_reset_inprocess_reg(0),
      O => \count_reg[7]_0\
    );
dclk_mgt_rx_reset_waiting_resetdone_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \^d\(0),
      I1 => \out\(0),
      I2 => initial_reset,
      I3 => dclk_mgt_rx_reset_waiting_resetdone_reg,
      O => \count_reg[7]_1\
    );
gtpe2_common_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \out\(0),
      I2 => initial_reset,
      O => AR(0)
    );
initial_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d\(0),
      I1 => count_d1,
      O => initial_reset_i_1_n_0
    );
initial_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => initial_reset_i_1_n_0,
      Q => initial_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_align_counter is
  port (
    extra_a : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \prbs_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1][2]\ : out STD_LOGIC;
    \tx_is_idle_reg[1]\ : out STD_LOGIC;
    \count_reg[2]_0\ : out STD_LOGIC;
    extra_a_reg_0 : out STD_LOGIC;
    \tx_is_q_reg[0]\ : out STD_LOGIC;
    \count_reg[2]_1\ : out STD_LOGIC;
    extra_a_reg_1 : in STD_LOGIC;
    usrclk : in STD_LOGIC;
    \prbs_reg[7]_0\ : in STD_LOGIC;
    \state_reg[1][1]\ : in STD_LOGIC;
    \state_reg[1][1]_0\ : in STD_LOGIC;
    q_det : in STD_LOGIC;
    \state_reg[1][1]_1\ : in STD_LOGIC;
    \state[1][1]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state[1][1]_i_3_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1][1]_2\ : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_align_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_align_counter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \count[2]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_1_n_0\ : STD_LOGIC;
  signal \count[3]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_reg[2]_0\ : STD_LOGIC;
  signal \^extra_a\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^prbs_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \prbs_reg_n_0_[5]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[6]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[7]\ : STD_LOGIC;
  signal \state[0][0]_i_5_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_10_n_0\ : STD_LOGIC;
  signal \^tx_is_idle_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \state[0][0]_i_5\ : label is "soft_lutpair97";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \count_reg[2]_0\ <= \^count_reg[2]_0\;
  extra_a <= \^extra_a\;
  \prbs_reg[2]_0\(1 downto 0) <= \^prbs_reg[2]_0\(1 downto 0);
  \tx_is_idle_reg[1]\ <= \^tx_is_idle_reg[1]\;
\count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \prbs_reg[7]_0\,
      I2 => count(2),
      I3 => \^q\(1),
      O => \count[2]_i_1_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \prbs_reg[7]_0\,
      I1 => count(2),
      I2 => \^q\(1),
      I3 => count(4),
      I4 => count(3),
      O => \count[3]_i_1_n_0\
    );
\count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \prbs_reg[7]_0\,
      I2 => count(3),
      I3 => \^q\(1),
      I4 => count(2),
      O => \count[3]_i_2_n_0\
    );
\count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCC8"
    )
        port map (
      I0 => count(3),
      I1 => count(4),
      I2 => \^q\(1),
      I3 => count(2),
      I4 => \prbs_reg[7]_0\,
      O => \count[4]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \count[3]_i_1_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => usrclk_reset
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \count[3]_i_1_n_0\,
      D => D(1),
      Q => \^q\(1),
      R => usrclk_reset
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \count[3]_i_1_n_0\,
      D => \count[2]_i_1_n_0\,
      Q => count(2),
      R => usrclk_reset
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \count[3]_i_1_n_0\,
      D => \count[3]_i_2_n_0\,
      Q => count(3),
      R => usrclk_reset
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \count[4]_i_1_n_0\,
      Q => count(4),
      R => usrclk_reset
    );
extra_a_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => extra_a_reg_1,
      Q => \^extra_a\,
      R => '0'
    );
\prbs[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prbs_reg_n_0_[7]\,
      I1 => \prbs_reg_n_0_[6]\,
      O => p_0_out(0)
    );
\prbs_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => p_0_out(0),
      Q => \^prbs_reg[2]_0\(0),
      S => usrclk_reset
    );
\prbs_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => \^prbs_reg[2]_0\(0),
      Q => \^prbs_reg[2]_0\(1),
      S => usrclk_reset
    );
\prbs_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => \^prbs_reg[2]_0\(1),
      Q => p_1_in(2),
      S => usrclk_reset
    );
\prbs_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => p_1_in(2),
      Q => p_1_in(3),
      S => usrclk_reset
    );
\prbs_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => p_1_in(3),
      Q => \prbs_reg_n_0_[5]\,
      S => usrclk_reset
    );
\prbs_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => \prbs_reg_n_0_[5]\,
      Q => \prbs_reg_n_0_[6]\,
      S => usrclk_reset
    );
\prbs_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => \prbs_reg[7]_0\,
      D => \prbs_reg_n_0_[6]\,
      Q => \prbs_reg_n_0_[7]\,
      S => usrclk_reset
    );
\state[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFFFEFEFE"
    )
        port map (
      I0 => \prbs_reg[7]_0\,
      I1 => count(2),
      I2 => \state[0][0]_i_5_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^extra_a\,
      O => \^count_reg[2]_0\
    );
\state[0][0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => count(4),
      I1 => count(3),
      O => \state[0][0]_i_5_n_0\
    );
\state[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => \^extra_a\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => count(4),
      I4 => count(3),
      I5 => count(2),
      O => extra_a_reg_0
    );
\state[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEEEFEFE"
    )
        port map (
      I0 => \state[0][0]_i_5_n_0\,
      I1 => \prbs_reg[7]_0\,
      I2 => count(2),
      I3 => \^q\(1),
      I4 => \^extra_a\,
      I5 => \^q\(0),
      O => \count_reg[2]_1\
    );
\state[1][1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^extra_a\,
      I2 => \^q\(1),
      I3 => count(2),
      O => \state[1][1]_i_10_n_0\
    );
\state[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEE"
    )
        port map (
      I0 => \state[1][1]_i_3\(0),
      I1 => \state[1][1]_i_3_0\(0),
      I2 => \^tx_is_idle_reg[1]\,
      I3 => \state_reg[1][1]_2\,
      I4 => usrclk_reset,
      O => \tx_is_q_reg[0]\
    );
\state[1][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080C080C0800080C"
    )
        port map (
      I0 => \^tx_is_idle_reg[1]\,
      I1 => \state_reg[1][1]\,
      I2 => \state_reg[1][1]_0\,
      I3 => \^count_reg[2]_0\,
      I4 => q_det,
      I5 => \state_reg[1][1]_1\,
      O => \state_reg[1][2]\
    );
\state[1][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1F"
    )
        port map (
      I0 => \state[1][1]_i_3_0\(1),
      I1 => \state[1][1]_i_3\(1),
      I2 => \state[1][1]_i_10_n_0\,
      I3 => \prbs_reg[7]_0\,
      I4 => count(3),
      I5 => count(4),
      O => \^tx_is_idle_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_deskew_state_machine is
  port (
    mgt_enchansync : out STD_LOGIC;
    align_status_reg_0 : out STD_LOGIC;
    \mgt_rxdata_reg_reg[32]\ : out STD_LOGIC;
    \mgt_rxdata_reg_reg[16]\ : out STD_LOGIC;
    \mgt_rxdata_reg_reg[48]\ : out STD_LOGIC;
    \mgt_rxdata_reg_reg[0]\ : out STD_LOGIC;
    local_fault : out STD_LOGIC;
    usrclk : in STD_LOGIC;
    sync_status : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    mgt_rxdata : in STD_LOGIC_VECTOR ( 55 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_rxcharisk : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \got_align_reg[0]_0\ : in STD_LOGIC;
    \got_align_reg[0]_1\ : in STD_LOGIC;
    \got_align_reg[0]_2\ : in STD_LOGIC;
    \got_align_reg[0]_3\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_deskew_state_machine;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_deskew_state_machine is
  signal \G_GOT_A[0].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[1].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[2].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[3].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[4].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[5].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[6].got_a_reg\ : STD_LOGIC;
  signal \G_GOT_A[7].got_a_reg\ : STD_LOGIC;
  signal \^align_status_reg_0\ : STD_LOGIC;
  signal deskew_error : STD_LOGIC;
  signal \deskew_error_reg_n_0_[0]\ : STD_LOGIC;
  signal enchansync_i : STD_LOGIC;
  signal got_align : STD_LOGIC;
  signal \got_align[0]_i_6_n_0\ : STD_LOGIC;
  signal \got_align[0]_i_7_n_0\ : STD_LOGIC;
  signal \got_align[0]_i_8_n_0\ : STD_LOGIC;
  signal \got_align[0]_i_9_n_0\ : STD_LOGIC;
  signal \got_align[1]_i_6_n_0\ : STD_LOGIC;
  signal \got_align[1]_i_7_n_0\ : STD_LOGIC;
  signal \got_align[1]_i_8_n_0\ : STD_LOGIC;
  signal \got_align[1]_i_9_n_0\ : STD_LOGIC;
  signal \got_align_reg_n_0_[0]\ : STD_LOGIC;
  signal \^mgt_rxdata_reg_reg[0]\ : STD_LOGIC;
  signal \^mgt_rxdata_reg_reg[16]\ : STD_LOGIC;
  signal \^mgt_rxdata_reg_reg[32]\ : STD_LOGIC;
  signal \^mgt_rxdata_reg_reg[48]\ : STD_LOGIC;
  signal \next_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \state[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \state[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \state_reg_n_0_[1][2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \deskew_error[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \deskew_error[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of enchansync_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \got_align[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \got_align[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[1][0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state[1][1]_i_5__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \state[1][2]_i_1\ : label is "soft_lutpair30";
begin
  align_status_reg_0 <= \^align_status_reg_0\;
  \mgt_rxdata_reg_reg[0]\ <= \^mgt_rxdata_reg_reg[0]\;
  \mgt_rxdata_reg_reg[16]\ <= \^mgt_rxdata_reg_reg[16]\;
  \mgt_rxdata_reg_reg[32]\ <= \^mgt_rxdata_reg_reg[32]\;
  \mgt_rxdata_reg_reg[48]\ <= \^mgt_rxdata_reg_reg[48]\;
align_status_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state_reg_n_0_[1][2]\,
      Q => \^align_status_reg_0\,
      R => '0'
    );
\deskew_error[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \G_GOT_A[1].got_a_reg\,
      I1 => \G_GOT_A[3].got_a_reg\,
      I2 => \G_GOT_A[2].got_a_reg\,
      I3 => \G_GOT_A[0].got_a_reg\,
      O => p_1_out(0)
    );
\deskew_error[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \G_GOT_A[5].got_a_reg\,
      I1 => \G_GOT_A[7].got_a_reg\,
      I2 => \G_GOT_A[6].got_a_reg\,
      I3 => \G_GOT_A[4].got_a_reg\,
      O => p_1_out(1)
    );
\deskew_error_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_1_out(0),
      Q => \deskew_error_reg_n_0_[0]\,
      R => '0'
    );
\deskew_error_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_1_out(1),
      Q => deskew_error,
      R => '0'
    );
enchansync_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \state_reg_n_0_[1][1]\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => sync_status,
      I3 => \state_reg_n_0_[1][2]\,
      O => enchansync_i
    );
enchansync_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => enchansync_i,
      Q => mgt_enchansync,
      R => '0'
    );
\got_align[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \G_GOT_A[3].got_a_reg\,
      I1 => \G_GOT_A[0].got_a_reg\,
      I2 => \G_GOT_A[1].got_a_reg\,
      I3 => \G_GOT_A[2].got_a_reg\,
      O => p_7_out(0)
    );
\got_align[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => mgt_rxdata(47),
      I1 => mgt_rxdata(44),
      I2 => mgt_codevalid(6),
      I3 => \got_align[0]_i_6_n_0\,
      I4 => \^mgt_rxdata_reg_reg[48]\,
      I5 => \got_align_reg[0]_2\,
      O => \G_GOT_A[3].got_a_reg\
    );
\got_align[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => mgt_rxdata(5),
      I1 => mgt_rxdata(2),
      I2 => mgt_codevalid(0),
      I3 => \got_align[0]_i_7_n_0\,
      I4 => \^mgt_rxdata_reg_reg[0]\,
      I5 => \got_align_reg[0]_3\,
      O => \G_GOT_A[0].got_a_reg\
    );
\got_align[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => mgt_rxdata(19),
      I1 => mgt_rxdata(16),
      I2 => mgt_codevalid(2),
      I3 => \got_align[0]_i_8_n_0\,
      I4 => \^mgt_rxdata_reg_reg[16]\,
      I5 => \got_align_reg[0]_1\,
      O => \G_GOT_A[1].got_a_reg\
    );
\got_align[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => mgt_rxdata(33),
      I1 => mgt_rxdata(30),
      I2 => mgt_codevalid(4),
      I3 => \got_align[0]_i_9_n_0\,
      I4 => \^mgt_rxdata_reg_reg[32]\,
      I5 => \got_align_reg[0]_0\,
      O => \G_GOT_A[2].got_a_reg\
    );
\got_align[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(46),
      I1 => mgt_rxdata(45),
      O => \got_align[0]_i_6_n_0\
    );
\got_align[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(4),
      I1 => mgt_rxdata(3),
      O => \got_align[0]_i_7_n_0\
    );
\got_align[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(18),
      I1 => mgt_rxdata(17),
      O => \got_align[0]_i_8_n_0\
    );
\got_align[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(32),
      I1 => mgt_rxdata(31),
      O => \got_align[0]_i_9_n_0\
    );
\got_align[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \G_GOT_A[7].got_a_reg\,
      I1 => \G_GOT_A[4].got_a_reg\,
      I2 => \G_GOT_A[5].got_a_reg\,
      I3 => \G_GOT_A[6].got_a_reg\,
      O => p_7_out(1)
    );
\got_align[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \got_align[1]_i_6_n_0\,
      I1 => mgt_rxdata(52),
      I2 => mgt_rxdata(55),
      I3 => mgt_codevalid(7),
      I4 => mgt_rxcharisk(3),
      O => \G_GOT_A[7].got_a_reg\
    );
\got_align[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \got_align[1]_i_7_n_0\,
      I1 => mgt_rxdata(10),
      I2 => mgt_rxdata(13),
      I3 => mgt_codevalid(1),
      I4 => mgt_rxcharisk(0),
      O => \G_GOT_A[4].got_a_reg\
    );
\got_align[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \got_align[1]_i_8_n_0\,
      I1 => mgt_rxdata(24),
      I2 => mgt_rxdata(27),
      I3 => mgt_codevalid(3),
      I4 => mgt_rxcharisk(1),
      O => \G_GOT_A[5].got_a_reg\
    );
\got_align[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \got_align[1]_i_9_n_0\,
      I1 => mgt_rxdata(38),
      I2 => mgt_rxdata(41),
      I3 => mgt_codevalid(5),
      I4 => mgt_rxcharisk(2),
      O => \G_GOT_A[6].got_a_reg\
    );
\got_align[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => mgt_rxdata(48),
      I1 => mgt_rxdata(49),
      I2 => mgt_rxdata(50),
      I3 => mgt_rxdata(51),
      I4 => mgt_rxdata(54),
      I5 => mgt_rxdata(53),
      O => \got_align[1]_i_6_n_0\
    );
\got_align[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => mgt_rxdata(6),
      I1 => mgt_rxdata(7),
      I2 => mgt_rxdata(8),
      I3 => mgt_rxdata(9),
      I4 => mgt_rxdata(12),
      I5 => mgt_rxdata(11),
      O => \got_align[1]_i_7_n_0\
    );
\got_align[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => mgt_rxdata(20),
      I1 => mgt_rxdata(21),
      I2 => mgt_rxdata(22),
      I3 => mgt_rxdata(23),
      I4 => mgt_rxdata(26),
      I5 => mgt_rxdata(25),
      O => \got_align[1]_i_8_n_0\
    );
\got_align[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => mgt_rxdata(34),
      I1 => mgt_rxdata(35),
      I2 => mgt_rxdata(36),
      I3 => mgt_rxdata(37),
      I4 => mgt_rxdata(40),
      I5 => mgt_rxdata(39),
      O => \got_align[1]_i_9_n_0\
    );
\got_align_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_7_out(0),
      Q => \got_align_reg_n_0_[0]\,
      R => '0'
    );
\got_align_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_7_out(1),
      Q => got_align,
      R => '0'
    );
\rxd_out[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_status_reg_0\,
      O => local_fault
    );
\state[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \next_state__0\(0),
      I1 => sync_status,
      I2 => usrclk_reset,
      O => \state[1][0]_i_1_n_0\
    );
\state[1][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A285A2858A85AA85"
    )
        port map (
      I0 => \state[1][1]_i_2__0_n_0\,
      I1 => \state[1][1]_i_4__0_n_0\,
      I2 => deskew_error,
      I3 => got_align,
      I4 => sync_status,
      I5 => \state[1][2]_i_3_n_0\,
      O => \next_state__0\(0)
    );
\state[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000CD30231"
    )
        port map (
      I0 => got_align,
      I1 => deskew_error,
      I2 => \state[1][1]_i_2__0_n_0\,
      I3 => \state[1][1]_i_3__0_n_0\,
      I4 => \state[1][1]_i_4__0_n_0\,
      I5 => \state[1][1]_i_5__0_n_0\,
      O => \state[1][1]_i_1_n_0\
    );
\state[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9BFD99FFFFFFFF"
    )
        port map (
      I0 => \got_align_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \deskew_error_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1][2]\,
      I5 => sync_status,
      O => \state[1][1]_i_2__0_n_0\
    );
\state[1][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D76B33FFFFFFFF"
    )
        port map (
      I0 => \state_reg_n_0_[1][2]\,
      I1 => \state_reg_n_0_[1][1]\,
      I2 => \state_reg_n_0_[1][0]\,
      I3 => \got_align_reg_n_0_[0]\,
      I4 => \deskew_error_reg_n_0_[0]\,
      I5 => sync_status,
      O => \state[1][1]_i_3__0_n_0\
    );
\state[1][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A88888808888888"
    )
        port map (
      I0 => sync_status,
      I1 => \state_reg_n_0_[1][2]\,
      I2 => \deskew_error_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \got_align_reg_n_0_[0]\,
      O => \state[1][1]_i_4__0_n_0\
    );
\state[1][1]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => usrclk_reset,
      I1 => sync_status,
      O => \state[1][1]_i_5__0_n_0\
    );
\state[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \next_state__0\(2),
      I1 => sync_status,
      I2 => usrclk_reset,
      O => \state[1][2]_i_1_n_0\
    );
\state[1][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA32AA22"
    )
        port map (
      I0 => \state[1][1]_i_4__0_n_0\,
      I1 => deskew_error,
      I2 => got_align,
      I3 => \state[1][1]_i_2__0_n_0\,
      I4 => sync_status,
      I5 => \state[1][2]_i_3_n_0\,
      O => \next_state__0\(2)
    );
\state[1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A45FEABF"
    )
        port map (
      I0 => \deskew_error_reg_n_0_[0]\,
      I1 => \got_align_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1][0]\,
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][2]\,
      O => \state[1][2]_i_3_n_0\
    );
\state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[1][0]_i_1_n_0\,
      Q => \state_reg_n_0_[1][0]\,
      R => '0'
    );
\state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[1][1]_i_1_n_0\,
      Q => \state_reg_n_0_[1][1]\,
      R => '0'
    );
\state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[1][2]_i_1_n_0\,
      Q => \state_reg_n_0_[1][2]\,
      R => '0'
    );
\tx_is_idle_pipe[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mgt_rxdata(0),
      I1 => mgt_rxdata(1),
      O => \^mgt_rxdata_reg_reg[0]\
    );
\tx_is_idle_pipe[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mgt_rxdata(14),
      I1 => mgt_rxdata(15),
      O => \^mgt_rxdata_reg_reg[16]\
    );
\tx_is_idle_pipe[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mgt_rxdata(28),
      I1 => mgt_rxdata(29),
      O => \^mgt_rxdata_reg_reg[32]\
    );
\tx_is_idle_pipe[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mgt_rxdata(42),
      I1 => mgt_rxdata(43),
      O => \^mgt_rxdata_reg_reg[48]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_k_r_prbs is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    usrclk_reset : in STD_LOGIC;
    usrclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_k_r_prbs;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_k_r_prbs is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \prbs_reg_n_0_[1]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[2]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[3]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[4]\ : STD_LOGIC;
  signal \prbs_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \prbs[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \prbs[2]_i_1\ : label is "soft_lutpair98";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\prbs[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prbs_reg_n_0_[5]\,
      I1 => p_0_in,
      O => p_2_out(0)
    );
\prbs[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      O => p_2_out(1)
    );
\prbs_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => p_2_out(0),
      Q => \prbs_reg_n_0_[1]\,
      S => usrclk_reset
    );
\prbs_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => p_2_out(1),
      Q => \prbs_reg_n_0_[2]\,
      S => usrclk_reset
    );
\prbs_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \prbs_reg_n_0_[1]\,
      Q => \prbs_reg_n_0_[3]\,
      S => usrclk_reset
    );
\prbs_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \prbs_reg_n_0_[2]\,
      Q => \prbs_reg_n_0_[4]\,
      S => usrclk_reset
    );
\prbs_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \prbs_reg_n_0_[3]\,
      Q => \prbs_reg_n_0_[5]\,
      S => usrclk_reset
    );
\prbs_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \prbs_reg_n_0_[4]\,
      Q => p_0_in,
      S => usrclk_reset
    );
\prbs_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \prbs_reg_n_0_[5]\,
      Q => \^q\(0),
      S => usrclk_reset
    );
\prbs_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => p_0_in,
      Q => \^q\(1),
      S => usrclk_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx_recoder is
  port (
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \mgt_rxcharisk_reg_reg[4]\ : out STD_LOGIC;
    \mgt_rxcharisk_reg_reg[2]\ : out STD_LOGIC;
    \mgt_rxcharisk_reg_reg[6]\ : out STD_LOGIC;
    \mgt_rxcharisk_reg_reg[0]\ : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    local_fault : in STD_LOGIC;
    usrclk : in STD_LOGIC;
    \rxd_out_reg[8]_0\ : in STD_LOGIC;
    mgt_rxdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_rxcharisk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tx_is_idle_pipe_reg[2]_0\ : in STD_LOGIC;
    \tx_is_idle_pipe_reg[1]_0\ : in STD_LOGIC;
    \tx_is_idle_pipe_reg[3]_0\ : in STD_LOGIC;
    \tx_is_idle_pipe_reg[0]_0\ : in STD_LOGIC;
    mgt_codevalid : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx_recoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx_recoder is
  signal c11_in : STD_LOGIC;
  signal c149_in : STD_LOGIC;
  signal c3_in : STD_LOGIC;
  signal c68_in : STD_LOGIC;
  signal c71_in : STD_LOGIC;
  signal c74_in : STD_LOGIC;
  signal c7_in : STD_LOGIC;
  signal code_error : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal code_error_delay : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \code_error_pipe[0]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[0]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[0]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[1]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[1]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[1]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[2]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[2]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[2]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[3]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[3]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[3]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[4]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[4]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[4]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[5]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[5]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[5]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[6]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[6]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[6]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe[7]_i_2_n_0\ : STD_LOGIC;
  signal \code_error_pipe[7]_i_3_n_0\ : STD_LOGIC;
  signal \code_error_pipe[7]_i_4_n_0\ : STD_LOGIC;
  signal \code_error_pipe_reg_n_0_[4]\ : STD_LOGIC;
  signal \code_error_pipe_reg_n_0_[5]\ : STD_LOGIC;
  signal \code_error_pipe_reg_n_0_[6]\ : STD_LOGIC;
  signal \code_error_pipe_reg_n_0_[7]\ : STD_LOGIC;
  signal d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lane_term_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \lane_terminate_temp[4]_i_2_n_0\ : STD_LOGIC;
  signal \lane_terminate_temp[5]_i_2_n_0\ : STD_LOGIC;
  signal \lane_terminate_temp[6]_i_2_n_0\ : STD_LOGIC;
  signal \lane_terminate_temp[7]_i_2_n_0\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[2]\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[3]\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[4]\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[5]\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[6]\ : STD_LOGIC;
  signal \lane_terminate_temp_reg_n_0_[7]\ : STD_LOGIC;
  signal \^mgt_rxcharisk_reg_reg[0]\ : STD_LOGIC;
  signal \^mgt_rxcharisk_reg_reg[2]\ : STD_LOGIC;
  signal \^mgt_rxcharisk_reg_reg[4]\ : STD_LOGIC;
  signal \^mgt_rxcharisk_reg_reg[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_21_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in_0 : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in54_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal \rxc_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxc_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal rxd_half_pipe : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rxd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \rxd_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[38]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[38]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[39]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[39]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[39]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[47]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[47]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[47]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[47]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[55]_i_6_n_0\ : STD_LOGIC;
  signal \rxd_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[63]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[63]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[63]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rxd_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rxd_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rxd_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rxd_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[10]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[11]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[12]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[13]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[14]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[15]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[16]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[17]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[18]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[19]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[20]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[21]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[22]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[23]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[24]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[25]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[26]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[27]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[28]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[29]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[30]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[31]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[3]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[40]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[41]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[42]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[43]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[44]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[45]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[46]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[47]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[48]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[49]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[4]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[50]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[51]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[52]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[53]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[54]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[55]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[56]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[57]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[58]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[59]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[5]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[60]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[61]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[62]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[63]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[6]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[7]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[8]\ : STD_LOGIC;
  signal \rxd_pipe_reg_n_0_[9]\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[1]_i_4_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[2]_i_4_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_idle_half_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_is_idle_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_idle_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_idle_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_idle_pipe[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_idle_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_is_idle_pipe_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \code_error_pipe[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \code_error_pipe[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \code_error_pipe[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \code_error_pipe[3]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \code_error_pipe[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \code_error_pipe[4]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \code_error_pipe[4]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \code_error_pipe[5]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \code_error_pipe[5]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \code_error_pipe[5]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \code_error_pipe[6]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \code_error_pipe[6]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \code_error_pipe[6]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \code_error_pipe[7]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \code_error_pipe[7]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \code_error_pipe[7]_i_4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \lane_terminate_temp[0]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \lane_terminate_temp[1]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \lane_terminate_temp[2]_i_2\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \lane_terminate_temp[3]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \lane_terminate_temp[4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \lane_terminate_temp[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \lane_terminate_temp[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \lane_terminate_temp[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \rxc_out[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxc_out[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rxc_out[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxc_out[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rxc_out[4]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxc_out[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rxc_out[6]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rxc_out[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rxd_out[0]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_out[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rxd_out[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rxd_out[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rxd_out[13]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rxd_out[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rxd_out[15]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \rxd_out[15]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rxd_out[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rxd_out[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rxd_out[19]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rxd_out[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rxd_out[20]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \rxd_out[21]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \rxd_out[22]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rxd_out[23]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rxd_out[23]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rxd_out[25]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rxd_out[26]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rxd_out[27]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rxd_out[28]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \rxd_out[29]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \rxd_out[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rxd_out[30]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rxd_out[31]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \rxd_out[32]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxd_out[33]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rxd_out[34]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rxd_out[35]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rxd_out[36]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_out[38]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rxd_out[38]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rxd_out[39]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rxd_out[39]_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \rxd_out[39]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \rxd_out[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rxd_out[41]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_out[42]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rxd_out[43]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rxd_out[44]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \rxd_out[45]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rxd_out[46]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rxd_out[47]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rxd_out[47]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxd_out[47]_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rxd_out[47]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rxd_out[49]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rxd_out[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxd_out[50]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rxd_out[51]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \rxd_out[52]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \rxd_out[53]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \rxd_out[54]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rxd_out[55]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rxd_out[55]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rxd_out[55]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \rxd_out[55]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \rxd_out[57]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rxd_out[58]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rxd_out[59]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rxd_out[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rxd_out[60]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rxd_out[61]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rxd_out[62]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rxd_out[63]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rxd_out[63]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \rxd_out[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rxd_out[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[1]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[2]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[2]_i_3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tx_is_idle_half_pipe[3]_i_2\ : label is "soft_lutpair58";
begin
  \mgt_rxcharisk_reg_reg[0]\ <= \^mgt_rxcharisk_reg_reg[0]\;
  \mgt_rxcharisk_reg_reg[2]\ <= \^mgt_rxcharisk_reg_reg[2]\;
  \mgt_rxcharisk_reg_reg[4]\ <= \^mgt_rxcharisk_reg_reg[4]\;
  \mgt_rxcharisk_reg_reg[6]\ <= \^mgt_rxcharisk_reg_reg[6]\;
\code_error_delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \code_error_pipe_reg_n_0_[4]\,
      Q => code_error_delay(0),
      R => '0'
    );
\code_error_delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \code_error_pipe_reg_n_0_[5]\,
      Q => code_error_delay(1),
      R => '0'
    );
\code_error_delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \code_error_pipe_reg_n_0_[6]\,
      Q => code_error_delay(2),
      R => '0'
    );
\code_error_delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \code_error_pipe_reg_n_0_[7]\,
      Q => code_error_delay(3),
      R => '0'
    );
\code_error_pipe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[0]_i_2_n_0\,
      I1 => mgt_rxcharisk(0),
      I2 => mgt_rxdata(0),
      I3 => mgt_rxdata(1),
      I4 => \code_error_pipe[0]_i_3_n_0\,
      I5 => \code_error_pipe[0]_i_4_n_0\,
      O => code_error(0)
    );
\code_error_pipe[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(0),
      I1 => mgt_rxdata(4),
      I2 => mgt_rxcharisk(0),
      I3 => mgt_rxdata(2),
      I4 => mgt_rxdata(3),
      O => \code_error_pipe[0]_i_2_n_0\
    );
\code_error_pipe[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(5),
      I1 => mgt_rxdata(6),
      I2 => mgt_rxdata(7),
      O => \code_error_pipe[0]_i_3_n_0\
    );
\code_error_pipe[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(2),
      I1 => mgt_rxdata(3),
      O => \code_error_pipe[0]_i_4_n_0\
    );
\code_error_pipe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[1]_i_2_n_0\,
      I1 => mgt_rxcharisk(2),
      I2 => mgt_rxdata(16),
      I3 => mgt_rxdata(17),
      I4 => \code_error_pipe[1]_i_3_n_0\,
      I5 => \code_error_pipe[1]_i_4_n_0\,
      O => code_error(1)
    );
\code_error_pipe[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(2),
      I1 => mgt_rxdata(20),
      I2 => mgt_rxcharisk(2),
      I3 => mgt_rxdata(18),
      I4 => mgt_rxdata(19),
      O => \code_error_pipe[1]_i_2_n_0\
    );
\code_error_pipe[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(21),
      I1 => mgt_rxdata(22),
      I2 => mgt_rxdata(23),
      O => \code_error_pipe[1]_i_3_n_0\
    );
\code_error_pipe[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(18),
      I1 => mgt_rxdata(19),
      O => \code_error_pipe[1]_i_4_n_0\
    );
\code_error_pipe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[2]_i_2_n_0\,
      I1 => mgt_rxcharisk(4),
      I2 => mgt_rxdata(32),
      I3 => mgt_rxdata(33),
      I4 => \code_error_pipe[2]_i_3_n_0\,
      I5 => \code_error_pipe[2]_i_4_n_0\,
      O => code_error(2)
    );
\code_error_pipe[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(4),
      I1 => mgt_rxdata(36),
      I2 => mgt_rxcharisk(4),
      I3 => mgt_rxdata(34),
      I4 => mgt_rxdata(35),
      O => \code_error_pipe[2]_i_2_n_0\
    );
\code_error_pipe[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(37),
      I1 => mgt_rxdata(38),
      I2 => mgt_rxdata(39),
      O => \code_error_pipe[2]_i_3_n_0\
    );
\code_error_pipe[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(35),
      I1 => mgt_rxdata(34),
      O => \code_error_pipe[2]_i_4_n_0\
    );
\code_error_pipe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[3]_i_2_n_0\,
      I1 => mgt_rxcharisk(6),
      I2 => mgt_rxdata(48),
      I3 => mgt_rxdata(49),
      I4 => \code_error_pipe[3]_i_3_n_0\,
      I5 => \code_error_pipe[3]_i_4_n_0\,
      O => code_error(3)
    );
\code_error_pipe[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(6),
      I1 => mgt_rxdata(52),
      I2 => mgt_rxcharisk(6),
      I3 => mgt_rxdata(50),
      I4 => mgt_rxdata(51),
      O => \code_error_pipe[3]_i_2_n_0\
    );
\code_error_pipe[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(53),
      I1 => mgt_rxdata(54),
      I2 => mgt_rxdata(55),
      O => \code_error_pipe[3]_i_3_n_0\
    );
\code_error_pipe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(51),
      I1 => mgt_rxdata(50),
      O => \code_error_pipe[3]_i_4_n_0\
    );
\code_error_pipe[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[4]_i_2_n_0\,
      I1 => mgt_rxcharisk(1),
      I2 => mgt_rxdata(8),
      I3 => mgt_rxdata(9),
      I4 => \code_error_pipe[4]_i_3_n_0\,
      I5 => \code_error_pipe[4]_i_4_n_0\,
      O => code_error(4)
    );
\code_error_pipe[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(1),
      I1 => mgt_rxdata(12),
      I2 => mgt_rxcharisk(1),
      I3 => mgt_rxdata(10),
      I4 => mgt_rxdata(11),
      O => \code_error_pipe[4]_i_2_n_0\
    );
\code_error_pipe[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(14),
      I1 => mgt_rxdata(13),
      I2 => mgt_rxdata(15),
      O => \code_error_pipe[4]_i_3_n_0\
    );
\code_error_pipe[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(10),
      I1 => mgt_rxdata(11),
      O => \code_error_pipe[4]_i_4_n_0\
    );
\code_error_pipe[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[5]_i_2_n_0\,
      I1 => mgt_rxcharisk(3),
      I2 => mgt_rxdata(24),
      I3 => mgt_rxdata(25),
      I4 => \code_error_pipe[5]_i_3_n_0\,
      I5 => \code_error_pipe[5]_i_4_n_0\,
      O => code_error(5)
    );
\code_error_pipe[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(3),
      I1 => mgt_rxdata(28),
      I2 => mgt_rxcharisk(3),
      I3 => mgt_rxdata(26),
      I4 => mgt_rxdata(27),
      O => \code_error_pipe[5]_i_2_n_0\
    );
\code_error_pipe[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(30),
      I1 => mgt_rxdata(29),
      I2 => mgt_rxdata(31),
      O => \code_error_pipe[5]_i_3_n_0\
    );
\code_error_pipe[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(26),
      I1 => mgt_rxdata(27),
      O => \code_error_pipe[5]_i_4_n_0\
    );
\code_error_pipe[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[6]_i_2_n_0\,
      I1 => mgt_rxcharisk(5),
      I2 => mgt_rxdata(40),
      I3 => mgt_rxdata(41),
      I4 => \code_error_pipe[6]_i_3_n_0\,
      I5 => \code_error_pipe[6]_i_4_n_0\,
      O => code_error(6)
    );
\code_error_pipe[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(5),
      I1 => mgt_rxdata(44),
      I2 => mgt_rxcharisk(5),
      I3 => mgt_rxdata(42),
      I4 => mgt_rxdata(43),
      O => \code_error_pipe[6]_i_2_n_0\
    );
\code_error_pipe[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(46),
      I1 => mgt_rxdata(45),
      I2 => mgt_rxdata(47),
      O => \code_error_pipe[6]_i_3_n_0\
    );
\code_error_pipe[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(42),
      I1 => mgt_rxdata(43),
      O => \code_error_pipe[6]_i_4_n_0\
    );
\code_error_pipe[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEEEEEEAEAAA"
    )
        port map (
      I0 => \code_error_pipe[7]_i_2_n_0\,
      I1 => mgt_rxcharisk(7),
      I2 => mgt_rxdata(56),
      I3 => mgt_rxdata(57),
      I4 => \code_error_pipe[7]_i_3_n_0\,
      I5 => \code_error_pipe[7]_i_4_n_0\,
      O => code_error(7)
    );
\code_error_pipe[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"757575F5"
    )
        port map (
      I0 => mgt_codevalid(7),
      I1 => mgt_rxdata(60),
      I2 => mgt_rxcharisk(7),
      I3 => mgt_rxdata(58),
      I4 => mgt_rxdata(59),
      O => \code_error_pipe[7]_i_2_n_0\
    );
\code_error_pipe[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mgt_rxdata(62),
      I1 => mgt_rxdata(61),
      I2 => mgt_rxdata(63),
      O => \code_error_pipe[7]_i_3_n_0\
    );
\code_error_pipe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => mgt_rxdata(58),
      I1 => mgt_rxdata(59),
      O => \code_error_pipe[7]_i_4_n_0\
    );
\code_error_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(0),
      Q => code_error_delay(4),
      R => '0'
    );
\code_error_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(1),
      Q => code_error_delay(5),
      R => '0'
    );
\code_error_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(2),
      Q => code_error_delay(6),
      R => '0'
    );
\code_error_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(3),
      Q => code_error_delay(7),
      R => '0'
    );
\code_error_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(4),
      Q => \code_error_pipe_reg_n_0_[4]\,
      R => '0'
    );
\code_error_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(5),
      Q => \code_error_pipe_reg_n_0_[5]\,
      R => '0'
    );
\code_error_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(6),
      Q => \code_error_pipe_reg_n_0_[6]\,
      R => '0'
    );
\code_error_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => code_error(7),
      Q => \code_error_pipe_reg_n_0_[7]\,
      R => '0'
    );
\lane_term_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \lane_terminate_temp_reg_n_0_[4]\,
      Q => lane_term_pipe(0),
      R => '0'
    );
\lane_term_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \lane_terminate_temp_reg_n_0_[5]\,
      Q => lane_term_pipe(1),
      R => '0'
    );
\lane_term_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \lane_terminate_temp_reg_n_0_[6]\,
      Q => lane_term_pipe(2),
      R => '0'
    );
\lane_term_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \lane_terminate_temp_reg_n_0_[7]\,
      Q => lane_term_pipe(3),
      R => '0'
    );
\lane_terminate_temp[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \code_error_pipe[0]_i_3_n_0\,
      I1 => mgt_rxdata(0),
      I2 => mgt_rxdata(4),
      I3 => mgt_rxdata(1),
      I4 => \^mgt_rxcharisk_reg_reg[0]\,
      I5 => code_error(0),
      O => p_21_out(0)
    );
\lane_terminate_temp[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mgt_rxcharisk(0),
      I1 => mgt_rxdata(3),
      I2 => mgt_rxdata(2),
      O => \^mgt_rxcharisk_reg_reg[0]\
    );
\lane_terminate_temp[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \code_error_pipe[1]_i_3_n_0\,
      I1 => mgt_rxdata(16),
      I2 => mgt_rxdata(20),
      I3 => mgt_rxdata(17),
      I4 => \^mgt_rxcharisk_reg_reg[2]\,
      I5 => code_error(1),
      O => p_21_out(1)
    );
\lane_terminate_temp[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mgt_rxcharisk(2),
      I1 => mgt_rxdata(19),
      I2 => mgt_rxdata(18),
      O => \^mgt_rxcharisk_reg_reg[2]\
    );
\lane_terminate_temp[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \code_error_pipe[2]_i_3_n_0\,
      I1 => mgt_rxdata(32),
      I2 => mgt_rxdata(36),
      I3 => mgt_rxdata(33),
      I4 => \^mgt_rxcharisk_reg_reg[4]\,
      I5 => code_error(2),
      O => p_21_out(2)
    );
\lane_terminate_temp[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mgt_rxcharisk(4),
      I1 => mgt_rxdata(34),
      I2 => mgt_rxdata(35),
      O => \^mgt_rxcharisk_reg_reg[4]\
    );
\lane_terminate_temp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \code_error_pipe[3]_i_3_n_0\,
      I1 => mgt_rxdata(48),
      I2 => mgt_rxdata(52),
      I3 => mgt_rxdata(49),
      I4 => \^mgt_rxcharisk_reg_reg[6]\,
      I5 => code_error(3),
      O => p_21_out(3)
    );
\lane_terminate_temp[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mgt_rxcharisk(6),
      I1 => mgt_rxdata(50),
      I2 => mgt_rxdata(51),
      O => \^mgt_rxcharisk_reg_reg[6]\
    );
\lane_terminate_temp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => mgt_rxdata(14),
      I1 => mgt_rxdata(13),
      I2 => mgt_rxdata(15),
      I3 => \lane_terminate_temp[4]_i_2_n_0\,
      I4 => code_error(4),
      O => p_21_out(4)
    );
\lane_terminate_temp[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mgt_rxdata(12),
      I1 => mgt_rxdata(9),
      I2 => mgt_rxcharisk(1),
      I3 => mgt_rxdata(8),
      I4 => mgt_rxdata(11),
      I5 => mgt_rxdata(10),
      O => \lane_terminate_temp[4]_i_2_n_0\
    );
\lane_terminate_temp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => mgt_rxdata(30),
      I1 => mgt_rxdata(29),
      I2 => mgt_rxdata(31),
      I3 => \lane_terminate_temp[5]_i_2_n_0\,
      I4 => code_error(5),
      O => p_21_out(5)
    );
\lane_terminate_temp[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mgt_rxdata(28),
      I1 => mgt_rxdata(25),
      I2 => mgt_rxcharisk(3),
      I3 => mgt_rxdata(24),
      I4 => mgt_rxdata(27),
      I5 => mgt_rxdata(26),
      O => \lane_terminate_temp[5]_i_2_n_0\
    );
\lane_terminate_temp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => mgt_rxdata(46),
      I1 => mgt_rxdata(45),
      I2 => mgt_rxdata(47),
      I3 => \lane_terminate_temp[6]_i_2_n_0\,
      I4 => code_error(6),
      O => p_21_out(6)
    );
\lane_terminate_temp[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mgt_rxdata(44),
      I1 => mgt_rxdata(41),
      I2 => mgt_rxcharisk(5),
      I3 => mgt_rxdata(40),
      I4 => mgt_rxdata(43),
      I5 => mgt_rxdata(42),
      O => \lane_terminate_temp[6]_i_2_n_0\
    );
\lane_terminate_temp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => mgt_rxdata(62),
      I1 => mgt_rxdata(61),
      I2 => mgt_rxdata(63),
      I3 => \lane_terminate_temp[7]_i_2_n_0\,
      I4 => code_error(7),
      O => p_21_out(7)
    );
\lane_terminate_temp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => mgt_rxdata(60),
      I1 => mgt_rxdata(57),
      I2 => mgt_rxcharisk(7),
      I3 => mgt_rxdata(56),
      I4 => mgt_rxdata(59),
      I5 => mgt_rxdata(58),
      O => \lane_terminate_temp[7]_i_2_n_0\
    );
\lane_terminate_temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(0),
      Q => p_4_in54_in,
      R => '0'
    );
\lane_terminate_temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(1),
      Q => p_2_in_0,
      R => '0'
    );
\lane_terminate_temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(2),
      Q => \lane_terminate_temp_reg_n_0_[2]\,
      R => '0'
    );
\lane_terminate_temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(3),
      Q => \lane_terminate_temp_reg_n_0_[3]\,
      R => '0'
    );
\lane_terminate_temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(4),
      Q => \lane_terminate_temp_reg_n_0_[4]\,
      R => '0'
    );
\lane_terminate_temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(5),
      Q => \lane_terminate_temp_reg_n_0_[5]\,
      R => '0'
    );
\lane_terminate_temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(6),
      Q => \lane_terminate_temp_reg_n_0_[6]\,
      R => '0'
    );
\lane_terminate_temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => p_21_out(7),
      Q => \lane_terminate_temp_reg_n_0_[7]\,
      R => '0'
    );
\rxc_half_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c149_in,
      Q => p_0_out(0),
      R => '0'
    );
\rxc_half_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c3_in,
      Q => p_0_out(1),
      R => '0'
    );
\rxc_half_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c7_in,
      Q => p_0_out(2),
      R => '0'
    );
\rxc_half_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c11_in,
      Q => p_0_out(3),
      R => '0'
    );
\rxc_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_out(0),
      I1 => \rxd_out[7]_i_2_n_0\,
      I2 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      O => \rxc_out[0]_i_1_n_0\
    );
\rxc_out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_0_out(1),
      I3 => p_2_in,
      O => \rxc_out[1]_i_1_n_0\
    );
\rxc_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_0_out(2),
      I3 => p_4_in,
      O => \rxc_out[2]_i_1_n_0\
    );
\rxc_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_out(3),
      I1 => \rxd_out[31]_i_2_n_0\,
      I2 => p_6_in,
      O => \rxc_out[3]_i_1_n_0\
    );
\rxc_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rxc_pipe_reg_n_0_[0]\,
      I1 => \rxd_out[39]_i_2_n_0\,
      I2 => \tx_is_idle_pipe_reg_n_0_[0]\,
      O => \rxc_out[4]_i_1_n_0\
    );
\rxc_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => c74_in,
      I1 => \rxd_out[47]_i_2_n_0\,
      I2 => p_0_in,
      O => \rxc_out[5]_i_1_n_0\
    );
\rxc_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_out[55]_i_2_n_0\,
      I2 => c71_in,
      O => \rxc_out[6]_i_1_n_0\
    );
\rxc_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => c68_in,
      I1 => \rxd_out[63]_i_3_n_0\,
      I2 => \tx_is_idle_pipe_reg_n_0_[3]\,
      O => \rxc_out[7]_i_1_n_0\
    );
\rxc_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[0]_i_1_n_0\,
      Q => xgmii_rxc(0),
      R => '0'
    );
\rxc_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[1]_i_1_n_0\,
      Q => xgmii_rxc(1),
      R => local_fault
    );
\rxc_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[2]_i_1_n_0\,
      Q => xgmii_rxc(2),
      R => local_fault
    );
\rxc_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[3]_i_1_n_0\,
      Q => xgmii_rxc(3),
      R => local_fault
    );
\rxc_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[4]_i_1_n_0\,
      Q => xgmii_rxc(4),
      R => '0'
    );
\rxc_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[5]_i_1_n_0\,
      Q => xgmii_rxc(5),
      R => local_fault
    );
\rxc_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[6]_i_1_n_0\,
      Q => xgmii_rxc(6),
      R => local_fault
    );
\rxc_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxc_out[7]_i_1_n_0\,
      Q => xgmii_rxc(7),
      R => local_fault
    );
\rxc_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(0),
      Q => \rxc_pipe_reg_n_0_[0]\,
      R => '0'
    );
\rxc_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(2),
      Q => c74_in,
      R => '0'
    );
\rxc_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(4),
      Q => c71_in,
      R => '0'
    );
\rxc_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(6),
      Q => c68_in,
      R => '0'
    );
\rxc_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(1),
      Q => c149_in,
      R => '0'
    );
\rxc_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(3),
      Q => c3_in,
      R => '0'
    );
\rxc_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(5),
      Q => c7_in,
      R => '0'
    );
\rxc_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxcharisk(7),
      Q => c11_in,
      R => '0'
    );
\rxd_half_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(0),
      Q => rxd_half_pipe(0),
      R => '0'
    );
\rxd_half_pipe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[42]\,
      Q => rxd_half_pipe(10),
      R => '0'
    );
\rxd_half_pipe_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[43]\,
      Q => rxd_half_pipe(11),
      R => '0'
    );
\rxd_half_pipe_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[44]\,
      Q => rxd_half_pipe(12),
      R => '0'
    );
\rxd_half_pipe_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[45]\,
      Q => rxd_half_pipe(13),
      R => '0'
    );
\rxd_half_pipe_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[46]\,
      Q => rxd_half_pipe(14),
      R => '0'
    );
\rxd_half_pipe_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[47]\,
      Q => rxd_half_pipe(15),
      R => '0'
    );
\rxd_half_pipe_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[48]\,
      Q => rxd_half_pipe(16),
      R => '0'
    );
\rxd_half_pipe_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[49]\,
      Q => rxd_half_pipe(17),
      R => '0'
    );
\rxd_half_pipe_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[50]\,
      Q => rxd_half_pipe(18),
      R => '0'
    );
\rxd_half_pipe_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[51]\,
      Q => rxd_half_pipe(19),
      R => '0'
    );
\rxd_half_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(1),
      Q => rxd_half_pipe(1),
      R => '0'
    );
\rxd_half_pipe_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[52]\,
      Q => rxd_half_pipe(20),
      R => '0'
    );
\rxd_half_pipe_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[53]\,
      Q => rxd_half_pipe(21),
      R => '0'
    );
\rxd_half_pipe_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[54]\,
      Q => rxd_half_pipe(22),
      R => '0'
    );
\rxd_half_pipe_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[55]\,
      Q => rxd_half_pipe(23),
      R => '0'
    );
\rxd_half_pipe_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[56]\,
      Q => rxd_half_pipe(24),
      R => '0'
    );
\rxd_half_pipe_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[57]\,
      Q => rxd_half_pipe(25),
      R => '0'
    );
\rxd_half_pipe_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[58]\,
      Q => rxd_half_pipe(26),
      R => '0'
    );
\rxd_half_pipe_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[59]\,
      Q => rxd_half_pipe(27),
      R => '0'
    );
\rxd_half_pipe_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[60]\,
      Q => rxd_half_pipe(28),
      R => '0'
    );
\rxd_half_pipe_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[61]\,
      Q => rxd_half_pipe(29),
      R => '0'
    );
\rxd_half_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(2),
      Q => rxd_half_pipe(2),
      R => '0'
    );
\rxd_half_pipe_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[62]\,
      Q => rxd_half_pipe(30),
      R => '0'
    );
\rxd_half_pipe_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[63]\,
      Q => rxd_half_pipe(31),
      R => '0'
    );
\rxd_half_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(3),
      Q => rxd_half_pipe(3),
      R => '0'
    );
\rxd_half_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(4),
      Q => rxd_half_pipe(4),
      R => '0'
    );
\rxd_half_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(5),
      Q => rxd_half_pipe(5),
      R => '0'
    );
\rxd_half_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(6),
      Q => rxd_half_pipe(6),
      R => '0'
    );
\rxd_half_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(7),
      Q => rxd_half_pipe(7),
      R => '0'
    );
\rxd_half_pipe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[40]\,
      Q => rxd_half_pipe(8),
      R => '0'
    );
\rxd_half_pipe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_pipe_reg_n_0_[41]\,
      Q => rxd_half_pipe(9),
      R => '0'
    );
\rxd_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rxd_out[7]_i_2_n_0\,
      I1 => rxd_half_pipe(0),
      I2 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      O => \rxd_out[0]_i_1_n_0\
    );
\rxd_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => rxd_half_pipe(10),
      I3 => p_2_in,
      O => \rxd_out[10]_i_1_n_0\
    );
\rxd_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_2_in,
      I3 => rxd_half_pipe(11),
      O => \rxd_out[11]_i_1_n_0\
    );
\rxd_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_2_in,
      I3 => rxd_half_pipe(12),
      O => \rxd_out[12]_i_1_n_0\
    );
\rxd_out[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_2_in,
      I3 => rxd_half_pipe(13),
      O => \rxd_out[13]_i_1_n_0\
    );
\rxd_out[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_2_in,
      I3 => rxd_half_pipe(14),
      O => \rxd_out[14]_i_1_n_0\
    );
\rxd_out[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => p_2_in,
      I3 => rxd_half_pipe(15),
      O => \rxd_out[15]_i_1_n_0\
    );
\rxd_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000057755555"
    )
        port map (
      I0 => \rxd_out[15]_i_3_n_0\,
      I1 => \rxd_out[15]_i_4_n_0\,
      I2 => \rxd_pipe_reg_n_0_[14]\,
      I3 => \rxd_pipe_reg_n_0_[15]\,
      I4 => \rxd_out[15]_i_5_n_0\,
      I5 => p_4_in54_in,
      O => \rxd_out[15]_i_2_n_0\
    );
\rxd_out[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => lane_term_pipe(1),
      I1 => lane_term_pipe(0),
      I2 => lane_term_pipe(2),
      I3 => lane_term_pipe(3),
      O => \rxd_out[15]_i_3_n_0\
    );
\rxd_out[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => code_error_delay(5),
      I1 => \rxd_pipe_reg_n_0_[9]\,
      O => \rxd_out[15]_i_4_n_0\
    );
\rxd_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[10]\,
      I1 => \rxd_pipe_reg_n_0_[13]\,
      I2 => \rxd_pipe_reg_n_0_[12]\,
      I3 => \rxd_pipe_reg_n_0_[11]\,
      I4 => c74_in,
      I5 => \rxd_pipe_reg_n_0_[8]\,
      O => \rxd_out[15]_i_5_n_0\
    );
\rxd_out[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => \rxd_out_reg[8]_0\,
      I3 => p_4_in,
      I4 => rxd_half_pipe(16),
      O => \rxd_out[16]_i_1_n_0\
    );
\rxd_out[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => rxd_half_pipe(17),
      I3 => p_4_in,
      O => \rxd_out[17]_i_1_n_0\
    );
\rxd_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => rxd_half_pipe(18),
      I3 => p_4_in,
      O => \rxd_out[18]_i_1_n_0\
    );
\rxd_out[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_4_in,
      I3 => rxd_half_pipe(19),
      O => \rxd_out[19]_i_1_n_0\
    );
\rxd_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => rxd_half_pipe(1),
      I1 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I2 => \rxd_out[6]_i_2_n_0\,
      O => \rxd_out[1]_i_1_n_0\
    );
\rxd_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_4_in,
      I3 => rxd_half_pipe(20),
      O => \rxd_out[20]_i_1_n_0\
    );
\rxd_out[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_4_in,
      I3 => rxd_half_pipe(21),
      O => \rxd_out[21]_i_1_n_0\
    );
\rxd_out[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_4_in,
      I3 => rxd_half_pipe(22),
      O => \rxd_out[22]_i_1_n_0\
    );
\rxd_out[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \rxd_out[23]_i_2_n_0\,
      I1 => code_error_delay(2),
      I2 => p_4_in,
      I3 => rxd_half_pipe(23),
      O => \rxd_out[23]_i_1_n_0\
    );
\rxd_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000057755555"
    )
        port map (
      I0 => \rxd_out[23]_i_3_n_0\,
      I1 => \rxd_out[23]_i_4_n_0\,
      I2 => \rxd_pipe_reg_n_0_[22]\,
      I3 => \rxd_pipe_reg_n_0_[23]\,
      I4 => \rxd_out[23]_i_5_n_0\,
      I5 => \rxd_out[23]_i_6_n_0\,
      O => \rxd_out[23]_i_2_n_0\
    );
\rxd_out[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => lane_term_pipe(1),
      I1 => lane_term_pipe(0),
      I2 => lane_term_pipe(3),
      I3 => lane_term_pipe(2),
      O => \rxd_out[23]_i_3_n_0\
    );
\rxd_out[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => code_error_delay(6),
      I1 => \rxd_pipe_reg_n_0_[17]\,
      O => \rxd_out[23]_i_4_n_0\
    );
\rxd_out[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[18]\,
      I1 => \rxd_pipe_reg_n_0_[21]\,
      I2 => \rxd_pipe_reg_n_0_[20]\,
      I3 => \rxd_pipe_reg_n_0_[19]\,
      I4 => c71_in,
      I5 => \rxd_pipe_reg_n_0_[16]\,
      O => \rxd_out[23]_i_5_n_0\
    );
\rxd_out[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in_0,
      I1 => p_4_in54_in,
      O => \rxd_out[23]_i_6_n_0\
    );
\rxd_out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(24),
      I2 => \rxd_out[31]_i_2_n_0\,
      I3 => \rxd_out_reg[8]_0\,
      O => \rxd_out[24]_i_1_n_0\
    );
\rxd_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => rxd_half_pipe(25),
      I1 => \rxd_out[31]_i_2_n_0\,
      I2 => p_6_in,
      O => \rxd_out[25]_i_1_n_0\
    );
\rxd_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => rxd_half_pipe(26),
      I1 => \rxd_out[31]_i_2_n_0\,
      I2 => p_6_in,
      O => \rxd_out[26]_i_1_n_0\
    );
\rxd_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(27),
      I2 => \rxd_out[31]_i_2_n_0\,
      O => \rxd_out[27]_i_1_n_0\
    );
\rxd_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(28),
      I2 => \rxd_out[31]_i_2_n_0\,
      O => \rxd_out[28]_i_1_n_0\
    );
\rxd_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(29),
      I2 => \rxd_out[31]_i_2_n_0\,
      O => \rxd_out[29]_i_1_n_0\
    );
\rxd_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rxd_half_pipe(2),
      I1 => \rxd_out[7]_i_2_n_0\,
      I2 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      O => \rxd_out[2]_i_1_n_0\
    );
\rxd_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(30),
      I2 => \rxd_out[31]_i_2_n_0\,
      O => \rxd_out[30]_i_1_n_0\
    );
\rxd_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_6_in,
      I1 => rxd_half_pipe(31),
      I2 => \rxd_out[31]_i_2_n_0\,
      O => \rxd_out[31]_i_1_n_0\
    );
\rxd_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000101FF01"
    )
        port map (
      I0 => \lane_terminate_temp_reg_n_0_[2]\,
      I1 => p_4_in54_in,
      I2 => p_2_in_0,
      I3 => \rxd_out[31]_i_3_n_0\,
      I4 => \rxd_out[31]_i_4_n_0\,
      I5 => code_error_delay(3),
      O => \rxd_out[31]_i_2_n_0\
    );
\rxd_out[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[25]\,
      I1 => c68_in,
      I2 => \rxd_pipe_reg_n_0_[30]\,
      I3 => \rxd_pipe_reg_n_0_[24]\,
      O => \rxd_out[31]_i_3_n_0\
    );
\rxd_out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[26]\,
      I1 => \rxd_pipe_reg_n_0_[31]\,
      I2 => code_error_delay(7),
      I3 => \rxd_pipe_reg_n_0_[27]\,
      I4 => \rxd_pipe_reg_n_0_[28]\,
      I5 => \rxd_pipe_reg_n_0_[29]\,
      O => \rxd_out[31]_i_4_n_0\
    );
\rxd_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \rxd_out[39]_i_2_n_0\,
      I1 => \rxd_pipe_reg_n_0_[0]\,
      I2 => \tx_is_idle_pipe_reg_n_0_[0]\,
      O => \rxd_out[32]_i_1_n_0\
    );
\rxd_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[1]\,
      I1 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I2 => \rxd_out[38]_i_2_n_0\,
      O => \rxd_out[33]_i_1_n_0\
    );
\rxd_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[2]\,
      I1 => \rxd_out[39]_i_2_n_0\,
      I2 => \tx_is_idle_pipe_reg_n_0_[0]\,
      O => \rxd_out[34]_i_1_n_0\
    );
\rxd_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[39]_i_2_n_0\,
      I1 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I2 => \rxd_pipe_reg_n_0_[3]\,
      O => \rxd_out[35]_i_1_n_0\
    );
\rxd_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[39]_i_2_n_0\,
      I1 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I2 => \rxd_pipe_reg_n_0_[4]\,
      O => \rxd_out[36]_i_1_n_0\
    );
\rxd_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I1 => \rxd_pipe_reg_n_0_[5]\,
      I2 => \rxd_out[38]_i_2_n_0\,
      O => \rxd_out[37]_i_1_n_0\
    );
\rxd_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I1 => \rxd_pipe_reg_n_0_[6]\,
      I2 => \rxd_out[38]_i_2_n_0\,
      O => \rxd_out[38]_i_1_n_0\
    );
\rxd_out[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F1F1FF"
    )
        port map (
      I0 => \code_error_pipe_reg_n_0_[4]\,
      I1 => \rxd_out[39]_i_4_n_0\,
      I2 => p_4_in54_in,
      I3 => \rxd_out[38]_i_3_n_0\,
      I4 => p_2_in_0,
      I5 => code_error_delay(4),
      O => \rxd_out[38]_i_2_n_0\
    );
\rxd_out[38]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \lane_terminate_temp_reg_n_0_[2]\,
      I1 => \lane_terminate_temp_reg_n_0_[3]\,
      O => \rxd_out[38]_i_3_n_0\
    );
\rxd_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[39]_i_2_n_0\,
      I1 => \tx_is_idle_pipe_reg_n_0_[0]\,
      I2 => \rxd_pipe_reg_n_0_[7]\,
      O => \rxd_out[39]_i_1_n_0\
    );
\rxd_out[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFDD"
    )
        port map (
      I0 => \rxd_out_reg[8]_0\,
      I1 => code_error_delay(4),
      I2 => \rxd_out[39]_i_3_n_0\,
      I3 => \rxd_out[39]_i_4_n_0\,
      I4 => \code_error_pipe_reg_n_0_[4]\,
      O => \rxd_out[39]_i_2_n_0\
    );
\rxd_out[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => p_4_in54_in,
      I1 => \lane_terminate_temp_reg_n_0_[2]\,
      I2 => \lane_terminate_temp_reg_n_0_[3]\,
      I3 => p_2_in_0,
      O => \rxd_out[39]_i_3_n_0\
    );
\rxd_out[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9FFF"
    )
        port map (
      I0 => d(7),
      I1 => d(6),
      I2 => d(5),
      I3 => \tx_is_idle_half_pipe[0]_i_2_n_0\,
      O => \rxd_out[39]_i_4_n_0\
    );
\rxd_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[7]_i_2_n_0\,
      I1 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I2 => rxd_half_pipe(3),
      O => \rxd_out[3]_i_1_n_0\
    );
\rxd_out[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \rxd_out[47]_i_2_n_0\,
      I1 => \rxd_out_reg[8]_0\,
      I2 => p_0_in,
      I3 => \rxd_pipe_reg_n_0_[8]\,
      O => \rxd_out[40]_i_1_n_0\
    );
\rxd_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[9]\,
      I1 => \rxd_out[47]_i_2_n_0\,
      I2 => p_0_in,
      O => \rxd_out[41]_i_1_n_0\
    );
\rxd_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[10]\,
      I1 => \rxd_out[47]_i_2_n_0\,
      I2 => p_0_in,
      O => \rxd_out[42]_i_1_n_0\
    );
\rxd_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in,
      I1 => \rxd_pipe_reg_n_0_[11]\,
      I2 => \rxd_out[47]_i_2_n_0\,
      O => \rxd_out[43]_i_1_n_0\
    );
\rxd_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in,
      I1 => \rxd_pipe_reg_n_0_[12]\,
      I2 => \rxd_out[47]_i_2_n_0\,
      O => \rxd_out[44]_i_1_n_0\
    );
\rxd_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in,
      I1 => \rxd_pipe_reg_n_0_[13]\,
      I2 => \rxd_out[47]_i_2_n_0\,
      O => \rxd_out[45]_i_1_n_0\
    );
\rxd_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in,
      I1 => \rxd_pipe_reg_n_0_[14]\,
      I2 => \rxd_out[47]_i_2_n_0\,
      O => \rxd_out[46]_i_1_n_0\
    );
\rxd_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in,
      I1 => \rxd_pipe_reg_n_0_[15]\,
      I2 => \rxd_out[47]_i_2_n_0\,
      O => \rxd_out[47]_i_1_n_0\
    );
\rxd_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BBB0A0A"
    )
        port map (
      I0 => \rxd_out[47]_i_3_n_0\,
      I1 => \tx_is_idle_half_pipe[1]_i_2_n_0\,
      I2 => \lane_terminate_temp_reg_n_0_[4]\,
      I3 => \rxd_out[47]_i_4_n_0\,
      I4 => \rxd_out[47]_i_5_n_0\,
      I5 => code_error_delay(5),
      O => \rxd_out[47]_i_2_n_0\
    );
\rxd_out[47]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => p_4_in54_in,
      I1 => p_2_in_0,
      I2 => \lane_terminate_temp_reg_n_0_[3]\,
      I3 => \lane_terminate_temp_reg_n_0_[2]\,
      O => \rxd_out[47]_i_3_n_0\
    );
\rxd_out[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => c3_in,
      I1 => \rxd_pipe_reg_n_0_[40]\,
      I2 => \rxd_pipe_reg_n_0_[41]\,
      I3 => \rxd_pipe_reg_n_0_[47]\,
      I4 => \rxd_pipe_reg_n_0_[46]\,
      O => \rxd_out[47]_i_4_n_0\
    );
\rxd_out[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \code_error_pipe_reg_n_0_[5]\,
      I1 => \rxd_pipe_reg_n_0_[44]\,
      I2 => \rxd_pipe_reg_n_0_[45]\,
      I3 => \rxd_pipe_reg_n_0_[43]\,
      I4 => \rxd_pipe_reg_n_0_[42]\,
      O => \rxd_out[47]_i_5_n_0\
    );
\rxd_out[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \rxd_out[55]_i_2_n_0\,
      I1 => \rxd_out_reg[8]_0\,
      I2 => p_0_in0_in,
      I3 => \rxd_pipe_reg_n_0_[16]\,
      O => \rxd_out[48]_i_1_n_0\
    );
\rxd_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_out[55]_i_2_n_0\,
      I2 => \rxd_pipe_reg_n_0_[17]\,
      O => \rxd_out[49]_i_1_n_0\
    );
\rxd_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[7]_i_2_n_0\,
      I1 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I2 => rxd_half_pipe(4),
      O => \rxd_out[4]_i_1_n_0\
    );
\rxd_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_out[55]_i_2_n_0\,
      I2 => \rxd_pipe_reg_n_0_[18]\,
      O => \rxd_out[50]_i_1_n_0\
    );
\rxd_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_pipe_reg_n_0_[19]\,
      I2 => \rxd_out[55]_i_2_n_0\,
      O => \rxd_out[51]_i_1_n_0\
    );
\rxd_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_pipe_reg_n_0_[20]\,
      I2 => \rxd_out[55]_i_2_n_0\,
      O => \rxd_out[52]_i_1_n_0\
    );
\rxd_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_pipe_reg_n_0_[21]\,
      I2 => \rxd_out[55]_i_2_n_0\,
      O => \rxd_out[53]_i_1_n_0\
    );
\rxd_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_pipe_reg_n_0_[22]\,
      I2 => \rxd_out[55]_i_2_n_0\,
      O => \rxd_out[54]_i_1_n_0\
    );
\rxd_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \rxd_pipe_reg_n_0_[23]\,
      I2 => \rxd_out[55]_i_2_n_0\,
      O => \rxd_out[55]_i_1_n_0\
    );
\rxd_out[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BBB0A0A"
    )
        port map (
      I0 => \rxd_out[55]_i_3_n_0\,
      I1 => \tx_is_idle_half_pipe[2]_i_2_n_0\,
      I2 => \rxd_out[55]_i_4_n_0\,
      I3 => \rxd_out[55]_i_5_n_0\,
      I4 => \rxd_out[55]_i_6_n_0\,
      I5 => code_error_delay(6),
      O => \rxd_out[55]_i_2_n_0\
    );
\rxd_out[55]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_2_in_0,
      I1 => p_4_in54_in,
      I2 => \lane_terminate_temp_reg_n_0_[2]\,
      I3 => \lane_terminate_temp_reg_n_0_[3]\,
      O => \rxd_out[55]_i_3_n_0\
    );
\rxd_out[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \lane_terminate_temp_reg_n_0_[5]\,
      I1 => \lane_terminate_temp_reg_n_0_[4]\,
      O => \rxd_out[55]_i_4_n_0\
    );
\rxd_out[55]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => c7_in,
      I1 => \rxd_pipe_reg_n_0_[48]\,
      I2 => \rxd_pipe_reg_n_0_[49]\,
      I3 => \rxd_pipe_reg_n_0_[55]\,
      I4 => \rxd_pipe_reg_n_0_[54]\,
      O => \rxd_out[55]_i_5_n_0\
    );
\rxd_out[55]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \code_error_pipe_reg_n_0_[6]\,
      I1 => \rxd_pipe_reg_n_0_[52]\,
      I2 => \rxd_pipe_reg_n_0_[53]\,
      I3 => \rxd_pipe_reg_n_0_[51]\,
      I4 => \rxd_pipe_reg_n_0_[50]\,
      O => \rxd_out[55]_i_6_n_0\
    );
\rxd_out[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[24]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      I3 => \rxd_out_reg[8]_0\,
      O => \rxd_out[56]_i_1_n_0\
    );
\rxd_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[25]\,
      I1 => \rxd_out[63]_i_3_n_0\,
      I2 => \tx_is_idle_pipe_reg_n_0_[3]\,
      O => \rxd_out[57]_i_1_n_0\
    );
\rxd_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[26]\,
      I1 => \rxd_out[63]_i_3_n_0\,
      I2 => \tx_is_idle_pipe_reg_n_0_[3]\,
      O => \rxd_out[58]_i_1_n_0\
    );
\rxd_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[27]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      O => \rxd_out[59]_i_1_n_0\
    );
\rxd_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I1 => rxd_half_pipe(5),
      I2 => \rxd_out[6]_i_2_n_0\,
      O => \rxd_out[5]_i_1_n_0\
    );
\rxd_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[28]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      O => \rxd_out[60]_i_1_n_0\
    );
\rxd_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[29]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      O => \rxd_out[61]_i_1_n_0\
    );
\rxd_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[30]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      O => \rxd_out[62]_i_1_n_0\
    );
\rxd_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_pipe_reg_n_0_[3]\,
      I1 => \rxd_pipe_reg_n_0_[31]\,
      I2 => \rxd_out[63]_i_3_n_0\,
      O => \rxd_out[63]_i_2_n_0\
    );
\rxd_out[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000010101FF"
    )
        port map (
      I0 => \lane_terminate_temp_reg_n_0_[6]\,
      I1 => \lane_terminate_temp_reg_n_0_[4]\,
      I2 => \lane_terminate_temp_reg_n_0_[5]\,
      I3 => \code_error_pipe_reg_n_0_[7]\,
      I4 => \rxd_out[63]_i_4_n_0\,
      I5 => code_error_delay(7),
      O => \rxd_out[63]_i_3_n_0\
    );
\rxd_out[63]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => \rxd_out[63]_i_5_n_0\,
      I1 => \rxd_pipe_reg_n_0_[59]\,
      I2 => \rxd_pipe_reg_n_0_[58]\,
      I3 => \rxd_pipe_reg_n_0_[60]\,
      O => \rxd_out[63]_i_4_n_0\
    );
\rxd_out[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => c11_in,
      I1 => \rxd_pipe_reg_n_0_[56]\,
      I2 => \rxd_pipe_reg_n_0_[57]\,
      I3 => \rxd_pipe_reg_n_0_[63]\,
      I4 => \rxd_pipe_reg_n_0_[62]\,
      I5 => \rxd_pipe_reg_n_0_[61]\,
      O => \rxd_out[63]_i_5_n_0\
    );
\rxd_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I1 => rxd_half_pipe(6),
      I2 => \rxd_out[6]_i_2_n_0\,
      O => \rxd_out[6]_i_1_n_0\
    );
\rxd_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF01"
    )
        port map (
      I0 => lane_term_pipe(3),
      I1 => lane_term_pipe(2),
      I2 => lane_term_pipe(1),
      I3 => lane_term_pipe(0),
      I4 => \rxd_out[7]_i_3_n_0\,
      I5 => code_error_delay(0),
      O => \rxd_out[6]_i_2_n_0\
    );
\rxd_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \rxd_out[7]_i_2_n_0\,
      I1 => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      I2 => rxd_half_pipe(7),
      O => \rxd_out[7]_i_1_n_0\
    );
\rxd_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDFDDDFDDDFDDDD"
    )
        port map (
      I0 => \rxd_out_reg[8]_0\,
      I1 => code_error_delay(0),
      I2 => \rxd_out[7]_i_3_n_0\,
      I3 => lane_term_pipe(0),
      I4 => lane_term_pipe(1),
      I5 => \rxd_out[7]_i_4_n_0\,
      O => \rxd_out[7]_i_2_n_0\
    );
\rxd_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[1]\,
      I1 => \rxd_pipe_reg_n_0_[5]\,
      I2 => \rxc_pipe_reg_n_0_[0]\,
      I3 => \rxd_pipe_reg_n_0_[2]\,
      I4 => \rxd_out[7]_i_5_n_0\,
      O => \rxd_out[7]_i_3_n_0\
    );
\rxd_out[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lane_term_pipe(3),
      I1 => lane_term_pipe(2),
      O => \rxd_out[7]_i_4_n_0\
    );
\rxd_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF9FFFFFFFFFF"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[6]\,
      I1 => \rxd_pipe_reg_n_0_[7]\,
      I2 => \rxd_pipe_reg_n_0_[0]\,
      I3 => \rxd_pipe_reg_n_0_[3]\,
      I4 => code_error_delay(4),
      I5 => \rxd_pipe_reg_n_0_[4]\,
      O => \rxd_out[7]_i_5_n_0\
    );
\rxd_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202000"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => \rxd_out_reg[8]_0\,
      I3 => p_2_in,
      I4 => rxd_half_pipe(8),
      O => \rxd_out[8]_i_1_n_0\
    );
\rxd_out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \rxd_out[15]_i_2_n_0\,
      I1 => code_error_delay(1),
      I2 => rxd_half_pipe(9),
      I3 => p_2_in,
      O => \rxd_out[9]_i_1_n_0\
    );
\rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[0]_i_1_n_0\,
      Q => xgmii_rxd(0),
      R => '0'
    );
\rxd_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[10]_i_1_n_0\,
      Q => xgmii_rxd(10),
      R => local_fault
    );
\rxd_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[11]_i_1_n_0\,
      Q => xgmii_rxd(11),
      R => local_fault
    );
\rxd_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[12]_i_1_n_0\,
      Q => xgmii_rxd(12),
      R => local_fault
    );
\rxd_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[13]_i_1_n_0\,
      Q => xgmii_rxd(13),
      R => local_fault
    );
\rxd_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[14]_i_1_n_0\,
      Q => xgmii_rxd(14),
      R => local_fault
    );
\rxd_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[15]_i_1_n_0\,
      Q => xgmii_rxd(15),
      R => local_fault
    );
\rxd_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[16]_i_1_n_0\,
      Q => xgmii_rxd(16),
      R => '0'
    );
\rxd_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[17]_i_1_n_0\,
      Q => xgmii_rxd(17),
      R => local_fault
    );
\rxd_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[18]_i_1_n_0\,
      Q => xgmii_rxd(18),
      R => local_fault
    );
\rxd_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[19]_i_1_n_0\,
      Q => xgmii_rxd(19),
      R => local_fault
    );
\rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[1]_i_1_n_0\,
      Q => xgmii_rxd(1),
      R => local_fault
    );
\rxd_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[20]_i_1_n_0\,
      Q => xgmii_rxd(20),
      R => local_fault
    );
\rxd_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[21]_i_1_n_0\,
      Q => xgmii_rxd(21),
      R => local_fault
    );
\rxd_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[22]_i_1_n_0\,
      Q => xgmii_rxd(22),
      R => local_fault
    );
\rxd_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[23]_i_1_n_0\,
      Q => xgmii_rxd(23),
      R => local_fault
    );
\rxd_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[24]_i_1_n_0\,
      Q => xgmii_rxd(24),
      R => '0'
    );
\rxd_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[25]_i_1_n_0\,
      Q => xgmii_rxd(25),
      R => local_fault
    );
\rxd_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[26]_i_1_n_0\,
      Q => xgmii_rxd(26),
      R => local_fault
    );
\rxd_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[27]_i_1_n_0\,
      Q => xgmii_rxd(27),
      R => local_fault
    );
\rxd_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[28]_i_1_n_0\,
      Q => xgmii_rxd(28),
      R => local_fault
    );
\rxd_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[29]_i_1_n_0\,
      Q => xgmii_rxd(29),
      R => local_fault
    );
\rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[2]_i_1_n_0\,
      Q => xgmii_rxd(2),
      R => '0'
    );
\rxd_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[30]_i_1_n_0\,
      Q => xgmii_rxd(30),
      R => local_fault
    );
\rxd_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[31]_i_1_n_0\,
      Q => xgmii_rxd(31),
      R => local_fault
    );
\rxd_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[32]_i_1_n_0\,
      Q => xgmii_rxd(32),
      R => '0'
    );
\rxd_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[33]_i_1_n_0\,
      Q => xgmii_rxd(33),
      R => local_fault
    );
\rxd_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[34]_i_1_n_0\,
      Q => xgmii_rxd(34),
      R => '0'
    );
\rxd_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[35]_i_1_n_0\,
      Q => xgmii_rxd(35),
      R => '0'
    );
\rxd_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[36]_i_1_n_0\,
      Q => xgmii_rxd(36),
      R => '0'
    );
\rxd_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[37]_i_1_n_0\,
      Q => xgmii_rxd(37),
      R => local_fault
    );
\rxd_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[38]_i_1_n_0\,
      Q => xgmii_rxd(38),
      R => local_fault
    );
\rxd_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[39]_i_1_n_0\,
      Q => xgmii_rxd(39),
      R => '0'
    );
\rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[3]_i_1_n_0\,
      Q => xgmii_rxd(3),
      R => '0'
    );
\rxd_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[40]_i_1_n_0\,
      Q => xgmii_rxd(40),
      R => '0'
    );
\rxd_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[41]_i_1_n_0\,
      Q => xgmii_rxd(41),
      R => local_fault
    );
\rxd_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[42]_i_1_n_0\,
      Q => xgmii_rxd(42),
      R => local_fault
    );
\rxd_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[43]_i_1_n_0\,
      Q => xgmii_rxd(43),
      R => local_fault
    );
\rxd_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[44]_i_1_n_0\,
      Q => xgmii_rxd(44),
      R => local_fault
    );
\rxd_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[45]_i_1_n_0\,
      Q => xgmii_rxd(45),
      R => local_fault
    );
\rxd_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[46]_i_1_n_0\,
      Q => xgmii_rxd(46),
      R => local_fault
    );
\rxd_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[47]_i_1_n_0\,
      Q => xgmii_rxd(47),
      R => local_fault
    );
\rxd_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[48]_i_1_n_0\,
      Q => xgmii_rxd(48),
      R => '0'
    );
\rxd_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[49]_i_1_n_0\,
      Q => xgmii_rxd(49),
      R => local_fault
    );
\rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[4]_i_1_n_0\,
      Q => xgmii_rxd(4),
      R => '0'
    );
\rxd_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[50]_i_1_n_0\,
      Q => xgmii_rxd(50),
      R => local_fault
    );
\rxd_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[51]_i_1_n_0\,
      Q => xgmii_rxd(51),
      R => local_fault
    );
\rxd_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[52]_i_1_n_0\,
      Q => xgmii_rxd(52),
      R => local_fault
    );
\rxd_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[53]_i_1_n_0\,
      Q => xgmii_rxd(53),
      R => local_fault
    );
\rxd_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[54]_i_1_n_0\,
      Q => xgmii_rxd(54),
      R => local_fault
    );
\rxd_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[55]_i_1_n_0\,
      Q => xgmii_rxd(55),
      R => local_fault
    );
\rxd_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[56]_i_1_n_0\,
      Q => xgmii_rxd(56),
      R => '0'
    );
\rxd_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[57]_i_1_n_0\,
      Q => xgmii_rxd(57),
      R => local_fault
    );
\rxd_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[58]_i_1_n_0\,
      Q => xgmii_rxd(58),
      R => local_fault
    );
\rxd_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[59]_i_1_n_0\,
      Q => xgmii_rxd(59),
      R => local_fault
    );
\rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[5]_i_1_n_0\,
      Q => xgmii_rxd(5),
      R => local_fault
    );
\rxd_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[60]_i_1_n_0\,
      Q => xgmii_rxd(60),
      R => local_fault
    );
\rxd_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[61]_i_1_n_0\,
      Q => xgmii_rxd(61),
      R => local_fault
    );
\rxd_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[62]_i_1_n_0\,
      Q => xgmii_rxd(62),
      R => local_fault
    );
\rxd_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[63]_i_2_n_0\,
      Q => xgmii_rxd(63),
      R => local_fault
    );
\rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[6]_i_1_n_0\,
      Q => xgmii_rxd(6),
      R => local_fault
    );
\rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[7]_i_1_n_0\,
      Q => xgmii_rxd(7),
      R => '0'
    );
\rxd_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[8]_i_1_n_0\,
      Q => xgmii_rxd(8),
      R => '0'
    );
\rxd_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \rxd_out[9]_i_1_n_0\,
      Q => xgmii_rxd(9),
      R => local_fault
    );
\rxd_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(0),
      Q => \rxd_pipe_reg_n_0_[0]\,
      R => '0'
    );
\rxd_pipe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(18),
      Q => \rxd_pipe_reg_n_0_[10]\,
      R => '0'
    );
\rxd_pipe_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(19),
      Q => \rxd_pipe_reg_n_0_[11]\,
      R => '0'
    );
\rxd_pipe_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(20),
      Q => \rxd_pipe_reg_n_0_[12]\,
      R => '0'
    );
\rxd_pipe_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(21),
      Q => \rxd_pipe_reg_n_0_[13]\,
      R => '0'
    );
\rxd_pipe_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(22),
      Q => \rxd_pipe_reg_n_0_[14]\,
      R => '0'
    );
\rxd_pipe_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(23),
      Q => \rxd_pipe_reg_n_0_[15]\,
      R => '0'
    );
\rxd_pipe_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(32),
      Q => \rxd_pipe_reg_n_0_[16]\,
      R => '0'
    );
\rxd_pipe_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(33),
      Q => \rxd_pipe_reg_n_0_[17]\,
      R => '0'
    );
\rxd_pipe_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(34),
      Q => \rxd_pipe_reg_n_0_[18]\,
      R => '0'
    );
\rxd_pipe_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(35),
      Q => \rxd_pipe_reg_n_0_[19]\,
      R => '0'
    );
\rxd_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(1),
      Q => \rxd_pipe_reg_n_0_[1]\,
      R => '0'
    );
\rxd_pipe_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(36),
      Q => \rxd_pipe_reg_n_0_[20]\,
      R => '0'
    );
\rxd_pipe_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(37),
      Q => \rxd_pipe_reg_n_0_[21]\,
      R => '0'
    );
\rxd_pipe_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(38),
      Q => \rxd_pipe_reg_n_0_[22]\,
      R => '0'
    );
\rxd_pipe_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(39),
      Q => \rxd_pipe_reg_n_0_[23]\,
      R => '0'
    );
\rxd_pipe_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(48),
      Q => \rxd_pipe_reg_n_0_[24]\,
      R => '0'
    );
\rxd_pipe_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(49),
      Q => \rxd_pipe_reg_n_0_[25]\,
      R => '0'
    );
\rxd_pipe_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(50),
      Q => \rxd_pipe_reg_n_0_[26]\,
      R => '0'
    );
\rxd_pipe_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(51),
      Q => \rxd_pipe_reg_n_0_[27]\,
      R => '0'
    );
\rxd_pipe_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(52),
      Q => \rxd_pipe_reg_n_0_[28]\,
      R => '0'
    );
\rxd_pipe_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(53),
      Q => \rxd_pipe_reg_n_0_[29]\,
      R => '0'
    );
\rxd_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(2),
      Q => \rxd_pipe_reg_n_0_[2]\,
      R => '0'
    );
\rxd_pipe_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(54),
      Q => \rxd_pipe_reg_n_0_[30]\,
      R => '0'
    );
\rxd_pipe_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(55),
      Q => \rxd_pipe_reg_n_0_[31]\,
      R => '0'
    );
\rxd_pipe_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(8),
      Q => d(0),
      R => '0'
    );
\rxd_pipe_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(9),
      Q => d(1),
      R => '0'
    );
\rxd_pipe_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(10),
      Q => d(2),
      R => '0'
    );
\rxd_pipe_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(11),
      Q => d(3),
      R => '0'
    );
\rxd_pipe_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(12),
      Q => d(4),
      R => '0'
    );
\rxd_pipe_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(13),
      Q => d(5),
      R => '0'
    );
\rxd_pipe_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(14),
      Q => d(6),
      R => '0'
    );
\rxd_pipe_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(15),
      Q => d(7),
      R => '0'
    );
\rxd_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(3),
      Q => \rxd_pipe_reg_n_0_[3]\,
      R => '0'
    );
\rxd_pipe_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(24),
      Q => \rxd_pipe_reg_n_0_[40]\,
      R => '0'
    );
\rxd_pipe_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(25),
      Q => \rxd_pipe_reg_n_0_[41]\,
      R => '0'
    );
\rxd_pipe_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(26),
      Q => \rxd_pipe_reg_n_0_[42]\,
      R => '0'
    );
\rxd_pipe_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(27),
      Q => \rxd_pipe_reg_n_0_[43]\,
      R => '0'
    );
\rxd_pipe_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(28),
      Q => \rxd_pipe_reg_n_0_[44]\,
      R => '0'
    );
\rxd_pipe_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(29),
      Q => \rxd_pipe_reg_n_0_[45]\,
      R => '0'
    );
\rxd_pipe_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(30),
      Q => \rxd_pipe_reg_n_0_[46]\,
      R => '0'
    );
\rxd_pipe_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(31),
      Q => \rxd_pipe_reg_n_0_[47]\,
      R => '0'
    );
\rxd_pipe_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(40),
      Q => \rxd_pipe_reg_n_0_[48]\,
      R => '0'
    );
\rxd_pipe_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(41),
      Q => \rxd_pipe_reg_n_0_[49]\,
      R => '0'
    );
\rxd_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(4),
      Q => \rxd_pipe_reg_n_0_[4]\,
      R => '0'
    );
\rxd_pipe_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(42),
      Q => \rxd_pipe_reg_n_0_[50]\,
      R => '0'
    );
\rxd_pipe_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(43),
      Q => \rxd_pipe_reg_n_0_[51]\,
      R => '0'
    );
\rxd_pipe_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(44),
      Q => \rxd_pipe_reg_n_0_[52]\,
      R => '0'
    );
\rxd_pipe_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(45),
      Q => \rxd_pipe_reg_n_0_[53]\,
      R => '0'
    );
\rxd_pipe_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(46),
      Q => \rxd_pipe_reg_n_0_[54]\,
      R => '0'
    );
\rxd_pipe_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(47),
      Q => \rxd_pipe_reg_n_0_[55]\,
      R => '0'
    );
\rxd_pipe_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(56),
      Q => \rxd_pipe_reg_n_0_[56]\,
      R => '0'
    );
\rxd_pipe_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(57),
      Q => \rxd_pipe_reg_n_0_[57]\,
      R => '0'
    );
\rxd_pipe_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(58),
      Q => \rxd_pipe_reg_n_0_[58]\,
      R => '0'
    );
\rxd_pipe_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(59),
      Q => \rxd_pipe_reg_n_0_[59]\,
      R => '0'
    );
\rxd_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(5),
      Q => \rxd_pipe_reg_n_0_[5]\,
      R => '0'
    );
\rxd_pipe_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(60),
      Q => \rxd_pipe_reg_n_0_[60]\,
      R => '0'
    );
\rxd_pipe_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(61),
      Q => \rxd_pipe_reg_n_0_[61]\,
      R => '0'
    );
\rxd_pipe_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(62),
      Q => \rxd_pipe_reg_n_0_[62]\,
      R => '0'
    );
\rxd_pipe_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(63),
      Q => \rxd_pipe_reg_n_0_[63]\,
      R => '0'
    );
\rxd_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(6),
      Q => \rxd_pipe_reg_n_0_[6]\,
      R => '0'
    );
\rxd_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(7),
      Q => \rxd_pipe_reg_n_0_[7]\,
      R => '0'
    );
\rxd_pipe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(16),
      Q => \rxd_pipe_reg_n_0_[8]\,
      R => '0'
    );
\rxd_pipe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_rxdata(17),
      Q => \rxd_pipe_reg_n_0_[9]\,
      R => '0'
    );
\tx_is_idle_half_pipe[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0882"
    )
        port map (
      I0 => \tx_is_idle_half_pipe[0]_i_2_n_0\,
      I1 => d(5),
      I2 => d(7),
      I3 => d(6),
      O => p_15_out(0)
    );
\tx_is_idle_half_pipe[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => d(2),
      I1 => d(3),
      I2 => d(0),
      I3 => d(1),
      I4 => d(4),
      I5 => c149_in,
      O => \tx_is_idle_half_pipe[0]_i_2_n_0\
    );
\tx_is_idle_half_pipe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1100030011000000"
    )
        port map (
      I0 => \tx_is_idle_half_pipe[1]_i_2_n_0\,
      I1 => \tx_is_idle_half_pipe[1]_i_3_n_0\,
      I2 => \rxd_pipe_reg_n_0_[46]\,
      I3 => \rxd_pipe_reg_n_0_[44]\,
      I4 => \rxd_pipe_reg_n_0_[45]\,
      I5 => \tx_is_idle_half_pipe[1]_i_4_n_0\,
      O => p_15_out(1)
    );
\tx_is_idle_half_pipe[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFF"
    )
        port map (
      I0 => c3_in,
      I1 => \rxd_pipe_reg_n_0_[40]\,
      I2 => \rxd_pipe_reg_n_0_[41]\,
      I3 => \rxd_pipe_reg_n_0_[47]\,
      I4 => \rxd_pipe_reg_n_0_[46]\,
      O => \tx_is_idle_half_pipe[1]_i_2_n_0\
    );
\tx_is_idle_half_pipe[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[43]\,
      I1 => \rxd_pipe_reg_n_0_[42]\,
      O => \tx_is_idle_half_pipe[1]_i_3_n_0\
    );
\tx_is_idle_half_pipe[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c3_in,
      I1 => \rxd_pipe_reg_n_0_[40]\,
      I2 => \rxd_pipe_reg_n_0_[41]\,
      I3 => \rxd_pipe_reg_n_0_[47]\,
      O => \tx_is_idle_half_pipe[1]_i_4_n_0\
    );
\tx_is_idle_half_pipe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000130010001000"
    )
        port map (
      I0 => \tx_is_idle_half_pipe[2]_i_2_n_0\,
      I1 => \tx_is_idle_half_pipe[2]_i_3_n_0\,
      I2 => \rxd_pipe_reg_n_0_[53]\,
      I3 => \rxd_pipe_reg_n_0_[52]\,
      I4 => \rxd_pipe_reg_n_0_[54]\,
      I5 => \tx_is_idle_half_pipe[2]_i_4_n_0\,
      O => p_15_out(2)
    );
\tx_is_idle_half_pipe[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFDFF"
    )
        port map (
      I0 => c7_in,
      I1 => \rxd_pipe_reg_n_0_[48]\,
      I2 => \rxd_pipe_reg_n_0_[49]\,
      I3 => \rxd_pipe_reg_n_0_[55]\,
      I4 => \rxd_pipe_reg_n_0_[54]\,
      O => \tx_is_idle_half_pipe[2]_i_2_n_0\
    );
\tx_is_idle_half_pipe[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[51]\,
      I1 => \rxd_pipe_reg_n_0_[50]\,
      O => \tx_is_idle_half_pipe[2]_i_3_n_0\
    );
\tx_is_idle_half_pipe[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c7_in,
      I1 => \rxd_pipe_reg_n_0_[48]\,
      I2 => \rxd_pipe_reg_n_0_[49]\,
      I3 => \rxd_pipe_reg_n_0_[55]\,
      O => \tx_is_idle_half_pipe[2]_i_4_n_0\
    );
\tx_is_idle_half_pipe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000080002"
    )
        port map (
      I0 => \tx_is_idle_half_pipe[3]_i_2_n_0\,
      I1 => \rxd_pipe_reg_n_0_[63]\,
      I2 => \rxd_pipe_reg_n_0_[57]\,
      I3 => \tx_is_idle_half_pipe[3]_i_3_n_0\,
      I4 => \rxd_pipe_reg_n_0_[61]\,
      I5 => \rxd_pipe_reg_n_0_[62]\,
      O => p_15_out(3)
    );
\tx_is_idle_half_pipe[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[60]\,
      I1 => \rxd_pipe_reg_n_0_[58]\,
      I2 => \rxd_pipe_reg_n_0_[59]\,
      O => \tx_is_idle_half_pipe[3]_i_2_n_0\
    );
\tx_is_idle_half_pipe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rxd_pipe_reg_n_0_[56]\,
      I1 => c11_in,
      O => \tx_is_idle_half_pipe[3]_i_3_n_0\
    );
\tx_is_idle_half_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => p_15_out(0),
      Q => \tx_is_idle_half_pipe_reg_n_0_[0]\,
      R => '0'
    );
\tx_is_idle_half_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => p_15_out(1),
      Q => p_2_in,
      R => '0'
    );
\tx_is_idle_half_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => p_15_out(2),
      Q => p_4_in,
      R => '0'
    );
\tx_is_idle_half_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => p_15_out(3),
      Q => p_6_in,
      R => '0'
    );
\tx_is_idle_pipe[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000008"
    )
        port map (
      I0 => \^mgt_rxcharisk_reg_reg[0]\,
      I1 => mgt_rxdata(4),
      I2 => \tx_is_idle_pipe_reg[0]_0\,
      I3 => mgt_rxdata(5),
      I4 => mgt_rxdata(6),
      I5 => mgt_rxdata(7),
      O => \tx_is_idle_pipe[0]_i_1_n_0\
    );
\tx_is_idle_pipe[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000008"
    )
        port map (
      I0 => \^mgt_rxcharisk_reg_reg[2]\,
      I1 => mgt_rxdata(20),
      I2 => \tx_is_idle_pipe_reg[1]_0\,
      I3 => mgt_rxdata(21),
      I4 => mgt_rxdata(22),
      I5 => mgt_rxdata(23),
      O => \tx_is_idle_pipe[1]_i_1_n_0\
    );
\tx_is_idle_pipe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000008"
    )
        port map (
      I0 => \^mgt_rxcharisk_reg_reg[4]\,
      I1 => mgt_rxdata(36),
      I2 => \tx_is_idle_pipe_reg[2]_0\,
      I3 => mgt_rxdata(37),
      I4 => mgt_rxdata(38),
      I5 => mgt_rxdata(39),
      O => \tx_is_idle_pipe[2]_i_1_n_0\
    );
\tx_is_idle_pipe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080008000008"
    )
        port map (
      I0 => \^mgt_rxcharisk_reg_reg[6]\,
      I1 => mgt_rxdata(52),
      I2 => \tx_is_idle_pipe_reg[3]_0\,
      I3 => mgt_rxdata(53),
      I4 => mgt_rxdata(54),
      I5 => mgt_rxdata(55),
      O => \tx_is_idle_pipe[3]_i_1_n_0\
    );
\tx_is_idle_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_idle_pipe[0]_i_1_n_0\,
      Q => \tx_is_idle_pipe_reg_n_0_[0]\,
      R => '0'
    );
\tx_is_idle_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_idle_pipe[1]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
\tx_is_idle_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_idle_pipe[2]_i_1_n_0\,
      Q => p_0_in0_in,
      R => '0'
    );
\tx_is_idle_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_idle_pipe[3]_i_1_n_0\,
      Q => \tx_is_idle_pipe_reg_n_0_[3]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine is
  port (
    mgt_enable_align : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1][4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_status_reg : in STD_LOGIC;
    sync_status_reg_0 : in STD_LOGIC;
    sync_status_reg_1 : in STD_LOGIC;
    mgt_codecomma : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine is
  signal \FSM_sequential_state[1][0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \enable_align_i_1__2_n_0\ : STD_LOGIC;
  signal signal_detect_last : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_11\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_12\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_8__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_8\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_9\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_5__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][4]_i_3\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][0]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][1]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][2]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][3]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][4]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute SOFT_HLUTNM of \enable_align_i_1__2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sync_ok[0]_i_1\ : label is "soft_lutpair4";
begin
\FSM_sequential_state[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBB8BBB8BBBB"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_2_n_0\,
      I1 => state(4),
      I2 => \FSM_sequential_state[1][0]_i_3_n_0\,
      I3 => \FSM_sequential_state[1][0]_i_4__1_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \FSM_sequential_state[1][0]_i_5_n_0\,
      O => \FSM_sequential_state[1][0]_i_1_n_0\
    );
\FSM_sequential_state[1][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFFFFFF0B0B"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[1]\,
      I1 => \FSM_sequential_state[1][0]_i_13_n_0\,
      I2 => state(3),
      I3 => state(2),
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_10_n_0\
    );
\FSM_sequential_state[1][0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDDDD"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => state(1),
      O => \FSM_sequential_state[1][0]_i_11_n_0\
    );
\FSM_sequential_state[1][0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state[1][0]_i_12_n_0\
    );
\FSM_sequential_state[1][0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => Q(0),
      O => \FSM_sequential_state[1][0]_i_13_n_0\
    );
\FSM_sequential_state[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000001"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \FSM_sequential_state[1][0]_i_6_n_0\,
      I3 => \FSM_sequential_state[1][1]_i_9_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_2_n_0\
    );
\FSM_sequential_state[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE222EEEEE2E2E"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_7_n_0\,
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => \FSM_sequential_state[1][0]_i_8__0_n_0\,
      I4 => \FSM_sequential_state[1][0]_i_9_n_0\,
      I5 => \FSM_sequential_state[1][0]_i_10_n_0\,
      O => \FSM_sequential_state[1][0]_i_3_n_0\
    );
\FSM_sequential_state[1][0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1000"
    )
        port map (
      I0 => state(2),
      I1 => \code_comma_pipe_reg_n_0_[0]\,
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => Q(0),
      I4 => state(3),
      I5 => \FSM_sequential_state[1][0]_i_11_n_0\,
      O => \FSM_sequential_state[1][0]_i_4__1_n_0\
    );
\FSM_sequential_state[1][0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3333F33C0000F2"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      I5 => \FSM_sequential_state[1][1]_i_9_n_0\,
      O => \FSM_sequential_state[1][0]_i_5_n_0\
    );
\FSM_sequential_state[1][0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][0]_i_6_n_0\
    );
\FSM_sequential_state[1][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A8AA00AA00AA00"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(3),
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \FSM_sequential_state[1][0]_i_7_n_0\
    );
\FSM_sequential_state[1][0]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \FSM_sequential_state[1][0]_i_8__0_n_0\
    );
\FSM_sequential_state[1][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CC0000CC00C80"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_state[1][0]_i_12_n_0\,
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_9_n_0\
    );
\FSM_sequential_state[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D0D0D0D0D0D"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_2_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_3_n_0\,
      I2 => state(4),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => \FSM_sequential_state[1][1]_i_4_n_0\,
      O => \FSM_sequential_state[1][1]_i_1_n_0\
    );
\FSM_sequential_state[1][1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_10_n_0\
    );
\FSM_sequential_state[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFBFAFBFBAFFFF"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_sequential_state[1][1]_i_2_n_0\
    );
\FSM_sequential_state[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_5_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_6_n_0\,
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => state(2),
      I4 => \code_comma_pipe_reg_n_0_[0]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][1]_i_3_n_0\
    );
\FSM_sequential_state[1][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_7_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_8_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(4),
      I4 => \FSM_sequential_state[1][1]_i_9_n_0\,
      I5 => \code_comma_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_4_n_0\
    );
\FSM_sequential_state[1][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(3),
      I4 => state(2),
      O => \FSM_sequential_state[1][1]_i_5_n_0\
    );
\FSM_sequential_state[1][1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => state(2),
      O => \FSM_sequential_state[1][1]_i_6_n_0\
    );
\FSM_sequential_state[1][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000017"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => state(4),
      I4 => state(3),
      I5 => \FSM_sequential_state[1][1]_i_10_n_0\,
      O => \FSM_sequential_state[1][1]_i_7_n_0\
    );
\FSM_sequential_state[1][1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(0),
      O => \FSM_sequential_state[1][1]_i_8_n_0\
    );
\FSM_sequential_state[1][1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][1]_i_9_n_0\
    );
\FSM_sequential_state[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03350000"
    )
        port map (
      I0 => state(3),
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => \FSM_sequential_state[1][2]_i_4_n_0\,
      O => \FSM_sequential_state[1][2]_i_2_n_0\
    );
\FSM_sequential_state[1][2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => state(1),
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => state(0),
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => state(3),
      I5 => state(2),
      O => \FSM_sequential_state[1][2]_i_3__1_n_0\
    );
\FSM_sequential_state[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEA0000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[1]\,
      I1 => \code_comma_pipe_reg_n_0_[0]\,
      I2 => state(0),
      I3 => \FSM_sequential_state[1][2]_i_5__1_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \FSM_sequential_state[1][2]_i_6_n_0\,
      O => \FSM_sequential_state[1][2]_i_4_n_0\
    );
\FSM_sequential_state[1][2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(2),
      I2 => state(1),
      I3 => state(3),
      O => \FSM_sequential_state[1][2]_i_5__1_n_0\
    );
\FSM_sequential_state[1][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30CC00CC10F070F"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][2]_i_6_n_0\
    );
\FSM_sequential_state[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => \FSM_sequential_state[1][3]_i_2_n_0\,
      O => \FSM_sequential_state[1][3]_i_1_n_0\
    );
\FSM_sequential_state[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0C73F4F561DFF1F"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(2),
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => state(3),
      I5 => state(1),
      O => \FSM_sequential_state[1][3]_i_2_n_0\
    );
\FSM_sequential_state[1][4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FF"
    )
        port map (
      I0 => signal_detect_last,
      I1 => Q(0),
      I2 => usrclk_reset,
      I3 => mgt_rxlock(0),
      I4 => mgt_rx_reset(0),
      O => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\FSM_sequential_state[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \FSM_sequential_state[1][4]_i_3_n_0\,
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => state(4),
      O => \FSM_sequential_state[1][4]_i_2_n_0\
    );
\FSM_sequential_state[1][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][4]_i_3_n_0\
    );
\FSM_sequential_state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][0]_i_1_n_0\,
      Q => state(0),
      R => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][1]_i_1_n_0\,
      Q => state(1),
      R => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state_reg[1][2]_i_1_n_0\,
      Q => state(2),
      R => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1][2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_state[1][2]_i_2_n_0\,
      I1 => \FSM_sequential_state[1][2]_i_3__1_n_0\,
      O => \FSM_sequential_state_reg[1][2]_i_1_n_0\,
      S => state(4)
    );
\FSM_sequential_state_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][3]_i_1_n_0\,
      Q => state(3),
      R => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\FSM_sequential_state_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][4]_i_2_n_0\,
      Q => state(4),
      R => \FSM_sequential_state[1][4]_i_1__2_n_0\
    );
\code_comma_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(0),
      Q => \code_comma_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_comma_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(1),
      Q => \code_comma_pipe_reg_n_0_[1]\,
      R => '0'
    );
\code_valid_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(0),
      Q => \code_valid_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_valid_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(1),
      Q => \code_valid_pipe_reg_n_0_[1]\,
      R => '0'
    );
\enable_align_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(4),
      O => \enable_align_i_1__2_n_0\
    );
enable_align_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \enable_align_i_1__2_n_0\,
      Q => mgt_enable_align(0),
      R => '0'
    );
signal_detect_last_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => signal_detect_last,
      R => '0'
    );
\sync_ok[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(2),
      O => D(0)
    );
sync_status_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => sync_status_reg,
      I1 => state(4),
      I2 => state(3),
      I3 => state(2),
      I4 => sync_status_reg_0,
      I5 => sync_status_reg_1,
      O => \FSM_sequential_state_reg[1][4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_79 is
  port (
    mgt_enable_align : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1][4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_79 : entity is "sync_state_machine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_79 is
  signal \FSM_sequential_state[1][0]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_11__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_12__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_9__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_3__0_n_0\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \enable_align_i_1__1_n_0\ : STD_LOGIC;
  signal signal_detect_last : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_11__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_13__0\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_3__1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_9__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_8__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_3__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_4__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_6__2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][4]_i_3__0\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][0]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][1]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][2]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][3]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][4]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute SOFT_HLUTNM of \enable_align_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sync_ok[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of sync_status_i_3 : label is "soft_lutpair8";
begin
\FSM_sequential_state[1][0]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051505050"
    )
        port map (
      I0 => \FSM_sequential_state[1][2]_i_3__0_n_0\,
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      I2 => state(3),
      I3 => Q(0),
      I4 => \code_comma_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][0]_i_10__1_n_0\
    );
\FSM_sequential_state[1][0]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => state(2),
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      I4 => state(3),
      O => \FSM_sequential_state[1][0]_i_11__2_n_0\
    );
\FSM_sequential_state[1][0]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC00000FF800000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][0]_i_12__2_n_0\
    );
\FSM_sequential_state[1][0]_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_13__0_n_0\
    );
\FSM_sequential_state[1][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8BBBBB8BB"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_2__2_n_0\,
      I1 => state(4),
      I2 => \FSM_sequential_state[1][0]_i_3__1_n_0\,
      I3 => \FSM_sequential_state[1][0]_i_4__0_n_0\,
      I4 => \FSM_sequential_state[1][0]_i_5__0_n_0\,
      I5 => \FSM_sequential_state[1][0]_i_6__2_n_0\,
      O => \FSM_sequential_state[1][0]_i_1__2_n_0\
    );
\FSM_sequential_state[1][0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA40"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      I2 => Q(0),
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => \FSM_sequential_state[1][2]_i_3__0_n_0\,
      I5 => \FSM_sequential_state[1][2]_i_4__1_n_0\,
      O => \FSM_sequential_state[1][0]_i_2__2_n_0\
    );
\FSM_sequential_state[1][0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_7__0_n_0\,
      I1 => \FSM_sequential_state[1][0]_i_8__1_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      O => \FSM_sequential_state[1][0]_i_3__1_n_0\
    );
\FSM_sequential_state[1][0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCFFFFCCFFCDF"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_state[1][0]_i_9__2_n_0\,
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_4__0_n_0\
    );
\FSM_sequential_state[1][0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5575"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      I2 => state(2),
      I3 => state(3),
      I4 => \FSM_sequential_state[1][0]_i_10__1_n_0\,
      I5 => \FSM_sequential_state[1][0]_i_11__2_n_0\,
      O => \FSM_sequential_state[1][0]_i_5__0_n_0\
    );
\FSM_sequential_state[1][0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => \FSM_sequential_state[1][0]_i_12__2_n_0\,
      O => \FSM_sequential_state[1][0]_i_6__2_n_0\
    );
\FSM_sequential_state[1][0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3333F33C0000F2"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      I5 => \FSM_sequential_state[1][0]_i_13__0_n_0\,
      O => \FSM_sequential_state[1][0]_i_7__0_n_0\
    );
\FSM_sequential_state[1][0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD54555555"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => \code_comma_pipe_reg_n_0_[1]\,
      I4 => Q(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_8__1_n_0\
    );
\FSM_sequential_state[1][0]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][0]_i_9__2_n_0\
    );
\FSM_sequential_state[1][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0FDFDFDFDD"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_2__0_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_3__0_n_0\,
      I2 => \FSM_sequential_state[1][1]_i_4__0_n_0\,
      I3 => \FSM_sequential_state[1][1]_i_5__0_n_0\,
      I4 => \FSM_sequential_state[1][1]_i_6__0_n_0\,
      I5 => state(4),
      O => \FSM_sequential_state[1][1]_i_1__0_n_0\
    );
\FSM_sequential_state[1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFEABFFFFFFFAF"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      I5 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_2__0_n_0\
    );
\FSM_sequential_state[1][1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00003800"
    )
        port map (
      I0 => state(3),
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      I5 => \FSM_sequential_state[1][1]_i_7__0_n_0\,
      O => \FSM_sequential_state[1][1]_i_3__0_n_0\
    );
\FSM_sequential_state[1][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFDDDDDDDD"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(2),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => \FSM_sequential_state[1][2]_i_3__0_n_0\,
      I4 => state(3),
      I5 => state(4),
      O => \FSM_sequential_state[1][1]_i_4__0_n_0\
    );
\FSM_sequential_state[1][1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000170000000000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => state(3),
      I5 => state(1),
      O => \FSM_sequential_state[1][1]_i_5__0_n_0\
    );
\FSM_sequential_state[1][1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Q(0),
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => state(3),
      O => \FSM_sequential_state[1][1]_i_6__0_n_0\
    );
\FSM_sequential_state[1][1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFF00"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      I2 => state(3),
      I3 => state(2),
      I4 => \FSM_sequential_state[1][4]_i_3__0_n_0\,
      I5 => \FSM_sequential_state[1][1]_i_8__0_n_0\,
      O => \FSM_sequential_state[1][1]_i_7__0_n_0\
    );
\FSM_sequential_state[1][1]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \FSM_sequential_state[1][1]_i_8__0_n_0\
    );
\FSM_sequential_state[1][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222E222222222222"
    )
        port map (
      I0 => \FSM_sequential_state[1][2]_i_2__1_n_0\,
      I1 => state(4),
      I2 => \FSM_sequential_state[1][2]_i_3__0_n_0\,
      I3 => \FSM_sequential_state[1][2]_i_4__1_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][2]_i_1__0_n_0\
    );
\FSM_sequential_state[1][2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03350000"
    )
        port map (
      I0 => state(3),
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => \FSM_sequential_state[1][2]_i_5__0_n_0\,
      O => \FSM_sequential_state[1][2]_i_2__1_n_0\
    );
\FSM_sequential_state[1][2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][2]_i_3__0_n_0\
    );
\FSM_sequential_state[1][2]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \FSM_sequential_state[1][2]_i_4__1_n_0\
    );
\FSM_sequential_state[1][2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDF0000"
    )
        port map (
      I0 => \FSM_sequential_state[1][2]_i_6__2_n_0\,
      I1 => state(2),
      I2 => \code_valid_pipe_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[1][2]_i_7_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \FSM_sequential_state[1][2]_i_8_n_0\,
      O => \FSM_sequential_state[1][2]_i_5__0_n_0\
    );
\FSM_sequential_state[1][2]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[1]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][2]_i_6__2_n_0\
    );
\FSM_sequential_state[1][2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      O => \FSM_sequential_state[1][2]_i_7_n_0\
    );
\FSM_sequential_state[1][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9899232381832323"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => \code_comma_pipe_reg_n_0_[0]\,
      I4 => state(1),
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][2]_i_8_n_0\
    );
\FSM_sequential_state[1][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => \FSM_sequential_state[1][3]_i_2__0_n_0\,
      O => \FSM_sequential_state[1][3]_i_1__0_n_0\
    );
\FSM_sequential_state[1][3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8992DBC773F37BF7"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][3]_i_2__0_n_0\
    );
\FSM_sequential_state[1][4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FF"
    )
        port map (
      I0 => signal_detect_last,
      I1 => Q(0),
      I2 => usrclk_reset,
      I3 => mgt_rxlock(0),
      I4 => mgt_rx_reset(0),
      O => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\FSM_sequential_state[1][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \FSM_sequential_state[1][4]_i_3__0_n_0\,
      I5 => state(4),
      O => \FSM_sequential_state[1][4]_i_2__0_n_0\
    );
\FSM_sequential_state[1][4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][4]_i_3__0_n_0\
    );
\FSM_sequential_state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][0]_i_1__2_n_0\,
      Q => state(0),
      R => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][1]_i_1__0_n_0\,
      Q => state(1),
      R => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][2]_i_1__0_n_0\,
      Q => state(2),
      R => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][3]_i_1__0_n_0\,
      Q => state(3),
      R => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\FSM_sequential_state_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][4]_i_2__0_n_0\,
      Q => state(4),
      R => \FSM_sequential_state[1][4]_i_1__1_n_0\
    );
\code_comma_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(0),
      Q => \code_comma_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_comma_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(1),
      Q => \code_comma_pipe_reg_n_0_[1]\,
      R => '0'
    );
\code_valid_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(0),
      Q => \code_valid_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_valid_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(1),
      Q => \code_valid_pipe_reg_n_0_[1]\,
      R => '0'
    );
\enable_align_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      I3 => state(1),
      I4 => state(0),
      O => \enable_align_i_1__1_n_0\
    );
enable_align_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \enable_align_i_1__1_n_0\,
      Q => mgt_enable_align(0),
      R => '0'
    );
signal_detect_last_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => signal_detect_last,
      R => '0'
    );
\sync_ok[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      O => D(0)
    );
sync_status_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state_reg[1][4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_80 is
  port (
    mgt_enable_align : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1][4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_80 : entity is "sync_state_machine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_80 is
  signal \FSM_sequential_state[1][0]_i_10__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_12__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_9__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \enable_align_i_1__0_n_0\ : STD_LOGIC;
  signal signal_detect_last : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_11__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_12__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_5__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_6__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_10__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_5__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_6__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_8__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_9__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_5__2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][3]_i_1__1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][0]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][1]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][2]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][3]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][4]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute SOFT_HLUTNM of \enable_align_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sync_ok[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of sync_status_i_4 : label is "soft_lutpair13";
begin
\FSM_sequential_state[1][0]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD54555555"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => \code_comma_pipe_reg_n_0_[1]\,
      I4 => Q(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_10__2_n_0\
    );
\FSM_sequential_state[1][0]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => Q(0),
      O => \FSM_sequential_state[1][0]_i_11__0_n_0\
    );
\FSM_sequential_state[1][0]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state[1][0]_i_12__1_n_0\
    );
\FSM_sequential_state[1][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8B8B8B88"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_2__1_n_0\,
      I1 => state(4),
      I2 => \FSM_sequential_state[1][0]_i_3__0_n_0\,
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => \FSM_sequential_state[1][0]_i_4__2_n_0\,
      I5 => \FSM_sequential_state[1][0]_i_5__1_n_0\,
      O => \FSM_sequential_state[1][0]_i_1__1_n_0\
    );
\FSM_sequential_state[1][0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000100000001"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_6__0_n_0\,
      I1 => state(2),
      I2 => state(3),
      I3 => \FSM_sequential_state[1][1]_i_9__0_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_2__1_n_0\
    );
\FSM_sequential_state[1][0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333202200000000"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_7__1_n_0\,
      I1 => \FSM_sequential_state[1][0]_i_8_n_0\,
      I2 => state(3),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_3__0_n_0\
    );
\FSM_sequential_state[1][0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC00000FF800000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][0]_i_4__2_n_0\
    );
\FSM_sequential_state[1][0]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_9__0_n_0\,
      I1 => \FSM_sequential_state[1][0]_i_10__2_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      O => \FSM_sequential_state[1][0]_i_5__1_n_0\
    );
\FSM_sequential_state[1][0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][0]_i_6__0_n_0\
    );
\FSM_sequential_state[1][0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFFFFF00BB"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[1]\,
      I1 => \FSM_sequential_state[1][0]_i_11__0_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_7__1_n_0\
    );
\FSM_sequential_state[1][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CC0000CC00C80"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_state[1][0]_i_12__1_n_0\,
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_8_n_0\
    );
\FSM_sequential_state[1][0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3333F33C0000F2"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      I5 => \FSM_sequential_state[1][1]_i_9__0_n_0\,
      O => \FSM_sequential_state[1][0]_i_9__0_n_0\
    );
\FSM_sequential_state[1][1]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_10__0_n_0\
    );
\FSM_sequential_state[1][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D0D0D0D0D0D"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_2__1_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_3__1_n_0\,
      I2 => state(4),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => \FSM_sequential_state[1][1]_i_4__1_n_0\,
      O => \FSM_sequential_state[1][1]_i_1__1_n_0\
    );
\FSM_sequential_state[1][1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFBFAFBFBAFFFF"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_sequential_state[1][1]_i_2__1_n_0\
    );
\FSM_sequential_state[1][1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBA"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_5__1_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_6__1_n_0\,
      I2 => state(3),
      I3 => \code_comma_pipe_reg_n_0_[1]\,
      I4 => state(2),
      I5 => \code_comma_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_3__1_n_0\
    );
\FSM_sequential_state[1][1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_7__1_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_8__1_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(4),
      I4 => \FSM_sequential_state[1][1]_i_9__0_n_0\,
      I5 => \code_comma_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_4__1_n_0\
    );
\FSM_sequential_state[1][1]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04044000"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(3),
      I4 => state(2),
      O => \FSM_sequential_state[1][1]_i_5__1_n_0\
    );
\FSM_sequential_state[1][1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDFFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => state(2),
      O => \FSM_sequential_state[1][1]_i_6__1_n_0\
    );
\FSM_sequential_state[1][1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000017"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => state(4),
      I4 => state(3),
      I5 => \FSM_sequential_state[1][1]_i_10__0_n_0\,
      O => \FSM_sequential_state[1][1]_i_7__1_n_0\
    );
\FSM_sequential_state[1][1]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(0),
      O => \FSM_sequential_state[1][1]_i_8__1_n_0\
    );
\FSM_sequential_state[1][1]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][1]_i_9__0_n_0\
    );
\FSM_sequential_state[1][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF03350000"
    )
        port map (
      I0 => state(3),
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => \FSM_sequential_state[1][2]_i_4__0_n_0\,
      O => \FSM_sequential_state[1][2]_i_2__0_n_0\
    );
\FSM_sequential_state[1][2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => state(1),
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      I2 => state(0),
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => state(3),
      I5 => state(2),
      O => \FSM_sequential_state[1][2]_i_3__2_n_0\
    );
\FSM_sequential_state[1][2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF80000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[1][2]_i_5__2_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \FSM_sequential_state[1][2]_i_6__0_n_0\,
      O => \FSM_sequential_state[1][2]_i_4__0_n_0\
    );
\FSM_sequential_state[1][2]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => state(1),
      I1 => state(3),
      I2 => \code_valid_pipe_reg_n_0_[1]\,
      I3 => state(2),
      O => \FSM_sequential_state[1][2]_i_5__2_n_0\
    );
\FSM_sequential_state[1][2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00B00F5A01500F5"
    )
        port map (
      I0 => state(3),
      I1 => \code_comma_pipe_reg_n_0_[0]\,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][2]_i_6__0_n_0\
    );
\FSM_sequential_state[1][3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => \FSM_sequential_state[1][3]_i_2__1_n_0\,
      O => \FSM_sequential_state[1][3]_i_1__1_n_0\
    );
\FSM_sequential_state[1][3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C737D07FF73B05F7"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(3),
      I2 => state(1),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => state(0),
      O => \FSM_sequential_state[1][3]_i_2__1_n_0\
    );
\FSM_sequential_state[1][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FF"
    )
        port map (
      I0 => signal_detect_last,
      I1 => Q(0),
      I2 => usrclk_reset,
      I3 => mgt_rxlock(0),
      I4 => mgt_rx_reset(0),
      O => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\FSM_sequential_state[1][4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => \FSM_sequential_state[1][4]_i_3__1_n_0\,
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => state(4),
      O => \FSM_sequential_state[1][4]_i_2__1_n_0\
    );
\FSM_sequential_state[1][4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][4]_i_3__1_n_0\
    );
\FSM_sequential_state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][0]_i_1__1_n_0\,
      Q => state(0),
      R => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][1]_i_1__1_n_0\,
      Q => state(1),
      R => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state_reg[1][2]_i_1__0_n_0\,
      Q => state(2),
      R => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1][2]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_state[1][2]_i_2__0_n_0\,
      I1 => \FSM_sequential_state[1][2]_i_3__2_n_0\,
      O => \FSM_sequential_state_reg[1][2]_i_1__0_n_0\,
      S => state(4)
    );
\FSM_sequential_state_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][3]_i_1__1_n_0\,
      Q => state(3),
      R => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\FSM_sequential_state_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][4]_i_2__1_n_0\,
      Q => state(4),
      R => \FSM_sequential_state[1][4]_i_1__0_n_0\
    );
\code_comma_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(0),
      Q => \code_comma_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_comma_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(1),
      Q => \code_comma_pipe_reg_n_0_[1]\,
      R => '0'
    );
\code_valid_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(0),
      Q => \code_valid_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_valid_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(1),
      Q => \code_valid_pipe_reg_n_0_[1]\,
      R => '0'
    );
\enable_align_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      I3 => state(1),
      I4 => state(0),
      O => \enable_align_i_1__0_n_0\
    );
enable_align_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \enable_align_i_1__0_n_0\,
      Q => mgt_enable_align(0),
      R => '0'
    );
signal_detect_last_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => signal_detect_last,
      R => '0'
    );
\sync_ok[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      O => D(0)
    );
sync_status_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state_reg[1][4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_81 is
  port (
    mgt_enable_align : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1][4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_81 : entity is "sync_state_machine";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_81 is
  signal \FSM_sequential_state[1][0]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_11__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][0]_i_9__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][1]_i_9__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][2]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][3]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1][4]_i_3__2_n_0\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_comma_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \code_valid_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal enable_align_i_1_n_0 : STD_LOGIC;
  signal signal_detect_last : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_11__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_3__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][0]_i_6__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_7__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_8__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][1]_i_9__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_2__2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][2]_i_6__1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1][4]_i_3__2\ : label is "soft_lutpair22";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][0]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][1]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][2]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][3]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1][4]\ : label is "sync_acquired_4a_1:01001,sync_acquired_4:01111,sync_acquired_3a_3:01100,comma_detect_3:00011,comma_detect_2:00010,sync_acquired_4a_3:01010,comma_detect_1:00001,sync_acquired_3a_2:01000,loss_of_sync:00000,sync_acquired_3a_1:01011,sync_acquired_2a_2:00110,sync_acquired_2a_1:01101,sync_acquired_3:00111,sync_acquired_2a_3:01110,sync_acquired_2:00101,sync_acquired_1:00100,sync_acquired_4a_2:10000";
  attribute SOFT_HLUTNM of enable_align_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sync_ok[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sync_status_i_2 : label is "soft_lutpair21";
begin
\FSM_sequential_state[1][0]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CC0000CC00C80"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_state[1][0]_i_12__0_n_0\,
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_10__0_n_0\
    );
\FSM_sequential_state[1][0]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => Q(0),
      O => \FSM_sequential_state[1][0]_i_11__1_n_0\
    );
\FSM_sequential_state[1][0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state[1][0]_i_12__0_n_0\
    );
\FSM_sequential_state[1][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_2__0_n_0\,
      I1 => state(4),
      I2 => \FSM_sequential_state[1][0]_i_3__2_n_0\,
      I3 => \FSM_sequential_state[1][0]_i_4_n_0\,
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => \FSM_sequential_state[1][0]_i_5__2_n_0\,
      O => \FSM_sequential_state[1][0]_i_1__0_n_0\
    );
\FSM_sequential_state[1][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B1"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => \FSM_sequential_state[1][1]_i_8__2_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[1]\,
      I3 => \FSM_sequential_state[1][0]_i_6__1_n_0\,
      I4 => state(2),
      I5 => state(3),
      O => \FSM_sequential_state[1][0]_i_2__0_n_0\
    );
\FSM_sequential_state[1][0]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0535"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_7__2_n_0\,
      I1 => \FSM_sequential_state[1][0]_i_8__2_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      O => \FSM_sequential_state[1][0]_i_3__2_n_0\
    );
\FSM_sequential_state[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333202200000000"
    )
        port map (
      I0 => \FSM_sequential_state[1][0]_i_9__1_n_0\,
      I1 => \FSM_sequential_state[1][0]_i_10__0_n_0\,
      I2 => state(3),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][0]_i_4_n_0\
    );
\FSM_sequential_state[1][0]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FC00000FF800000"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][0]_i_5__2_n_0\
    );
\FSM_sequential_state[1][0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \FSM_sequential_state[1][0]_i_6__1_n_0\
    );
\FSM_sequential_state[1][0]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF3333F33C0000F2"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => state(1),
      I5 => \FSM_sequential_state[1][1]_i_8__2_n_0\,
      O => \FSM_sequential_state[1][0]_i_7__2_n_0\
    );
\FSM_sequential_state[1][0]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD54555555"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => \code_comma_pipe_reg_n_0_[0]\,
      I3 => \code_comma_pipe_reg_n_0_[1]\,
      I4 => Q(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_8__2_n_0\
    );
\FSM_sequential_state[1][0]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFFFFFFF00BB"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[1]\,
      I1 => \FSM_sequential_state[1][0]_i_11__1_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][0]_i_9__1_n_0\
    );
\FSM_sequential_state[1][1]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => state(1),
      I1 => \code_valid_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_10__1_n_0\
    );
\FSM_sequential_state[1][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0D0D0D0D0D0D"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_2__2_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_3__2_n_0\,
      I2 => state(4),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => \FSM_sequential_state[1][1]_i_4__2_n_0\,
      O => \FSM_sequential_state[1][1]_i_1__2_n_0\
    );
\FSM_sequential_state[1][1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFBFAFBFBAFFFF"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(1),
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_sequential_state[1][1]_i_2__2_n_0\
    );
\FSM_sequential_state[1][1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00404400"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      I4 => \code_valid_pipe_reg_n_0_[0]\,
      I5 => \FSM_sequential_state[1][1]_i_5__2_n_0\,
      O => \FSM_sequential_state[1][1]_i_3__2_n_0\
    );
\FSM_sequential_state[1][1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABABBBAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1][1]_i_6__2_n_0\,
      I1 => \FSM_sequential_state[1][1]_i_7__2_n_0\,
      I2 => \code_valid_pipe_reg_n_0_[0]\,
      I3 => state(4),
      I4 => \FSM_sequential_state[1][1]_i_8__2_n_0\,
      I5 => \code_comma_pipe_reg_n_0_[0]\,
      O => \FSM_sequential_state[1][1]_i_4__2_n_0\
    );
\FSM_sequential_state[1][1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFF00"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      I2 => state(3),
      I3 => state(2),
      I4 => \FSM_sequential_state[1][4]_i_3__2_n_0\,
      I5 => \FSM_sequential_state[1][1]_i_9__1_n_0\,
      O => \FSM_sequential_state[1][1]_i_5__2_n_0\
    );
\FSM_sequential_state[1][1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000017"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      I3 => state(4),
      I4 => state(3),
      I5 => \FSM_sequential_state[1][1]_i_10__1_n_0\,
      O => \FSM_sequential_state[1][1]_i_6__2_n_0\
    );
\FSM_sequential_state[1][1]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => state(0),
      O => \FSM_sequential_state[1][1]_i_7__2_n_0\
    );
\FSM_sequential_state[1][1]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][1]_i_8__2_n_0\
    );
\FSM_sequential_state[1][1]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \FSM_sequential_state[1][1]_i_9__1_n_0\
    );
\FSM_sequential_state[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BAFFBA00BA00BA"
    )
        port map (
      I0 => \FSM_sequential_state[1][2]_i_2__2_n_0\,
      I1 => \FSM_sequential_state[1][2]_i_3_n_0\,
      I2 => \FSM_sequential_state[1][2]_i_4__2_n_0\,
      I3 => state(4),
      I4 => \FSM_sequential_state[1][2]_i_5_n_0\,
      I5 => \FSM_sequential_state[1][4]_i_3__2_n_0\,
      O => \FSM_sequential_state[1][2]_i_1_n_0\
    );
\FSM_sequential_state[1][2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0028022A"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => state(3),
      O => \FSM_sequential_state[1][2]_i_2__2_n_0\
    );
\FSM_sequential_state[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C30CC00CC10F070F"
    )
        port map (
      I0 => \code_comma_pipe_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(2),
      I3 => state(1),
      I4 => \code_valid_pipe_reg_n_0_[1]\,
      I5 => state(3),
      O => \FSM_sequential_state[1][2]_i_3_n_0\
    );
\FSM_sequential_state[1][2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAAAAAAAAA"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => state(1),
      I2 => state(3),
      I3 => \code_valid_pipe_reg_n_0_[1]\,
      I4 => state(2),
      I5 => \FSM_sequential_state[1][2]_i_6__1_n_0\,
      O => \FSM_sequential_state[1][2]_i_4__2_n_0\
    );
\FSM_sequential_state[1][2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_sequential_state[1][2]_i_5_n_0\
    );
\FSM_sequential_state[1][2]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(0),
      I1 => \code_comma_pipe_reg_n_0_[0]\,
      I2 => \code_comma_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][2]_i_6__1_n_0\
    );
\FSM_sequential_state[1][3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(4),
      I1 => \FSM_sequential_state[1][3]_i_2__2_n_0\,
      O => \FSM_sequential_state[1][3]_i_1__2_n_0\
    );
\FSM_sequential_state[1][3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3D7CF335F336F57"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[1]\,
      I1 => state(2),
      I2 => state(3),
      I3 => \code_valid_pipe_reg_n_0_[0]\,
      I4 => state(0),
      I5 => state(1),
      O => \FSM_sequential_state[1][3]_i_2__2_n_0\
    );
\FSM_sequential_state[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FF"
    )
        port map (
      I0 => signal_detect_last,
      I1 => Q(0),
      I2 => usrclk_reset,
      I3 => mgt_rxlock(0),
      I4 => mgt_rx_reset(0),
      O => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\FSM_sequential_state[1][4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => state(1),
      I4 => \FSM_sequential_state[1][4]_i_3__2_n_0\,
      I5 => state(4),
      O => \FSM_sequential_state[1][4]_i_2__2_n_0\
    );
\FSM_sequential_state[1][4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \code_valid_pipe_reg_n_0_[0]\,
      I1 => \code_valid_pipe_reg_n_0_[1]\,
      O => \FSM_sequential_state[1][4]_i_3__2_n_0\
    );
\FSM_sequential_state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][0]_i_1__0_n_0\,
      Q => state(0),
      R => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\FSM_sequential_state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][1]_i_1__2_n_0\,
      Q => state(1),
      R => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\FSM_sequential_state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][2]_i_1_n_0\,
      Q => state(2),
      R => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\FSM_sequential_state_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][3]_i_1__2_n_0\,
      Q => state(3),
      R => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\FSM_sequential_state_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \FSM_sequential_state[1][4]_i_2__2_n_0\,
      Q => state(4),
      R => \FSM_sequential_state[1][4]_i_1_n_0\
    );
\code_comma_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(0),
      Q => \code_comma_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_comma_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codecomma(1),
      Q => \code_comma_pipe_reg_n_0_[1]\,
      R => '0'
    );
\code_valid_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(0),
      Q => \code_valid_pipe_reg_n_0_[0]\,
      R => '0'
    );
\code_valid_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => mgt_codevalid(1),
      Q => \code_valid_pipe_reg_n_0_[1]\,
      R => '0'
    );
enable_align_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      I3 => state(1),
      I4 => state(0),
      O => enable_align_i_1_n_0
    );
enable_align_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => enable_align_i_1_n_0,
      Q => mgt_enable_align(0),
      R => '0'
    );
signal_detect_last_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => signal_detect_last,
      R => '0'
    );
\sync_ok[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(4),
      O => D(0)
    );
sync_status_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state(4),
      I1 => state(3),
      I2 => state(2),
      O => \FSM_sequential_state_reg[1][4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tqmsg_capture is
  port (
    q_det : out STD_LOGIC;
    last_qmsg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q_det_reg_0 : in STD_LOGIC;
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[31]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \last_qmsg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \last_qmsg_reg[6]_0\ : in STD_LOGIC;
    txc_filtered : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tqmsg_capture;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tqmsg_capture is
  signal \last_qmsg[6]_i_1_n_0\ : STD_LOGIC;
begin
\last_qmsg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \last_qmsg_reg[6]_0\,
      I1 => txc_filtered(0),
      I2 => txc_filtered(3),
      I3 => txc_filtered(1),
      I4 => txc_filtered(2),
      I5 => \last_qmsg_reg[31]_0\,
      O => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(0),
      Q => last_qmsg(0),
      R => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(2),
      Q => last_qmsg(10),
      R => '0'
    );
\last_qmsg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(3),
      Q => last_qmsg(11),
      R => '0'
    );
\last_qmsg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(4),
      Q => last_qmsg(12),
      R => '0'
    );
\last_qmsg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(5),
      Q => last_qmsg(13),
      R => '0'
    );
\last_qmsg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(6),
      Q => last_qmsg(14),
      R => '0'
    );
\last_qmsg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(7),
      Q => last_qmsg(15),
      R => '0'
    );
\last_qmsg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(8),
      Q => last_qmsg(16),
      R => '0'
    );
\last_qmsg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(9),
      Q => last_qmsg(17),
      R => '0'
    );
\last_qmsg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(10),
      Q => last_qmsg(18),
      R => '0'
    );
\last_qmsg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(11),
      Q => last_qmsg(19),
      R => '0'
    );
\last_qmsg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(1),
      Q => last_qmsg(1),
      R => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(12),
      Q => last_qmsg(20),
      R => '0'
    );
\last_qmsg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(13),
      Q => last_qmsg(21),
      R => '0'
    );
\last_qmsg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(14),
      Q => last_qmsg(22),
      R => '0'
    );
\last_qmsg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(15),
      Q => last_qmsg(23),
      R => '0'
    );
\last_qmsg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(16),
      Q => last_qmsg(24),
      R => '0'
    );
\last_qmsg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(17),
      Q => last_qmsg(25),
      R => '0'
    );
\last_qmsg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(18),
      Q => last_qmsg(26),
      R => '0'
    );
\last_qmsg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(19),
      Q => last_qmsg(27),
      R => '0'
    );
\last_qmsg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(20),
      Q => last_qmsg(28),
      R => '0'
    );
\last_qmsg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(21),
      Q => last_qmsg(29),
      R => '0'
    );
\last_qmsg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(2),
      Q => last_qmsg(2),
      S => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(22),
      Q => last_qmsg(30),
      R => '0'
    );
\last_qmsg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(23),
      Q => last_qmsg(31),
      R => '0'
    );
\last_qmsg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(3),
      Q => last_qmsg(3),
      S => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(4),
      Q => last_qmsg(4),
      S => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(5),
      Q => last_qmsg(5),
      R => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(6),
      Q => last_qmsg(6),
      R => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => \last_qmsg_reg[7]_0\(7),
      Q => last_qmsg(7),
      S => \last_qmsg[6]_i_1_n_0\
    );
\last_qmsg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(0),
      Q => last_qmsg(8),
      R => '0'
    );
\last_qmsg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => \last_qmsg_reg[31]_0\,
      D => D(1),
      Q => last_qmsg(9),
      R => '0'
    );
q_det_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => q_det_reg_0,
      Q => q_det,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter is
  port (
    txc_filtered : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[3]_0\ : out STD_LOGIC;
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txc_out_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_terminate : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter is
  signal \last_qmsg[31]_i_5_n_0\ : STD_LOGIC;
  signal \last_qmsg[31]_i_6_n_0\ : STD_LOGIC;
  signal \last_qmsg[6]_i_3_n_0\ : STD_LOGIC;
  signal \^txc_filtered\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \^txd_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_qmsg[31]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \last_qmsg[6]_i_3\ : label is "soft_lutpair84";
begin
  txc_filtered(0) <= \^txc_filtered\(0);
  \txd_out_reg[7]_0\(7 downto 0) <= \^txd_out_reg[7]_0\(7 downto 0);
\last_qmsg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \last_qmsg_reg[31]\(2),
      I1 => \^txc_filtered\(0),
      I2 => \last_qmsg_reg[31]\(0),
      I3 => \^txd_out_reg[7]_0\(6),
      I4 => \last_qmsg[31]_i_5_n_0\,
      I5 => \last_qmsg[31]_i_6_n_0\,
      O => txc_out_reg_0
    );
\last_qmsg[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(3),
      I1 => \last_qmsg_reg[31]\(1),
      I2 => \^txd_out_reg[7]_0\(7),
      I3 => \^txd_out_reg[7]_0\(4),
      O => \last_qmsg[31]_i_5_n_0\
    );
\last_qmsg[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(2),
      I1 => \^txd_out_reg[7]_0\(0),
      I2 => \^txd_out_reg[7]_0\(5),
      I3 => \^txd_out_reg[7]_0\(1),
      O => \last_qmsg[31]_i_6_n_0\
    );
\last_qmsg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(3),
      I1 => \^txd_out_reg[7]_0\(2),
      I2 => \^txd_out_reg[7]_0\(4),
      I3 => \^txd_out_reg[7]_0\(7),
      I4 => \last_qmsg[6]_i_3_n_0\,
      O => \txd_out_reg[3]_0\
    );
\last_qmsg[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(5),
      I1 => \^txd_out_reg[7]_0\(0),
      I2 => \^txd_out_reg[7]_0\(6),
      I3 => \^txd_out_reg[7]_0\(1),
      O => \last_qmsg[6]_i_3_n_0\
    );
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => \^txc_filtered\(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_72 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[8]\ : in STD_LOGIC;
    \last_qmsg_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_terminate : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_72 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_72 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \^txd_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_qmsg[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \last_qmsg[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \last_qmsg[12]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \last_qmsg[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \last_qmsg[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \last_qmsg[15]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \last_qmsg[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \last_qmsg[9]_i_1\ : label is "soft_lutpair86";
begin
  \txd_out_reg[7]_0\(7 downto 0) <= \^txd_out_reg[7]_0\(7 downto 0);
\last_qmsg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(2),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(2),
      O => D(2)
    );
\last_qmsg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(3),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(3),
      O => D(3)
    );
\last_qmsg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(4),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(4),
      O => D(4)
    );
\last_qmsg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(5),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(5),
      O => D(5)
    );
\last_qmsg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(6),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(6),
      O => D(6)
    );
\last_qmsg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(7),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(7),
      O => D(7)
    );
\last_qmsg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(0),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(0),
      O => D(0)
    );
\last_qmsg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(1),
      I1 => \last_qmsg_reg[8]\,
      I2 => \last_qmsg_reg[15]\(1),
      O => D(1)
    );
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_73 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[16]\ : in STD_LOGIC;
    \last_qmsg_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_terminate : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_73 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_73 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \^txd_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_qmsg[16]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \last_qmsg[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \last_qmsg[18]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \last_qmsg[19]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_qmsg[20]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \last_qmsg[21]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \last_qmsg[22]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \last_qmsg[23]_i_1\ : label is "soft_lutpair89";
begin
  \txd_out_reg[7]_0\(7 downto 0) <= \^txd_out_reg[7]_0\(7 downto 0);
\last_qmsg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(0),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(0),
      O => D(0)
    );
\last_qmsg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(1),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(1),
      O => D(1)
    );
\last_qmsg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(2),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(2),
      O => D(2)
    );
\last_qmsg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(3),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(3),
      O => D(3)
    );
\last_qmsg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(4),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(4),
      O => D(4)
    );
\last_qmsg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(5),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(5),
      O => D(5)
    );
\last_qmsg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(6),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(6),
      O => D(6)
    );
\last_qmsg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(7),
      I1 => \last_qmsg_reg[16]\,
      I2 => \last_qmsg_reg[23]\(7),
      O => D(7)
    );
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_74 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[24]\ : in STD_LOGIC;
    \last_qmsg_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    is_terminate : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_74 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_74 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \^txd_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \last_qmsg[24]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \last_qmsg[25]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \last_qmsg[26]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \last_qmsg[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \last_qmsg[28]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \last_qmsg[29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \last_qmsg[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \last_qmsg[31]_i_2\ : label is "soft_lutpair93";
begin
  \txd_out_reg[7]_0\(7 downto 0) <= \^txd_out_reg[7]_0\(7 downto 0);
\last_qmsg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(0),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(0),
      O => D(0)
    );
\last_qmsg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(1),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(1),
      O => D(1)
    );
\last_qmsg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(2),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(2),
      O => D(2)
    );
\last_qmsg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(3),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(3),
      O => D(3)
    );
\last_qmsg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(4),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(4),
      O => D(4)
    );
\last_qmsg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(5),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(5),
      O => D(5)
    );
\last_qmsg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(6),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(6),
      O => D(6)
    );
\last_qmsg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(7),
      I1 => \last_qmsg_reg[24]\,
      I2 => \last_qmsg_reg[31]\(7),
      O => D(7)
    );
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => is_terminate,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => is_terminate,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_75 is
  port (
    txc_filtered : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[5]_0\ : out STD_LOGIC;
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    \last_qmsg_reg[31]\ : in STD_LOGIC;
    \last_qmsg[31]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_1\ : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_75 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_75 is
  signal \last_qmsg[31]_i_4_n_0\ : STD_LOGIC;
  signal \last_qmsg[31]_i_7_n_0\ : STD_LOGIC;
  signal \^txc_filtered\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \^txd_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  txc_filtered(0) <= \^txc_filtered\(0);
  \txd_out_reg[7]_0\(7 downto 0) <= \^txd_out_reg[7]_0\(7 downto 0);
\last_qmsg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \last_qmsg_reg[31]\,
      I1 => \last_qmsg[31]_i_4_n_0\,
      I2 => \^txd_out_reg[7]_0\(5),
      I3 => \^txd_out_reg[7]_0\(3),
      I4 => \^txd_out_reg[7]_0\(0),
      I5 => \last_qmsg[31]_i_4_0\(1),
      O => \txd_out_reg[5]_0\
    );
\last_qmsg[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(2),
      I1 => \^txd_out_reg[7]_0\(1),
      I2 => \^txc_filtered\(0),
      I3 => \last_qmsg[31]_i_4_0\(0),
      I4 => \last_qmsg[31]_i_7_n_0\,
      O => \last_qmsg[31]_i_4_n_0\
    );
\last_qmsg[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^txd_out_reg[7]_0\(7),
      I1 => \last_qmsg[31]_i_4_0\(2),
      I2 => \^txd_out_reg[7]_0\(4),
      I3 => \^txd_out_reg[7]_0\(6),
      O => \last_qmsg[31]_i_7_n_0\
    );
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => \^txc_filtered\(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \^txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_76 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_1\ : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_76 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_76 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
begin
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_77 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_1\ : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_77 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_77 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
begin
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_78 is
  port (
    txc_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    usrclk : in STD_LOGIC;
    is_invalid_k : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txd_out_reg[0]_1\ : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_78 : entity is "tx_filter";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_78 is
  signal \txd_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[7]_i_1_n_0\ : STD_LOGIC;
begin
txc_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => Q(0),
      Q => txc_out_reg_0(0),
      R => '0'
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF0000"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(0),
      O => \txd_out[0]_i_1_n_0\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(1),
      O => \txd_out[1]_i_1_n_0\
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(2),
      O => \txd_out[2]_i_1_n_0\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(3),
      O => \txd_out[3]_i_1_n_0\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(4),
      O => \txd_out[4]_i_1_n_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(5),
      O => \txd_out[5]_i_1_n_0\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF2A00"
    )
        port map (
      I0 => is_invalid_k(0),
      I1 => \txd_out_reg[0]_0\(0),
      I2 => \txd_out_reg[0]_1\,
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(6),
      O => \txd_out[6]_i_1_n_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => \txd_out_reg[0]_0\(0),
      I1 => \txd_out_reg[0]_1\,
      I2 => is_invalid_k(0),
      I3 => Q(0),
      I4 => \txd_out_reg[7]_1\(7),
      O => \txd_out[7]_i_1_n_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[0]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(0),
      R => '0'
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[1]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(1),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[2]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(2),
      R => '0'
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[3]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(3),
      R => '0'
    );
\txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[4]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(4),
      R => '0'
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[5]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(5),
      R => '0'
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[6]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(6),
      R => '0'
    );
\txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_out[7]_i_1_n_0\,
      Q => \txd_out_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_recoder is
  port (
    \configuration_vector[6]\ : out STD_LOGIC;
    \configuration_vector[6]_0\ : out STD_LOGIC;
    \configuration_vector[4]\ : out STD_LOGIC;
    \configuration_vector[4]_0\ : out STD_LOGIC;
    \configuration_vector[4]_1\ : out STD_LOGIC;
    mgt_txdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_txcharisk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    usrclk : in STD_LOGIC;
    \txd_out_reg[62]_0\ : in STD_LOGIC;
    \txd_out_reg[54]_0\ : in STD_LOGIC;
    \txd_out_reg[46]_0\ : in STD_LOGIC;
    \txd_out_reg[38]_0\ : in STD_LOGIC;
    \txd_out_reg[30]_0\ : in STD_LOGIC;
    \txd_out_reg[22]_0\ : in STD_LOGIC;
    \txd_out_reg[14]_0\ : in STD_LOGIC;
    \txd_out_reg[6]_0\ : in STD_LOGIC;
    \txd_out_reg[59]_0\ : in STD_LOGIC;
    \txd_out_reg[51]_0\ : in STD_LOGIC;
    \txd_out_reg[43]_0\ : in STD_LOGIC;
    \txd_out_reg[35]_0\ : in STD_LOGIC;
    \txd_out_reg[27]_0\ : in STD_LOGIC;
    \txd_out_reg[19]_0\ : in STD_LOGIC;
    \txd_out_reg[11]_0\ : in STD_LOGIC;
    \txd_out_reg[3]_0\ : in STD_LOGIC;
    \txd_out_reg[57]_0\ : in STD_LOGIC;
    \txd_out_reg[49]_0\ : in STD_LOGIC;
    \txd_out_reg[41]_0\ : in STD_LOGIC;
    \txd_out_reg[33]_0\ : in STD_LOGIC;
    \txd_out_reg[25]_0\ : in STD_LOGIC;
    \txd_out_reg[17]_0\ : in STD_LOGIC;
    \txd_out_reg[9]_0\ : in STD_LOGIC;
    \txd_out_reg[1]_0\ : in STD_LOGIC;
    \txd_out_reg[56]_0\ : in STD_LOGIC;
    \txd_out_reg[48]_0\ : in STD_LOGIC;
    \txd_out_reg[32]_0\ : in STD_LOGIC;
    \txd_out_reg[24]_0\ : in STD_LOGIC;
    \txd_out_reg[16]_0\ : in STD_LOGIC;
    \txd_out_reg[8]_0\ : in STD_LOGIC;
    \txd_out_reg[0]_0\ : in STD_LOGIC;
    \txd_out_reg[63]_0\ : in STD_LOGIC;
    \txd_out_reg[63]_1\ : in STD_LOGIC;
    \txd_out_reg[55]_0\ : in STD_LOGIC;
    \txd_out_reg[47]_0\ : in STD_LOGIC;
    \txd_out_reg[39]_0\ : in STD_LOGIC;
    \txd_out_reg[52]_0\ : in STD_LOGIC;
    \txd_out_reg[52]_1\ : in STD_LOGIC;
    \txd_out_reg[50]_0\ : in STD_LOGIC;
    \txd_out_reg[44]_0\ : in STD_LOGIC;
    \txd_out_reg[42]_0\ : in STD_LOGIC;
    \txd_out_reg[36]_0\ : in STD_LOGIC;
    \txd_out_reg[34]_0\ : in STD_LOGIC;
    \txd_out_reg[7]_0\ : in STD_LOGIC;
    \txd_out_reg[31]_0\ : in STD_LOGIC;
    \txd_out_reg[23]_0\ : in STD_LOGIC;
    \txd_out_reg[15]_0\ : in STD_LOGIC;
    \txd_out_reg[7]_1\ : in STD_LOGIC;
    \txd_out_reg[28]_0\ : in STD_LOGIC;
    \txd_out_reg[28]_1\ : in STD_LOGIC;
    \txd_out_reg[26]_0\ : in STD_LOGIC;
    \txd_out_reg[20]_0\ : in STD_LOGIC;
    \txd_out_reg[18]_0\ : in STD_LOGIC;
    \txd_out_reg[12]_0\ : in STD_LOGIC;
    \txd_out_reg[10]_0\ : in STD_LOGIC;
    \txd_out_reg[4]_0\ : in STD_LOGIC;
    \txd_out_reg[2]_0\ : in STD_LOGIC;
    \txc_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_recoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_recoder is
  signal \^configuration_vector[4]_1\ : STD_LOGIC;
  signal \^configuration_vector[6]\ : STD_LOGIC;
  signal txd_out13_out : STD_LOGIC;
  signal \txd_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \txd_out[57]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \txd_out[27]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \txd_out[61]_i_2\ : label is "soft_lutpair99";
begin
  \configuration_vector[4]_1\ <= \^configuration_vector[4]_1\;
  \configuration_vector[6]\ <= \^configuration_vector[6]\;
\txc_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(2),
      I2 => configuration_vector(0),
      O => txd_out13_out
    );
\txc_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(0),
      Q => mgt_txcharisk(0),
      S => txd_out13_out
    );
\txc_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(1),
      Q => mgt_txcharisk(2),
      S => txd_out13_out
    );
\txc_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(2),
      Q => mgt_txcharisk(4),
      S => txd_out13_out
    );
\txc_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(3),
      Q => mgt_txcharisk(6),
      S => txd_out13_out
    );
\txc_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(4),
      Q => mgt_txcharisk(1),
      S => txd_out13_out
    );
\txc_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(5),
      Q => mgt_txcharisk(3),
      S => txd_out13_out
    );
\txc_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(6),
      Q => mgt_txcharisk(5),
      S => txd_out13_out
    );
\txc_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txc_out_reg[7]_0\(7),
      Q => mgt_txcharisk(7),
      S => txd_out13_out
    );
\txd_out[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      I2 => configuration_vector(2),
      O => \configuration_vector[4]\
    );
\txd_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => configuration_vector(2),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      O => \txd_out[56]_i_1_n_0\
    );
\txd_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      I2 => configuration_vector(2),
      O => \txd_out[57]_i_1_n_0\
    );
\txd_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => configuration_vector(2),
      I1 => configuration_vector(0),
      I2 => configuration_vector(1),
      O => \^configuration_vector[6]\
    );
\txd_out[61]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => configuration_vector(2),
      I1 => configuration_vector(1),
      I2 => configuration_vector(0),
      O => \configuration_vector[6]_0\
    );
\txd_out[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      O => \^configuration_vector[4]_1\
    );
\txd_out[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(2),
      O => \configuration_vector[4]_0\
    );
\txd_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[0]_0\,
      Q => mgt_txdata(0),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[10]_0\,
      Q => mgt_txdata(18),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[11]_0\,
      Q => mgt_txdata(19),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[12]_0\,
      Q => mgt_txdata(20),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(1),
      Q => mgt_txdata(21),
      R => '0'
    );
\txd_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[14]_0\,
      Q => mgt_txdata(22),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[15]_0\,
      Q => mgt_txdata(23),
      S => \txd_out_reg[7]_0\
    );
\txd_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[16]_0\,
      Q => mgt_txdata(32),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[17]_0\,
      Q => mgt_txdata(33),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[18]_0\,
      Q => mgt_txdata(34),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[19]_0\,
      Q => mgt_txdata(35),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[1]_0\,
      Q => mgt_txdata(1),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[20]_0\,
      Q => mgt_txdata(36),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(2),
      Q => mgt_txdata(37),
      R => '0'
    );
\txd_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[22]_0\,
      Q => mgt_txdata(38),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[23]_0\,
      Q => mgt_txdata(39),
      S => \txd_out_reg[7]_0\
    );
\txd_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[24]_0\,
      Q => mgt_txdata(48),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[25]_0\,
      Q => mgt_txdata(49),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[26]_0\,
      Q => mgt_txdata(50),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[27]_0\,
      Q => mgt_txdata(51),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[28]_1\,
      Q => mgt_txdata(52),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(3),
      Q => mgt_txdata(53),
      R => '0'
    );
\txd_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[2]_0\,
      Q => mgt_txdata(2),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[30]_0\,
      Q => mgt_txdata(54),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[31]_0\,
      Q => mgt_txdata(55),
      S => \txd_out_reg[7]_0\
    );
\txd_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[32]_0\,
      Q => mgt_txdata(8),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[33]_0\,
      Q => mgt_txdata(9),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[34]_0\,
      Q => mgt_txdata(10),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[35]_0\,
      Q => mgt_txdata(11),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[36]_0\,
      Q => mgt_txdata(12),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(4),
      Q => mgt_txdata(13),
      R => '0'
    );
\txd_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[38]_0\,
      Q => mgt_txdata(14),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[39]_0\,
      Q => mgt_txdata(15),
      S => \txd_out_reg[63]_0\
    );
\txd_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[3]_0\,
      Q => mgt_txdata(3),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(5),
      Q => mgt_txdata(24),
      R => '0'
    );
\txd_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[41]_0\,
      Q => mgt_txdata(25),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[42]_0\,
      Q => mgt_txdata(26),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[43]_0\,
      Q => mgt_txdata(27),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[44]_0\,
      Q => mgt_txdata(28),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(6),
      Q => mgt_txdata(29),
      R => '0'
    );
\txd_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[46]_0\,
      Q => mgt_txdata(30),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[47]_0\,
      Q => mgt_txdata(31),
      S => \txd_out_reg[63]_0\
    );
\txd_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[48]_0\,
      Q => mgt_txdata(40),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[49]_0\,
      Q => mgt_txdata(41),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[4]_0\,
      Q => mgt_txdata(4),
      S => \txd_out_reg[28]_0\
    );
\txd_out_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[50]_0\,
      Q => mgt_txdata(42),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[51]_0\,
      Q => mgt_txdata(43),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[52]_1\,
      Q => mgt_txdata(44),
      S => \txd_out_reg[52]_0\
    );
\txd_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(7),
      Q => mgt_txdata(45),
      R => '0'
    );
\txd_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[54]_0\,
      Q => mgt_txdata(46),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[55]_0\,
      Q => mgt_txdata(47),
      S => \txd_out_reg[63]_0\
    );
\txd_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[56]_0\,
      Q => mgt_txdata(56),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[57]_0\,
      Q => mgt_txdata(57),
      R => \txd_out[57]_i_1_n_0\
    );
\txd_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(8),
      Q => mgt_txdata(58),
      R => '0'
    );
\txd_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[59]_0\,
      Q => mgt_txdata(59),
      R => \^configuration_vector[6]\
    );
\txd_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(0),
      Q => mgt_txdata(5),
      R => '0'
    );
\txd_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(9),
      Q => mgt_txdata(60),
      R => '0'
    );
\txd_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => D(10),
      Q => mgt_txdata(61),
      R => '0'
    );
\txd_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[62]_0\,
      Q => mgt_txdata(62),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[63]_1\,
      Q => mgt_txdata(63),
      S => \txd_out_reg[63]_0\
    );
\txd_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[6]_0\,
      Q => mgt_txdata(6),
      R => \^configuration_vector[4]_1\
    );
\txd_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[7]_1\,
      Q => mgt_txdata(7),
      S => \txd_out_reg[7]_0\
    );
\txd_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[8]_0\,
      Q => mgt_txdata(16),
      R => \txd_out[56]_i_1_n_0\
    );
\txd_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_out_reg[9]_0\,
      Q => mgt_txdata(17),
      R => \txd_out[57]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_state_machine is
  port (
    \state_reg[1][2]_0\ : out STD_LOGIC;
    next_ifg_is_a_reg_0 : out STD_LOGIC;
    \last_qmsg_reg[6]\ : out STD_LOGIC;
    \last_qmsg_reg[14]\ : out STD_LOGIC;
    \last_qmsg_reg[22]\ : out STD_LOGIC;
    \last_qmsg_reg[30]\ : out STD_LOGIC;
    \last_qmsg_reg[6]_0\ : out STD_LOGIC;
    \last_qmsg_reg[14]_0\ : out STD_LOGIC;
    \last_qmsg_reg[22]_0\ : out STD_LOGIC;
    \last_qmsg_reg[30]_0\ : out STD_LOGIC;
    \configuration_vector[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \state_reg[0][0]_0\ : out STD_LOGIC;
    \last_qmsg_reg[27]\ : out STD_LOGIC;
    \state_reg[0][2]_0\ : out STD_LOGIC;
    \last_qmsg_reg[24]\ : out STD_LOGIC;
    \last_qmsg_reg[19]\ : out STD_LOGIC;
    \state_reg[0][2]_1\ : out STD_LOGIC;
    \last_qmsg_reg[16]\ : out STD_LOGIC;
    \last_qmsg_reg[11]\ : out STD_LOGIC;
    \state_reg[0][2]_2\ : out STD_LOGIC;
    \last_qmsg_reg[8]\ : out STD_LOGIC;
    \last_qmsg_reg[3]\ : out STD_LOGIC;
    \state_reg[0][2]_3\ : out STD_LOGIC;
    \last_qmsg_reg[0]\ : out STD_LOGIC;
    \last_qmsg_reg[0]_0\ : out STD_LOGIC;
    \state_reg[1][2]_1\ : out STD_LOGIC;
    \last_qmsg_reg[3]_0\ : out STD_LOGIC;
    \state_reg[1][2]_2\ : out STD_LOGIC;
    \last_qmsg_reg[16]_0\ : out STD_LOGIC;
    \state_reg[1][2]_3\ : out STD_LOGIC;
    \last_qmsg_reg[24]_0\ : out STD_LOGIC;
    \state_reg[1][2]_4\ : out STD_LOGIC;
    \last_qmsg_reg[19]_0\ : out STD_LOGIC;
    \last_qmsg_reg[11]_0\ : out STD_LOGIC;
    \last_qmsg_reg[27]_0\ : out STD_LOGIC;
    \state_reg[0][0]_1\ : out STD_LOGIC;
    usrclk_reset_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0][0]_2\ : out STD_LOGIC;
    \last_qmsg_reg[29]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \configuration_vector[4]\ : out STD_LOGIC;
    \state_reg[0][2]_4\ : out STD_LOGIC;
    \state_reg[0][2]_5\ : out STD_LOGIC;
    \state_reg[0][2]_6\ : out STD_LOGIC;
    \state_reg[0][2]_7\ : out STD_LOGIC;
    \state_reg[1][2]_5\ : out STD_LOGIC;
    \state_reg[1][1]_0\ : out STD_LOGIC;
    \state_reg[1][2]_6\ : out STD_LOGIC;
    \state_reg[1][2]_7\ : out STD_LOGIC;
    \state_reg[1][2]_8\ : out STD_LOGIC;
    \state_reg[1][2]_9\ : out STD_LOGIC;
    \tx_is_q_reg[1]\ : out STD_LOGIC;
    \state_reg[1][0]_0\ : out STD_LOGIC;
    \state_reg[1][2]_10\ : out STD_LOGIC;
    \state_reg[1][2]_11\ : out STD_LOGIC;
    \state_reg[1][2]_12\ : out STD_LOGIC;
    \state_reg[1][2]_13\ : out STD_LOGIC;
    \state_reg[1][2]_14\ : out STD_LOGIC;
    \state_reg[1][2]_15\ : out STD_LOGIC;
    \state_reg[0][2]_8\ : out STD_LOGIC;
    \state_reg[0][2]_9\ : out STD_LOGIC;
    \state_reg[0][2]_10\ : out STD_LOGIC;
    \state_reg[0][2]_11\ : out STD_LOGIC;
    \state_reg[0][2]_12\ : out STD_LOGIC;
    \state_reg[0][2]_13\ : out STD_LOGIC;
    \state_reg[0][2]_14\ : out STD_LOGIC;
    \state_reg[0][2]_15\ : out STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    usrclk : in STD_LOGIC;
    \txd_out_reg[38]\ : in STD_LOGIC;
    last_qmsg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    txd_filtered : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data1__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    q_det : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \state_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txc_filtered : in STD_LOGIC_VECTOR ( 7 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \txd_out_reg[27]\ : in STD_LOGIC;
    \txd_out_reg[24]\ : in STD_LOGIC;
    \txd_out_reg[5]\ : in STD_LOGIC;
    q_det_reg : in STD_LOGIC;
    \state_reg[0][0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1][0]_2\ : in STD_LOGIC;
    \state_reg[1][0]_3\ : in STD_LOGIC;
    \state_reg[0][0]_4\ : in STD_LOGIC;
    \state_reg[1][1]_1\ : in STD_LOGIC;
    \state_reg[1][1]_2\ : in STD_LOGIC;
    \state_reg[1][1]_3\ : in STD_LOGIC;
    extra_a : in STD_LOGIC;
    \count_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \txd_out_reg[40]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_state_machine;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_state_machine is
  signal \get_next_state[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal next_ifg_is_a_i_1_n_0 : STD_LOGIC;
  signal next_ifg_is_a_i_2_n_0 : STD_LOGIC;
  signal next_ifg_is_a_i_3_n_0 : STD_LOGIC;
  signal \^next_ifg_is_a_reg_0\ : STD_LOGIC;
  signal \state[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \state[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \state[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \state[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \state[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \state[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \state[1][0]_i_4_n_0\ : STD_LOGIC;
  signal \state[1][0]_i_6_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_4_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_5_n_0\ : STD_LOGIC;
  signal \state[1][1]_i_7_n_0\ : STD_LOGIC;
  signal \state[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \state[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \^state_reg[1][1]_0\ : STD_LOGIC;
  signal \^state_reg[1][2]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \state_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \state_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \state_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \txc_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \txc_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \txc_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \txd_out[40]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0][0]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \state[0][1]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \state[1][0]_i_6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \state[1][1]_i_5\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \state[1][1]_i_7\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \state[1][2]_i_2\ : label is "soft_lutpair107";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0][0]\ : label is "one-hot";
  attribute FSM_ENCODING of \state_reg[0][1]\ : label is "one-hot";
  attribute FSM_ENCODING of \state_reg[0][2]\ : label is "one-hot";
  attribute FSM_ENCODING of \state_reg[1][0]\ : label is "one-hot";
  attribute FSM_ENCODING of \state_reg[1][1]\ : label is "one-hot";
  attribute FSM_ENCODING of \state_reg[1][2]\ : label is "one-hot";
  attribute SOFT_HLUTNM of \txc_out[3]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \txc_out[3]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txd_out[17]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \txd_out[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \txd_out[40]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txd_out[40]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \txd_out[41]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \txd_out[49]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \txd_out[57]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \txd_out[63]_i_2\ : label is "soft_lutpair100";
begin
  next_ifg_is_a_reg_0 <= \^next_ifg_is_a_reg_0\;
  \state_reg[1][1]_0\ <= \^state_reg[1][1]_0\;
  \state_reg[1][2]_0\ <= \^state_reg[1][2]_0\;
\count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEF20AA2020"
    )
        port map (
      I0 => \count_reg[1]\(0),
      I1 => \state_reg_n_0_[0][0]\,
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \count_reg[1]_0\(0),
      O => D(0)
    );
\count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020EFAAEFEF"
    )
        port map (
      I0 => \count_reg[1]\(1),
      I1 => \state_reg_n_0_[0][0]\,
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \count_reg[1]_0\(1),
      O => D(1)
    );
extra_a_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5504000055045504"
    )
        port map (
      I0 => usrclk_reset,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[0][0]\,
      I3 => extra_a,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => usrclk_reset_reg
    );
next_ifg_is_a_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => next_ifg_is_a_i_2_n_0,
      I1 => next_ifg_is_a_i_3_n_0,
      I2 => \^next_ifg_is_a_reg_0\,
      O => next_ifg_is_a_i_1_n_0
    );
next_ifg_is_a_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101010101FF"
    )
        port map (
      I0 => \state_reg_n_0_[0][1]\,
      I1 => \state_reg_n_0_[0][2]\,
      I2 => \state_reg_n_0_[0][0]\,
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => next_ifg_is_a_i_2_n_0
    );
next_ifg_is_a_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[0][0]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \^state_reg[1][2]_0\,
      O => next_ifg_is_a_i_3_n_0
    );
next_ifg_is_a_reg: unisim.vcomponents.FDSE
     port map (
      C => usrclk,
      CE => '1',
      D => next_ifg_is_a_i_1_n_0,
      Q => \^next_ifg_is_a_reg_0\,
      S => usrclk_reset
    );
\prbs[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state_reg_n_0_[0][0]\,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[1][0]\,
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[0][0]_2\
    );
q_det_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07770000"
    )
        port map (
      I0 => \state_reg_n_0_[0][0]\,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[1][0]\,
      I3 => \state_reg_n_0_[1][1]\,
      I4 => q_det,
      I5 => q_det_reg,
      O => \state_reg[0][0]_1\
    );
\state[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAEAAAEAFFFF"
    )
        port map (
      I0 => \state[0][0]_i_2_n_0\,
      I1 => \state_reg[0][0]_4\,
      I2 => \state[0][0]_i_4_n_0\,
      I3 => \state_reg[0][0]_3\(1),
      I4 => \state_reg[1][0]_1\(0),
      I5 => Q(0),
      O => \state[0][0]_i_1_n_0\
    );
\state[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33000000F3FA0000"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg[0][0]_3\(1),
      I2 => q_det,
      I3 => \^state_reg[1][2]_0\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \state_reg_n_0_[1][0]\,
      O => \state[0][0]_i_2_n_0\
    );
\state[0][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      O => \state[0][0]_i_4_n_0\
    );
\state[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAA00000000"
    )
        port map (
      I0 => \state[0][1]_i_2_n_0\,
      I1 => \^state_reg[1][2]_0\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => q_det,
      I5 => \state[0][2]_i_2_n_0\,
      O => \state[0][1]_i_1_n_0\
    );
\state[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D500D500FF2EFF2A"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state[0][1]_i_3_n_0\,
      I4 => \^next_ifg_is_a_reg_0\,
      I5 => \state_reg[0][0]_4\,
      O => \state[0][1]_i_2_n_0\
    );
\state[0][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \state_reg_n_0_[1][0]\,
      I1 => \state_reg_n_0_[1][1]\,
      I2 => q_det,
      I3 => Q(0),
      O => \state[0][1]_i_3_n_0\
    );
\state[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBFB00000000"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => q_det,
      I4 => Q(0),
      I5 => \state[0][2]_i_2_n_0\,
      O => \state[0][2]_i_1_n_0\
    );
\state[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => usrclk_reset,
      I1 => \state_reg[1][0]_1\(0),
      I2 => Q(0),
      O => \state[0][2]_i_2_n_0\
    );
\state[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF11111FFF1FFF1"
    )
        port map (
      I0 => \state_reg[1][0]_1\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \state_reg[1][0]_1\(0),
      I4 => \state[1][0]_i_2_n_0\,
      I5 => \state[1][0]_i_3_n_0\,
      O => \get_next_state[1]_0\(0)
    );
\state[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000033332222"
    )
        port map (
      I0 => Q(1),
      I1 => \state[1][0]_i_4_n_0\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg[0][0]_4\,
      I4 => q_det,
      I5 => \^state_reg[1][2]_0\,
      O => \state[1][0]_i_2_n_0\
    );
\state[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAFFEFFFEF"
    )
        port map (
      I0 => \state_reg[0][0]_3\(0),
      I1 => \state_reg_n_0_[1][1]\,
      I2 => \^state_reg[1][2]_0\,
      I3 => \state_reg[1][0]_2\,
      I4 => \state[1][0]_i_6_n_0\,
      I5 => \state_reg[1][0]_3\,
      O => \state[1][0]_i_3_n_0\
    );
\state[1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAFFFFFF"
    )
        port map (
      I0 => \state_reg[1][0]_2\,
      I1 => \state_reg_n_0_[0][0]\,
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \^next_ifg_is_a_reg_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => \state[1][0]_i_4_n_0\
    );
\state[1][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14141404"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => q_det,
      I4 => Q(0),
      O => \state[1][0]_i_6_n_0\
    );
\state[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888A8AA"
    )
        port map (
      I0 => \state_reg[1][1]_1\,
      I1 => \state[1][1]_i_3_n_0\,
      I2 => \state[1][1]_i_4_n_0\,
      I3 => \state[1][1]_i_5_n_0\,
      I4 => \state_reg[1][1]_2\,
      I5 => \state[1][1]_i_7_n_0\,
      O => \state[1][1]_i_1_n_0\
    );
\state[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1111111F111F11"
    )
        port map (
      I0 => \state_reg[1][0]_1\(0),
      I1 => Q(0),
      I2 => \state_reg[1][1]_3\,
      I3 => \state[1][1]_i_7_n_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => q_det,
      O => \state[1][1]_i_3_n_0\
    );
\state[1][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333AAAAAAABBBBB"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg[1][1]_3\,
      I2 => Q(0),
      I3 => q_det,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \state_reg_n_0_[1][0]\,
      O => \state[1][1]_i_4_n_0\
    );
\state[1][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \state[1][0]_i_4_n_0\,
      I1 => Q(1),
      I2 => \state_reg[1][0]_1\(1),
      I3 => q_det,
      O => \state[1][1]_i_5_n_0\
    );
\state[1][1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1][1]\,
      I1 => \^state_reg[1][2]_0\,
      O => \state[1][1]_i_7_n_0\
    );
\state[1][1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => \state_reg[1][0]_1\(1),
      O => \tx_is_q_reg[1]\
    );
\state[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022200000"
    )
        port map (
      I0 => \state[1][2]_i_2_n_0\,
      I1 => usrclk_reset,
      I2 => \state_reg[1][0]_1\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \state_reg[1][0]_1\(1),
      O => \state[1][2]_i_1_n_0\
    );
\state[1][2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \state[1][0]_i_4_n_0\,
      I1 => Q(1),
      I2 => q_det,
      I3 => \^state_reg[1][2]_0\,
      O => \state[1][2]_i_2_n_0\
    );
\state_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[0][0]_i_1_n_0\,
      Q => \state_reg_n_0_[0][0]\,
      R => usrclk_reset
    );
\state_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[0][1]_i_1_n_0\,
      Q => \state_reg_n_0_[0][1]\,
      R => '0'
    );
\state_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[0][2]_i_1_n_0\,
      Q => \state_reg_n_0_[0][2]\,
      R => '0'
    );
\state_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \get_next_state[1]_0\(0),
      Q => \state_reg_n_0_[1][0]\,
      R => usrclk_reset
    );
\state_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[1][1]_i_1_n_0\,
      Q => \state_reg_n_0_[1][1]\,
      R => '0'
    );
\state_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \state[1][2]_i_1_n_0\,
      Q => \^state_reg[1][2]_0\,
      R => '0'
    );
\txc_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAAFCFC"
    )
        port map (
      I0 => configuration_vector(2),
      I1 => \txc_out[3]_i_2_n_0\,
      I2 => txc_filtered(0),
      I3 => configuration_vector(1),
      I4 => configuration_vector(0),
      O => \configuration_vector[5]\(0)
    );
\txc_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2EFF2E2E2E002E"
    )
        port map (
      I0 => txc_filtered(1),
      I1 => \txc_out[3]_i_2_n_0\,
      I2 => \txc_out[3]_i_3_n_0\,
      I3 => configuration_vector(0),
      I4 => configuration_vector(1),
      I5 => configuration_vector(2),
      O => \configuration_vector[5]\(1)
    );
\txc_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2EFF2E2E2E002E"
    )
        port map (
      I0 => txc_filtered(2),
      I1 => \txc_out[3]_i_2_n_0\,
      I2 => \txc_out[3]_i_3_n_0\,
      I3 => configuration_vector(0),
      I4 => configuration_vector(1),
      I5 => configuration_vector(2),
      O => \configuration_vector[5]\(2)
    );
\txc_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2EFF2E2E2E002E"
    )
        port map (
      I0 => txc_filtered(3),
      I1 => \txc_out[3]_i_2_n_0\,
      I2 => \txc_out[3]_i_3_n_0\,
      I3 => configuration_vector(0),
      I4 => configuration_vector(1),
      I5 => configuration_vector(2),
      O => \configuration_vector[5]\(3)
    );
\txc_out[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[0][0]\,
      O => \txc_out[3]_i_2_n_0\
    );
\txc_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0][1]\,
      I1 => \state_reg_n_0_[0][0]\,
      O => \txc_out[3]_i_3_n_0\
    );
\txc_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAAFCFC"
    )
        port map (
      I0 => configuration_vector(2),
      I1 => \txd_out[40]_i_3_n_0\,
      I2 => txc_filtered(4),
      I3 => configuration_vector(1),
      I4 => configuration_vector(0),
      O => \configuration_vector[5]\(4)
    );
\txc_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FBFBFBFB"
    )
        port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(0),
      I2 => configuration_vector(2),
      I3 => txc_filtered(5),
      I4 => \txd_out[40]_i_3_n_0\,
      I5 => \txc_out[7]_i_3_n_0\,
      O => \configuration_vector[5]\(5)
    );
\txc_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FBFBFBFB"
    )
        port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(0),
      I2 => configuration_vector(2),
      I3 => txc_filtered(6),
      I4 => \txd_out[40]_i_3_n_0\,
      I5 => \txc_out[7]_i_3_n_0\,
      O => \configuration_vector[5]\(6)
    );
\txc_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB00FBFBFBFB"
    )
        port map (
      I0 => configuration_vector(1),
      I1 => configuration_vector(0),
      I2 => configuration_vector(2),
      I3 => txc_filtered(7),
      I4 => \txd_out[40]_i_3_n_0\,
      I5 => \txc_out[7]_i_3_n_0\,
      O => \configuration_vector[5]\(7)
    );
\txc_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFDF0000"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      I2 => configuration_vector(2),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \txc_out[7]_i_3_n_0\
    );
\txd_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCFCCCCCCCCC"
    )
        port map (
      I0 => last_qmsg(0),
      I1 => \txd_out_reg[24]\,
      I2 => txd_filtered(0),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[0]\
    );
\txd_out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(2),
      I2 => last_qmsg(10),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_13\
    );
\txd_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFF3FFFFFFFF"
    )
        port map (
      I0 => last_qmsg(11),
      I1 => \txd_out_reg[27]\,
      I2 => data1(3),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[11]\
    );
\txd_out[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(4),
      I2 => last_qmsg(12),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_12\
    );
\txd_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFF33BBFFF3FF"
    )
        port map (
      I0 => last_qmsg(13),
      I1 => \txd_out_reg[5]\,
      I2 => data1(5),
      I3 => \state_reg_n_0_[0][0]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][2]\,
      O => \last_qmsg_reg[29]\(1)
    );
\txd_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAFAFFFFAAAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(14),
      I2 => data1(6),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[14]_0\
    );
\txd_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(7),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(15),
      O => \state_reg[0][2]_6\
    );
\txd_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCFCCCCCCCCC"
    )
        port map (
      I0 => last_qmsg(16),
      I1 => \txd_out_reg[24]\,
      I2 => data1(8),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[16]\
    );
\txd_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(9),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(17),
      O => \state_reg[0][2]_1\
    );
\txd_out[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(10),
      I2 => last_qmsg(18),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_11\
    );
\txd_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFF3FFFFFFFF"
    )
        port map (
      I0 => last_qmsg(19),
      I1 => \txd_out_reg[27]\,
      I2 => data1(11),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[19]\
    );
\txd_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => txd_filtered(1),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(1),
      O => \state_reg[0][2]_3\
    );
\txd_out[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(12),
      I2 => last_qmsg(20),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_10\
    );
\txd_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFF33BBFFF3FF"
    )
        port map (
      I0 => last_qmsg(21),
      I1 => \txd_out_reg[5]\,
      I2 => data1(13),
      I3 => \state_reg_n_0_[0][0]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][2]\,
      O => \last_qmsg_reg[29]\(2)
    );
\txd_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAFAFFFFAAAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(22),
      I2 => data1(14),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[22]_0\
    );
\txd_out[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(15),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(23),
      O => \state_reg[0][2]_4\
    );
\txd_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCFCCCCCCCCC"
    )
        port map (
      I0 => last_qmsg(24),
      I1 => \txd_out_reg[24]\,
      I2 => data1(16),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[24]\
    );
\txd_out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(17),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(25),
      O => \state_reg[0][2]_0\
    );
\txd_out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(18),
      I2 => last_qmsg(26),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_9\
    );
\txd_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFF3FFFFFFFF"
    )
        port map (
      I0 => last_qmsg(27),
      I1 => \txd_out_reg[27]\,
      I2 => data1(19),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[27]\
    );
\txd_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFFFFFFFF"
    )
        port map (
      I0 => configuration_vector(0),
      I1 => configuration_vector(1),
      I2 => configuration_vector(2),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \configuration_vector[4]\
    );
\txd_out[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(20),
      I2 => last_qmsg(28),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_8\
    );
\txd_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFF33BBFFF3FF"
    )
        port map (
      I0 => last_qmsg(29),
      I1 => \txd_out_reg[5]\,
      I2 => data1(21),
      I3 => \state_reg_n_0_[0][0]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][2]\,
      O => \last_qmsg_reg[29]\(3)
    );
\txd_out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => txd_filtered(2),
      I2 => last_qmsg(2),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_15\
    );
\txd_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAFAFFFFAAAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(30),
      I2 => data1(22),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[30]_0\
    );
\txd_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2121FF21FF21FF21"
    )
        port map (
      I0 => \state_reg_n_0_[0][0]\,
      I1 => \state_reg_n_0_[0][1]\,
      I2 => \state_reg_n_0_[0][2]\,
      I3 => configuration_vector(0),
      I4 => configuration_vector(1),
      I5 => configuration_vector(2),
      O => \state_reg[0][0]_0\
    );
\txd_out[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(23),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(31),
      O => \state_reg[0][2]_7\
    );
\txd_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEEFCCCCC"
    )
        port map (
      I0 => last_qmsg(0),
      I1 => \txd_out_reg[24]\,
      I2 => txd_filtered(8),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[0]_0\
    );
\txd_out[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => txd_filtered(9),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(1),
      O => \state_reg[1][2]_1\
    );
\txd_out[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => txd_filtered(10),
      I2 => last_qmsg(2),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_15\
    );
\txd_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFFBBF3FFFF"
    )
        port map (
      I0 => last_qmsg(3),
      I1 => \txd_out_reg[27]\,
      I2 => txd_filtered(11),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[3]_0\
    );
\txd_out[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => txd_filtered(12),
      I2 => last_qmsg(4),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_14\
    );
\txd_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFFFF333FF"
    )
        port map (
      I0 => last_qmsg(5),
      I1 => \txd_out_reg[5]\,
      I2 => txd_filtered(13),
      I3 => \^state_reg[1][2]_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => \last_qmsg_reg[29]\(4)
    );
\txd_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFFAAEEFAFFAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(6),
      I2 => txd_filtered(14),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[6]\
    );
\txd_out[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => txd_filtered(15),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(7),
      O => \state_reg[1][2]_5\
    );
\txd_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFF3FFFFFFFF"
    )
        port map (
      I0 => last_qmsg(3),
      I1 => \txd_out_reg[27]\,
      I2 => txd_filtered(3),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[3]\
    );
\txd_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \txd_out_reg[40]\,
      I1 => \^state_reg[1][1]_0\,
      I2 => last_qmsg(8),
      I3 => \txd_out[40]_i_3_n_0\,
      I4 => \data1__0\(0),
      I5 => \txd_out_reg[27]\,
      O => \last_qmsg_reg[29]\(5)
    );
\txd_out[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1][1]\,
      I1 => \state_reg_n_0_[1][0]\,
      O => \^state_reg[1][1]_0\
    );
\txd_out[40]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state_reg_n_0_[1][1]\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \^state_reg[1][2]_0\,
      O => \txd_out[40]_i_3_n_0\
    );
\txd_out[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(1),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(9),
      O => \state_reg[1][2]_2\
    );
\txd_out[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(2),
      I2 => last_qmsg(10),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_13\
    );
\txd_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFFBBF3FFFF"
    )
        port map (
      I0 => last_qmsg(11),
      I1 => \txd_out_reg[5]\,
      I2 => \data1__0\(3),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[11]_0\
    );
\txd_out[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(4),
      I2 => last_qmsg(12),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_12\
    );
\txd_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFFFF333FF"
    )
        port map (
      I0 => last_qmsg(13),
      I1 => \txd_out_reg[5]\,
      I2 => \data1__0\(5),
      I3 => \^state_reg[1][2]_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => \last_qmsg_reg[29]\(6)
    );
\txd_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFFAAEEFAFFAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(14),
      I2 => \data1__0\(6),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[14]\
    );
\txd_out[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(7),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(15),
      O => \state_reg[1][2]_6\
    );
\txd_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEEFCCCCC"
    )
        port map (
      I0 => last_qmsg(16),
      I1 => \txd_out_reg[24]\,
      I2 => \data1__0\(8),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[16]_0\
    );
\txd_out[49]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(9),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(17),
      O => \state_reg[1][2]_3\
    );
\txd_out[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => txd_filtered(4),
      I2 => last_qmsg(4),
      I3 => \state_reg_n_0_[0][1]\,
      O => \state_reg[0][2]_14\
    );
\txd_out[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(10),
      I2 => last_qmsg(18),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_11\
    );
\txd_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFCFFFFFFFFFF"
    )
        port map (
      I0 => last_qmsg(19),
      I1 => \data1__0\(11),
      I2 => \^state_reg[1][2]_0\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \state_reg_n_0_[1][1]\,
      I5 => \txd_out_reg[5]\,
      O => \last_qmsg_reg[19]_0\
    );
\txd_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3BFFFFFF3B3B3B3B"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \state_reg_n_0_[1][0]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => configuration_vector(2),
      I4 => configuration_vector(1),
      I5 => configuration_vector(0),
      O => \state_reg[1][2]_8\
    );
\txd_out[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F044"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(12),
      I2 => last_qmsg(20),
      I3 => \state_reg_n_0_[1][1]\,
      O => \state_reg[1][2]_10\
    );
\txd_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFFFF333FF"
    )
        port map (
      I0 => last_qmsg(21),
      I1 => \txd_out_reg[5]\,
      I2 => \data1__0\(13),
      I3 => \^state_reg[1][2]_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => \last_qmsg_reg[29]\(7)
    );
\txd_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFFAAEEFAFFAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(22),
      I2 => \data1__0\(14),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[22]\
    );
\txd_out[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(15),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(23),
      O => \state_reg[1][2]_7\
    );
\txd_out[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEEFCCCCC"
    )
        port map (
      I0 => last_qmsg(24),
      I1 => \txd_out_reg[24]\,
      I2 => \data1__0\(16),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[24]_0\
    );
\txd_out[57]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(17),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(25),
      O => \state_reg[1][2]_4\
    );
\txd_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAFCFFFFFFFFF"
    )
        port map (
      I0 => last_qmsg(26),
      I1 => \^state_reg[1][2]_0\,
      I2 => \state_reg_n_0_[1][0]\,
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \data1__0\(18),
      I5 => \txd_out_reg[5]\,
      O => \last_qmsg_reg[29]\(8)
    );
\txd_out[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFFFFBBF3FFFF"
    )
        port map (
      I0 => last_qmsg(27),
      I1 => \txd_out_reg[5]\,
      I2 => \data1__0\(19),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[27]_0\
    );
\txd_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFFF33BBFFF3FF"
    )
        port map (
      I0 => last_qmsg(5),
      I1 => \txd_out_reg[5]\,
      I2 => txd_filtered(5),
      I3 => \state_reg_n_0_[0][0]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][2]\,
      O => \last_qmsg_reg[29]\(0)
    );
\txd_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFFFB3FF"
    )
        port map (
      I0 => last_qmsg(28),
      I1 => \txd_out_reg[5]\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => \^state_reg[1][2]_0\,
      I5 => \data1__0\(20),
      O => \last_qmsg_reg[29]\(9)
    );
\txd_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFFFFFF333FF"
    )
        port map (
      I0 => last_qmsg(29),
      I1 => \txd_out_reg[5]\,
      I2 => \data1__0\(21),
      I3 => \^state_reg[1][2]_0\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \state_reg_n_0_[1][1]\,
      O => \last_qmsg_reg[29]\(10)
    );
\txd_out[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAAFFAAEEFAFFAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(30),
      I2 => \data1__0\(22),
      I3 => \state_reg_n_0_[1][1]\,
      I4 => \state_reg_n_0_[1][0]\,
      I5 => \^state_reg[1][2]_0\,
      O => \last_qmsg_reg[30]\
    );
\txd_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909FF09FF09FF09"
    )
        port map (
      I0 => \state_reg_n_0_[1][0]\,
      I1 => \^state_reg[1][2]_0\,
      I2 => \state_reg_n_0_[1][1]\,
      I3 => configuration_vector(0),
      I4 => configuration_vector(1),
      I5 => configuration_vector(2),
      O => \state_reg[1][0]_0\
    );
\txd_out[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \^state_reg[1][2]_0\,
      I1 => \data1__0\(23),
      I2 => \state_reg_n_0_[1][1]\,
      I3 => \state_reg_n_0_[1][0]\,
      I4 => last_qmsg(31),
      O => \state_reg[1][2]_9\
    );
\txd_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAAFAFFFFAAAA"
    )
        port map (
      I0 => \txd_out_reg[38]\,
      I1 => last_qmsg(6),
      I2 => txd_filtered(6),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[6]_0\
    );
\txd_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4040404"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => txd_filtered(7),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(7),
      O => \state_reg[0][2]_5\
    );
\txd_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCFCCCCCCCCC"
    )
        port map (
      I0 => last_qmsg(8),
      I1 => \txd_out_reg[24]\,
      I2 => data1(0),
      I3 => \state_reg_n_0_[0][2]\,
      I4 => \state_reg_n_0_[0][1]\,
      I5 => \state_reg_n_0_[0][0]\,
      O => \last_qmsg_reg[8]\
    );
\txd_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4000400"
    )
        port map (
      I0 => \state_reg_n_0_[0][2]\,
      I1 => data1(1),
      I2 => \state_reg_n_0_[0][1]\,
      I3 => \state_reg_n_0_[0][0]\,
      I4 => last_qmsg(9),
      O => \state_reg[0][2]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq is
  port (
    RXPMARESET : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_pma_busy : out STD_LOGIC;
    DRPWE : out STD_LOGIC;
    DRPEN : out STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_eyescandataerror_out : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    drpdi_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_eyescandataerror_out_0 : in STD_LOGIC;
    gt3_eyescandataerror_out_1 : in STD_LOGIC;
    gt3_eyescandataerror_out_2 : in STD_LOGIC;
    gt3_eyescandataerror_out_3 : in STD_LOGIC;
    gt3_eyescandataerror_out_4 : in STD_LOGIC;
    gt3_eyescandataerror_out_5 : in STD_LOGIC;
    gt3_eyescandataerror_out_6 : in STD_LOGIC;
    gt3_eyescandataerror_out_7 : in STD_LOGIC;
    gt3_eyescandataerror_out_8 : in STD_LOGIC;
    gt3_eyescandataerror_out_9 : in STD_LOGIC;
    gt3_eyescandataerror_out_10 : in STD_LOGIC;
    gt3_eyescandataerror_out_11 : in STD_LOGIC;
    gt3_eyescandataerror_out_12 : in STD_LOGIC;
    gt3_eyescandataerror_out_13 : in STD_LOGIC;
    gt3_eyescandataerror_out_14 : in STD_LOGIC;
    drpwe_rst_t : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gt3_eyescandataerror_out_15 : in STD_LOGIC;
    gt3_eyescandataerror_out_16 : in STD_LOGIC;
    drpen_rst_t : in STD_LOGIC;
    drp_busy_i1 : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq is
  signal \FSM_onehot_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_pma_busy\ : STD_LOGIC;
  signal drpen_pma_t : STD_LOGIC;
  signal drpwe_pma_t : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__9_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \gt3_drpdo[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rd_data[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__9_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__9_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmareset_i : STD_LOGIC;
  signal rxpmareset_s_reg_n_0 : STD_LOGIC;
  signal rxpmareset_ss : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__6\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1__2\ : label is "soft_lutpair345";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute SOFT_HLUTNM of \gt3_drpdo[15]_INST_0_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \gtpe2_i_i_29__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \gtpe2_i_i_34__2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__9\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__9\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__9\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__9\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__9\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__9\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__9\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__9\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__9\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__9\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__9\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__9\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__9\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__9\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__9\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__9\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \rxpmareset_o_i_1__2\ : label is "soft_lutpair345";
begin
  drp_pma_busy <= \^drp_pma_busy\;
\FSM_onehot_state[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => \FSM_onehot_state[0]_i_1__6_n_0\
    );
\FSM_onehot_state[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__6_n_0\
    );
\FSM_onehot_state[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1__6_n_0\
    );
\FSM_onehot_state[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[4]_i_1__6_n_0\
    );
\FSM_onehot_state[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      O => \FSM_onehot_state[5]_i_1__6_n_0\
    );
\FSM_onehot_state[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[6]_i_1__6_n_0\
    );
\FSM_onehot_state[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => rxpmareset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[7]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[1]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_1,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[3]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__6_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__6_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_0,
      Q => p_0_in
    );
\flag_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \flag_i_1__9_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__9_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt3_drpdo[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => flag,
      I1 => p_0_in,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \gt3_drpdo[15]_INST_0_i_3_n_0\,
      O => \^drp_pma_busy\
    );
\gt3_drpdo[15]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => drp_busy_i1,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \gt3_drpdo[15]_INST_0_i_3_n_0\
    );
\gtpe2_i_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_5,
      I4 => drp_op_done,
      I5 => drpdi_o(8),
      O => DRPDI(8)
    );
\gtpe2_i_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_6,
      I4 => drp_op_done,
      I5 => drpdi_o(7),
      O => DRPDI(7)
    );
\gtpe2_i_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_7,
      I4 => drp_op_done,
      I5 => drpdi_o(6),
      O => DRPDI(6)
    );
\gtpe2_i_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_8,
      I4 => drp_op_done,
      I5 => drpdi_o(5),
      O => DRPDI(5)
    );
\gtpe2_i_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_9,
      I4 => drp_op_done,
      I5 => drpdi_o(4),
      O => DRPDI(4)
    );
\gtpe2_i_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_10,
      I4 => drp_op_done,
      I5 => drpdi_o(3),
      O => DRPDI(3)
    );
\gtpe2_i_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_11,
      I4 => drp_op_done,
      I5 => drpdi_o(2),
      O => DRPDI(2)
    );
\gtpe2_i_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_12,
      I4 => drp_op_done,
      I5 => drpdi_o(1),
      O => DRPDI(1)
    );
\gtpe2_i_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_13,
      I4 => drp_op_done,
      I5 => drpdi_o(0),
      O => DRPDI(0)
    );
\gtpe2_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => drpen_pma_t,
      I1 => \^drp_pma_busy\,
      I2 => gt3_eyescandataerror_out_16,
      I3 => drp_op_done,
      I4 => drpen_rst_t,
      O => DRPEN
    );
\gtpe2_i_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => drp_busy_i1,
      I3 => p_0_in,
      O => drpen_pma_t
    );
\gtpe2_i_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_14,
      I4 => drp_op_done,
      I5 => drpwe_rst_t,
      O => DRPWE
    );
\gtpe2_i_i_34__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      O => drpwe_pma_t
    );
\gtpe2_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out,
      I4 => drp_op_done,
      I5 => drpdi_o(15),
      O => DRPDI(15)
    );
\gtpe2_i_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_0,
      I4 => drp_op_done,
      I5 => drpdi_o(14),
      O => DRPDI(14)
    );
\gtpe2_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_1,
      I4 => drp_op_done,
      I5 => drpdi_o(13),
      O => DRPDI(13)
    );
\gtpe2_i_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_2,
      I4 => drp_op_done,
      I5 => drpdi_o(12),
      O => DRPDI(12)
    );
\gtpe2_i_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => p_0_in,
      I1 => \rd_data_reg_n_0_[11]\,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_15,
      I4 => drp_op_done,
      I5 => drpdi_o(11),
      O => DRPDI(11)
    );
\gtpe2_i_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_3,
      I4 => drp_op_done,
      I5 => drpdi_o(10),
      O => DRPDI(10)
    );
\gtpe2_i_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt3_eyescandataerror_out_4,
      I4 => drp_op_done,
      I5 => drpdi_o(9),
      O => DRPDI(9)
    );
\original_rd_data[15]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__9_n_0\
    );
\rd_data[10]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__9_n_0\
    );
\rd_data[11]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__9_n_0\
    );
\rd_data[12]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__9_n_0\
    );
\rd_data[13]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__9_n_0\
    );
\rd_data[14]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__9_n_0\
    );
\rd_data[15]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__9_n_0\
    );
\rd_data[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__9_n_0\
    );
\rd_data[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__9_n_0\
    );
\rd_data[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__9_n_0\
    );
\rd_data[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__9_n_0\
    );
\rd_data[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__9_n_0\
    );
\rd_data[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__9_n_0\
    );
\rd_data[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__9_n_0\
    );
\rd_data[8]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__9_n_0\
    );
\rd_data[9]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__9_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__9_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__9_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxpmareset_o_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      I2 => rxpmareset_ss,
      I3 => flag,
      O => rxpmareset_i
    );
rxpmareset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_i,
      Q => RXPMARESET
    );
rxpmareset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gt3_rxpmareset_in,
      Q => rxpmareset_s_reg_n_0
    );
rxpmareset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_s_reg_n_0,
      Q => rxpmareset_ss
    );
sync1_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_30
     port map (
      D(1) => sync1_RXPMARESETDONE_n_0,
      D(0) => sync1_RXPMARESETDONE_n_1,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[1]\,
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_41 is
  port (
    RXPMARESET : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_pma_busy : out STD_LOGIC;
    DRPWE : out STD_LOGIC;
    DRPEN : out STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_eyescandataerror_out : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    drpdi_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_eyescandataerror_out_0 : in STD_LOGIC;
    gt2_eyescandataerror_out_1 : in STD_LOGIC;
    gt2_eyescandataerror_out_2 : in STD_LOGIC;
    gt2_eyescandataerror_out_3 : in STD_LOGIC;
    gt2_eyescandataerror_out_4 : in STD_LOGIC;
    gt2_eyescandataerror_out_5 : in STD_LOGIC;
    gt2_eyescandataerror_out_6 : in STD_LOGIC;
    gt2_eyescandataerror_out_7 : in STD_LOGIC;
    gt2_eyescandataerror_out_8 : in STD_LOGIC;
    gt2_eyescandataerror_out_9 : in STD_LOGIC;
    gt2_eyescandataerror_out_10 : in STD_LOGIC;
    gt2_eyescandataerror_out_11 : in STD_LOGIC;
    gt2_eyescandataerror_out_12 : in STD_LOGIC;
    gt2_eyescandataerror_out_13 : in STD_LOGIC;
    gt2_eyescandataerror_out_14 : in STD_LOGIC;
    drpwe_rst_t : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gt2_eyescandataerror_out_15 : in STD_LOGIC;
    gt2_eyescandataerror_out_16 : in STD_LOGIC;
    drpen_rst_t : in STD_LOGIC;
    drp_busy_i1 : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_41 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_41 is
  signal \FSM_onehot_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_pma_busy\ : STD_LOGIC;
  signal drpen_pma_t : STD_LOGIC;
  signal drpwe_pma_t : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__6_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \gt2_drpdo[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rd_data[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__6_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmareset_i : STD_LOGIC;
  signal rxpmareset_s_reg_n_0 : STD_LOGIC;
  signal rxpmareset_ss : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__4\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1__1\ : label is "soft_lutpair288";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute SOFT_HLUTNM of \gt2_drpdo[15]_INST_0_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \gtpe2_i_i_29__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \gtpe2_i_i_34__1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \rxpmareset_o_i_1__1\ : label is "soft_lutpair288";
begin
  drp_pma_busy <= \^drp_pma_busy\;
\FSM_onehot_state[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => \FSM_onehot_state[0]_i_1__4_n_0\
    );
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__4_n_0\
    );
\FSM_onehot_state[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1__5_n_0\
    );
\FSM_onehot_state[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[4]_i_1__4_n_0\
    );
\FSM_onehot_state[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      O => \FSM_onehot_state[5]_i_1__4_n_0\
    );
\FSM_onehot_state[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[6]_i_1__4_n_0\
    );
\FSM_onehot_state[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => rxpmareset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[7]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[1]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_1,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[3]_i_1__5_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__4_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__4_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_0,
      Q => p_0_in
    );
\flag_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \flag_i_1__6_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__6_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt2_drpdo[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => flag,
      I1 => p_0_in,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \gt2_drpdo[15]_INST_0_i_3_n_0\,
      O => \^drp_pma_busy\
    );
\gt2_drpdo[15]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => drp_busy_i1,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \gt2_drpdo[15]_INST_0_i_3_n_0\
    );
\gtpe2_i_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_5,
      I4 => drp_op_done,
      I5 => drpdi_o(8),
      O => DRPDI(8)
    );
\gtpe2_i_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_6,
      I4 => drp_op_done,
      I5 => drpdi_o(7),
      O => DRPDI(7)
    );
\gtpe2_i_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_7,
      I4 => drp_op_done,
      I5 => drpdi_o(6),
      O => DRPDI(6)
    );
\gtpe2_i_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_8,
      I4 => drp_op_done,
      I5 => drpdi_o(5),
      O => DRPDI(5)
    );
\gtpe2_i_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_9,
      I4 => drp_op_done,
      I5 => drpdi_o(4),
      O => DRPDI(4)
    );
\gtpe2_i_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_10,
      I4 => drp_op_done,
      I5 => drpdi_o(3),
      O => DRPDI(3)
    );
\gtpe2_i_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_11,
      I4 => drp_op_done,
      I5 => drpdi_o(2),
      O => DRPDI(2)
    );
\gtpe2_i_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_12,
      I4 => drp_op_done,
      I5 => drpdi_o(1),
      O => DRPDI(1)
    );
\gtpe2_i_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_13,
      I4 => drp_op_done,
      I5 => drpdi_o(0),
      O => DRPDI(0)
    );
\gtpe2_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => drpen_pma_t,
      I1 => \^drp_pma_busy\,
      I2 => gt2_eyescandataerror_out_16,
      I3 => drp_op_done,
      I4 => drpen_rst_t,
      O => DRPEN
    );
\gtpe2_i_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => drp_busy_i1,
      I3 => p_0_in,
      O => drpen_pma_t
    );
\gtpe2_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_14,
      I4 => drp_op_done,
      I5 => drpwe_rst_t,
      O => DRPWE
    );
\gtpe2_i_i_34__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      O => drpwe_pma_t
    );
\gtpe2_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out,
      I4 => drp_op_done,
      I5 => drpdi_o(15),
      O => DRPDI(15)
    );
\gtpe2_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_0,
      I4 => drp_op_done,
      I5 => drpdi_o(14),
      O => DRPDI(14)
    );
\gtpe2_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_1,
      I4 => drp_op_done,
      I5 => drpdi_o(13),
      O => DRPDI(13)
    );
\gtpe2_i_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_2,
      I4 => drp_op_done,
      I5 => drpdi_o(12),
      O => DRPDI(12)
    );
\gtpe2_i_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => p_0_in,
      I1 => \rd_data_reg_n_0_[11]\,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_15,
      I4 => drp_op_done,
      I5 => drpdi_o(11),
      O => DRPDI(11)
    );
\gtpe2_i_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_3,
      I4 => drp_op_done,
      I5 => drpdi_o(10),
      O => DRPDI(10)
    );
\gtpe2_i_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt2_eyescandataerror_out_4,
      I4 => drp_op_done,
      I5 => drpdi_o(9),
      O => DRPDI(9)
    );
\original_rd_data[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__6_n_0\
    );
\rd_data[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__6_n_0\
    );
\rd_data[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__6_n_0\
    );
\rd_data[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__6_n_0\
    );
\rd_data[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__6_n_0\
    );
\rd_data[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__6_n_0\
    );
\rd_data[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__6_n_0\
    );
\rd_data[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__6_n_0\
    );
\rd_data[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__6_n_0\
    );
\rd_data[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__6_n_0\
    );
\rd_data[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__6_n_0\
    );
\rd_data[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__6_n_0\
    );
\rd_data[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__6_n_0\
    );
\rd_data[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__6_n_0\
    );
\rd_data[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__6_n_0\
    );
\rd_data[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__6_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__6_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__6_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxpmareset_o_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      I2 => rxpmareset_ss,
      I3 => flag,
      O => rxpmareset_i
    );
rxpmareset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_i,
      Q => RXPMARESET
    );
rxpmareset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gt2_rxpmareset_in,
      Q => rxpmareset_s_reg_n_0
    );
rxpmareset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_s_reg_n_0,
      Q => rxpmareset_ss
    );
sync1_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_42
     port map (
      D(1) => sync1_RXPMARESETDONE_n_0,
      D(0) => sync1_RXPMARESETDONE_n_1,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[1]\,
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_53 is
  port (
    RXPMARESET : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_pma_busy : out STD_LOGIC;
    DRPWE : out STD_LOGIC;
    DRPEN : out STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_eyescandataerror_out : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    drpdi_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_eyescandataerror_out_0 : in STD_LOGIC;
    gt1_eyescandataerror_out_1 : in STD_LOGIC;
    gt1_eyescandataerror_out_2 : in STD_LOGIC;
    gt1_eyescandataerror_out_3 : in STD_LOGIC;
    gt1_eyescandataerror_out_4 : in STD_LOGIC;
    gt1_eyescandataerror_out_5 : in STD_LOGIC;
    gt1_eyescandataerror_out_6 : in STD_LOGIC;
    gt1_eyescandataerror_out_7 : in STD_LOGIC;
    gt1_eyescandataerror_out_8 : in STD_LOGIC;
    gt1_eyescandataerror_out_9 : in STD_LOGIC;
    gt1_eyescandataerror_out_10 : in STD_LOGIC;
    gt1_eyescandataerror_out_11 : in STD_LOGIC;
    gt1_eyescandataerror_out_12 : in STD_LOGIC;
    gt1_eyescandataerror_out_13 : in STD_LOGIC;
    gt1_eyescandataerror_out_14 : in STD_LOGIC;
    drpwe_rst_t : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gt1_eyescandataerror_out_15 : in STD_LOGIC;
    gt1_eyescandataerror_out_16 : in STD_LOGIC;
    drpen_rst_t : in STD_LOGIC;
    drp_busy_i1 : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_53 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_53 is
  signal \FSM_onehot_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_pma_busy\ : STD_LOGIC;
  signal drpen_pma_t : STD_LOGIC;
  signal drpwe_pma_t : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__3_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \gt1_drpdo[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rd_data[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmareset_i : STD_LOGIC;
  signal rxpmareset_s_reg_n_0 : STD_LOGIC;
  signal rxpmareset_ss : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1__0\ : label is "soft_lutpair231";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute SOFT_HLUTNM of \gt1_drpdo[15]_INST_0_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \gtpe2_i_i_29__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \gtpe2_i_i_34__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \rxpmareset_o_i_1__0\ : label is "soft_lutpair231";
begin
  drp_pma_busy <= \^drp_pma_busy\;
\FSM_onehot_state[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => \FSM_onehot_state[0]_i_1__2_n_0\
    );
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[4]_i_1__2_n_0\
    );
\FSM_onehot_state[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      O => \FSM_onehot_state[5]_i_1__2_n_0\
    );
\FSM_onehot_state[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[6]_i_1__2_n_0\
    );
\FSM_onehot_state[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => rxpmareset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[7]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_1,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[3]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__2_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__2_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_0,
      Q => p_0_in
    );
\flag_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \flag_i_1__3_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__3_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt1_drpdo[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => flag,
      I1 => p_0_in,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \gt1_drpdo[15]_INST_0_i_3_n_0\,
      O => \^drp_pma_busy\
    );
\gt1_drpdo[15]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => drp_busy_i1,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \gt1_drpdo[15]_INST_0_i_3_n_0\
    );
\gtpe2_i_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_5,
      I4 => drp_op_done,
      I5 => drpdi_o(8),
      O => DRPDI(8)
    );
\gtpe2_i_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_6,
      I4 => drp_op_done,
      I5 => drpdi_o(7),
      O => DRPDI(7)
    );
\gtpe2_i_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_7,
      I4 => drp_op_done,
      I5 => drpdi_o(6),
      O => DRPDI(6)
    );
\gtpe2_i_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_8,
      I4 => drp_op_done,
      I5 => drpdi_o(5),
      O => DRPDI(5)
    );
\gtpe2_i_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_9,
      I4 => drp_op_done,
      I5 => drpdi_o(4),
      O => DRPDI(4)
    );
\gtpe2_i_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_10,
      I4 => drp_op_done,
      I5 => drpdi_o(3),
      O => DRPDI(3)
    );
\gtpe2_i_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_11,
      I4 => drp_op_done,
      I5 => drpdi_o(2),
      O => DRPDI(2)
    );
\gtpe2_i_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_12,
      I4 => drp_op_done,
      I5 => drpdi_o(1),
      O => DRPDI(1)
    );
\gtpe2_i_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_13,
      I4 => drp_op_done,
      I5 => drpdi_o(0),
      O => DRPDI(0)
    );
\gtpe2_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => drpen_pma_t,
      I1 => \^drp_pma_busy\,
      I2 => gt1_eyescandataerror_out_16,
      I3 => drp_op_done,
      I4 => drpen_rst_t,
      O => DRPEN
    );
\gtpe2_i_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => drp_busy_i1,
      I3 => p_0_in,
      O => drpen_pma_t
    );
\gtpe2_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_14,
      I4 => drp_op_done,
      I5 => drpwe_rst_t,
      O => DRPWE
    );
gtpe2_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out,
      I4 => drp_op_done,
      I5 => drpdi_o(15),
      O => DRPDI(15)
    );
\gtpe2_i_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      O => drpwe_pma_t
    );
\gtpe2_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_0,
      I4 => drp_op_done,
      I5 => drpdi_o(14),
      O => DRPDI(14)
    );
\gtpe2_i_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_1,
      I4 => drp_op_done,
      I5 => drpdi_o(13),
      O => DRPDI(13)
    );
\gtpe2_i_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_2,
      I4 => drp_op_done,
      I5 => drpdi_o(12),
      O => DRPDI(12)
    );
\gtpe2_i_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => p_0_in,
      I1 => \rd_data_reg_n_0_[11]\,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_15,
      I4 => drp_op_done,
      I5 => drpdi_o(11),
      O => DRPDI(11)
    );
gtpe2_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_3,
      I4 => drp_op_done,
      I5 => drpdi_o(10),
      O => DRPDI(10)
    );
\gtpe2_i_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt1_eyescandataerror_out_4,
      I4 => drp_op_done,
      I5 => drpdi_o(9),
      O => DRPDI(9)
    );
\original_rd_data[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__3_n_0\
    );
\rd_data[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__3_n_0\
    );
\rd_data[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__3_n_0\
    );
\rd_data[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__3_n_0\
    );
\rd_data[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__3_n_0\
    );
\rd_data[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__3_n_0\
    );
\rd_data[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__3_n_0\
    );
\rd_data[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__3_n_0\
    );
\rd_data[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__3_n_0\
    );
\rd_data[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__3_n_0\
    );
\rd_data[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__3_n_0\
    );
\rd_data[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__3_n_0\
    );
\rd_data[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__3_n_0\
    );
\rd_data[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__3_n_0\
    );
\rd_data[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__3_n_0\
    );
\rd_data[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__3_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__3_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__3_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxpmareset_o_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      I2 => rxpmareset_ss,
      I3 => flag,
      O => rxpmareset_i
    );
rxpmareset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_i,
      Q => RXPMARESET
    );
rxpmareset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gt1_rxpmareset_in,
      Q => rxpmareset_s_reg_n_0
    );
rxpmareset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_s_reg_n_0,
      Q => rxpmareset_ss
    );
sync1_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_54
     port map (
      D(1) => sync1_RXPMARESETDONE_n_0,
      D(0) => sync1_RXPMARESETDONE_n_1,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[1]\,
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_65 is
  port (
    RXPMARESET : out STD_LOGIC;
    DRPDI : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_pma_busy : out STD_LOGIC;
    DRPWE : out STD_LOGIC;
    DRPEN : out STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_eyescandataerror_out : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    drpdi_o : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_eyescandataerror_out_0 : in STD_LOGIC;
    gt0_eyescandataerror_out_1 : in STD_LOGIC;
    gt0_eyescandataerror_out_2 : in STD_LOGIC;
    gt0_eyescandataerror_out_3 : in STD_LOGIC;
    gt0_eyescandataerror_out_4 : in STD_LOGIC;
    gt0_eyescandataerror_out_5 : in STD_LOGIC;
    gt0_eyescandataerror_out_6 : in STD_LOGIC;
    gt0_eyescandataerror_out_7 : in STD_LOGIC;
    gt0_eyescandataerror_out_8 : in STD_LOGIC;
    gt0_eyescandataerror_out_9 : in STD_LOGIC;
    gt0_eyescandataerror_out_10 : in STD_LOGIC;
    gt0_eyescandataerror_out_11 : in STD_LOGIC;
    gt0_eyescandataerror_out_12 : in STD_LOGIC;
    gt0_eyescandataerror_out_13 : in STD_LOGIC;
    gt0_eyescandataerror_out_14 : in STD_LOGIC;
    drpwe_rst_t : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gt0_eyescandataerror_out_15 : in STD_LOGIC;
    gt0_eyescandataerror_out_16 : in STD_LOGIC;
    drpen_rst_t : in STD_LOGIC;
    drp_busy_i1 : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_65 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_65 is
  signal \FSM_onehot_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_pma_busy\ : STD_LOGIC;
  signal drpen_pma_t : STD_LOGIC;
  signal drpwe_pma_t : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__0_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal \gt0_drpdo[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal in9 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \rd_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal rxpmareset_i : STD_LOGIC;
  signal rxpmareset_s : STD_LOGIC;
  signal rxpmareset_ss : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync1_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \FSM_onehot_state[7]_i_1\ : label is "soft_lutpair174";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[8]\ : label is "wr_16:000000001,wait_wr_done1:000000010,wait_rd_data:000001000,drp_rd:000100000,idle:000010000,wait_wr_done2:001000000,wr_20:100000000,wait_rxpmarst_low:010000000,wait_pmareset:000000100";
  attribute SOFT_HLUTNM of \gt0_drpdo[15]_INST_0_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of gtpe2_i_i_30 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of gtpe2_i_i_35 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of rxpmareset_o_i_1 : label is "soft_lutpair174";
begin
  drp_pma_busy <= \^drp_pma_busy\;
\FSM_onehot_state[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => \FSM_onehot_state[0]_i_1__0_n_0\
    );
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[3]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => rxpmareset_ss,
      O => \FSM_onehot_state[5]_i_1__0_n_0\
    );
\FSM_onehot_state[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[6]_i_1__0_n_0\
    );
\FSM_onehot_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => rxpmareset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[7]\,
      O => \FSM_onehot_state[7]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_1,
      Q => \FSM_onehot_state_reg_n_0_[2]\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[3]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__0_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__0_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\FSM_onehot_state_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_RXPMARESETDONE_n_0,
      Q => p_0_in
    );
\flag_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_0_in,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      I5 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \flag_i_1__0_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__0_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt0_drpdo[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => flag,
      I1 => p_0_in,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => \gt0_drpdo[15]_INST_0_i_3_n_0\,
      O => \^drp_pma_busy\
    );
\gt0_drpdo[15]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[5]\,
      I3 => drp_busy_i1,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \gt0_drpdo[15]_INST_0_i_3_n_0\
    );
gtpe2_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => drpen_pma_t,
      I1 => \^drp_pma_busy\,
      I2 => gt0_eyescandataerror_out_16,
      I3 => drp_op_done,
      I4 => drpen_rst_t,
      O => DRPEN
    );
gtpe2_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(9),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_4,
      I4 => drp_op_done,
      I5 => drpdi_o(9),
      O => DRPDI(9)
    );
gtpe2_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(8),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_5,
      I4 => drp_op_done,
      I5 => drpdi_o(8),
      O => DRPDI(8)
    );
gtpe2_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(7),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_6,
      I4 => drp_op_done,
      I5 => drpdi_o(7),
      O => DRPDI(7)
    );
gtpe2_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(6),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_7,
      I4 => drp_op_done,
      I5 => drpdi_o(6),
      O => DRPDI(6)
    );
gtpe2_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(5),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_8,
      I4 => drp_op_done,
      I5 => drpdi_o(5),
      O => DRPDI(5)
    );
gtpe2_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(4),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_9,
      I4 => drp_op_done,
      I5 => drpdi_o(4),
      O => DRPDI(4)
    );
gtpe2_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(3),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_10,
      I4 => drp_op_done,
      I5 => drpdi_o(3),
      O => DRPDI(3)
    );
gtpe2_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(2),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_11,
      I4 => drp_op_done,
      I5 => drpdi_o(2),
      O => DRPDI(2)
    );
gtpe2_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(1),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_12,
      I4 => drp_op_done,
      I5 => drpdi_o(1),
      O => DRPDI(1)
    );
gtpe2_i_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(0),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_13,
      I4 => drp_op_done,
      I5 => drpdi_o(0),
      O => DRPDI(0)
    );
gtpe2_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_14,
      I4 => drp_op_done,
      I5 => drpwe_rst_t,
      O => DRPWE
    );
gtpe2_i_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => drp_busy_i1,
      I3 => p_0_in,
      O => drpen_pma_t
    );
gtpe2_i_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => p_0_in,
      O => drpwe_pma_t
    );
gtpe2_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(15),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out,
      I4 => drp_op_done,
      I5 => drpdi_o(15),
      O => DRPDI(15)
    );
gtpe2_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(14),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_0,
      I4 => drp_op_done,
      I5 => drpdi_o(14),
      O => DRPDI(14)
    );
gtpe2_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(13),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_1,
      I4 => drp_op_done,
      I5 => drpdi_o(13),
      O => DRPDI(13)
    );
gtpe2_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(12),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_2,
      I4 => drp_op_done,
      I5 => drpdi_o(12),
      O => DRPDI(12)
    );
\gtpe2_i_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => p_0_in,
      I1 => \rd_data_reg_n_0_[11]\,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_15,
      I4 => drp_op_done,
      I5 => drpdi_o(11),
      O => DRPDI(11)
    );
gtpe2_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80FFFF8F800000"
    )
        port map (
      I0 => in9(10),
      I1 => drpwe_pma_t,
      I2 => \^drp_pma_busy\,
      I3 => gt0_eyescandataerror_out_3,
      I4 => drp_op_done,
      I5 => drpdi_o(10),
      O => DRPDI(10)
    );
\original_rd_data[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__0_n_0\
    );
\rd_data[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__0_n_0\
    );
\rd_data[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__0_n_0\
    );
\rd_data[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__0_n_0\
    );
\rd_data[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__0_n_0\
    );
\rd_data[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__0_n_0\
    );
\rd_data[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__0_n_0\
    );
\rd_data[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__0_n_0\
    );
\rd_data[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__0_n_0\
    );
\rd_data[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__0_n_0\
    );
\rd_data[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__0_n_0\
    );
\rd_data[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__0_n_0\
    );
\rd_data[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__0_n_0\
    );
\rd_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__0_n_0\
    );
\rd_data[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__0_n_0\
    );
\rd_data[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__0_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__0_n_0\,
      Q => in9(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__0_n_0\,
      Q => in9(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__0_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__0_n_0\,
      Q => in9(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__0_n_0\,
      Q => in9(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__0_n_0\,
      Q => in9(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__0_n_0\,
      Q => in9(15)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__0_n_0\,
      Q => in9(1)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__0_n_0\,
      Q => in9(2)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__0_n_0\,
      Q => in9(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__0_n_0\,
      Q => in9(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__0_n_0\,
      Q => in9(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__0_n_0\,
      Q => in9(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__0_n_0\,
      Q => in9(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__0_n_0\,
      Q => in9(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__0_n_0\,
      Q => in9(9)
    );
rxpmareset_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[7]\,
      I2 => rxpmareset_ss,
      I3 => flag,
      O => rxpmareset_i
    );
rxpmareset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_i,
      Q => RXPMARESET
    );
rxpmareset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gt0_rxpmareset_in,
      Q => rxpmareset_s
    );
rxpmareset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmareset_s,
      Q => rxpmareset_ss
    );
sync1_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_66
     port map (
      D(1) => sync1_RXPMARESETDONE_n_0,
      D(0) => sync1_RXPMARESETDONE_n_1,
      Q(1) => \FSM_onehot_state_reg_n_0_[2]\,
      Q(0) => \FSM_onehot_state_reg_n_0_[1]\,
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq is
  port (
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rate_busy : out STD_LOGIC;
    gt3_drprdy : out STD_LOGIC;
    \rd_data_reg[11]_0\ : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[0]_0\ : out STD_LOGIC;
    \rd_data_reg[1]_0\ : out STD_LOGIC;
    \rd_data_reg[2]_0\ : out STD_LOGIC;
    \rd_data_reg[3]_0\ : out STD_LOGIC;
    \rd_data_reg[4]_0\ : out STD_LOGIC;
    \rd_data_reg[5]_0\ : out STD_LOGIC;
    \rd_data_reg[6]_0\ : out STD_LOGIC;
    \rd_data_reg[7]_0\ : out STD_LOGIC;
    \rd_data_reg[8]_0\ : out STD_LOGIC;
    \rd_data_reg[9]_0\ : out STD_LOGIC;
    \rd_data_reg[10]_0\ : out STD_LOGIC;
    \rd_data_reg[12]_0\ : out STD_LOGIC;
    \rd_data_reg[13]_0\ : out STD_LOGIC;
    \rd_data_reg[14]_0\ : out STD_LOGIC;
    \rd_data_reg[15]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    drp_op_done_o_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_i : in STD_LOGIC;
    drp_busy_i2 : in STD_LOGIC;
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_drpwe : in STD_LOGIC;
    gt3_drpen : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq is
  signal \cdc_rxrate[0].sync_RXRATE_n_0\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_1\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_2\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_3\ : STD_LOGIC;
  signal \^drp_rate_busy\ : STD_LOGIC;
  signal \flag_i_1__10_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \old_rxrate[0]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[1]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[2]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[0]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[1]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[2]\ : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_data[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__8_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__8_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxrate_ss : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_sss_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[2]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drp_busy_i1_i_1__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gt3_drpdo[0]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gt3_drpdo[10]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gt3_drpdo[11]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gt3_drpdo[12]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gt3_drpdo[13]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gt3_drpdo[14]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gt3_drpdo[15]_INST_0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gt3_drpdo[15]_INST_0_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \gt3_drpdo[1]_INST_0\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \gt3_drpdo[2]_INST_0\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \gt3_drpdo[3]_INST_0\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \gt3_drpdo[4]_INST_0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gt3_drpdo[5]_INST_0\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gt3_drpdo[6]_INST_0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gt3_drpdo[7]_INST_0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gt3_drpdo[8]_INST_0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gt3_drpdo[9]_INST_0\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \gtpe2_i_i_28__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \old_rxrate[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \old_rxrate[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__8\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__8\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__8\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__8\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__8\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__8\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__8\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__8\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__8\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__8\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__8\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__8\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__8\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__8\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__8\ : label is "soft_lutpair315";
begin
  drp_rate_busy <= \^drp_rate_busy\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
\cdc_rxrate[0].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_32
     port map (
      D(2) => \cdc_rxrate[0].sync_RXRATE_n_0\,
      D(1) => \cdc_rxrate[0].sync_RXRATE_n_1\,
      D(0) => \cdc_rxrate[0].sync_RXRATE_n_2\,
      \FSM_sequential_state_reg[2]\(1 downto 0) => next_state(2 downto 1),
      Q(2 downto 0) => state(2 downto 0),
      data_out => rxrate_ss(0),
      data_sync_reg6_0 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      dclk => dclk,
      drprdy_i => drprdy_i,
      gt3_rxrate_in(0) => gt3_rxrate_in(0),
      \rxrate_o_reg[0]\ => \old_rxrate_reg_n_0_[0]\,
      \rxrate_o_reg[1]\ => \old_rxrate_reg_n_0_[1]\,
      \rxrate_o_reg[2]\(1 downto 0) => rxrate_ss(2 downto 1),
      \rxrate_o_reg[2]_0\ => \old_rxrate_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(2) => \rxrate_sss_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(1) => \rxrate_sss_reg_n_0_[1]\,
      \rxrate_o_reg[2]_1\(0) => \rxrate_sss_reg_n_0_[0]\
    );
\cdc_rxrate[1].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_33
     port map (
      data_out => rxrate_ss(1),
      dclk => dclk,
      gt3_rxrate_in(0) => gt3_rxrate_in(1)
    );
\cdc_rxrate[2].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_34
     port map (
      data_out => rxrate_ss(2),
      dclk => dclk,
      gt3_rxrate_in(0) => gt3_rxrate_in(2)
    );
\drp_busy_i1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF5FFFF"
    )
        port map (
      I0 => drp_op_done,
      I1 => drp_busy_i2,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => drp_op_done_o_reg
    );
\flag_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFF8"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => \flag_i_1__10_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__10_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt3_drpdo[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(0),
      O => gt3_drpdo(0)
    );
\gt3_drpdo[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(10),
      O => gt3_drpdo(10)
    );
\gt3_drpdo[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(11),
      O => gt3_drpdo(11)
    );
\gt3_drpdo[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(12),
      O => gt3_drpdo(12)
    );
\gt3_drpdo[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(13),
      O => gt3_drpdo(13)
    );
\gt3_drpdo[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(14),
      O => gt3_drpdo(14)
    );
\gt3_drpdo[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(15),
      O => gt3_drpdo(15)
    );
\gt3_drpdo[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFD"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      O => \^drp_rate_busy\
    );
\gt3_drpdo[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(1),
      O => gt3_drpdo(1)
    );
\gt3_drpdo[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(2),
      O => gt3_drpdo(2)
    );
\gt3_drpdo[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(3),
      O => gt3_drpdo(3)
    );
\gt3_drpdo[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(4),
      O => gt3_drpdo(4)
    );
\gt3_drpdo[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(5),
      O => gt3_drpdo(5)
    );
\gt3_drpdo[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(6),
      O => gt3_drpdo(6)
    );
\gt3_drpdo[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(7),
      O => gt3_drpdo(7)
    );
\gt3_drpdo[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(8),
      O => gt3_drpdo(8)
    );
\gt3_drpdo[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(9),
      O => gt3_drpdo(9)
    );
gt3_drprdy_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => drprdy_i,
      O => gt3_drprdy
    );
\gtpe2_i_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt3_drpaddr(1),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(1)
    );
\gtpe2_i_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt3_drpaddr(0),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A624A4"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt3_drpen,
      O => \FSM_sequential_state_reg[0]_1\
    );
\gtpe2_i_i_32__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6262424"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt3_drpwe,
      O => \FSM_sequential_state_reg[0]_0\
    );
\gtpe2_i_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(15),
      O => \rd_data_reg[15]_0\
    );
\gtpe2_i_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(14),
      O => \rd_data_reg[14]_0\
    );
\gtpe2_i_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(13),
      O => \rd_data_reg[13]_0\
    );
\gtpe2_i_i_41__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(12),
      O => \rd_data_reg[12]_0\
    );
\gtpe2_i_i_43__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02C002C00200020"
    )
        port map (
      I0 => \rd_data_reg_n_0_[11]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(11),
      O => \rd_data_reg[11]_0\
    );
\gtpe2_i_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(10),
      O => \rd_data_reg[10]_0\
    );
\gtpe2_i_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(9),
      O => \rd_data_reg[9]_0\
    );
\gtpe2_i_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(8),
      O => \rd_data_reg[8]_0\
    );
\gtpe2_i_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(7),
      O => \rd_data_reg[7]_0\
    );
\gtpe2_i_i_53__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(6),
      O => \rd_data_reg[6]_0\
    );
\gtpe2_i_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(5),
      O => \rd_data_reg[5]_0\
    );
\gtpe2_i_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(4),
      O => \rd_data_reg[4]_0\
    );
\gtpe2_i_i_59__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(3),
      O => \rd_data_reg[3]_0\
    );
\gtpe2_i_i_61__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(2),
      O => \rd_data_reg[2]_0\
    );
\gtpe2_i_i_63__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(1),
      O => \rd_data_reg[1]_0\
    );
\gtpe2_i_i_65__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt3_drpdi(0),
      O => \rd_data_reg[0]_0\
    );
\old_rxrate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[0]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[0]\,
      O => \old_rxrate[0]_i_1_n_0\
    );
\old_rxrate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[1]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[1]\,
      O => \old_rxrate[1]_i_1_n_0\
    );
\old_rxrate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[2]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[2]\,
      O => \old_rxrate[2]_i_1_n_0\
    );
\old_rxrate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[0]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[0]\
    );
\old_rxrate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[1]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[1]\
    );
\old_rxrate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[2]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[2]\
    );
\original_rd_data[15]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__8_n_0\
    );
\rd_data[10]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__8_n_0\
    );
\rd_data[11]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__8_n_0\
    );
\rd_data[12]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__8_n_0\
    );
\rd_data[13]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__8_n_0\
    );
\rd_data[14]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__8_n_0\
    );
\rd_data[15]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => drprdy_i,
      I3 => state(1),
      O => next_rd_data
    );
\rd_data[15]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__8_n_0\
    );
\rd_data[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__8_n_0\
    );
\rd_data[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__8_n_0\
    );
\rd_data[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__8_n_0\
    );
\rd_data[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__8_n_0\
    );
\rd_data[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__8_n_0\
    );
\rd_data[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__8_n_0\
    );
\rd_data[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__8_n_0\
    );
\rd_data[8]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__8_n_0\
    );
\rd_data[9]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__8_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__8_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__8_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxrate_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_2\,
      Q => Q(0)
    );
\rxrate_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_1\,
      Q => Q(1)
    );
\rxrate_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_0\,
      Q => Q(2)
    );
\rxrate_sss_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(0),
      Q => \rxrate_sss_reg_n_0_[0]\
    );
\rxrate_sss_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(1),
      Q => \rxrate_sss_reg_n_0_[1]\
    );
\rxrate_sss_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(2),
      Q => \rxrate_sss_reg_n_0_[2]\
    );
sync2_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_35
     port map (
      D(0) => next_state(0),
      Q(2 downto 0) => state(2 downto 0),
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_39 is
  port (
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rate_busy : out STD_LOGIC;
    gt2_drprdy : out STD_LOGIC;
    \rd_data_reg[11]_0\ : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[0]_0\ : out STD_LOGIC;
    \rd_data_reg[1]_0\ : out STD_LOGIC;
    \rd_data_reg[2]_0\ : out STD_LOGIC;
    \rd_data_reg[3]_0\ : out STD_LOGIC;
    \rd_data_reg[4]_0\ : out STD_LOGIC;
    \rd_data_reg[5]_0\ : out STD_LOGIC;
    \rd_data_reg[6]_0\ : out STD_LOGIC;
    \rd_data_reg[7]_0\ : out STD_LOGIC;
    \rd_data_reg[8]_0\ : out STD_LOGIC;
    \rd_data_reg[9]_0\ : out STD_LOGIC;
    \rd_data_reg[10]_0\ : out STD_LOGIC;
    \rd_data_reg[12]_0\ : out STD_LOGIC;
    \rd_data_reg[13]_0\ : out STD_LOGIC;
    \rd_data_reg[14]_0\ : out STD_LOGIC;
    \rd_data_reg[15]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    drp_op_done_o_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_i : in STD_LOGIC;
    drp_busy_i2 : in STD_LOGIC;
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_drpwe : in STD_LOGIC;
    gt2_drpen : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_39 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_39 is
  signal \cdc_rxrate[0].sync_RXRATE_n_0\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_1\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_2\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_3\ : STD_LOGIC;
  signal \^drp_rate_busy\ : STD_LOGIC;
  signal \flag_i_1__7_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \old_rxrate[0]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[1]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[2]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[0]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[1]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[2]\ : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_data[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__5_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxrate_ss : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_sss_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[2]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drp_busy_i1_i_1__1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gt2_drpdo[0]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gt2_drpdo[10]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gt2_drpdo[11]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gt2_drpdo[12]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gt2_drpdo[13]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gt2_drpdo[14]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gt2_drpdo[15]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \gt2_drpdo[15]_INST_0_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \gt2_drpdo[1]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \gt2_drpdo[2]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \gt2_drpdo[3]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \gt2_drpdo[4]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \gt2_drpdo[5]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \gt2_drpdo[6]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gt2_drpdo[7]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gt2_drpdo[8]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \gt2_drpdo[9]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \gtpe2_i_i_28__1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \old_rxrate[0]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \old_rxrate[2]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__5\ : label is "soft_lutpair258";
begin
  drp_rate_busy <= \^drp_rate_busy\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
\cdc_rxrate[0].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_44
     port map (
      D(2) => \cdc_rxrate[0].sync_RXRATE_n_0\,
      D(1) => \cdc_rxrate[0].sync_RXRATE_n_1\,
      D(0) => \cdc_rxrate[0].sync_RXRATE_n_2\,
      \FSM_sequential_state_reg[2]\(1 downto 0) => next_state(2 downto 1),
      Q(2 downto 0) => state(2 downto 0),
      data_out => rxrate_ss(0),
      data_sync_reg6_0 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      dclk => dclk,
      drprdy_i => drprdy_i,
      gt2_rxrate_in(0) => gt2_rxrate_in(0),
      \rxrate_o_reg[0]\ => \old_rxrate_reg_n_0_[0]\,
      \rxrate_o_reg[1]\ => \old_rxrate_reg_n_0_[1]\,
      \rxrate_o_reg[2]\(1 downto 0) => rxrate_ss(2 downto 1),
      \rxrate_o_reg[2]_0\ => \old_rxrate_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(2) => \rxrate_sss_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(1) => \rxrate_sss_reg_n_0_[1]\,
      \rxrate_o_reg[2]_1\(0) => \rxrate_sss_reg_n_0_[0]\
    );
\cdc_rxrate[1].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_45
     port map (
      data_out => rxrate_ss(1),
      dclk => dclk,
      gt2_rxrate_in(0) => gt2_rxrate_in(1)
    );
\cdc_rxrate[2].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_46
     port map (
      data_out => rxrate_ss(2),
      dclk => dclk,
      gt2_rxrate_in(0) => gt2_rxrate_in(2)
    );
\drp_busy_i1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF5FFFF"
    )
        port map (
      I0 => drp_op_done,
      I1 => drp_busy_i2,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => drp_op_done_o_reg
    );
\flag_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFF8"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => \flag_i_1__7_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__7_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt2_drpdo[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(0),
      O => gt2_drpdo(0)
    );
\gt2_drpdo[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(10),
      O => gt2_drpdo(10)
    );
\gt2_drpdo[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(11),
      O => gt2_drpdo(11)
    );
\gt2_drpdo[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(12),
      O => gt2_drpdo(12)
    );
\gt2_drpdo[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(13),
      O => gt2_drpdo(13)
    );
\gt2_drpdo[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(14),
      O => gt2_drpdo(14)
    );
\gt2_drpdo[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(15),
      O => gt2_drpdo(15)
    );
\gt2_drpdo[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFD"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      O => \^drp_rate_busy\
    );
\gt2_drpdo[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(1),
      O => gt2_drpdo(1)
    );
\gt2_drpdo[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(2),
      O => gt2_drpdo(2)
    );
\gt2_drpdo[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(3),
      O => gt2_drpdo(3)
    );
\gt2_drpdo[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(4),
      O => gt2_drpdo(4)
    );
\gt2_drpdo[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(5),
      O => gt2_drpdo(5)
    );
\gt2_drpdo[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(6),
      O => gt2_drpdo(6)
    );
\gt2_drpdo[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(7),
      O => gt2_drpdo(7)
    );
\gt2_drpdo[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(8),
      O => gt2_drpdo(8)
    );
\gt2_drpdo[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(9),
      O => gt2_drpdo(9)
    );
gt2_drprdy_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => drprdy_i,
      O => gt2_drprdy
    );
\gtpe2_i_i_24__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt2_drpaddr(1),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(1)
    );
\gtpe2_i_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt2_drpaddr(0),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A624A4"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt2_drpen,
      O => \FSM_sequential_state_reg[0]_1\
    );
\gtpe2_i_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6262424"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt2_drpwe,
      O => \FSM_sequential_state_reg[0]_0\
    );
\gtpe2_i_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(15),
      O => \rd_data_reg[15]_0\
    );
\gtpe2_i_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(14),
      O => \rd_data_reg[14]_0\
    );
\gtpe2_i_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(13),
      O => \rd_data_reg[13]_0\
    );
\gtpe2_i_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(12),
      O => \rd_data_reg[12]_0\
    );
\gtpe2_i_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02C002C00200020"
    )
        port map (
      I0 => \rd_data_reg_n_0_[11]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(11),
      O => \rd_data_reg[11]_0\
    );
\gtpe2_i_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(10),
      O => \rd_data_reg[10]_0\
    );
\gtpe2_i_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(9),
      O => \rd_data_reg[9]_0\
    );
\gtpe2_i_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(8),
      O => \rd_data_reg[8]_0\
    );
\gtpe2_i_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(7),
      O => \rd_data_reg[7]_0\
    );
\gtpe2_i_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(6),
      O => \rd_data_reg[6]_0\
    );
\gtpe2_i_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(5),
      O => \rd_data_reg[5]_0\
    );
\gtpe2_i_i_57__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(4),
      O => \rd_data_reg[4]_0\
    );
\gtpe2_i_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(3),
      O => \rd_data_reg[3]_0\
    );
\gtpe2_i_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(2),
      O => \rd_data_reg[2]_0\
    );
\gtpe2_i_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(1),
      O => \rd_data_reg[1]_0\
    );
\gtpe2_i_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt2_drpdi(0),
      O => \rd_data_reg[0]_0\
    );
\old_rxrate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[0]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[0]\,
      O => \old_rxrate[0]_i_1_n_0\
    );
\old_rxrate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[1]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[1]\,
      O => \old_rxrate[1]_i_1_n_0\
    );
\old_rxrate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[2]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[2]\,
      O => \old_rxrate[2]_i_1_n_0\
    );
\old_rxrate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[0]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[0]\
    );
\old_rxrate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[1]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[1]\
    );
\old_rxrate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[2]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[2]\
    );
\original_rd_data[15]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__5_n_0\
    );
\rd_data[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__5_n_0\
    );
\rd_data[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__5_n_0\
    );
\rd_data[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__5_n_0\
    );
\rd_data[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__5_n_0\
    );
\rd_data[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__5_n_0\
    );
\rd_data[15]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => drprdy_i,
      I3 => state(1),
      O => next_rd_data
    );
\rd_data[15]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__5_n_0\
    );
\rd_data[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__5_n_0\
    );
\rd_data[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__5_n_0\
    );
\rd_data[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__5_n_0\
    );
\rd_data[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__5_n_0\
    );
\rd_data[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__5_n_0\
    );
\rd_data[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__5_n_0\
    );
\rd_data[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__5_n_0\
    );
\rd_data[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__5_n_0\
    );
\rd_data[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__5_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__5_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__5_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxrate_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_2\,
      Q => Q(0)
    );
\rxrate_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_1\,
      Q => Q(1)
    );
\rxrate_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_0\,
      Q => Q(2)
    );
\rxrate_sss_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(0),
      Q => \rxrate_sss_reg_n_0_[0]\
    );
\rxrate_sss_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(1),
      Q => \rxrate_sss_reg_n_0_[1]\
    );
\rxrate_sss_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(2),
      Q => \rxrate_sss_reg_n_0_[2]\
    );
sync2_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_47
     port map (
      D(0) => next_state(0),
      Q(2 downto 0) => state(2 downto 0),
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_51 is
  port (
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rate_busy : out STD_LOGIC;
    gt1_drprdy : out STD_LOGIC;
    \rd_data_reg[11]_0\ : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[0]_0\ : out STD_LOGIC;
    \rd_data_reg[1]_0\ : out STD_LOGIC;
    \rd_data_reg[2]_0\ : out STD_LOGIC;
    \rd_data_reg[3]_0\ : out STD_LOGIC;
    \rd_data_reg[4]_0\ : out STD_LOGIC;
    \rd_data_reg[5]_0\ : out STD_LOGIC;
    \rd_data_reg[6]_0\ : out STD_LOGIC;
    \rd_data_reg[7]_0\ : out STD_LOGIC;
    \rd_data_reg[8]_0\ : out STD_LOGIC;
    \rd_data_reg[9]_0\ : out STD_LOGIC;
    \rd_data_reg[10]_0\ : out STD_LOGIC;
    \rd_data_reg[12]_0\ : out STD_LOGIC;
    \rd_data_reg[13]_0\ : out STD_LOGIC;
    \rd_data_reg[14]_0\ : out STD_LOGIC;
    \rd_data_reg[15]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    drp_op_done_o_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_i : in STD_LOGIC;
    drp_busy_i2 : in STD_LOGIC;
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drpwe : in STD_LOGIC;
    gt1_drpen : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_51 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_51 is
  signal \cdc_rxrate[0].sync_RXRATE_n_0\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_1\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_2\ : STD_LOGIC;
  signal \cdc_rxrate[0].sync_RXRATE_n_3\ : STD_LOGIC;
  signal \^drp_rate_busy\ : STD_LOGIC;
  signal \flag_i_1__4_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \old_rxrate[0]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[1]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[2]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[0]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[1]\ : STD_LOGIC;
  signal \old_rxrate_reg_n_0_[2]\ : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_data[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxrate_ss : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rxrate_sss_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxrate_sss_reg_n_0_[2]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drp_busy_i1_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gt1_drpdo[0]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gt1_drpdo[10]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gt1_drpdo[11]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gt1_drpdo[12]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gt1_drpdo[13]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gt1_drpdo[14]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gt1_drpdo[15]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \gt1_drpdo[15]_INST_0_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \gt1_drpdo[1]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \gt1_drpdo[2]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \gt1_drpdo[3]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \gt1_drpdo[4]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \gt1_drpdo[5]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \gt1_drpdo[6]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gt1_drpdo[7]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gt1_drpdo[8]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \gt1_drpdo[9]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \gtpe2_i_i_24__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \gtpe2_i_i_28__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \old_rxrate[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \old_rxrate[2]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__2\ : label is "soft_lutpair201";
begin
  drp_rate_busy <= \^drp_rate_busy\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
\cdc_rxrate[0].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_56
     port map (
      D(2) => \cdc_rxrate[0].sync_RXRATE_n_0\,
      D(1) => \cdc_rxrate[0].sync_RXRATE_n_1\,
      D(0) => \cdc_rxrate[0].sync_RXRATE_n_2\,
      \FSM_sequential_state_reg[2]\(1 downto 0) => next_state(2 downto 1),
      Q(2 downto 0) => state(2 downto 0),
      data_out => rxrate_ss(0),
      data_sync_reg6_0 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      dclk => dclk,
      drprdy_i => drprdy_i,
      gt1_rxrate_in(0) => gt1_rxrate_in(0),
      \rxrate_o_reg[0]\ => \old_rxrate_reg_n_0_[0]\,
      \rxrate_o_reg[1]\ => \old_rxrate_reg_n_0_[1]\,
      \rxrate_o_reg[2]\(1 downto 0) => rxrate_ss(2 downto 1),
      \rxrate_o_reg[2]_0\ => \old_rxrate_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(2) => \rxrate_sss_reg_n_0_[2]\,
      \rxrate_o_reg[2]_1\(1) => \rxrate_sss_reg_n_0_[1]\,
      \rxrate_o_reg[2]_1\(0) => \rxrate_sss_reg_n_0_[0]\
    );
\cdc_rxrate[1].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_57
     port map (
      data_out => rxrate_ss(1),
      dclk => dclk,
      gt1_rxrate_in(0) => gt1_rxrate_in(1)
    );
\cdc_rxrate[2].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_58
     port map (
      data_out => rxrate_ss(2),
      dclk => dclk,
      gt1_rxrate_in(0) => gt1_rxrate_in(2)
    );
\drp_busy_i1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF5FFFF"
    )
        port map (
      I0 => drp_op_done,
      I1 => drp_busy_i2,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => drp_op_done_o_reg
    );
\flag_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFF8"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => \flag_i_1__4_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__4_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt1_drpdo[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(0),
      O => gt1_drpdo(0)
    );
\gt1_drpdo[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(10),
      O => gt1_drpdo(10)
    );
\gt1_drpdo[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(11),
      O => gt1_drpdo(11)
    );
\gt1_drpdo[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(12),
      O => gt1_drpdo(12)
    );
\gt1_drpdo[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(13),
      O => gt1_drpdo(13)
    );
\gt1_drpdo[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(14),
      O => gt1_drpdo(14)
    );
\gt1_drpdo[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(15),
      O => gt1_drpdo(15)
    );
\gt1_drpdo[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFD"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      O => \^drp_rate_busy\
    );
\gt1_drpdo[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(1),
      O => gt1_drpdo(1)
    );
\gt1_drpdo[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(2),
      O => gt1_drpdo(2)
    );
\gt1_drpdo[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(3),
      O => gt1_drpdo(3)
    );
\gt1_drpdo[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(4),
      O => gt1_drpdo(4)
    );
\gt1_drpdo[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(5),
      O => gt1_drpdo(5)
    );
\gt1_drpdo[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(6),
      O => gt1_drpdo(6)
    );
\gt1_drpdo[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(7),
      O => gt1_drpdo(7)
    );
\gt1_drpdo[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(8),
      O => gt1_drpdo(8)
    );
\gt1_drpdo[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(9),
      O => gt1_drpdo(9)
    );
gt1_drprdy_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => drprdy_i,
      O => gt1_drprdy
    );
\gtpe2_i_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt1_drpaddr(1),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(1)
    );
\gtpe2_i_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt1_drpaddr(0),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(0)
    );
\gtpe2_i_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A624A4"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt1_drpen,
      O => \FSM_sequential_state_reg[0]_1\
    );
\gtpe2_i_i_32__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6262424"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt1_drpwe,
      O => \FSM_sequential_state_reg[0]_0\
    );
\gtpe2_i_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(15),
      O => \rd_data_reg[15]_0\
    );
\gtpe2_i_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(14),
      O => \rd_data_reg[14]_0\
    );
\gtpe2_i_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(13),
      O => \rd_data_reg[13]_0\
    );
\gtpe2_i_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(12),
      O => \rd_data_reg[12]_0\
    );
\gtpe2_i_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02C002C00200020"
    )
        port map (
      I0 => \rd_data_reg_n_0_[11]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(11),
      O => \rd_data_reg[11]_0\
    );
gtpe2_i_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(10),
      O => \rd_data_reg[10]_0\
    );
\gtpe2_i_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(9),
      O => \rd_data_reg[9]_0\
    );
\gtpe2_i_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(8),
      O => \rd_data_reg[8]_0\
    );
\gtpe2_i_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(7),
      O => \rd_data_reg[7]_0\
    );
\gtpe2_i_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(6),
      O => \rd_data_reg[6]_0\
    );
\gtpe2_i_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(5),
      O => \rd_data_reg[5]_0\
    );
\gtpe2_i_i_57__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(4),
      O => \rd_data_reg[4]_0\
    );
\gtpe2_i_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(3),
      O => \rd_data_reg[3]_0\
    );
\gtpe2_i_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(2),
      O => \rd_data_reg[2]_0\
    );
\gtpe2_i_i_63__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(1),
      O => \rd_data_reg[1]_0\
    );
\gtpe2_i_i_65__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt1_drpdi(0),
      O => \rd_data_reg[0]_0\
    );
\old_rxrate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[0]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[0]\,
      O => \old_rxrate[0]_i_1_n_0\
    );
\old_rxrate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[1]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[1]\,
      O => \old_rxrate[1]_i_1_n_0\
    );
\old_rxrate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxrate_sss_reg_n_0_[2]\,
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => \old_rxrate_reg_n_0_[2]\,
      O => \old_rxrate[2]_i_1_n_0\
    );
\old_rxrate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[0]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[0]\
    );
\old_rxrate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[1]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[1]\
    );
\old_rxrate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[2]_i_1_n_0\,
      Q => \old_rxrate_reg_n_0_[2]\
    );
\original_rd_data[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__2_n_0\
    );
\rd_data[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__2_n_0\
    );
\rd_data[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__2_n_0\
    );
\rd_data[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__2_n_0\
    );
\rd_data[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__2_n_0\
    );
\rd_data[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__2_n_0\
    );
\rd_data[15]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => drprdy_i,
      I3 => state(1),
      O => next_rd_data
    );
\rd_data[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__2_n_0\
    );
\rd_data[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__2_n_0\
    );
\rd_data[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__2_n_0\
    );
\rd_data[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__2_n_0\
    );
\rd_data[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__2_n_0\
    );
\rd_data[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__2_n_0\
    );
\rd_data[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__2_n_0\
    );
\rd_data[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__2_n_0\
    );
\rd_data[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__2_n_0\
    );
\rd_data[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__2_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__2_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__2_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxrate_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_2\,
      Q => Q(0)
    );
\rxrate_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_1\,
      Q => Q(1)
    );
\rxrate_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \cdc_rxrate[0].sync_RXRATE_n_0\,
      Q => Q(2)
    );
\rxrate_sss_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(0),
      Q => \rxrate_sss_reg_n_0_[0]\
    );
\rxrate_sss_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(1),
      Q => \rxrate_sss_reg_n_0_[1]\
    );
\rxrate_sss_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(2),
      Q => \rxrate_sss_reg_n_0_[2]\
    );
sync2_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_59
     port map (
      D(0) => next_state(0),
      Q(2 downto 0) => state(2 downto 0),
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_63 is
  port (
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_rate_busy : out STD_LOGIC;
    gt0_drprdy : out STD_LOGIC;
    \rd_data_reg[11]_0\ : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_data_reg[0]_0\ : out STD_LOGIC;
    \rd_data_reg[1]_0\ : out STD_LOGIC;
    \rd_data_reg[2]_0\ : out STD_LOGIC;
    \rd_data_reg[3]_0\ : out STD_LOGIC;
    \rd_data_reg[4]_0\ : out STD_LOGIC;
    \rd_data_reg[5]_0\ : out STD_LOGIC;
    \rd_data_reg[6]_0\ : out STD_LOGIC;
    \rd_data_reg[7]_0\ : out STD_LOGIC;
    \rd_data_reg[8]_0\ : out STD_LOGIC;
    \rd_data_reg[9]_0\ : out STD_LOGIC;
    \rd_data_reg[10]_0\ : out STD_LOGIC;
    \rd_data_reg[12]_0\ : out STD_LOGIC;
    \rd_data_reg[13]_0\ : out STD_LOGIC;
    \rd_data_reg[14]_0\ : out STD_LOGIC;
    \rd_data_reg[15]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : out STD_LOGIC;
    drp_op_done_o_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    drp_op_done : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_i : in STD_LOGIC;
    drp_busy_i2 : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    data_in : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_63 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_63 is
  signal \cdc_rxrate[0].sync_RXRATE_n_3\ : STD_LOGIC;
  signal \^drp_rate_busy\ : STD_LOGIC;
  signal \flag_i_1__1_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal old_rxrate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \old_rxrate[0]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[1]_i_1_n_0\ : STD_LOGIC;
  signal \old_rxrate[2]_i_1_n_0\ : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxrate_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxrate_ss : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxrate_sss : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "drp_rd:111,wait_rd_data:110,wr_16:101,wait_wr_done1:100,wait_pmareset:011,wr_20:010,wait_wr_done2:000,idle:001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of drp_busy_i1_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gt0_drpdo[0]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gt0_drpdo[10]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gt0_drpdo[11]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gt0_drpdo[12]_INST_0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gt0_drpdo[13]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gt0_drpdo[14]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gt0_drpdo[15]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gt0_drpdo[15]_INST_0_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gt0_drpdo[1]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gt0_drpdo[2]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gt0_drpdo[3]_INST_0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gt0_drpdo[4]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gt0_drpdo[5]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gt0_drpdo[6]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gt0_drpdo[7]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gt0_drpdo[8]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gt0_drpdo[9]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of gtpe2_i_i_25 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of gtpe2_i_i_29 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \old_rxrate[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \old_rxrate[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1\ : label is "soft_lutpair144";
begin
  drp_rate_busy <= \^drp_rate_busy\;
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => next_state(0),
      PRE => AR(0),
      Q => state(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(2),
      Q => state(2)
    );
\cdc_rxrate[0].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_68
     port map (
      D(2 downto 0) => rxrate_i(2 downto 0),
      \FSM_sequential_state_reg[2]\(1 downto 0) => next_state(2 downto 1),
      Q(2 downto 0) => state(2 downto 0),
      data_out => rxrate_ss(0),
      data_sync_reg6_0 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      dclk => dclk,
      drprdy_i => drprdy_i,
      gt0_rxrate_in(0) => gt0_rxrate_in(0),
      old_rxrate(2 downto 0) => old_rxrate(2 downto 0),
      \rxrate_o_reg[2]\(1 downto 0) => rxrate_ss(2 downto 1),
      \rxrate_o_reg[2]_0\(2 downto 0) => rxrate_sss(2 downto 0)
    );
\cdc_rxrate[1].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_69
     port map (
      data_out => rxrate_ss(1),
      dclk => dclk,
      gt0_rxrate_in(0) => gt0_rxrate_in(1)
    );
\cdc_rxrate[2].sync_RXRATE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_70
     port map (
      data_out => rxrate_ss(2),
      dclk => dclk,
      gt0_rxrate_in(0) => gt0_rxrate_in(2)
    );
drp_busy_i1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF5FFFF"
    )
        port map (
      I0 => drp_op_done,
      I1 => drp_busy_i2,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => drp_op_done_o_reg
    );
\flag_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFF8"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => \flag_i_1__1_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__1_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gt0_drpdo[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(0),
      O => gt0_drpdo(0)
    );
\gt0_drpdo[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(10),
      O => gt0_drpdo(10)
    );
\gt0_drpdo[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(11),
      O => gt0_drpdo(11)
    );
\gt0_drpdo[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(12),
      O => gt0_drpdo(12)
    );
\gt0_drpdo[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(13),
      O => gt0_drpdo(13)
    );
\gt0_drpdo[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(14),
      O => gt0_drpdo(14)
    );
\gt0_drpdo[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(15),
      O => gt0_drpdo(15)
    );
\gt0_drpdo[15]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFD"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      O => \^drp_rate_busy\
    );
\gt0_drpdo[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(1),
      O => gt0_drpdo(1)
    );
\gt0_drpdo[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(2),
      O => gt0_drpdo(2)
    );
\gt0_drpdo[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(3),
      O => gt0_drpdo(3)
    );
\gt0_drpdo[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(4),
      O => gt0_drpdo(4)
    );
\gt0_drpdo[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(5),
      O => gt0_drpdo(5)
    );
\gt0_drpdo[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(6),
      O => gt0_drpdo(6)
    );
\gt0_drpdo[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(7),
      O => gt0_drpdo(7)
    );
\gt0_drpdo[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(8),
      O => gt0_drpdo(8)
    );
\gt0_drpdo[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => DRPDO(9),
      O => gt0_drpdo(9)
    );
gt0_drprdy_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F700"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => drp_pma_busy,
      I2 => drp_op_done,
      I3 => drprdy_i,
      O => gt0_drprdy
    );
gtpe2_i_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt0_drpaddr(1),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(1)
    );
gtpe2_i_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^drp_rate_busy\,
      I1 => gt0_drpaddr(0),
      I2 => drp_pma_busy,
      I3 => drp_op_done,
      O => DRPADDR(0)
    );
gtpe2_i_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6A624A4"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt0_drpen,
      O => \FSM_sequential_state_reg[0]_1\
    );
\gtpe2_i_i_33__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6262424"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => drp_busy_i2,
      I4 => gt0_drpwe,
      O => \FSM_sequential_state_reg[0]_0\
    );
\gtpe2_i_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(15),
      O => \rd_data_reg[15]_0\
    );
\gtpe2_i_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(14),
      O => \rd_data_reg[14]_0\
    );
\gtpe2_i_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(13),
      O => \rd_data_reg[13]_0\
    );
\gtpe2_i_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(12),
      O => \rd_data_reg[12]_0\
    );
gtpe2_i_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C02C002C00200020"
    )
        port map (
      I0 => \rd_data_reg_n_0_[11]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(11),
      O => \rd_data_reg[11]_0\
    );
\gtpe2_i_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(10),
      O => \rd_data_reg[10]_0\
    );
\gtpe2_i_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(9),
      O => \rd_data_reg[9]_0\
    );
\gtpe2_i_i_50__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(8),
      O => \rd_data_reg[8]_0\
    );
\gtpe2_i_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(7),
      O => \rd_data_reg[7]_0\
    );
\gtpe2_i_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(6),
      O => \rd_data_reg[6]_0\
    );
\gtpe2_i_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(5),
      O => \rd_data_reg[5]_0\
    );
\gtpe2_i_i_58__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(4),
      O => \rd_data_reg[4]_0\
    );
\gtpe2_i_i_60__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(3),
      O => \rd_data_reg[3]_0\
    );
\gtpe2_i_i_62__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(2),
      O => \rd_data_reg[2]_0\
    );
\gtpe2_i_i_64__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(1),
      O => \rd_data_reg[1]_0\
    );
\gtpe2_i_i_66__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C82C082C08200820"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => drp_busy_i2,
      I5 => gt0_drpdi(0),
      O => \rd_data_reg[0]_0\
    );
\old_rxrate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxrate_sss(0),
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => old_rxrate(0),
      O => \old_rxrate[0]_i_1_n_0\
    );
\old_rxrate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxrate_sss(1),
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => old_rxrate(1),
      O => \old_rxrate[1]_i_1_n_0\
    );
\old_rxrate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxrate_sss(2),
      I1 => \cdc_rxrate[0].sync_RXRATE_n_3\,
      I2 => old_rxrate(2),
      O => \old_rxrate[2]_i_1_n_0\
    );
\old_rxrate_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[0]_i_1_n_0\,
      Q => old_rxrate(0)
    );
\old_rxrate_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[1]_i_1_n_0\,
      Q => old_rxrate(1)
    );
\old_rxrate_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \old_rxrate[2]_i_1_n_0\,
      Q => old_rxrate(2)
    );
\original_rd_data[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => state(0),
      I3 => state(2),
      I4 => state(1),
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1_n_0\
    );
\rd_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1_n_0\
    );
\rd_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1_n_0\
    );
\rd_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1_n_0\
    );
\rd_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1_n_0\
    );
\rd_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1_n_0\
    );
\rd_data[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => drprdy_i,
      I3 => state(1),
      O => next_rd_data
    );
\rd_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2_n_0\
    );
\rd_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1_n_0\
    );
\rd_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1_n_0\
    );
\rd_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1_n_0\
    );
\rd_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1_n_0\
    );
\rd_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1_n_0\
    );
\rd_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1_n_0\
    );
\rd_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1_n_0\
    );
\rd_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1_n_0\
    );
\rd_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
\rxrate_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_i(0),
      Q => Q(0)
    );
\rxrate_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_i(1),
      Q => Q(1)
    );
\rxrate_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_i(2),
      Q => Q(2)
    );
\rxrate_sss_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(0),
      Q => rxrate_sss(0)
    );
\rxrate_sss_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(1),
      Q => rxrate_sss(1)
    );
\rxrate_sss_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxrate_ss(2),
      Q => rxrate_sss(2)
    );
sync2_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_71
     port map (
      D(0) => next_state(0),
      Q(2 downto 0) => state(2 downto 0),
      data_in => data_in,
      dclk => dclk,
      drprdy_i => drprdy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq is
  port (
    GTRXRESET : out STD_LOGIC;
    drp_op_done : out STD_LOGIC;
    drpdi_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_rst_t : out STD_LOGIC;
    drpen_rst_t : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_op_done_o_reg_0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_op_done_o_reg_1 : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gtrxreset_ss : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_rate_busy : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq is
  signal \FSM_onehot_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_op_done\ : STD_LOGIC;
  signal \drp_op_done_o_i_1__2_n_0\ : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__8_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \rd_data[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__10_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__10_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__5\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1__5\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__5\ : label is "soft_lutpair343";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute SOFT_HLUTNM of \drp_busy_i2_i_1__2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gtpe2_i_i_20__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__2\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \gtpe2_i_i_27__2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \gtpe2_i_i_31__2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \gtpe2_i_i_33__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \gtpe2_i_i_36__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \gtpe2_i_i_38__1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \gtpe2_i_i_40__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \gtpe2_i_i_42__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \gtpe2_i_i_44__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \gtpe2_i_i_46__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \gtpe2_i_i_48__1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \gtpe2_i_i_50__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \gtpe2_i_i_52__1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \gtpe2_i_i_54__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gtpe2_i_i_56__1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \gtpe2_i_i_58__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gtpe2_i_i_60__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \gtpe2_i_i_62__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \gtpe2_i_i_64__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \gtpe2_i_i_66__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__10\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__10\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__10\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__10\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__10\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__10\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__10\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__10\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__10\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__10\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__10\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__10\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__10\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__10\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__10\ : label is "soft_lutpair325";
begin
  drp_op_done <= \^drp_op_done\;
\FSM_onehot_state[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[0]_i_1__5_n_0\
    );
\FSM_onehot_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => gtrxreset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__5_n_0\
    );
\FSM_onehot_state[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => p_3_in,
      O => \FSM_onehot_state[4]_i_1__5_n_0\
    );
\FSM_onehot_state[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => \FSM_onehot_state[5]_i_1__5_n_0\
    );
\FSM_onehot_state[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => \FSM_onehot_state[6]_i_1__5_n_0\
    );
\FSM_onehot_state[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => gtrxreset_ss,
      O => \FSM_onehot_state[7]_i_1__6_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__5_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__5_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_1,
      Q => p_2_in
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_0,
      Q => p_1_in
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[4]_i_1__5_n_0\,
      Q => p_3_in
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__5_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__5_n_0\,
      Q => p_0_in
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\drp_busy_i2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      O => drp_op_done_o_reg_0
    );
\drp_op_done_o_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => flag,
      I1 => drprdy_i,
      I2 => \^drp_op_done\,
      O => \drp_op_done_o_i_1__2_n_0\
    );
drp_op_done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => drp_op_done_o_reg_1,
      D => \drp_op_done_o_i_1__2_n_0\,
      Q => \^drp_op_done\
    );
\flag_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_2_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_3_in,
      O => \flag_i_1__8_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__8_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gtpe2_i_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(6),
      I3 => drp_rate_busy,
      O => DRPADDR(6)
    );
\gtpe2_i_i_21__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(5),
      I3 => drp_rate_busy,
      O => DRPADDR(5)
    );
\gtpe2_i_i_22__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(4),
      I3 => drp_rate_busy,
      O => DRPADDR(4)
    );
\gtpe2_i_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(3),
      I3 => drp_rate_busy,
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(2),
      I3 => drp_rate_busy,
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(1),
      I3 => drp_rate_busy,
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt3_drpaddr(0),
      I3 => drp_rate_busy,
      O => DRPADDR(0)
    );
\gtpe2_i_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => drpen_rst_t
    );
\gtpe2_i_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => drpwe_rst_t
    );
\gtpe2_i_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(15)
    );
\gtpe2_i_i_38__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(14)
    );
\gtpe2_i_i_40__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(13)
    );
\gtpe2_i_i_42__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(12)
    );
\gtpe2_i_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_data_reg_n_0_[11]\,
      O => drpdi_o(11)
    );
\gtpe2_i_i_46__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(10)
    );
\gtpe2_i_i_48__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(9)
    );
\gtpe2_i_i_50__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(8)
    );
\gtpe2_i_i_52__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(7)
    );
\gtpe2_i_i_54__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(6)
    );
\gtpe2_i_i_56__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(5)
    );
\gtpe2_i_i_58__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(4)
    );
\gtpe2_i_i_60__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(3)
    );
\gtpe2_i_i_62__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(2)
    );
\gtpe2_i_i_64__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(1)
    );
\gtpe2_i_i_66__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(0)
    );
\gtrxreset_o_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_3_in,
      I2 => gtrxreset_ss,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => gtrxreset_i
    );
gtrxreset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_i,
      Q => GTRXRESET
    );
\original_rd_data[15]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__10_n_0\
    );
\rd_data[10]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__10_n_0\
    );
\rd_data[11]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__10_n_0\
    );
\rd_data[12]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__10_n_0\
    );
\rd_data[13]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__10_n_0\
    );
\rd_data[14]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__10_n_0\
    );
\rd_data[15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__10_n_0\
    );
\rd_data[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__10_n_0\
    );
\rd_data[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__10_n_0\
    );
\rd_data[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__10_n_0\
    );
\rd_data[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__10_n_0\
    );
\rd_data[5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__10_n_0\
    );
\rd_data[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__10_n_0\
    );
\rd_data[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__10_n_0\
    );
\rd_data[8]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__10_n_0\
    );
\rd_data[9]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__10_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__10_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__10_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss
    );
sync0_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_31
     port map (
      D(1) => sync0_RXPMARESETDONE_n_0,
      D(0) => sync0_RXPMARESETDONE_n_1,
      Q(1) => p_3_in,
      Q(0) => p_1_in,
      data_in => data_in,
      data_out => rxpmaresetdone_ss,
      dclk => dclk,
      drprdy_i => drprdy_i,
      rxpmaresetdone_sss => rxpmaresetdone_sss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_40 is
  port (
    GTRXRESET : out STD_LOGIC;
    drp_op_done : out STD_LOGIC;
    drpdi_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_rst_t : out STD_LOGIC;
    drpen_rst_t : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_op_done_o_reg_0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_op_done_o_reg_1 : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gtrxreset_ss : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_rate_busy : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_40 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_40 is
  signal \FSM_onehot_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_op_done\ : STD_LOGIC;
  signal \drp_op_done_o_i_1__1_n_0\ : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__5_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \rd_data[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__7_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1__3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__3\ : label is "soft_lutpair286";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute SOFT_HLUTNM of \drp_busy_i2_i_1__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gtpe2_i_i_20__0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \gtpe2_i_i_27__1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \gtpe2_i_i_31__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gtpe2_i_i_33__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \gtpe2_i_i_36__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gtpe2_i_i_38__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \gtpe2_i_i_40__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gtpe2_i_i_42__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \gtpe2_i_i_44__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gtpe2_i_i_46__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gtpe2_i_i_48__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \gtpe2_i_i_50__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gtpe2_i_i_52__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \gtpe2_i_i_54__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gtpe2_i_i_56__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \gtpe2_i_i_58__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gtpe2_i_i_60__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \gtpe2_i_i_62__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gtpe2_i_i_64__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \gtpe2_i_i_66__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__7\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__7\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__7\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__7\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__7\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__7\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__7\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__7\ : label is "soft_lutpair268";
begin
  drp_op_done <= \^drp_op_done\;
\FSM_onehot_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[0]_i_1__3_n_0\
    );
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => gtrxreset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => p_3_in,
      O => \FSM_onehot_state[4]_i_1__3_n_0\
    );
\FSM_onehot_state[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => \FSM_onehot_state[5]_i_1__3_n_0\
    );
\FSM_onehot_state[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => \FSM_onehot_state[6]_i_1__3_n_0\
    );
\FSM_onehot_state[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => gtrxreset_ss,
      O => \FSM_onehot_state[7]_i_1__5_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__3_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__3_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_1,
      Q => p_2_in
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_0,
      Q => p_1_in
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[4]_i_1__3_n_0\,
      Q => p_3_in
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__3_n_0\,
      Q => p_0_in
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__5_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\drp_busy_i2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      O => drp_op_done_o_reg_0
    );
\drp_op_done_o_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => flag,
      I1 => drprdy_i,
      I2 => \^drp_op_done\,
      O => \drp_op_done_o_i_1__1_n_0\
    );
drp_op_done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => drp_op_done_o_reg_1,
      D => \drp_op_done_o_i_1__1_n_0\,
      Q => \^drp_op_done\
    );
\flag_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_2_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_3_in,
      O => \flag_i_1__5_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__5_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
\gtpe2_i_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(6),
      I3 => drp_rate_busy,
      O => DRPADDR(6)
    );
\gtpe2_i_i_21__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(5),
      I3 => drp_rate_busy,
      O => DRPADDR(5)
    );
\gtpe2_i_i_22__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(4),
      I3 => drp_rate_busy,
      O => DRPADDR(4)
    );
\gtpe2_i_i_23__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(3),
      I3 => drp_rate_busy,
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(2),
      I3 => drp_rate_busy,
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(1),
      I3 => drp_rate_busy,
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt2_drpaddr(0),
      I3 => drp_rate_busy,
      O => DRPADDR(0)
    );
\gtpe2_i_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => drpen_rst_t
    );
\gtpe2_i_i_33__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => drpwe_rst_t
    );
\gtpe2_i_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(15)
    );
\gtpe2_i_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(14)
    );
\gtpe2_i_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(13)
    );
\gtpe2_i_i_42__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(12)
    );
\gtpe2_i_i_44__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_data_reg_n_0_[11]\,
      O => drpdi_o(11)
    );
\gtpe2_i_i_46__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(10)
    );
\gtpe2_i_i_48__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(9)
    );
\gtpe2_i_i_50__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(8)
    );
\gtpe2_i_i_52__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(7)
    );
\gtpe2_i_i_54__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(6)
    );
\gtpe2_i_i_56__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(5)
    );
\gtpe2_i_i_58__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(4)
    );
\gtpe2_i_i_60__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(3)
    );
\gtpe2_i_i_62__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(2)
    );
\gtpe2_i_i_64__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(1)
    );
\gtpe2_i_i_66__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(0)
    );
\gtrxreset_o_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_3_in,
      I2 => gtrxreset_ss,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => gtrxreset_i
    );
gtrxreset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_i,
      Q => GTRXRESET
    );
\original_rd_data[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__7_n_0\
    );
\rd_data[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__7_n_0\
    );
\rd_data[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__7_n_0\
    );
\rd_data[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__7_n_0\
    );
\rd_data[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__7_n_0\
    );
\rd_data[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__7_n_0\
    );
\rd_data[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__7_n_0\
    );
\rd_data[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__7_n_0\
    );
\rd_data[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__7_n_0\
    );
\rd_data[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__7_n_0\
    );
\rd_data[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__7_n_0\
    );
\rd_data[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__7_n_0\
    );
\rd_data[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__7_n_0\
    );
\rd_data[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__7_n_0\
    );
\rd_data[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__7_n_0\
    );
\rd_data[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__7_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__7_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__7_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss
    );
sync0_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_43
     port map (
      D(1) => sync0_RXPMARESETDONE_n_0,
      D(0) => sync0_RXPMARESETDONE_n_1,
      Q(1) => p_3_in,
      Q(0) => p_1_in,
      data_in => data_in,
      data_out => rxpmaresetdone_ss,
      dclk => dclk,
      drprdy_i => drprdy_i,
      rxpmaresetdone_sss => rxpmaresetdone_sss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_52 is
  port (
    GTRXRESET : out STD_LOGIC;
    drp_op_done : out STD_LOGIC;
    drpdi_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_rst_t : out STD_LOGIC;
    drpen_rst_t : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_op_done_o_reg_0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drp_op_done_o_reg_1 : in STD_LOGIC;
    drprdy_i : in STD_LOGIC;
    gtrxreset_ss : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_rate_busy : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_52 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_52 is
  signal \FSM_onehot_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_op_done\ : STD_LOGIC;
  signal \drp_op_done_o_i_1__0_n_0\ : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal \flag_i_1__2_n_0\ : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data0 : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \original_rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \rd_data[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[15]_i_2__4_n_0\ : STD_LOGIC;
  signal \rd_data[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1__1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1__1\ : label is "soft_lutpair229";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute SOFT_HLUTNM of \drp_busy_i2_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of gtpe2_i_i_20 : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gtpe2_i_i_21__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gtpe2_i_i_22__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \gtpe2_i_i_23__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \gtpe2_i_i_25__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gtpe2_i_i_26__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \gtpe2_i_i_27__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \gtpe2_i_i_31__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of gtpe2_i_i_33 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of gtpe2_i_i_36 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of gtpe2_i_i_38 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of gtpe2_i_i_40 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of gtpe2_i_i_42 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \gtpe2_i_i_44__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of gtpe2_i_i_46 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of gtpe2_i_i_48 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of gtpe2_i_i_50 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of gtpe2_i_i_52 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of gtpe2_i_i_54 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of gtpe2_i_i_56 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of gtpe2_i_i_58 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of gtpe2_i_i_60 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of gtpe2_i_i_62 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of gtpe2_i_i_64 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of gtpe2_i_i_66 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__4\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__4\ : label is "soft_lutpair211";
begin
  drp_op_done <= \^drp_op_done\;
\FSM_onehot_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[0]_i_1__1_n_0\
    );
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => gtrxreset_ss,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => p_3_in,
      O => \FSM_onehot_state[4]_i_1__1_n_0\
    );
\FSM_onehot_state[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => \FSM_onehot_state[5]_i_1__1_n_0\
    );
\FSM_onehot_state[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => \FSM_onehot_state[6]_i_1__1_n_0\
    );
\FSM_onehot_state[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => gtrxreset_ss,
      O => \FSM_onehot_state[7]_i_1__4_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1__1_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_1,
      Q => p_2_in
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_0,
      Q => p_1_in
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[4]_i_1__1_n_0\,
      Q => p_3_in
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1__1_n_0\,
      Q => p_0_in
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
\drp_busy_i2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      O => drp_op_done_o_reg_0
    );
\drp_op_done_o_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => flag,
      I1 => drprdy_i,
      I2 => \^drp_op_done\,
      O => \drp_op_done_o_i_1__0_n_0\
    );
drp_op_done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => drp_op_done_o_reg_1,
      D => \drp_op_done_o_i_1__0_n_0\,
      Q => \^drp_op_done\
    );
\flag_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_2_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_3_in,
      O => \flag_i_1__2_n_0\
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \flag_i_1__2_n_0\,
      Q => flag_reg_n_0,
      R => '0'
    );
gtpe2_i_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(6),
      I3 => drp_rate_busy,
      O => DRPADDR(6)
    );
\gtpe2_i_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(5),
      I3 => drp_rate_busy,
      O => DRPADDR(5)
    );
\gtpe2_i_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(4),
      I3 => drp_rate_busy,
      O => DRPADDR(4)
    );
\gtpe2_i_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(3),
      I3 => drp_rate_busy,
      O => DRPADDR(3)
    );
\gtpe2_i_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(2),
      I3 => drp_rate_busy,
      O => DRPADDR(2)
    );
\gtpe2_i_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(1),
      I3 => drp_rate_busy,
      O => DRPADDR(1)
    );
\gtpe2_i_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt1_drpaddr(0),
      I3 => drp_rate_busy,
      O => DRPADDR(0)
    );
\gtpe2_i_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => drpen_rst_t
    );
gtpe2_i_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => drpwe_rst_t
    );
gtpe2_i_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[15]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(15)
    );
gtpe2_i_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[14]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(14)
    );
gtpe2_i_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[13]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(13)
    );
gtpe2_i_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[12]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(12)
    );
\gtpe2_i_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_data_reg_n_0_[11]\,
      O => drpdi_o(11)
    );
gtpe2_i_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[10]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(10)
    );
gtpe2_i_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[9]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(9)
    );
gtpe2_i_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[8]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(8)
    );
gtpe2_i_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[7]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(7)
    );
gtpe2_i_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[6]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(6)
    );
gtpe2_i_i_56: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[5]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(5)
    );
gtpe2_i_i_58: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(4)
    );
gtpe2_i_i_60: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(3)
    );
gtpe2_i_i_62: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(2)
    );
gtpe2_i_i_64: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(1)
    );
gtpe2_i_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \rd_data_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(0)
    );
\gtrxreset_o_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_3_in,
      I2 => gtrxreset_ss,
      I3 => p_1_in,
      I4 => p_0_in,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => gtrxreset_i
    );
gtrxreset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_i,
      Q => GTRXRESET
    );
\original_rd_data[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => p_0_in,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => \original_rd_data_reg_n_0_[0]\,
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => \original_rd_data_reg_n_0_[10]\,
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => \original_rd_data_reg_n_0_[11]\,
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => \original_rd_data_reg_n_0_[12]\,
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => \original_rd_data_reg_n_0_[13]\,
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => \original_rd_data_reg_n_0_[14]\,
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => \original_rd_data_reg_n_0_[15]\,
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => \original_rd_data_reg_n_0_[1]\,
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => \original_rd_data_reg_n_0_[2]\,
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => \original_rd_data_reg_n_0_[3]\,
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => \original_rd_data_reg_n_0_[4]\,
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => \original_rd_data_reg_n_0_[5]\,
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => \original_rd_data_reg_n_0_[6]\,
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => \original_rd_data_reg_n_0_[7]\,
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => \original_rd_data_reg_n_0_[8]\,
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => \original_rd_data_reg_n_0_[9]\,
      R => '0'
    );
\rd_data[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => \original_rd_data_reg_n_0_[0]\,
      I2 => flag_reg_n_0,
      O => \rd_data[0]_i_1__4_n_0\
    );
\rd_data[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => \original_rd_data_reg_n_0_[10]\,
      I2 => flag_reg_n_0,
      O => \rd_data[10]_i_1__4_n_0\
    );
\rd_data[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => \original_rd_data_reg_n_0_[11]\,
      I2 => flag_reg_n_0,
      O => \rd_data[11]_i_1__4_n_0\
    );
\rd_data[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => \original_rd_data_reg_n_0_[12]\,
      I2 => flag_reg_n_0,
      O => \rd_data[12]_i_1__4_n_0\
    );
\rd_data[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => \original_rd_data_reg_n_0_[13]\,
      I2 => flag_reg_n_0,
      O => \rd_data[13]_i_1__4_n_0\
    );
\rd_data[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => \original_rd_data_reg_n_0_[14]\,
      I2 => flag_reg_n_0,
      O => \rd_data[14]_i_1__4_n_0\
    );
\rd_data[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => \original_rd_data_reg_n_0_[15]\,
      I2 => flag_reg_n_0,
      O => \rd_data[15]_i_2__4_n_0\
    );
\rd_data[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => \original_rd_data_reg_n_0_[1]\,
      I2 => flag_reg_n_0,
      O => \rd_data[1]_i_1__4_n_0\
    );
\rd_data[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => \original_rd_data_reg_n_0_[2]\,
      I2 => flag_reg_n_0,
      O => \rd_data[2]_i_1__4_n_0\
    );
\rd_data[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => \original_rd_data_reg_n_0_[3]\,
      I2 => flag_reg_n_0,
      O => \rd_data[3]_i_1__4_n_0\
    );
\rd_data[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => \original_rd_data_reg_n_0_[4]\,
      I2 => flag_reg_n_0,
      O => \rd_data[4]_i_1__4_n_0\
    );
\rd_data[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => \original_rd_data_reg_n_0_[5]\,
      I2 => flag_reg_n_0,
      O => \rd_data[5]_i_1__4_n_0\
    );
\rd_data[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => \original_rd_data_reg_n_0_[6]\,
      I2 => flag_reg_n_0,
      O => \rd_data[6]_i_1__4_n_0\
    );
\rd_data[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => \original_rd_data_reg_n_0_[7]\,
      I2 => flag_reg_n_0,
      O => \rd_data[7]_i_1__4_n_0\
    );
\rd_data[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => \original_rd_data_reg_n_0_[8]\,
      I2 => flag_reg_n_0,
      O => \rd_data[8]_i_1__4_n_0\
    );
\rd_data[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => \original_rd_data_reg_n_0_[9]\,
      I2 => flag_reg_n_0,
      O => \rd_data[9]_i_1__4_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[0]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[0]\
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[10]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[10]\
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[11]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[11]\
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[12]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[12]\
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[13]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[13]\
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[14]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[14]\
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[15]_i_2__4_n_0\,
      Q => \rd_data_reg_n_0_[15]\
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[1]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[1]\
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[2]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[2]\
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[3]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[3]\
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[4]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[4]\
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[5]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[5]\
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[6]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[6]\
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[7]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[7]\
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[8]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[8]\
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => \rd_data[9]_i_1__4_n_0\,
      Q => \rd_data_reg_n_0_[9]\
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss
    );
sync0_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_55
     port map (
      D(1) => sync0_RXPMARESETDONE_n_0,
      D(0) => sync0_RXPMARESETDONE_n_1,
      Q(1) => p_3_in,
      Q(0) => p_1_in,
      data_in => data_in,
      data_out => rxpmaresetdone_ss,
      dclk => dclk,
      drprdy_i => drprdy_i,
      rxpmaresetdone_sss => rxpmaresetdone_sss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_64 is
  port (
    gtrxreset_ss_reg_0 : out STD_LOGIC;
    GTRXRESET : out STD_LOGIC;
    drp_op_done : out STD_LOGIC;
    drpdi_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpwe_rst_t : out STD_LOGIC;
    drpen_rst_t : out STD_LOGIC;
    DRPADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_op_done_o_reg_0 : out STD_LOGIC;
    drp_op_done_o_reg_1 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprdy_i : in STD_LOGIC;
    drp_pma_busy : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    drp_rate_busy : in STD_LOGIC;
    DRPDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_64 : entity is "xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_64 is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \^drp_op_done\ : STD_LOGIC;
  signal drp_op_done_o_i_1_n_0 : STD_LOGIC;
  signal flag : STD_LOGIC;
  signal flag_i_1_n_0 : STD_LOGIC;
  signal flag_reg_n_0 : STD_LOGIC;
  signal gtrxreset_i : STD_LOGIC;
  signal gtrxreset_s : STD_LOGIC;
  signal \^gtrxreset_ss_reg_0\ : STD_LOGIC;
  signal next_rd_data : STD_LOGIC;
  signal original_rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal original_rd_data0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxpmaresetdone_ss : STD_LOGIC;
  signal rxpmaresetdone_sss : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_0 : STD_LOGIC;
  signal sync0_RXPMARESETDONE_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \FSM_onehot_state[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \FSM_onehot_state[6]_i_1\ : label is "soft_lutpair172";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[5]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[6]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[7]\ : label is "drp_rd:10000000,wait_rd_data:01000000,wr_16:00100000,wait_wr_done1:00010000,wait_pmareset:00001000,wr_20:00000100,wait_wr_done2:00000001,idle:00000010";
  attribute SOFT_HLUTNM of drp_busy_i2_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of gtpe2_i_i_21 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of gtpe2_i_i_22 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of gtpe2_i_i_23 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of gtpe2_i_i_24 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of gtpe2_i_i_26 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of gtpe2_i_i_27 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of gtpe2_i_i_28 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of gtpe2_i_i_32 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of gtpe2_i_i_34 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of gtpe2_i_i_37 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of gtpe2_i_i_39 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of gtpe2_i_i_41 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of gtpe2_i_i_43 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \gtpe2_i_i_45__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of gtpe2_i_i_47 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of gtpe2_i_i_49 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of gtpe2_i_i_51 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of gtpe2_i_i_53 : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of gtpe2_i_i_55 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of gtpe2_i_i_57 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of gtpe2_i_i_59 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of gtpe2_i_i_61 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of gtpe2_i_i_63 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of gtpe2_i_i_65 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of gtpe2_i_i_67 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rd_data[0]_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rd_data[10]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rd_data[11]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rd_data[12]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rd_data[13]_i_1__1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \rd_data[14]_i_1__1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rd_data[15]_i_2__1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \rd_data[1]_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \rd_data[2]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rd_data[3]_i_1__1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \rd_data[4]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rd_data[5]_i_1__1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \rd_data[6]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rd_data[7]_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \rd_data[8]_i_1__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \rd_data[9]_i_1__1\ : label is "soft_lutpair154";
begin
  drp_op_done <= \^drp_op_done\;
  gtrxreset_ss_reg_0 <= \^gtrxreset_ss_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => drprdy_i,
      I2 => flag,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => drprdy_i,
      I1 => flag,
      I2 => \^gtrxreset_ss_reg_0\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => drprdy_i,
      I2 => p_3_in,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0,
      I1 => drprdy_i,
      O => \FSM_onehot_state[5]_i_1_n_0\
    );
\FSM_onehot_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => drprdy_i,
      I2 => p_0_in_0,
      O => \FSM_onehot_state[6]_i_1_n_0\
    );
\FSM_onehot_state[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^gtrxreset_ss_reg_0\,
      O => \FSM_onehot_state[7]_i_1__3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => flag
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      PRE => AR(0),
      Q => \FSM_onehot_state_reg_n_0_[1]\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_1,
      Q => p_2_in
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => sync0_RXPMARESETDONE_n_0,
      Q => p_1_in
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => p_3_in
    );
\FSM_onehot_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[5]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[5]\
    );
\FSM_onehot_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[6]_i_1_n_0\,
      Q => p_0_in_0
    );
\FSM_onehot_state_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => \FSM_onehot_state[7]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[7]\
    );
drp_busy_i2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      O => drp_op_done_o_reg_0
    );
drp_op_done_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => flag,
      I1 => drprdy_i,
      I2 => \^drp_op_done\,
      O => drp_op_done_o_i_1_n_0
    );
drp_op_done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => drp_op_done_o_reg_1,
      D => drp_op_done_o_i_1_n_0,
      Q => \^drp_op_done\
    );
flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => flag,
      I1 => flag_reg_n_0,
      I2 => p_2_in,
      I3 => p_1_in,
      I4 => \FSM_onehot_state_reg_n_0_[5]\,
      I5 => p_3_in,
      O => flag_i_1_n_0
    );
flag_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => flag_i_1_n_0,
      Q => flag_reg_n_0,
      R => '0'
    );
gtpe2_i_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(6),
      I3 => drp_rate_busy,
      O => DRPADDR(6)
    );
gtpe2_i_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(5),
      I3 => drp_rate_busy,
      O => DRPADDR(5)
    );
gtpe2_i_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(4),
      I3 => drp_rate_busy,
      O => DRPADDR(4)
    );
gtpe2_i_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(3),
      I3 => drp_rate_busy,
      O => DRPADDR(3)
    );
gtpe2_i_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(2),
      I3 => drp_rate_busy,
      O => DRPADDR(2)
    );
gtpe2_i_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(1),
      I3 => drp_rate_busy,
      O => DRPADDR(1)
    );
gtpe2_i_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^drp_op_done\,
      I1 => drp_pma_busy,
      I2 => gt0_drpaddr(0),
      I3 => drp_rate_busy,
      O => DRPADDR(0)
    );
gtpe2_i_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[5]\,
      I1 => p_2_in,
      I2 => \FSM_onehot_state_reg_n_0_[7]\,
      O => drpen_rst_t
    );
gtpe2_i_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      O => drpwe_rst_t
    );
gtpe2_i_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(15),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(15)
    );
gtpe2_i_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(14),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(14)
    );
gtpe2_i_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(13),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(13)
    );
gtpe2_i_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(12),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(12)
    );
\gtpe2_i_i_45__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_2_in,
      I1 => rd_data(11),
      O => drpdi_o(11)
    );
gtpe2_i_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(10),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(10)
    );
gtpe2_i_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(9),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(9)
    );
gtpe2_i_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(8),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(8)
    );
gtpe2_i_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(7),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(7)
    );
gtpe2_i_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(6),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(6)
    );
gtpe2_i_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(5),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(5)
    );
gtpe2_i_i_59: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(4),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(4)
    );
gtpe2_i_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(3),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(3)
    );
gtpe2_i_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(2),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(2)
    );
gtpe2_i_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(1),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(1)
    );
gtpe2_i_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_data(0),
      I1 => \FSM_onehot_state_reg_n_0_[5]\,
      I2 => p_2_in,
      O => drpdi_o(0)
    );
gtrxreset_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[7]\,
      I1 => p_3_in,
      I2 => \^gtrxreset_ss_reg_0\,
      I3 => p_1_in,
      I4 => p_0_in_0,
      I5 => \FSM_onehot_state_reg_n_0_[5]\,
      O => gtrxreset_i
    );
gtrxreset_o_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_i,
      Q => GTRXRESET
    );
gtrxreset_s_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => drp_op_done_o_reg_1,
      Q => gtrxreset_s
    );
gtrxreset_ss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => gtrxreset_s,
      Q => \^gtrxreset_ss_reg_0\
    );
\original_rd_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => flag_reg_n_0,
      I1 => drprdy_i,
      I2 => p_0_in_0,
      O => original_rd_data0
    );
\original_rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(0),
      Q => original_rd_data(0),
      R => '0'
    );
\original_rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(10),
      Q => original_rd_data(10),
      R => '0'
    );
\original_rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(11),
      Q => original_rd_data(11),
      R => '0'
    );
\original_rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(12),
      Q => original_rd_data(12),
      R => '0'
    );
\original_rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(13),
      Q => original_rd_data(13),
      R => '0'
    );
\original_rd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(14),
      Q => original_rd_data(14),
      R => '0'
    );
\original_rd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(15),
      Q => original_rd_data(15),
      R => '0'
    );
\original_rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(1),
      Q => original_rd_data(1),
      R => '0'
    );
\original_rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(2),
      Q => original_rd_data(2),
      R => '0'
    );
\original_rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(3),
      Q => original_rd_data(3),
      R => '0'
    );
\original_rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(4),
      Q => original_rd_data(4),
      R => '0'
    );
\original_rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(5),
      Q => original_rd_data(5),
      R => '0'
    );
\original_rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(6),
      Q => original_rd_data(6),
      R => '0'
    );
\original_rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(7),
      Q => original_rd_data(7),
      R => '0'
    );
\original_rd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(8),
      Q => original_rd_data(8),
      R => '0'
    );
\original_rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => original_rd_data0,
      D => DRPDO(9),
      Q => original_rd_data(9),
      R => '0'
    );
\rd_data[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(0),
      I1 => original_rd_data(0),
      I2 => flag_reg_n_0,
      O => p_0_in(0)
    );
\rd_data[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(10),
      I1 => original_rd_data(10),
      I2 => flag_reg_n_0,
      O => p_0_in(10)
    );
\rd_data[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(11),
      I1 => original_rd_data(11),
      I2 => flag_reg_n_0,
      O => p_0_in(11)
    );
\rd_data[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(12),
      I1 => original_rd_data(12),
      I2 => flag_reg_n_0,
      O => p_0_in(12)
    );
\rd_data[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(13),
      I1 => original_rd_data(13),
      I2 => flag_reg_n_0,
      O => p_0_in(13)
    );
\rd_data[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(14),
      I1 => original_rd_data(14),
      I2 => flag_reg_n_0,
      O => p_0_in(14)
    );
\rd_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in_0,
      I1 => drprdy_i,
      O => next_rd_data
    );
\rd_data[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(15),
      I1 => original_rd_data(15),
      I2 => flag_reg_n_0,
      O => p_0_in(15)
    );
\rd_data[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(1),
      I1 => original_rd_data(1),
      I2 => flag_reg_n_0,
      O => p_0_in(1)
    );
\rd_data[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(2),
      I1 => original_rd_data(2),
      I2 => flag_reg_n_0,
      O => p_0_in(2)
    );
\rd_data[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(3),
      I1 => original_rd_data(3),
      I2 => flag_reg_n_0,
      O => p_0_in(3)
    );
\rd_data[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(4),
      I1 => original_rd_data(4),
      I2 => flag_reg_n_0,
      O => p_0_in(4)
    );
\rd_data[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(5),
      I1 => original_rd_data(5),
      I2 => flag_reg_n_0,
      O => p_0_in(5)
    );
\rd_data[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(6),
      I1 => original_rd_data(6),
      I2 => flag_reg_n_0,
      O => p_0_in(6)
    );
\rd_data[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(7),
      I1 => original_rd_data(7),
      I2 => flag_reg_n_0,
      O => p_0_in(7)
    );
\rd_data[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(8),
      I1 => original_rd_data(8),
      I2 => flag_reg_n_0,
      O => p_0_in(8)
    );
\rd_data[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => DRPDO(9),
      I1 => original_rd_data(9),
      I2 => flag_reg_n_0,
      O => p_0_in(9)
    );
\rd_data_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(0),
      Q => rd_data(0)
    );
\rd_data_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(10),
      Q => rd_data(10)
    );
\rd_data_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(11),
      Q => rd_data(11)
    );
\rd_data_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(12),
      Q => rd_data(12)
    );
\rd_data_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(13),
      Q => rd_data(13)
    );
\rd_data_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(14),
      Q => rd_data(14)
    );
\rd_data_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(15),
      Q => rd_data(15)
    );
\rd_data_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(1),
      Q => rd_data(1)
    );
\rd_data_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(2),
      Q => rd_data(2)
    );
\rd_data_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(3),
      Q => rd_data(3)
    );
\rd_data_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(4),
      Q => rd_data(4)
    );
\rd_data_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(5),
      Q => rd_data(5)
    );
\rd_data_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(6),
      Q => rd_data(6)
    );
\rd_data_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(7),
      Q => rd_data(7)
    );
\rd_data_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(8),
      Q => rd_data(8)
    );
\rd_data_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => next_rd_data,
      CLR => AR(0),
      D => p_0_in(9),
      Q => rd_data(9)
    );
rxpmaresetdone_sss_reg: unisim.vcomponents.FDCE
     port map (
      C => dclk,
      CE => '1',
      CLR => AR(0),
      D => rxpmaresetdone_ss,
      Q => rxpmaresetdone_sss
    );
sync0_RXPMARESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_67
     port map (
      D(1) => sync0_RXPMARESETDONE_n_0,
      D(0) => sync0_RXPMARESETDONE_n_1,
      Q(1) => p_3_in,
      Q(0) => p_1_in,
      data_in => data_in,
      data_out => rxpmaresetdone_ss,
      dclk => dclk,
      drprdy_i => drprdy_i,
      rxpmaresetdone_sss => rxpmaresetdone_sss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual is
  port (
    debug : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txdlyen_in : out STD_LOGIC;
    mgt_tx_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_txdlysreset_in : out STD_LOGIC;
    gt2_txdlysreset_in : out STD_LOGIC;
    gt1_txdlysreset_in : out STD_LOGIC;
    gt0_txdlysreset_in : out STD_LOGIC;
    gt0_txphinit_in : out STD_LOGIC;
    gt3_txphinit_in : out STD_LOGIC;
    gt2_txphinit_in : out STD_LOGIC;
    gt1_txphinit_in : out STD_LOGIC;
    gt0_txphalign_in : out STD_LOGIC;
    gt3_txphalign_in : out STD_LOGIC;
    gt2_txphalign_in : out STD_LOGIC;
    gt1_txphalign_in : out STD_LOGIC;
    CLK : in STD_LOGIC;
    \stretch_r_reg[1]\ : in STD_LOGIC;
    \stretch_r_reg[1]_0\ : in STD_LOGIC;
    \stretch_r_reg[1]_1\ : in STD_LOGIC;
    \stretch_r_reg[1]_2\ : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    \TXDLYSRESET_reg[3]_0\ : in STD_LOGIC;
    gt0_txphaligndone_out : in STD_LOGIC;
    gt0_txdlysresetdone_out : in STD_LOGIC;
    gt1_txphaligndone_out : in STD_LOGIC;
    gt1_txdlysresetdone_out : in STD_LOGIC;
    gt2_txphaligndone_out : in STD_LOGIC;
    gt2_txdlysresetdone_out : in STD_LOGIC;
    gt3_txphaligndone_out : in STD_LOGIC;
    gt3_txdlysresetdone_out : in STD_LOGIC;
    gt0_txphinitdone_out : in STD_LOGIC;
    gt1_txphinitdone_out : in STD_LOGIC;
    gt2_txphinitdone_out : in STD_LOGIC;
    gt3_txphinitdone_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual is
  signal \FSM_sequential_tx_phalign_manual_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_phalign_manual_state[3]_i_6_n_0\ : STD_LOGIC;
  signal PHASE_ALIGNMENT_DONE_i_1_n_0 : STD_LOGIC;
  signal \TXDLYSRESET[0]_i_1_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[1]_i_1_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[1]_i_2_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[2]_i_1_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[2]_i_2_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[3]_i_1_n_0\ : STD_LOGIC;
  signal \TXDLYSRESET[3]_i_2_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[1]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[2]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHALIGN[3]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHINIT[1]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHINIT[2]_i_1_n_0\ : STD_LOGIC;
  signal \TXPHINIT[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_1\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_3\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\ : STD_LOGIC;
  signal \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_2\ : STD_LOGIC;
  signal \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\ : STD_LOGIC;
  signal \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\ : STD_LOGIC;
  signal \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\ : STD_LOGIC;
  signal \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\ : STD_LOGIC;
  signal \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\ : STD_LOGIC;
  signal \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\ : STD_LOGIC;
  signal \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\ : STD_LOGIC;
  signal \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\ : STD_LOGIC;
  signal \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\ : STD_LOGIC;
  signal \^debug\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gt0_txdlyen_in\ : STD_LOGIC;
  signal \^gt0_txdlysreset_in\ : STD_LOGIC;
  signal \^gt0_txphalign_in\ : STD_LOGIC;
  signal \^gt0_txphinit_in\ : STD_LOGIC;
  signal \^gt1_txdlysreset_in\ : STD_LOGIC;
  signal \^gt1_txphalign_in\ : STD_LOGIC;
  signal \^gt1_txphinit_in\ : STD_LOGIC;
  signal \^gt2_txdlysreset_in\ : STD_LOGIC;
  signal \^gt2_txphalign_in\ : STD_LOGIC;
  signal \^gt2_txphinit_in\ : STD_LOGIC;
  signal \^gt3_txdlysreset_in\ : STD_LOGIC;
  signal \^gt3_txphalign_in\ : STD_LOGIC;
  signal \^gt3_txphinit_in\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal tx_phalign_manual_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \txdlysresetdone_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \txdlysresetdone_store_reg_n_0_[3]\ : STD_LOGIC;
  signal txdone_clear_i_1_n_0 : STD_LOGIC;
  signal txdone_clear_reg_n_0 : STD_LOGIC;
  signal txphaligndone_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txphaligndone_store : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txphaligndone_sync_0 : STD_LOGIC;
  signal txphaligndone_sync_1 : STD_LOGIC;
  signal txphaligndone_sync_2 : STD_LOGIC;
  signal txphaligndone_sync_3 : STD_LOGIC;
  signal txphinitdone_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txphinitdone_store_edge : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txphinitdone_sync_0 : STD_LOGIC;
  signal txphinitdone_sync_1 : STD_LOGIC;
  signal txphinitdone_sync_2 : STD_LOGIC;
  signal txphinitdone_sync_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_phalign_manual_state[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_phalign_manual_state[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_phalign_manual_state[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_phalign_manual_state[3]_i_2\ : label is "soft_lutpair364";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_phalign_manual_state_reg[0]\ : label is "m_phalign:0011,m_dlyen:0100,m_phinit:0010,wait_phrst_done:0001,init:0000,m_dlyen2:0111,s_phalign:0110,phalign_done:1000,s_phinit:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_phalign_manual_state_reg[1]\ : label is "m_phalign:0011,m_dlyen:0100,m_phinit:0010,wait_phrst_done:0001,init:0000,m_dlyen2:0111,s_phalign:0110,phalign_done:1000,s_phinit:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_phalign_manual_state_reg[2]\ : label is "m_phalign:0011,m_dlyen:0100,m_phinit:0010,wait_phrst_done:0001,init:0000,m_dlyen2:0111,s_phalign:0110,phalign_done:1000,s_phinit:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_phalign_manual_state_reg[3]\ : label is "m_phalign:0011,m_dlyen:0100,m_phinit:0010,wait_phrst_done:0001,init:0000,m_dlyen2:0111,s_phalign:0110,phalign_done:1000,s_phinit:0101";
  attribute SOFT_HLUTNM of PHASE_ALIGNMENT_DONE_i_1 : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of xaui_0_core_i_9 : label is "soft_lutpair363";
begin
  debug(0) <= \^debug\(0);
  gt0_txdlyen_in <= \^gt0_txdlyen_in\;
  gt0_txdlysreset_in <= \^gt0_txdlysreset_in\;
  gt0_txphalign_in <= \^gt0_txphalign_in\;
  gt0_txphinit_in <= \^gt0_txphinit_in\;
  gt1_txdlysreset_in <= \^gt1_txdlysreset_in\;
  gt1_txphalign_in <= \^gt1_txphalign_in\;
  gt1_txphinit_in <= \^gt1_txphinit_in\;
  gt2_txdlysreset_in <= \^gt2_txdlysreset_in\;
  gt2_txphalign_in <= \^gt2_txphalign_in\;
  gt2_txphinit_in <= \^gt2_txphinit_in\;
  gt3_txdlysreset_in <= \^gt3_txdlysreset_in\;
  gt3_txphalign_in <= \^gt3_txphalign_in\;
  gt3_txphinit_in <= \^gt3_txphinit_in\;
\FSM_sequential_tx_phalign_manual_state[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      O => \FSM_sequential_tx_phalign_manual_state[0]_i_1_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tx_phalign_manual_state(1),
      I1 => tx_phalign_manual_state(0),
      O => \FSM_sequential_tx_phalign_manual_state[1]_i_1_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(2),
      O => \FSM_sequential_tx_phalign_manual_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tx_phalign_manual_state(2),
      I1 => tx_phalign_manual_state(0),
      I2 => tx_phalign_manual_state(1),
      O => \FSM_sequential_tx_phalign_manual_state[3]_i_2_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \txdlysresetdone_store_reg_n_0_[3]\,
      I1 => p_1_in,
      I2 => \txdlysresetdone_store_reg_n_0_[0]\,
      I3 => p_2_in,
      I4 => tx_phalign_manual_state(0),
      I5 => \TXDLYSRESET_reg[3]_0\,
      O => \FSM_sequential_tx_phalign_manual_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_phalign_manual_state[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => txphaligndone_store(2),
      I1 => txphaligndone_store(1),
      I2 => txphaligndone_store(3),
      I3 => txphaligndone_store(0),
      O => \FSM_sequential_tx_phalign_manual_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_phalign_manual_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\,
      D => \FSM_sequential_tx_phalign_manual_state[0]_i_1_n_0\,
      Q => tx_phalign_manual_state(0),
      R => uclk_mgt_tx_reset
    );
\FSM_sequential_tx_phalign_manual_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\,
      D => \FSM_sequential_tx_phalign_manual_state[1]_i_1_n_0\,
      Q => tx_phalign_manual_state(1),
      R => uclk_mgt_tx_reset
    );
\FSM_sequential_tx_phalign_manual_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\,
      D => \FSM_sequential_tx_phalign_manual_state[2]_i_1_n_0\,
      Q => tx_phalign_manual_state(2),
      R => uclk_mgt_tx_reset
    );
\FSM_sequential_tx_phalign_manual_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\,
      D => \FSM_sequential_tx_phalign_manual_state[3]_i_2_n_0\,
      Q => tx_phalign_manual_state(3),
      R => uclk_mgt_tx_reset
    );
PHASE_ALIGNMENT_DONE_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0002"
    )
        port map (
      I0 => tx_phalign_manual_state(3),
      I1 => tx_phalign_manual_state(2),
      I2 => tx_phalign_manual_state(0),
      I3 => tx_phalign_manual_state(1),
      I4 => \^debug\(0),
      O => PHASE_ALIGNMENT_DONE_i_1_n_0
    );
PHASE_ALIGNMENT_DONE_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => PHASE_ALIGNMENT_DONE_i_1_n_0,
      Q => \^debug\(0),
      R => uclk_mgt_tx_reset
    );
\TXDLYEN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      Q => \^gt0_txdlyen_in\,
      R => uclk_mgt_tx_reset
    );
\TXDLYSRESET[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(3),
      I3 => \TXDLYSRESET[0]_i_2_n_0\,
      I4 => \^gt0_txdlysreset_in\,
      O => \TXDLYSRESET[0]_i_1_n_0\
    );
\TXDLYSRESET[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => tx_phalign_manual_state(1),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(0),
      I3 => \txdlysresetdone_store_reg_n_0_[0]\,
      I4 => tx_phalign_manual_state(2),
      I5 => tx_phalign_manual_state(3),
      O => \TXDLYSRESET[0]_i_2_n_0\
    );
\TXDLYSRESET[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(3),
      I3 => \TXDLYSRESET[1]_i_2_n_0\,
      I4 => \^gt1_txdlysreset_in\,
      O => \TXDLYSRESET[1]_i_1_n_0\
    );
\TXDLYSRESET[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => tx_phalign_manual_state(1),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(0),
      I3 => p_1_in,
      I4 => tx_phalign_manual_state(2),
      I5 => tx_phalign_manual_state(3),
      O => \TXDLYSRESET[1]_i_2_n_0\
    );
\TXDLYSRESET[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(3),
      I3 => \TXDLYSRESET[2]_i_2_n_0\,
      I4 => \^gt2_txdlysreset_in\,
      O => \TXDLYSRESET[2]_i_1_n_0\
    );
\TXDLYSRESET[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => tx_phalign_manual_state(1),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(0),
      I3 => p_2_in,
      I4 => tx_phalign_manual_state(2),
      I5 => tx_phalign_manual_state(3),
      O => \TXDLYSRESET[2]_i_2_n_0\
    );
\TXDLYSRESET[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => tx_phalign_manual_state(0),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(3),
      I3 => \TXDLYSRESET[3]_i_2_n_0\,
      I4 => \^gt3_txdlysreset_in\,
      O => \TXDLYSRESET[3]_i_1_n_0\
    );
\TXDLYSRESET[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005404"
    )
        port map (
      I0 => tx_phalign_manual_state(1),
      I1 => \TXDLYSRESET_reg[3]_0\,
      I2 => tx_phalign_manual_state(0),
      I3 => \txdlysresetdone_store_reg_n_0_[3]\,
      I4 => tx_phalign_manual_state(2),
      I5 => tx_phalign_manual_state(3),
      O => \TXDLYSRESET[3]_i_2_n_0\
    );
\TXDLYSRESET_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXDLYSRESET[0]_i_1_n_0\,
      Q => \^gt0_txdlysreset_in\,
      R => uclk_mgt_tx_reset
    );
\TXDLYSRESET_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXDLYSRESET[1]_i_1_n_0\,
      Q => \^gt1_txdlysreset_in\,
      R => uclk_mgt_tx_reset
    );
\TXDLYSRESET_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXDLYSRESET[2]_i_1_n_0\,
      Q => \^gt2_txdlysreset_in\,
      R => uclk_mgt_tx_reset
    );
\TXDLYSRESET_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXDLYSRESET[3]_i_1_n_0\,
      Q => \^gt3_txdlysreset_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHALIGN[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => txphaligndone_store(1),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(2),
      I3 => tx_phalign_manual_state(0),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt1_txphalign_in\,
      O => \TXPHALIGN[1]_i_1_n_0\
    );
\TXPHALIGN[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => txphaligndone_store(2),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(2),
      I3 => tx_phalign_manual_state(0),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt2_txphalign_in\,
      O => \TXPHALIGN[2]_i_1_n_0\
    );
\TXPHALIGN[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F00000040"
    )
        port map (
      I0 => txphaligndone_store(3),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(2),
      I3 => tx_phalign_manual_state(0),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt3_txphalign_in\,
      O => \TXPHALIGN[3]_i_1_n_0\
    );
\TXPHALIGN_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_3\,
      Q => \^gt0_txphalign_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHALIGN_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHALIGN[1]_i_1_n_0\,
      Q => \^gt1_txphalign_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHALIGN_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHALIGN[2]_i_1_n_0\,
      Q => \^gt2_txphalign_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHALIGN_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHALIGN[3]_i_1_n_0\,
      Q => \^gt3_txphalign_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHINIT[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => txphinitdone_store_edge(1),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(0),
      I3 => tx_phalign_manual_state(2),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt1_txphinit_in\,
      O => \TXPHINIT[1]_i_1_n_0\
    );
\TXPHINIT[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => txphinitdone_store_edge(2),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(0),
      I3 => tx_phalign_manual_state(2),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt2_txphinit_in\,
      O => \TXPHINIT[2]_i_1_n_0\
    );
\TXPHINIT[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFF00001000"
    )
        port map (
      I0 => txphinitdone_store_edge(3),
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(0),
      I3 => tx_phalign_manual_state(2),
      I4 => tx_phalign_manual_state(3),
      I5 => \^gt3_txphinit_in\,
      O => \TXPHINIT[3]_i_1_n_0\
    );
\TXPHINIT_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      Q => \^gt0_txphinit_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHINIT_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHINIT[1]_i_1_n_0\,
      Q => \^gt1_txphinit_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHINIT_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHINIT[2]_i_1_n_0\,
      Q => \^gt2_txphinit_in\,
      R => uclk_mgt_tx_reset
    );
\TXPHINIT_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \TXPHINIT[3]_i_1_n_0\,
      Q => \^gt3_txphinit_in\,
      R => uclk_mgt_tx_reset
    );
\cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block
     port map (
      CLK => CLK,
      data_sync_reg6_0 => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      gt0_txdlysresetdone_out => gt0_txdlysresetdone_out,
      \txdlysresetdone_store_reg[0]\ => \txdlysresetdone_store_reg_n_0_[0]\
    );
\cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_14
     port map (
      CLK => CLK,
      E(0) => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_4\,
      \FSM_sequential_tx_phalign_manual_state_reg[0]\ => \FSM_sequential_tx_phalign_manual_state[3]_i_3_n_0\,
      \FSM_sequential_tx_phalign_manual_state_reg[0]_0\ => \FSM_sequential_tx_phalign_manual_state[3]_i_6_n_0\,
      \FSM_sequential_tx_phalign_manual_state_reg[0]_1\(0) => txphinitdone_prev(0),
      \FSM_sequential_tx_phalign_manual_state_reg[1]\ => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_3\,
      \FSM_sequential_tx_phalign_manual_state_reg[3]\ => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      Q(3 downto 0) => tx_phalign_manual_state(3 downto 0),
      data_out => txphaligndone_sync_0,
      gt0_txdlyen_in => \^gt0_txdlyen_in\,
      gt0_txphalign_in => \^gt0_txphalign_in\,
      gt0_txphaligndone_out => gt0_txphaligndone_out,
      \txphaligndone_prev_reg[0]\ => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_1\,
      txphaligndone_store(0) => txphaligndone_store(0),
      \txphaligndone_store_reg[0]\(0) => txphaligndone_prev(0),
      txphinitdone_store_edge(3 downto 0) => txphinitdone_store_edge(3 downto 0),
      txphinitdone_sync_0 => txphinitdone_sync_0
    );
\cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse
     port map (
      CLK => CLK,
      \FSM_sequential_tx_phalign_manual_state_reg[2]\ => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      Q(0) => txphinitdone_prev(0),
      \TXPHINIT_reg[0]\(3 downto 0) => tx_phalign_manual_state(3 downto 0),
      gt0_txphinit_in => \^gt0_txphinit_in\,
      gt0_txphinitdone_out => gt0_txphinitdone_out,
      \stretch_r_reg[1]_0\ => \stretch_r_reg[1]\,
      txdone_clear_reg => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_2\,
      txphinitdone_store_edge(0) => txphinitdone_store_edge(0),
      \txphinitdone_store_edge_reg[0]\ => txdone_clear_reg_n_0,
      txphinitdone_sync_0 => txphinitdone_sync_0
    );
\cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_15
     port map (
      CLK => CLK,
      data_sync_reg6_0 => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      gt1_txdlysresetdone_out => gt1_txdlysresetdone_out,
      p_1_in => p_1_in
    );
\cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_16
     port map (
      CLK => CLK,
      Q(0) => txphaligndone_prev(1),
      data_out => txphaligndone_sync_1,
      gt1_txphaligndone_out => gt1_txphaligndone_out,
      \txphaligndone_prev_reg[1]\ => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      txphaligndone_store(0) => txphaligndone_store(1)
    );
\cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_17
     port map (
      CLK => CLK,
      D(0) => txphinitdone_sync_1,
      Q(0) => txphinitdone_prev(1),
      gt1_txphinitdone_out => gt1_txphinitdone_out,
      \stretch_r_reg[1]_0\ => \stretch_r_reg[1]_0\,
      \txphinitdone_prev_reg[1]\ => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      txphinitdone_store_edge(0) => txphinitdone_store_edge(1)
    );
\cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_18
     port map (
      CLK => CLK,
      data_sync_reg6_0 => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      gt2_txdlysresetdone_out => gt2_txdlysresetdone_out,
      p_2_in => p_2_in
    );
\cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_19
     port map (
      CLK => CLK,
      Q(0) => txphaligndone_prev(2),
      data_out => txphaligndone_sync_2,
      gt2_txphaligndone_out => gt2_txphaligndone_out,
      \txphaligndone_prev_reg[2]\ => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      txphaligndone_store(0) => txphaligndone_store(2)
    );
\cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_20
     port map (
      CLK => CLK,
      D(0) => txphinitdone_sync_2,
      Q(0) => txphinitdone_prev(2),
      gt2_txphinitdone_out => gt2_txphinitdone_out,
      \stretch_r_reg[1]_0\ => \stretch_r_reg[1]_1\,
      \txphinitdone_prev_reg[2]\ => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      txphinitdone_store_edge(0) => txphinitdone_store_edge(2)
    );
\cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_21
     port map (
      CLK => CLK,
      data_sync_reg6_0 => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      gt3_txdlysresetdone_out => gt3_txdlysresetdone_out,
      \txdlysresetdone_store_reg[3]\ => \txdlysresetdone_store_reg_n_0_[3]\
    );
\cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_22
     port map (
      CLK => CLK,
      Q(0) => txphaligndone_prev(3),
      data_out => txphaligndone_sync_3,
      gt3_txphaligndone_out => gt3_txphaligndone_out,
      \txphaligndone_prev_reg[3]\ => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      txphaligndone_store(0) => txphaligndone_store(3)
    );
\cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_sync_pulse_23
     port map (
      CLK => CLK,
      D(0) => txphinitdone_sync_3,
      Q(0) => txphinitdone_prev(3),
      gt3_txphinitdone_out => gt3_txphinitdone_out,
      \stretch_r_reg[1]_0\ => \stretch_r_reg[1]_2\,
      \txphinitdone_prev_reg[3]\ => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      txphinitdone_store_edge(0) => txphinitdone_store_edge(3)
    );
\txdlysresetdone_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      Q => \txdlysresetdone_store_reg_n_0_[0]\,
      R => txdone_clear_reg_n_0
    );
\txdlysresetdone_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      Q => p_1_in,
      R => txdone_clear_reg_n_0
    );
\txdlysresetdone_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      Q => p_2_in,
      R => txdone_clear_reg_n_0
    );
\txdlysresetdone_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXDLYSRESETDONE_n_0\,
      Q => \txdlysresetdone_store_reg_n_0_[3]\,
      R => txdone_clear_reg_n_0
    );
txdone_clear_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000001"
    )
        port map (
      I0 => \TXDLYSRESET_reg[3]_0\,
      I1 => tx_phalign_manual_state(1),
      I2 => tx_phalign_manual_state(0),
      I3 => tx_phalign_manual_state(2),
      I4 => tx_phalign_manual_state(3),
      I5 => txdone_clear_reg_n_0,
      O => txdone_clear_i_1_n_0
    );
txdone_clear_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txdone_clear_i_1_n_0,
      Q => txdone_clear_reg_n_0,
      S => uclk_mgt_tx_reset
    );
\txphaligndone_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_sync_0,
      Q => txphaligndone_prev(0),
      R => '0'
    );
\txphaligndone_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_sync_1,
      Q => txphaligndone_prev(1),
      R => '0'
    );
\txphaligndone_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_sync_2,
      Q => txphaligndone_prev(2),
      R => '0'
    );
\txphaligndone_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphaligndone_sync_3,
      Q => txphaligndone_prev(3),
      R => '0'
    );
\txphaligndone_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_1\,
      Q => txphaligndone_store(0),
      R => txdone_clear_reg_n_0
    );
\txphaligndone_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      Q => txphaligndone_store(1),
      R => txdone_clear_reg_n_0
    );
\txphaligndone_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      Q => txphaligndone_store(2),
      R => txdone_clear_reg_n_0
    );
\txphaligndone_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHALIGNDONE_n_0\,
      Q => txphaligndone_store(3),
      R => txdone_clear_reg_n_0
    );
\txphinitdone_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_sync_0,
      Q => txphinitdone_prev(0),
      R => '0'
    );
\txphinitdone_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_sync_1,
      Q => txphinitdone_prev(1),
      R => '0'
    );
\txphinitdone_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_sync_2,
      Q => txphinitdone_prev(2),
      R => '0'
    );
\txphinitdone_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txphinitdone_sync_3,
      Q => txphinitdone_prev(3),
      R => '0'
    );
\txphinitdone_store_edge_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_2\,
      Q => txphinitdone_store_edge(0),
      R => '0'
    );
\txphinitdone_store_edge_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      Q => txphinitdone_store_edge(1),
      R => txdone_clear_reg_n_0
    );
\txphinitdone_store_edge_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      Q => txphinitdone_store_edge(2),
      R => txdone_clear_reg_n_0
    );
\txphinitdone_store_edge_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE_n_1\,
      Q => txphinitdone_store_edge(3),
      R => txdone_clear_reg_n_0
    );
xaui_0_core_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^debug\(0),
      O => mgt_tx_reset(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx is
  port (
    mgt_enchansync : out STD_LOGIC;
    align_status_int : out STD_LOGIC;
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_enable_align : out STD_LOGIC_VECTOR ( 3 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    sync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    usrclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    usrclk_reset : in STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_rxdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_rxcharisk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx is
  signal \G_PCS_SYNC_STATE[0].pcs_sync_state_n_1\ : STD_LOGIC;
  signal \G_PCS_SYNC_STATE[1].pcs_sync_state_n_1\ : STD_LOGIC;
  signal \G_PCS_SYNC_STATE[2].pcs_sync_state_n_1\ : STD_LOGIC;
  signal \G_PCS_SYNC_STATE[3].pcs_sync_state_n_1\ : STD_LOGIC;
  signal \^align_status_int\ : STD_LOGIC;
  signal deskew_state_n_2 : STD_LOGIC;
  signal deskew_state_n_3 : STD_LOGIC;
  signal deskew_state_n_4 : STD_LOGIC;
  signal deskew_state_n_5 : STD_LOGIC;
  signal local_fault : STD_LOGIC;
  signal recoder_n_10 : STD_LOGIC;
  signal recoder_n_11 : STD_LOGIC;
  signal recoder_n_8 : STD_LOGIC;
  signal recoder_n_9 : STD_LOGIC;
  signal sync_ok_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sync_status : STD_LOGIC;
begin
  align_status_int <= \^align_status_int\;
\G_PCS_SYNC_STATE[0].pcs_sync_state\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine
     port map (
      D(0) => sync_ok_int(0),
      \FSM_sequential_state_reg[1][4]_0\ => \G_PCS_SYNC_STATE[0].pcs_sync_state_n_1\,
      Q(0) => Q(0),
      mgt_codecomma(1 downto 0) => mgt_codecomma(1 downto 0),
      mgt_codevalid(1 downto 0) => mgt_codevalid(1 downto 0),
      mgt_enable_align(0) => mgt_enable_align(0),
      mgt_rx_reset(0) => mgt_rx_reset(0),
      mgt_rxlock(0) => mgt_rxlock(0),
      sync_status_reg => \G_PCS_SYNC_STATE[3].pcs_sync_state_n_1\,
      sync_status_reg_0 => \G_PCS_SYNC_STATE[1].pcs_sync_state_n_1\,
      sync_status_reg_1 => \G_PCS_SYNC_STATE[2].pcs_sync_state_n_1\,
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
\G_PCS_SYNC_STATE[1].pcs_sync_state\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_79
     port map (
      D(0) => sync_ok_int(1),
      \FSM_sequential_state_reg[1][4]_0\ => \G_PCS_SYNC_STATE[1].pcs_sync_state_n_1\,
      Q(0) => Q(1),
      mgt_codecomma(1 downto 0) => mgt_codecomma(3 downto 2),
      mgt_codevalid(1 downto 0) => mgt_codevalid(3 downto 2),
      mgt_enable_align(0) => mgt_enable_align(1),
      mgt_rx_reset(0) => mgt_rx_reset(1),
      mgt_rxlock(0) => mgt_rxlock(0),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
\G_PCS_SYNC_STATE[2].pcs_sync_state\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_80
     port map (
      D(0) => sync_ok_int(2),
      \FSM_sequential_state_reg[1][4]_0\ => \G_PCS_SYNC_STATE[2].pcs_sync_state_n_1\,
      Q(0) => Q(2),
      mgt_codecomma(1 downto 0) => mgt_codecomma(5 downto 4),
      mgt_codevalid(1 downto 0) => mgt_codevalid(5 downto 4),
      mgt_enable_align(0) => mgt_enable_align(2),
      mgt_rx_reset(0) => mgt_rx_reset(2),
      mgt_rxlock(0) => mgt_rxlock(0),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
\G_PCS_SYNC_STATE[3].pcs_sync_state\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_state_machine_81
     port map (
      D(0) => sync_ok_int(3),
      \FSM_sequential_state_reg[1][4]_0\ => \G_PCS_SYNC_STATE[3].pcs_sync_state_n_1\,
      Q(0) => Q(3),
      mgt_codecomma(1 downto 0) => mgt_codecomma(7 downto 6),
      mgt_codevalid(1 downto 0) => mgt_codevalid(7 downto 6),
      mgt_enable_align(0) => mgt_enable_align(3),
      mgt_rx_reset(0) => mgt_rx_reset(3),
      mgt_rxlock(0) => mgt_rxlock(0),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
deskew_state: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_deskew_state_machine
     port map (
      align_status_reg_0 => \^align_status_int\,
      \got_align_reg[0]_0\ => recoder_n_8,
      \got_align_reg[0]_1\ => recoder_n_9,
      \got_align_reg[0]_2\ => recoder_n_10,
      \got_align_reg[0]_3\ => recoder_n_11,
      local_fault => local_fault,
      mgt_codevalid(7 downto 0) => mgt_codevalid(7 downto 0),
      mgt_enchansync => mgt_enchansync,
      mgt_rxcharisk(3) => mgt_rxcharisk(7),
      mgt_rxcharisk(2) => mgt_rxcharisk(5),
      mgt_rxcharisk(1) => mgt_rxcharisk(3),
      mgt_rxcharisk(0) => mgt_rxcharisk(1),
      mgt_rxdata(55 downto 44) => mgt_rxdata(63 downto 52),
      mgt_rxdata(43 downto 30) => mgt_rxdata(49 downto 36),
      mgt_rxdata(29 downto 16) => mgt_rxdata(33 downto 20),
      mgt_rxdata(15 downto 2) => mgt_rxdata(17 downto 4),
      mgt_rxdata(1 downto 0) => mgt_rxdata(1 downto 0),
      \mgt_rxdata_reg_reg[0]\ => deskew_state_n_5,
      \mgt_rxdata_reg_reg[16]\ => deskew_state_n_3,
      \mgt_rxdata_reg_reg[32]\ => deskew_state_n_2,
      \mgt_rxdata_reg_reg[48]\ => deskew_state_n_4,
      sync_status => sync_status,
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
recoder: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx_recoder
     port map (
      local_fault => local_fault,
      mgt_codevalid(7 downto 0) => mgt_codevalid(7 downto 0),
      mgt_rxcharisk(7 downto 0) => mgt_rxcharisk(7 downto 0),
      \mgt_rxcharisk_reg_reg[0]\ => recoder_n_11,
      \mgt_rxcharisk_reg_reg[2]\ => recoder_n_9,
      \mgt_rxcharisk_reg_reg[4]\ => recoder_n_8,
      \mgt_rxcharisk_reg_reg[6]\ => recoder_n_10,
      mgt_rxdata(63 downto 0) => mgt_rxdata(63 downto 0),
      \rxd_out_reg[8]_0\ => \^align_status_int\,
      \tx_is_idle_pipe_reg[0]_0\ => deskew_state_n_5,
      \tx_is_idle_pipe_reg[1]_0\ => deskew_state_n_3,
      \tx_is_idle_pipe_reg[2]_0\ => deskew_state_n_2,
      \tx_is_idle_pipe_reg[3]_0\ => deskew_state_n_4,
      usrclk => usrclk,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0)
    );
\sync_ok_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => sync_ok_int(0),
      Q => sync(0),
      R => '0'
    );
\sync_ok_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => sync_ok_int(1),
      Q => sync(1),
      R => '0'
    );
\sync_ok_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => sync_ok_int(2),
      Q => sync(2),
      R => '0'
    );
\sync_ok_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => sync_ok_int(3),
      Q => sync(3),
      R => '0'
    );
sync_status_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \G_PCS_SYNC_STATE[0].pcs_sync_state_n_1\,
      Q => sync_status,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx is
  port (
    mgt_txdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_txcharisk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    usrclk : in STD_LOGIC;
    usrclk_reset : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx is
  signal \G_FILTER_HIGH[4].filter_n_1\ : STD_LOGIC;
  signal \G_FILTER_HIGH[4].filter_n_10\ : STD_LOGIC;
  signal \G_FILTER_LOW[0].filter_n_1\ : STD_LOGIC;
  signal align_n_10 : STD_LOGIC;
  signal align_n_5 : STD_LOGIC;
  signal align_n_6 : STD_LOGIC;
  signal align_n_7 : STD_LOGIC;
  signal align_n_8 : STD_LOGIC;
  signal align_n_9 : STD_LOGIC;
  signal c : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal c12_in : STD_LOGIC;
  signal c15_in : STD_LOGIC;
  signal c9_in : STD_LOGIC;
  signal code_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \data1__0\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal extra_a : STD_LOGIC;
  signal is_idle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_invalid_k : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal is_q : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal is_terminate : STD_LOGIC;
  signal \is_terminate[0]_i_1_n_0\ : STD_LOGIC;
  signal \is_terminate[0]_i_2_n_0\ : STD_LOGIC;
  signal \is_terminate[0]_i_3_n_0\ : STD_LOGIC;
  signal \is_terminate[0]_i_4_n_0\ : STD_LOGIC;
  signal \is_terminate[0]_i_5_n_0\ : STD_LOGIC;
  signal \is_terminate[0]_i_6_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_1_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_2_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_3_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_4_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_5_n_0\ : STD_LOGIC;
  signal \is_terminate[1]_i_6_n_0\ : STD_LOGIC;
  signal \is_terminate_reg_n_0_[0]\ : STD_LOGIC;
  signal is_txd_IDLE : STD_LOGIC;
  signal last_qmsg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal q_det : STD_LOGIC;
  signal recoder_n_0 : STD_LOGIC;
  signal recoder_n_1 : STD_LOGIC;
  signal recoder_n_2 : STD_LOGIC;
  signal recoder_n_3 : STD_LOGIC;
  signal recoder_n_4 : STD_LOGIC;
  signal state_machine_n_0 : STD_LOGIC;
  signal state_machine_n_1 : STD_LOGIC;
  signal state_machine_n_10 : STD_LOGIC;
  signal state_machine_n_11 : STD_LOGIC;
  signal state_machine_n_12 : STD_LOGIC;
  signal state_machine_n_13 : STD_LOGIC;
  signal state_machine_n_14 : STD_LOGIC;
  signal state_machine_n_15 : STD_LOGIC;
  signal state_machine_n_16 : STD_LOGIC;
  signal state_machine_n_17 : STD_LOGIC;
  signal state_machine_n_18 : STD_LOGIC;
  signal state_machine_n_19 : STD_LOGIC;
  signal state_machine_n_2 : STD_LOGIC;
  signal state_machine_n_20 : STD_LOGIC;
  signal state_machine_n_21 : STD_LOGIC;
  signal state_machine_n_22 : STD_LOGIC;
  signal state_machine_n_23 : STD_LOGIC;
  signal state_machine_n_24 : STD_LOGIC;
  signal state_machine_n_25 : STD_LOGIC;
  signal state_machine_n_26 : STD_LOGIC;
  signal state_machine_n_27 : STD_LOGIC;
  signal state_machine_n_28 : STD_LOGIC;
  signal state_machine_n_29 : STD_LOGIC;
  signal state_machine_n_3 : STD_LOGIC;
  signal state_machine_n_30 : STD_LOGIC;
  signal state_machine_n_31 : STD_LOGIC;
  signal state_machine_n_32 : STD_LOGIC;
  signal state_machine_n_33 : STD_LOGIC;
  signal state_machine_n_34 : STD_LOGIC;
  signal state_machine_n_35 : STD_LOGIC;
  signal state_machine_n_36 : STD_LOGIC;
  signal state_machine_n_37 : STD_LOGIC;
  signal state_machine_n_38 : STD_LOGIC;
  signal state_machine_n_39 : STD_LOGIC;
  signal state_machine_n_4 : STD_LOGIC;
  signal state_machine_n_40 : STD_LOGIC;
  signal state_machine_n_41 : STD_LOGIC;
  signal state_machine_n_42 : STD_LOGIC;
  signal state_machine_n_43 : STD_LOGIC;
  signal state_machine_n_44 : STD_LOGIC;
  signal state_machine_n_45 : STD_LOGIC;
  signal state_machine_n_46 : STD_LOGIC;
  signal state_machine_n_47 : STD_LOGIC;
  signal state_machine_n_48 : STD_LOGIC;
  signal state_machine_n_49 : STD_LOGIC;
  signal state_machine_n_5 : STD_LOGIC;
  signal state_machine_n_50 : STD_LOGIC;
  signal state_machine_n_51 : STD_LOGIC;
  signal state_machine_n_52 : STD_LOGIC;
  signal state_machine_n_53 : STD_LOGIC;
  signal state_machine_n_54 : STD_LOGIC;
  signal state_machine_n_55 : STD_LOGIC;
  signal state_machine_n_56 : STD_LOGIC;
  signal state_machine_n_57 : STD_LOGIC;
  signal state_machine_n_58 : STD_LOGIC;
  signal state_machine_n_59 : STD_LOGIC;
  signal state_machine_n_6 : STD_LOGIC;
  signal state_machine_n_60 : STD_LOGIC;
  signal state_machine_n_61 : STD_LOGIC;
  signal state_machine_n_62 : STD_LOGIC;
  signal state_machine_n_63 : STD_LOGIC;
  signal state_machine_n_64 : STD_LOGIC;
  signal state_machine_n_65 : STD_LOGIC;
  signal state_machine_n_66 : STD_LOGIC;
  signal state_machine_n_67 : STD_LOGIC;
  signal state_machine_n_68 : STD_LOGIC;
  signal state_machine_n_69 : STD_LOGIC;
  signal state_machine_n_7 : STD_LOGIC;
  signal state_machine_n_70 : STD_LOGIC;
  signal state_machine_n_71 : STD_LOGIC;
  signal state_machine_n_72 : STD_LOGIC;
  signal state_machine_n_73 : STD_LOGIC;
  signal state_machine_n_74 : STD_LOGIC;
  signal state_machine_n_75 : STD_LOGIC;
  signal state_machine_n_76 : STD_LOGIC;
  signal state_machine_n_77 : STD_LOGIC;
  signal state_machine_n_78 : STD_LOGIC;
  signal state_machine_n_79 : STD_LOGIC;
  signal state_machine_n_8 : STD_LOGIC;
  signal state_machine_n_80 : STD_LOGIC;
  signal state_machine_n_81 : STD_LOGIC;
  signal state_machine_n_82 : STD_LOGIC;
  signal state_machine_n_83 : STD_LOGIC;
  signal state_machine_n_84 : STD_LOGIC;
  signal state_machine_n_9 : STD_LOGIC;
  signal \tx_is_idle[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_idle[1]_i_2_n_0\ : STD_LOGIC;
  signal tx_is_idle_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \tx_is_invalid_k_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_invalid_k_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_q[0]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_q[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_q[0]_i_4_n_0\ : STD_LOGIC;
  signal \tx_is_q[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_is_q[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_is_q[1]_i_4_n_0\ : STD_LOGIC;
  signal tx_is_q_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txc_filtered : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txc_pipe_2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \txc_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal txd_filtered : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal txd_is_IDLE : STD_LOGIC;
  signal \txd_is_IDLE_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \txd_is_IDLE_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal txd_pipe_2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \txd_pipe_reg_n_0_[0]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[16]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[17]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[18]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[19]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[1]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[20]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[21]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[22]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[23]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[24]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[25]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[26]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[27]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[28]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[29]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[2]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[30]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[31]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[32]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[33]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[34]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[35]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[36]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[37]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[38]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[39]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[3]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[40]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[41]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[42]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[43]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[44]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[45]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[46]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[47]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[48]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[49]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[4]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[50]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[51]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[52]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[53]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[54]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[55]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[56]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[57]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[58]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[59]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[5]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[60]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[61]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[62]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[63]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[6]\ : STD_LOGIC;
  signal \txd_pipe_reg_n_0_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tx_is_idle[0]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tx_is_idle[1]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[0]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[0]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[1]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[1]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[2]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[2]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[3]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[3]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[4]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[4]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[5]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[5]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[6]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[6]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[7]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tx_is_invalid_k_reg[7]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \tx_is_q[0]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \tx_is_q[0]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tx_is_q[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tx_is_q[1]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[0]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[0]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[1]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[2]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[3]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[3]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[4]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[6]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \txd_is_IDLE_reg[7]_i_2\ : label is "soft_lutpair126";
begin
\G_FILTER_HIGH[4].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter
     port map (
      Q(0) => txc_pipe_2(4),
      is_invalid_k(0) => is_invalid_k(4),
      is_terminate => is_terminate,
      \last_qmsg_reg[31]\(2 downto 0) => txc_filtered(7 downto 5),
      txc_filtered(0) => txc_filtered(4),
      txc_out_reg_0 => \G_FILTER_HIGH[4].filter_n_10\,
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[4]\,
      \txd_out_reg[3]_0\ => \G_FILTER_HIGH[4].filter_n_1\,
      \txd_out_reg[7]_0\(7 downto 0) => txd_filtered(39 downto 32),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(39 downto 32),
      usrclk => usrclk
    );
\G_FILTER_HIGH[5].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_72
     port map (
      D(7 downto 0) => p_1_in(15 downto 8),
      Q(0) => txc_pipe_2(5),
      is_invalid_k(0) => is_invalid_k(5),
      is_terminate => is_terminate,
      \last_qmsg_reg[15]\(7 downto 0) => data1(15 downto 8),
      \last_qmsg_reg[8]\ => \G_FILTER_HIGH[4].filter_n_10\,
      txc_out_reg_0(0) => txc_filtered(5),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[5]\,
      \txd_out_reg[7]_0\(7 downto 0) => \data1__0\(15 downto 8),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(47 downto 40),
      usrclk => usrclk
    );
\G_FILTER_HIGH[6].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_73
     port map (
      D(7 downto 0) => p_1_in(23 downto 16),
      Q(0) => txc_pipe_2(6),
      is_invalid_k(0) => is_invalid_k(6),
      is_terminate => is_terminate,
      \last_qmsg_reg[16]\ => \G_FILTER_HIGH[4].filter_n_10\,
      \last_qmsg_reg[23]\(7 downto 0) => data1(23 downto 16),
      txc_out_reg_0(0) => txc_filtered(6),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[6]\,
      \txd_out_reg[7]_0\(7 downto 0) => \data1__0\(23 downto 16),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(55 downto 48),
      usrclk => usrclk
    );
\G_FILTER_HIGH[7].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_74
     port map (
      D(7 downto 0) => p_1_in(31 downto 24),
      Q(0) => txc_pipe_2(7),
      is_invalid_k(0) => is_invalid_k(7),
      is_terminate => is_terminate,
      \last_qmsg_reg[24]\ => \G_FILTER_HIGH[4].filter_n_10\,
      \last_qmsg_reg[31]\(7 downto 0) => data1(31 downto 24),
      txc_out_reg_0(0) => txc_filtered(7),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[7]\,
      \txd_out_reg[7]_0\(7 downto 0) => \data1__0\(31 downto 24),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(63 downto 56),
      usrclk => usrclk
    );
\G_FILTER_LOW[0].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_75
     port map (
      Q(0) => txc_pipe_2(0),
      is_invalid_k(0) => is_invalid_k(0),
      \last_qmsg[31]_i_4_0\(2 downto 0) => txc_filtered(3 downto 1),
      \last_qmsg_reg[31]\ => \G_FILTER_HIGH[4].filter_n_10\,
      txc_filtered(0) => txc_filtered(0),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[0]\,
      \txd_out_reg[0]_1\ => \is_terminate_reg_n_0_[0]\,
      \txd_out_reg[5]_0\ => \G_FILTER_LOW[0].filter_n_1\,
      \txd_out_reg[7]_0\(7 downto 0) => txd_filtered(7 downto 0),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(7 downto 0),
      usrclk => usrclk
    );
\G_FILTER_LOW[1].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_76
     port map (
      Q(0) => txc_pipe_2(1),
      is_invalid_k(0) => is_invalid_k(1),
      txc_out_reg_0(0) => txc_filtered(1),
      \txd_out_reg[0]_0\(0) => is_txd_IDLE,
      \txd_out_reg[0]_1\ => \is_terminate_reg_n_0_[0]\,
      \txd_out_reg[7]_0\(7 downto 0) => data1(15 downto 8),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(15 downto 8),
      usrclk => usrclk
    );
\G_FILTER_LOW[2].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_77
     port map (
      Q(0) => txc_pipe_2(2),
      is_invalid_k(0) => is_invalid_k(2),
      txc_out_reg_0(0) => txc_filtered(2),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[2]\,
      \txd_out_reg[0]_1\ => \is_terminate_reg_n_0_[0]\,
      \txd_out_reg[7]_0\(7 downto 0) => data1(23 downto 16),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(23 downto 16),
      usrclk => usrclk
    );
\G_FILTER_LOW[3].filter\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_filter_78
     port map (
      Q(0) => txc_pipe_2(3),
      is_invalid_k(0) => is_invalid_k(3),
      txc_out_reg_0(0) => txc_filtered(3),
      \txd_out_reg[0]_0\(0) => \txd_is_IDLE_reg_reg_n_0_[3]\,
      \txd_out_reg[0]_1\ => \is_terminate_reg_n_0_[0]\,
      \txd_out_reg[7]_0\(7 downto 0) => data1(31 downto 24),
      \txd_out_reg[7]_1\(7 downto 0) => txd_pipe_2(31 downto 24),
      usrclk => usrclk
    );
align: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_align_counter
     port map (
      D(1) => state_machine_n_44,
      D(0) => state_machine_n_45,
      Q(1 downto 0) => count(1 downto 0),
      \count_reg[2]_0\ => align_n_7,
      \count_reg[2]_1\ => align_n_10,
      extra_a => extra_a,
      extra_a_reg_0 => align_n_8,
      extra_a_reg_1 => state_machine_n_43,
      \prbs_reg[2]_0\(1 downto 0) => p_1_in_0(1 downto 0),
      \prbs_reg[7]_0\ => state_machine_n_46,
      q_det => q_det,
      \state[1][1]_i_3\(1 downto 0) => is_q(1 downto 0),
      \state[1][1]_i_3_0\(1 downto 0) => is_idle(1 downto 0),
      \state_reg[1][1]\ => state_machine_n_0,
      \state_reg[1][1]_0\ => state_machine_n_64,
      \state_reg[1][1]_1\ => state_machine_n_69,
      \state_reg[1][1]_2\ => state_machine_n_1,
      \state_reg[1][2]\ => align_n_5,
      \tx_is_idle_reg[1]\ => align_n_6,
      \tx_is_q_reg[0]\ => align_n_9,
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
\is_terminate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \is_terminate[0]_i_2_n_0\,
      I1 => \is_terminate[0]_i_3_n_0\,
      I2 => d(5),
      I3 => d(7),
      I4 => d(6),
      I5 => \is_terminate[0]_i_4_n_0\,
      O => \is_terminate[0]_i_1_n_0\
    );
\is_terminate[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[29]\,
      I1 => \txd_pipe_reg_n_0_[31]\,
      I2 => \txd_pipe_reg_n_0_[30]\,
      I3 => \is_terminate[0]_i_5_n_0\,
      I4 => \tx_is_invalid_k_reg[2]_i_2_n_0\,
      I5 => \is_terminate[0]_i_6_n_0\,
      O => \is_terminate[0]_i_2_n_0\
    );
\is_terminate[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \tx_is_q[0]_i_4_n_0\,
      I1 => \txd_pipe_reg_n_0_[0]\,
      I2 => \txc_pipe_reg_n_0_[0]\,
      I3 => \txd_pipe_reg_n_0_[1]\,
      I4 => \txd_pipe_reg_n_0_[4]\,
      I5 => \tx_is_invalid_k_reg[0]_i_2_n_0\,
      O => \is_terminate[0]_i_3_n_0\
    );
\is_terminate[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => d(2),
      I1 => d(1),
      I2 => c15_in,
      I3 => d(0),
      I4 => d(4),
      I5 => d(3),
      O => \is_terminate[0]_i_4_n_0\
    );
\is_terminate[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[26]\,
      I1 => \txd_pipe_reg_n_0_[25]\,
      I2 => c9_in,
      I3 => \txd_pipe_reg_n_0_[24]\,
      I4 => \txd_pipe_reg_n_0_[28]\,
      I5 => \txd_pipe_reg_n_0_[27]\,
      O => \is_terminate[0]_i_5_n_0\
    );
\is_terminate[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[18]\,
      I1 => \txd_pipe_reg_n_0_[17]\,
      I2 => c12_in,
      I3 => \txd_pipe_reg_n_0_[16]\,
      I4 => \txd_pipe_reg_n_0_[20]\,
      I5 => \txd_pipe_reg_n_0_[19]\,
      O => \is_terminate[0]_i_6_n_0\
    );
\is_terminate[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => \is_terminate[1]_i_2_n_0\,
      I1 => \is_terminate[1]_i_3_n_0\,
      I2 => \txd_pipe_reg_n_0_[45]\,
      I3 => \txd_pipe_reg_n_0_[47]\,
      I4 => \txd_pipe_reg_n_0_[46]\,
      I5 => \is_terminate[1]_i_4_n_0\,
      O => \is_terminate[1]_i_1_n_0\
    );
\is_terminate[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[61]\,
      I1 => \txd_pipe_reg_n_0_[63]\,
      I2 => \txd_pipe_reg_n_0_[62]\,
      I3 => \is_terminate[1]_i_5_n_0\,
      I4 => \tx_is_invalid_k_reg[6]_i_2_n_0\,
      I5 => \is_terminate[1]_i_6_n_0\,
      O => \is_terminate[1]_i_2_n_0\
    );
\is_terminate[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \tx_is_q[1]_i_4_n_0\,
      I1 => \txd_pipe_reg_n_0_[32]\,
      I2 => c(0),
      I3 => \txd_pipe_reg_n_0_[33]\,
      I4 => \txd_pipe_reg_n_0_[36]\,
      I5 => \tx_is_invalid_k_reg[4]_i_2_n_0\,
      O => \is_terminate[1]_i_3_n_0\
    );
\is_terminate[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[42]\,
      I1 => \txd_pipe_reg_n_0_[41]\,
      I2 => c(1),
      I3 => \txd_pipe_reg_n_0_[40]\,
      I4 => \txd_pipe_reg_n_0_[44]\,
      I5 => \txd_pipe_reg_n_0_[43]\,
      O => \is_terminate[1]_i_4_n_0\
    );
\is_terminate[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[58]\,
      I1 => \txd_pipe_reg_n_0_[57]\,
      I2 => c(3),
      I3 => \txd_pipe_reg_n_0_[56]\,
      I4 => \txd_pipe_reg_n_0_[60]\,
      I5 => \txd_pipe_reg_n_0_[59]\,
      O => \is_terminate[1]_i_5_n_0\
    );
\is_terminate[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[50]\,
      I1 => \txd_pipe_reg_n_0_[49]\,
      I2 => c(2),
      I3 => \txd_pipe_reg_n_0_[48]\,
      I4 => \txd_pipe_reg_n_0_[52]\,
      I5 => \txd_pipe_reg_n_0_[51]\,
      O => \is_terminate[1]_i_6_n_0\
    );
\is_terminate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \is_terminate[0]_i_1_n_0\,
      Q => \is_terminate_reg_n_0_[0]\,
      R => '0'
    );
\is_terminate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \is_terminate[1]_i_1_n_0\,
      Q => is_terminate,
      R => '0'
    );
k_r_prbs_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_k_r_prbs
     port map (
      Q(1) => code_sel(0),
      Q(0) => code_sel(1),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset
    );
recoder: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_recoder
     port map (
      D(10) => state_machine_n_47,
      D(9) => state_machine_n_48,
      D(8) => state_machine_n_49,
      D(7) => state_machine_n_50,
      D(6) => state_machine_n_51,
      D(5) => state_machine_n_52,
      D(4) => state_machine_n_53,
      D(3) => state_machine_n_54,
      D(2) => state_machine_n_55,
      D(1) => state_machine_n_56,
      D(0) => state_machine_n_57,
      configuration_vector(2 downto 0) => configuration_vector(2 downto 0),
      \configuration_vector[4]\ => recoder_n_2,
      \configuration_vector[4]_0\ => recoder_n_3,
      \configuration_vector[4]_1\ => recoder_n_4,
      \configuration_vector[6]\ => recoder_n_0,
      \configuration_vector[6]_0\ => recoder_n_1,
      mgt_txcharisk(7 downto 0) => mgt_txcharisk(7 downto 0),
      mgt_txdata(63 downto 0) => mgt_txdata(63 downto 0),
      \txc_out_reg[7]_0\(7) => state_machine_n_10,
      \txc_out_reg[7]_0\(6) => state_machine_n_11,
      \txc_out_reg[7]_0\(5) => state_machine_n_12,
      \txc_out_reg[7]_0\(4) => state_machine_n_13,
      \txc_out_reg[7]_0\(3) => state_machine_n_14,
      \txc_out_reg[7]_0\(2) => state_machine_n_15,
      \txc_out_reg[7]_0\(1) => state_machine_n_16,
      \txc_out_reg[7]_0\(0) => state_machine_n_17,
      \txd_out_reg[0]_0\ => state_machine_n_30,
      \txd_out_reg[10]_0\ => state_machine_n_82,
      \txd_out_reg[11]_0\ => state_machine_n_25,
      \txd_out_reg[12]_0\ => state_machine_n_81,
      \txd_out_reg[14]_0\ => state_machine_n_7,
      \txd_out_reg[15]_0\ => state_machine_n_61,
      \txd_out_reg[16]_0\ => state_machine_n_24,
      \txd_out_reg[17]_0\ => state_machine_n_23,
      \txd_out_reg[18]_0\ => state_machine_n_80,
      \txd_out_reg[19]_0\ => state_machine_n_22,
      \txd_out_reg[1]_0\ => state_machine_n_29,
      \txd_out_reg[20]_0\ => state_machine_n_79,
      \txd_out_reg[22]_0\ => state_machine_n_8,
      \txd_out_reg[23]_0\ => state_machine_n_59,
      \txd_out_reg[24]_0\ => state_machine_n_21,
      \txd_out_reg[25]_0\ => state_machine_n_20,
      \txd_out_reg[26]_0\ => state_machine_n_78,
      \txd_out_reg[27]_0\ => state_machine_n_19,
      \txd_out_reg[28]_0\ => state_machine_n_58,
      \txd_out_reg[28]_1\ => state_machine_n_77,
      \txd_out_reg[2]_0\ => state_machine_n_84,
      \txd_out_reg[30]_0\ => state_machine_n_9,
      \txd_out_reg[31]_0\ => state_machine_n_62,
      \txd_out_reg[32]_0\ => state_machine_n_31,
      \txd_out_reg[33]_0\ => state_machine_n_32,
      \txd_out_reg[34]_0\ => state_machine_n_76,
      \txd_out_reg[35]_0\ => state_machine_n_33,
      \txd_out_reg[36]_0\ => state_machine_n_75,
      \txd_out_reg[38]_0\ => state_machine_n_2,
      \txd_out_reg[39]_0\ => state_machine_n_63,
      \txd_out_reg[3]_0\ => state_machine_n_28,
      \txd_out_reg[41]_0\ => state_machine_n_34,
      \txd_out_reg[42]_0\ => state_machine_n_74,
      \txd_out_reg[43]_0\ => state_machine_n_40,
      \txd_out_reg[44]_0\ => state_machine_n_73,
      \txd_out_reg[46]_0\ => state_machine_n_3,
      \txd_out_reg[47]_0\ => state_machine_n_65,
      \txd_out_reg[48]_0\ => state_machine_n_35,
      \txd_out_reg[49]_0\ => state_machine_n_36,
      \txd_out_reg[4]_0\ => state_machine_n_83,
      \txd_out_reg[50]_0\ => state_machine_n_72,
      \txd_out_reg[51]_0\ => state_machine_n_39,
      \txd_out_reg[52]_0\ => state_machine_n_67,
      \txd_out_reg[52]_1\ => state_machine_n_71,
      \txd_out_reg[54]_0\ => state_machine_n_4,
      \txd_out_reg[55]_0\ => state_machine_n_66,
      \txd_out_reg[56]_0\ => state_machine_n_37,
      \txd_out_reg[57]_0\ => state_machine_n_38,
      \txd_out_reg[59]_0\ => state_machine_n_41,
      \txd_out_reg[62]_0\ => state_machine_n_5,
      \txd_out_reg[63]_0\ => state_machine_n_70,
      \txd_out_reg[63]_1\ => state_machine_n_68,
      \txd_out_reg[6]_0\ => state_machine_n_6,
      \txd_out_reg[7]_0\ => state_machine_n_18,
      \txd_out_reg[7]_1\ => state_machine_n_60,
      \txd_out_reg[8]_0\ => state_machine_n_27,
      \txd_out_reg[9]_0\ => state_machine_n_26,
      usrclk => usrclk
    );
state_machine: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx_state_machine
     port map (
      D(1) => state_machine_n_44,
      D(0) => state_machine_n_45,
      Q(1 downto 0) => is_q(1 downto 0),
      configuration_vector(2 downto 0) => configuration_vector(2 downto 0),
      \configuration_vector[4]\ => state_machine_n_58,
      \configuration_vector[5]\(7) => state_machine_n_10,
      \configuration_vector[5]\(6) => state_machine_n_11,
      \configuration_vector[5]\(5) => state_machine_n_12,
      \configuration_vector[5]\(4) => state_machine_n_13,
      \configuration_vector[5]\(3) => state_machine_n_14,
      \configuration_vector[5]\(2) => state_machine_n_15,
      \configuration_vector[5]\(1) => state_machine_n_16,
      \configuration_vector[5]\(0) => state_machine_n_17,
      \count_reg[1]\(1 downto 0) => p_1_in_0(1 downto 0),
      \count_reg[1]_0\(1 downto 0) => count(1 downto 0),
      data1(23 downto 0) => data1(31 downto 8),
      \data1__0\(23 downto 0) => \data1__0\(31 downto 8),
      extra_a => extra_a,
      last_qmsg(31 downto 0) => last_qmsg(31 downto 0),
      \last_qmsg_reg[0]\ => state_machine_n_30,
      \last_qmsg_reg[0]_0\ => state_machine_n_31,
      \last_qmsg_reg[11]\ => state_machine_n_25,
      \last_qmsg_reg[11]_0\ => state_machine_n_40,
      \last_qmsg_reg[14]\ => state_machine_n_3,
      \last_qmsg_reg[14]_0\ => state_machine_n_7,
      \last_qmsg_reg[16]\ => state_machine_n_24,
      \last_qmsg_reg[16]_0\ => state_machine_n_35,
      \last_qmsg_reg[19]\ => state_machine_n_22,
      \last_qmsg_reg[19]_0\ => state_machine_n_39,
      \last_qmsg_reg[22]\ => state_machine_n_4,
      \last_qmsg_reg[22]_0\ => state_machine_n_8,
      \last_qmsg_reg[24]\ => state_machine_n_21,
      \last_qmsg_reg[24]_0\ => state_machine_n_37,
      \last_qmsg_reg[27]\ => state_machine_n_19,
      \last_qmsg_reg[27]_0\ => state_machine_n_41,
      \last_qmsg_reg[29]\(10) => state_machine_n_47,
      \last_qmsg_reg[29]\(9) => state_machine_n_48,
      \last_qmsg_reg[29]\(8) => state_machine_n_49,
      \last_qmsg_reg[29]\(7) => state_machine_n_50,
      \last_qmsg_reg[29]\(6) => state_machine_n_51,
      \last_qmsg_reg[29]\(5) => state_machine_n_52,
      \last_qmsg_reg[29]\(4) => state_machine_n_53,
      \last_qmsg_reg[29]\(3) => state_machine_n_54,
      \last_qmsg_reg[29]\(2) => state_machine_n_55,
      \last_qmsg_reg[29]\(1) => state_machine_n_56,
      \last_qmsg_reg[29]\(0) => state_machine_n_57,
      \last_qmsg_reg[30]\ => state_machine_n_5,
      \last_qmsg_reg[30]_0\ => state_machine_n_9,
      \last_qmsg_reg[3]\ => state_machine_n_28,
      \last_qmsg_reg[3]_0\ => state_machine_n_33,
      \last_qmsg_reg[6]\ => state_machine_n_2,
      \last_qmsg_reg[6]_0\ => state_machine_n_6,
      \last_qmsg_reg[8]\ => state_machine_n_27,
      next_ifg_is_a_reg_0 => state_machine_n_1,
      q_det => q_det,
      q_det_reg => \G_FILTER_LOW[0].filter_n_1\,
      \state_reg[0][0]_0\ => state_machine_n_18,
      \state_reg[0][0]_1\ => state_machine_n_42,
      \state_reg[0][0]_2\ => state_machine_n_46,
      \state_reg[0][0]_3\(1) => code_sel(0),
      \state_reg[0][0]_3\(0) => code_sel(1),
      \state_reg[0][0]_4\ => align_n_7,
      \state_reg[0][2]_0\ => state_machine_n_20,
      \state_reg[0][2]_1\ => state_machine_n_23,
      \state_reg[0][2]_10\ => state_machine_n_79,
      \state_reg[0][2]_11\ => state_machine_n_80,
      \state_reg[0][2]_12\ => state_machine_n_81,
      \state_reg[0][2]_13\ => state_machine_n_82,
      \state_reg[0][2]_14\ => state_machine_n_83,
      \state_reg[0][2]_15\ => state_machine_n_84,
      \state_reg[0][2]_2\ => state_machine_n_26,
      \state_reg[0][2]_3\ => state_machine_n_29,
      \state_reg[0][2]_4\ => state_machine_n_59,
      \state_reg[0][2]_5\ => state_machine_n_60,
      \state_reg[0][2]_6\ => state_machine_n_61,
      \state_reg[0][2]_7\ => state_machine_n_62,
      \state_reg[0][2]_8\ => state_machine_n_77,
      \state_reg[0][2]_9\ => state_machine_n_78,
      \state_reg[1][0]_0\ => state_machine_n_70,
      \state_reg[1][0]_1\(1 downto 0) => is_idle(1 downto 0),
      \state_reg[1][0]_2\ => align_n_8,
      \state_reg[1][0]_3\ => align_n_10,
      \state_reg[1][1]_0\ => state_machine_n_64,
      \state_reg[1][1]_1\ => align_n_9,
      \state_reg[1][1]_2\ => align_n_5,
      \state_reg[1][1]_3\ => align_n_6,
      \state_reg[1][2]_0\ => state_machine_n_0,
      \state_reg[1][2]_1\ => state_machine_n_32,
      \state_reg[1][2]_10\ => state_machine_n_71,
      \state_reg[1][2]_11\ => state_machine_n_72,
      \state_reg[1][2]_12\ => state_machine_n_73,
      \state_reg[1][2]_13\ => state_machine_n_74,
      \state_reg[1][2]_14\ => state_machine_n_75,
      \state_reg[1][2]_15\ => state_machine_n_76,
      \state_reg[1][2]_2\ => state_machine_n_34,
      \state_reg[1][2]_3\ => state_machine_n_36,
      \state_reg[1][2]_4\ => state_machine_n_38,
      \state_reg[1][2]_5\ => state_machine_n_63,
      \state_reg[1][2]_6\ => state_machine_n_65,
      \state_reg[1][2]_7\ => state_machine_n_66,
      \state_reg[1][2]_8\ => state_machine_n_67,
      \state_reg[1][2]_9\ => state_machine_n_68,
      \tx_is_q_reg[1]\ => state_machine_n_69,
      txc_filtered(7 downto 0) => txc_filtered(7 downto 0),
      txd_filtered(15 downto 8) => txd_filtered(39 downto 32),
      txd_filtered(7 downto 0) => txd_filtered(7 downto 0),
      \txd_out_reg[24]\ => recoder_n_4,
      \txd_out_reg[27]\ => recoder_n_2,
      \txd_out_reg[38]\ => recoder_n_3,
      \txd_out_reg[40]\ => recoder_n_0,
      \txd_out_reg[5]\ => recoder_n_1,
      usrclk => usrclk,
      usrclk_reset => usrclk_reset,
      usrclk_reset_reg => state_machine_n_43
    );
tqmsg_capture_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tqmsg_capture
     port map (
      D(23 downto 0) => p_1_in(31 downto 8),
      last_qmsg(31 downto 0) => last_qmsg(31 downto 0),
      \last_qmsg_reg[31]_0\ => \G_FILTER_LOW[0].filter_n_1\,
      \last_qmsg_reg[6]_0\ => \G_FILTER_HIGH[4].filter_n_1\,
      \last_qmsg_reg[7]_0\(7 downto 0) => txd_filtered(7 downto 0),
      q_det => q_det,
      q_det_reg_0 => state_machine_n_42,
      txc_filtered(3 downto 0) => txc_filtered(7 downto 4),
      usrclk => usrclk
    );
\tx_is_idle[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \txd_is_IDLE_reg[1]_i_1_n_0\,
      I1 => \txd_is_IDLE_reg[0]_i_1_n_0\,
      I2 => \txd_is_IDLE_reg[2]_i_1_n_0\,
      I3 => \txd_is_IDLE_reg[3]_i_1_n_0\,
      I4 => \tx_is_idle[0]_i_2_n_0\,
      O => tx_is_idle_comb(0)
    );
\tx_is_idle[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => c15_in,
      I1 => \txc_pipe_reg_n_0_[0]\,
      I2 => c9_in,
      I3 => c12_in,
      O => \tx_is_idle[0]_i_2_n_0\
    );
\tx_is_idle[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \txd_is_IDLE_reg[5]_i_1_n_0\,
      I1 => \txd_is_IDLE_reg[4]_i_1_n_0\,
      I2 => \txd_is_IDLE_reg[6]_i_1_n_0\,
      I3 => txd_is_IDLE,
      I4 => \tx_is_idle[1]_i_2_n_0\,
      O => tx_is_idle_comb(1)
    );
\tx_is_idle[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => c(1),
      I1 => c(0),
      I2 => c(3),
      I3 => c(2),
      O => \tx_is_idle[1]_i_2_n_0\
    );
\tx_is_idle_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => tx_is_idle_comb(0),
      Q => is_idle(0),
      R => '0'
    );
\tx_is_idle_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => tx_is_idle_comb(1),
      Q => is_idle(1),
      R => '0'
    );
\tx_is_invalid_k_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[0]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[1]\,
      I2 => \txd_pipe_reg_n_0_[0]\,
      I3 => \tx_is_invalid_k_reg[0]_i_3_n_0\,
      I4 => \txc_pipe_reg_n_0_[0]\,
      O => \tx_is_invalid_k_reg[0]_i_1_n_0\
    );
\tx_is_invalid_k_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[5]\,
      I1 => \txd_pipe_reg_n_0_[7]\,
      I2 => \txd_pipe_reg_n_0_[6]\,
      O => \tx_is_invalid_k_reg[0]_i_2_n_0\
    );
\tx_is_invalid_k_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[4]\,
      I1 => \txd_pipe_reg_n_0_[2]\,
      I2 => \txd_pipe_reg_n_0_[3]\,
      I3 => \txd_pipe_reg_n_0_[0]\,
      I4 => \txd_pipe_reg_n_0_[1]\,
      O => \tx_is_invalid_k_reg[0]_i_3_n_0\
    );
\tx_is_invalid_k_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[1]_i_2_n_0\,
      I1 => d(1),
      I2 => d(0),
      I3 => \tx_is_invalid_k_reg[1]_i_3_n_0\,
      I4 => c15_in,
      O => \tx_is_invalid_k_reg[1]_i_1_n_0\
    );
\tx_is_invalid_k_reg[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => d(5),
      I1 => d(7),
      I2 => d(6),
      O => \tx_is_invalid_k_reg[1]_i_2_n_0\
    );
\tx_is_invalid_k_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => d(4),
      I1 => d(3),
      I2 => d(2),
      I3 => d(0),
      I4 => d(1),
      O => \tx_is_invalid_k_reg[1]_i_3_n_0\
    );
\tx_is_invalid_k_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[2]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[17]\,
      I2 => \txd_pipe_reg_n_0_[16]\,
      I3 => \tx_is_invalid_k_reg[2]_i_3_n_0\,
      I4 => c12_in,
      O => \tx_is_invalid_k_reg[2]_i_1_n_0\
    );
\tx_is_invalid_k_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[21]\,
      I1 => \txd_pipe_reg_n_0_[23]\,
      I2 => \txd_pipe_reg_n_0_[22]\,
      O => \tx_is_invalid_k_reg[2]_i_2_n_0\
    );
\tx_is_invalid_k_reg[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[20]\,
      I1 => \txd_pipe_reg_n_0_[19]\,
      I2 => \txd_pipe_reg_n_0_[18]\,
      I3 => \txd_pipe_reg_n_0_[16]\,
      I4 => \txd_pipe_reg_n_0_[17]\,
      O => \tx_is_invalid_k_reg[2]_i_3_n_0\
    );
\tx_is_invalid_k_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[3]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[25]\,
      I2 => \txd_pipe_reg_n_0_[24]\,
      I3 => \tx_is_invalid_k_reg[3]_i_3_n_0\,
      I4 => c9_in,
      O => \tx_is_invalid_k_reg[3]_i_1_n_0\
    );
\tx_is_invalid_k_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[29]\,
      I1 => \txd_pipe_reg_n_0_[31]\,
      I2 => \txd_pipe_reg_n_0_[30]\,
      O => \tx_is_invalid_k_reg[3]_i_2_n_0\
    );
\tx_is_invalid_k_reg[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[28]\,
      I1 => \txd_pipe_reg_n_0_[27]\,
      I2 => \txd_pipe_reg_n_0_[26]\,
      I3 => \txd_pipe_reg_n_0_[24]\,
      I4 => \txd_pipe_reg_n_0_[25]\,
      O => \tx_is_invalid_k_reg[3]_i_3_n_0\
    );
\tx_is_invalid_k_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[4]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[33]\,
      I2 => \txd_pipe_reg_n_0_[32]\,
      I3 => \tx_is_invalid_k_reg[4]_i_3_n_0\,
      I4 => c(0),
      O => \tx_is_invalid_k_reg[4]_i_1_n_0\
    );
\tx_is_invalid_k_reg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[37]\,
      I1 => \txd_pipe_reg_n_0_[39]\,
      I2 => \txd_pipe_reg_n_0_[38]\,
      O => \tx_is_invalid_k_reg[4]_i_2_n_0\
    );
\tx_is_invalid_k_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[36]\,
      I1 => \txd_pipe_reg_n_0_[34]\,
      I2 => \txd_pipe_reg_n_0_[35]\,
      I3 => \txd_pipe_reg_n_0_[32]\,
      I4 => \txd_pipe_reg_n_0_[33]\,
      O => \tx_is_invalid_k_reg[4]_i_3_n_0\
    );
\tx_is_invalid_k_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[5]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[41]\,
      I2 => \txd_pipe_reg_n_0_[40]\,
      I3 => \tx_is_invalid_k_reg[5]_i_3_n_0\,
      I4 => c(1),
      O => \tx_is_invalid_k_reg[5]_i_1_n_0\
    );
\tx_is_invalid_k_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[45]\,
      I1 => \txd_pipe_reg_n_0_[47]\,
      I2 => \txd_pipe_reg_n_0_[46]\,
      O => \tx_is_invalid_k_reg[5]_i_2_n_0\
    );
\tx_is_invalid_k_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[44]\,
      I1 => \txd_pipe_reg_n_0_[43]\,
      I2 => \txd_pipe_reg_n_0_[42]\,
      I3 => \txd_pipe_reg_n_0_[40]\,
      I4 => \txd_pipe_reg_n_0_[41]\,
      O => \tx_is_invalid_k_reg[5]_i_3_n_0\
    );
\tx_is_invalid_k_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[6]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[49]\,
      I2 => \txd_pipe_reg_n_0_[48]\,
      I3 => \tx_is_invalid_k_reg[6]_i_3_n_0\,
      I4 => c(2),
      O => \tx_is_invalid_k_reg[6]_i_1_n_0\
    );
\tx_is_invalid_k_reg[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[53]\,
      I1 => \txd_pipe_reg_n_0_[55]\,
      I2 => \txd_pipe_reg_n_0_[54]\,
      O => \tx_is_invalid_k_reg[6]_i_2_n_0\
    );
\tx_is_invalid_k_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[52]\,
      I1 => \txd_pipe_reg_n_0_[51]\,
      I2 => \txd_pipe_reg_n_0_[50]\,
      I3 => \txd_pipe_reg_n_0_[48]\,
      I4 => \txd_pipe_reg_n_0_[49]\,
      O => \tx_is_invalid_k_reg[6]_i_3_n_0\
    );
\tx_is_invalid_k_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA80000"
    )
        port map (
      I0 => \tx_is_invalid_k_reg[7]_i_2_n_0\,
      I1 => \txd_pipe_reg_n_0_[57]\,
      I2 => \txd_pipe_reg_n_0_[56]\,
      I3 => \tx_is_invalid_k_reg[7]_i_3_n_0\,
      I4 => c(3),
      O => \tx_is_invalid_k_reg[7]_i_1_n_0\
    );
\tx_is_invalid_k_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[61]\,
      I1 => \txd_pipe_reg_n_0_[63]\,
      I2 => \txd_pipe_reg_n_0_[62]\,
      O => \tx_is_invalid_k_reg[7]_i_2_n_0\
    );
\tx_is_invalid_k_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77F7F7F"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[60]\,
      I1 => \txd_pipe_reg_n_0_[59]\,
      I2 => \txd_pipe_reg_n_0_[58]\,
      I3 => \txd_pipe_reg_n_0_[56]\,
      I4 => \txd_pipe_reg_n_0_[57]\,
      O => \tx_is_invalid_k_reg[7]_i_3_n_0\
    );
\tx_is_invalid_k_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[0]_i_1_n_0\,
      Q => is_invalid_k(0),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[1]_i_1_n_0\,
      Q => is_invalid_k(1),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[2]_i_1_n_0\,
      Q => is_invalid_k(2),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[3]_i_1_n_0\,
      Q => is_invalid_k(3),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[4]_i_1_n_0\,
      Q => is_invalid_k(4),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[5]_i_1_n_0\,
      Q => is_invalid_k(5),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[6]_i_1_n_0\,
      Q => is_invalid_k(6),
      R => '0'
    );
\tx_is_invalid_k_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \tx_is_invalid_k_reg[7]_i_1_n_0\,
      Q => is_invalid_k(7),
      R => '0'
    );
\tx_is_q[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \tx_is_q[0]_i_2_n_0\,
      I1 => c12_in,
      I2 => c9_in,
      I3 => \txc_pipe_reg_n_0_[0]\,
      I4 => c15_in,
      O => tx_is_q_comb(0)
    );
\tx_is_q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[4]\,
      I1 => \txd_pipe_reg_n_0_[5]\,
      I2 => \txd_pipe_reg_n_0_[7]\,
      I3 => \txd_pipe_reg_n_0_[6]\,
      I4 => \tx_is_q[0]_i_3_n_0\,
      I5 => \tx_is_q[0]_i_4_n_0\,
      O => \tx_is_q[0]_i_2_n_0\
    );
\tx_is_q[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[0]\,
      I1 => \txd_pipe_reg_n_0_[1]\,
      O => \tx_is_q[0]_i_3_n_0\
    );
\tx_is_q[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[2]\,
      I1 => \txd_pipe_reg_n_0_[3]\,
      O => \tx_is_q[0]_i_4_n_0\
    );
\tx_is_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \tx_is_q[1]_i_2_n_0\,
      I1 => c(2),
      I2 => c(3),
      I3 => c(0),
      I4 => c(1),
      O => tx_is_q_comb(1)
    );
\tx_is_q[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[36]\,
      I1 => \txd_pipe_reg_n_0_[37]\,
      I2 => \txd_pipe_reg_n_0_[39]\,
      I3 => \txd_pipe_reg_n_0_[38]\,
      I4 => \tx_is_q[1]_i_3_n_0\,
      I5 => \tx_is_q[1]_i_4_n_0\,
      O => \tx_is_q[1]_i_2_n_0\
    );
\tx_is_q[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[32]\,
      I1 => \txd_pipe_reg_n_0_[33]\,
      O => \tx_is_q[1]_i_3_n_0\
    );
\tx_is_q[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[34]\,
      I1 => \txd_pipe_reg_n_0_[35]\,
      O => \tx_is_q[1]_i_4_n_0\
    );
\tx_is_q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => tx_is_q_comb(0),
      Q => is_q(0),
      R => '0'
    );
\tx_is_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => tx_is_q_comb(1),
      Q => is_q(1),
      R => '0'
    );
\txc_pipe_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txc_pipe_reg_n_0_[0]\,
      Q => txc_pipe_2(0),
      R => '0'
    );
\txc_pipe_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c15_in,
      Q => txc_pipe_2(1),
      R => '0'
    );
\txc_pipe_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c12_in,
      Q => txc_pipe_2(2),
      R => '0'
    );
\txc_pipe_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c9_in,
      Q => txc_pipe_2(3),
      R => '0'
    );
\txc_pipe_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c(0),
      Q => txc_pipe_2(4),
      R => '0'
    );
\txc_pipe_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c(1),
      Q => txc_pipe_2(5),
      R => '0'
    );
\txc_pipe_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c(2),
      Q => txc_pipe_2(6),
      R => '0'
    );
\txc_pipe_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => c(3),
      Q => txc_pipe_2(7),
      R => '0'
    );
\txc_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(0),
      Q => \txc_pipe_reg_n_0_[0]\,
      R => '0'
    );
\txc_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(1),
      Q => c15_in,
      R => '0'
    );
\txc_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(2),
      Q => c12_in,
      R => '0'
    );
\txc_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(3),
      Q => c9_in,
      R => '0'
    );
\txc_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(4),
      Q => c(0),
      R => '0'
    );
\txc_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(5),
      Q => c(1),
      R => '0'
    );
\txc_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(6),
      Q => c(2),
      R => '0'
    );
\txc_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txc(7),
      Q => c(3),
      R => '0'
    );
\txd_is_IDLE_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[4]\,
      I1 => \txd_pipe_reg_n_0_[5]\,
      I2 => \txd_pipe_reg_n_0_[6]\,
      I3 => \txd_pipe_reg_n_0_[7]\,
      I4 => \txd_is_IDLE_reg[0]_i_2_n_0\,
      O => \txd_is_IDLE_reg[0]_i_1_n_0\
    );
\txd_is_IDLE_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[1]\,
      I1 => \txd_pipe_reg_n_0_[0]\,
      I2 => \txd_pipe_reg_n_0_[3]\,
      I3 => \txd_pipe_reg_n_0_[2]\,
      O => \txd_is_IDLE_reg[0]_i_2_n_0\
    );
\txd_is_IDLE_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => d(4),
      I1 => d(5),
      I2 => d(6),
      I3 => d(7),
      I4 => \txd_is_IDLE_reg[1]_i_2_n_0\,
      O => \txd_is_IDLE_reg[1]_i_1_n_0\
    );
\txd_is_IDLE_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d(1),
      I1 => d(0),
      I2 => d(3),
      I3 => d(2),
      O => \txd_is_IDLE_reg[1]_i_2_n_0\
    );
\txd_is_IDLE_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[20]\,
      I1 => \txd_pipe_reg_n_0_[21]\,
      I2 => \txd_pipe_reg_n_0_[22]\,
      I3 => \txd_pipe_reg_n_0_[23]\,
      I4 => \txd_is_IDLE_reg[2]_i_2_n_0\,
      O => \txd_is_IDLE_reg[2]_i_1_n_0\
    );
\txd_is_IDLE_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[17]\,
      I1 => \txd_pipe_reg_n_0_[16]\,
      I2 => \txd_pipe_reg_n_0_[19]\,
      I3 => \txd_pipe_reg_n_0_[18]\,
      O => \txd_is_IDLE_reg[2]_i_2_n_0\
    );
\txd_is_IDLE_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[28]\,
      I1 => \txd_pipe_reg_n_0_[29]\,
      I2 => \txd_pipe_reg_n_0_[30]\,
      I3 => \txd_pipe_reg_n_0_[31]\,
      I4 => \txd_is_IDLE_reg[3]_i_2_n_0\,
      O => \txd_is_IDLE_reg[3]_i_1_n_0\
    );
\txd_is_IDLE_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[25]\,
      I1 => \txd_pipe_reg_n_0_[24]\,
      I2 => \txd_pipe_reg_n_0_[27]\,
      I3 => \txd_pipe_reg_n_0_[26]\,
      O => \txd_is_IDLE_reg[3]_i_2_n_0\
    );
\txd_is_IDLE_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[36]\,
      I1 => \txd_pipe_reg_n_0_[37]\,
      I2 => \txd_pipe_reg_n_0_[38]\,
      I3 => \txd_pipe_reg_n_0_[39]\,
      I4 => \txd_is_IDLE_reg[4]_i_2_n_0\,
      O => \txd_is_IDLE_reg[4]_i_1_n_0\
    );
\txd_is_IDLE_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[33]\,
      I1 => \txd_pipe_reg_n_0_[32]\,
      I2 => \txd_pipe_reg_n_0_[35]\,
      I3 => \txd_pipe_reg_n_0_[34]\,
      O => \txd_is_IDLE_reg[4]_i_2_n_0\
    );
\txd_is_IDLE_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[44]\,
      I1 => \txd_pipe_reg_n_0_[45]\,
      I2 => \txd_pipe_reg_n_0_[46]\,
      I3 => \txd_pipe_reg_n_0_[47]\,
      I4 => \txd_is_IDLE_reg[5]_i_2_n_0\,
      O => \txd_is_IDLE_reg[5]_i_1_n_0\
    );
\txd_is_IDLE_reg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[41]\,
      I1 => \txd_pipe_reg_n_0_[40]\,
      I2 => \txd_pipe_reg_n_0_[43]\,
      I3 => \txd_pipe_reg_n_0_[42]\,
      O => \txd_is_IDLE_reg[5]_i_2_n_0\
    );
\txd_is_IDLE_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[52]\,
      I1 => \txd_pipe_reg_n_0_[53]\,
      I2 => \txd_pipe_reg_n_0_[54]\,
      I3 => \txd_pipe_reg_n_0_[55]\,
      I4 => \txd_is_IDLE_reg[6]_i_2_n_0\,
      O => \txd_is_IDLE_reg[6]_i_1_n_0\
    );
\txd_is_IDLE_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[49]\,
      I1 => \txd_pipe_reg_n_0_[48]\,
      I2 => \txd_pipe_reg_n_0_[51]\,
      I3 => \txd_pipe_reg_n_0_[50]\,
      O => \txd_is_IDLE_reg[6]_i_2_n_0\
    );
\txd_is_IDLE_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[60]\,
      I1 => \txd_pipe_reg_n_0_[61]\,
      I2 => \txd_pipe_reg_n_0_[62]\,
      I3 => \txd_pipe_reg_n_0_[63]\,
      I4 => \txd_is_IDLE_reg[7]_i_2_n_0\,
      O => txd_is_IDLE
    );
\txd_is_IDLE_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \txd_pipe_reg_n_0_[57]\,
      I1 => \txd_pipe_reg_n_0_[56]\,
      I2 => \txd_pipe_reg_n_0_[59]\,
      I3 => \txd_pipe_reg_n_0_[58]\,
      O => \txd_is_IDLE_reg[7]_i_2_n_0\
    );
\txd_is_IDLE_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[0]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[0]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[1]_i_1_n_0\,
      Q => is_txd_IDLE,
      R => '0'
    );
\txd_is_IDLE_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[2]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[2]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[3]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[3]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[4]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[4]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[5]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[5]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => \txd_is_IDLE_reg[6]_i_1_n_0\,
      Q => \txd_is_IDLE_reg_reg_n_0_[6]\,
      R => '0'
    );
\txd_is_IDLE_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => txd_is_IDLE,
      Q => \txd_is_IDLE_reg_reg_n_0_[7]\,
      R => '0'
    );
\txd_pipe_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[0]\,
      Q => txd_pipe_2(0),
      R => '0'
    );
\txd_pipe_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(2),
      Q => txd_pipe_2(10),
      R => '0'
    );
\txd_pipe_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(3),
      Q => txd_pipe_2(11),
      R => '0'
    );
\txd_pipe_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(4),
      Q => txd_pipe_2(12),
      R => '0'
    );
\txd_pipe_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(5),
      Q => txd_pipe_2(13),
      R => '0'
    );
\txd_pipe_2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(6),
      Q => txd_pipe_2(14),
      R => '0'
    );
\txd_pipe_2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(7),
      Q => txd_pipe_2(15),
      R => '0'
    );
\txd_pipe_2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[16]\,
      Q => txd_pipe_2(16),
      R => '0'
    );
\txd_pipe_2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[17]\,
      Q => txd_pipe_2(17),
      R => '0'
    );
\txd_pipe_2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[18]\,
      Q => txd_pipe_2(18),
      R => '0'
    );
\txd_pipe_2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[19]\,
      Q => txd_pipe_2(19),
      R => '0'
    );
\txd_pipe_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[1]\,
      Q => txd_pipe_2(1),
      R => '0'
    );
\txd_pipe_2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[20]\,
      Q => txd_pipe_2(20),
      R => '0'
    );
\txd_pipe_2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[21]\,
      Q => txd_pipe_2(21),
      R => '0'
    );
\txd_pipe_2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[22]\,
      Q => txd_pipe_2(22),
      R => '0'
    );
\txd_pipe_2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[23]\,
      Q => txd_pipe_2(23),
      R => '0'
    );
\txd_pipe_2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[24]\,
      Q => txd_pipe_2(24),
      R => '0'
    );
\txd_pipe_2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[25]\,
      Q => txd_pipe_2(25),
      R => '0'
    );
\txd_pipe_2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[26]\,
      Q => txd_pipe_2(26),
      R => '0'
    );
\txd_pipe_2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[27]\,
      Q => txd_pipe_2(27),
      R => '0'
    );
\txd_pipe_2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[28]\,
      Q => txd_pipe_2(28),
      R => '0'
    );
\txd_pipe_2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[29]\,
      Q => txd_pipe_2(29),
      R => '0'
    );
\txd_pipe_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[2]\,
      Q => txd_pipe_2(2),
      R => '0'
    );
\txd_pipe_2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[30]\,
      Q => txd_pipe_2(30),
      R => '0'
    );
\txd_pipe_2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[31]\,
      Q => txd_pipe_2(31),
      R => '0'
    );
\txd_pipe_2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[32]\,
      Q => txd_pipe_2(32),
      R => '0'
    );
\txd_pipe_2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[33]\,
      Q => txd_pipe_2(33),
      R => '0'
    );
\txd_pipe_2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[34]\,
      Q => txd_pipe_2(34),
      R => '0'
    );
\txd_pipe_2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[35]\,
      Q => txd_pipe_2(35),
      R => '0'
    );
\txd_pipe_2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[36]\,
      Q => txd_pipe_2(36),
      R => '0'
    );
\txd_pipe_2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[37]\,
      Q => txd_pipe_2(37),
      R => '0'
    );
\txd_pipe_2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[38]\,
      Q => txd_pipe_2(38),
      R => '0'
    );
\txd_pipe_2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[39]\,
      Q => txd_pipe_2(39),
      R => '0'
    );
\txd_pipe_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[3]\,
      Q => txd_pipe_2(3),
      R => '0'
    );
\txd_pipe_2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[40]\,
      Q => txd_pipe_2(40),
      R => '0'
    );
\txd_pipe_2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[41]\,
      Q => txd_pipe_2(41),
      R => '0'
    );
\txd_pipe_2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[42]\,
      Q => txd_pipe_2(42),
      R => '0'
    );
\txd_pipe_2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[43]\,
      Q => txd_pipe_2(43),
      R => '0'
    );
\txd_pipe_2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[44]\,
      Q => txd_pipe_2(44),
      R => '0'
    );
\txd_pipe_2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[45]\,
      Q => txd_pipe_2(45),
      R => '0'
    );
\txd_pipe_2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[46]\,
      Q => txd_pipe_2(46),
      R => '0'
    );
\txd_pipe_2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[47]\,
      Q => txd_pipe_2(47),
      R => '0'
    );
\txd_pipe_2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[48]\,
      Q => txd_pipe_2(48),
      R => '0'
    );
\txd_pipe_2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[49]\,
      Q => txd_pipe_2(49),
      R => '0'
    );
\txd_pipe_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[4]\,
      Q => txd_pipe_2(4),
      R => '0'
    );
\txd_pipe_2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[50]\,
      Q => txd_pipe_2(50),
      R => '0'
    );
\txd_pipe_2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[51]\,
      Q => txd_pipe_2(51),
      R => '0'
    );
\txd_pipe_2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[52]\,
      Q => txd_pipe_2(52),
      R => '0'
    );
\txd_pipe_2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[53]\,
      Q => txd_pipe_2(53),
      R => '0'
    );
\txd_pipe_2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[54]\,
      Q => txd_pipe_2(54),
      R => '0'
    );
\txd_pipe_2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[55]\,
      Q => txd_pipe_2(55),
      R => '0'
    );
\txd_pipe_2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[56]\,
      Q => txd_pipe_2(56),
      R => '0'
    );
\txd_pipe_2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[57]\,
      Q => txd_pipe_2(57),
      R => '0'
    );
\txd_pipe_2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[58]\,
      Q => txd_pipe_2(58),
      R => '0'
    );
\txd_pipe_2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[59]\,
      Q => txd_pipe_2(59),
      R => '0'
    );
\txd_pipe_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[5]\,
      Q => txd_pipe_2(5),
      R => '0'
    );
\txd_pipe_2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[60]\,
      Q => txd_pipe_2(60),
      R => '0'
    );
\txd_pipe_2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[61]\,
      Q => txd_pipe_2(61),
      R => '0'
    );
\txd_pipe_2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[62]\,
      Q => txd_pipe_2(62),
      R => '0'
    );
\txd_pipe_2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[63]\,
      Q => txd_pipe_2(63),
      R => '0'
    );
\txd_pipe_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[6]\,
      Q => txd_pipe_2(6),
      R => '0'
    );
\txd_pipe_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => \txd_pipe_reg_n_0_[7]\,
      Q => txd_pipe_2(7),
      R => '0'
    );
\txd_pipe_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(0),
      Q => txd_pipe_2(8),
      R => '0'
    );
\txd_pipe_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => d(1),
      Q => txd_pipe_2(9),
      R => '0'
    );
\txd_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(0),
      Q => \txd_pipe_reg_n_0_[0]\,
      R => '0'
    );
\txd_pipe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(10),
      Q => d(2),
      R => '0'
    );
\txd_pipe_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(11),
      Q => d(3),
      R => '0'
    );
\txd_pipe_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(12),
      Q => d(4),
      R => '0'
    );
\txd_pipe_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(13),
      Q => d(5),
      R => '0'
    );
\txd_pipe_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(14),
      Q => d(6),
      R => '0'
    );
\txd_pipe_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(15),
      Q => d(7),
      R => '0'
    );
\txd_pipe_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(16),
      Q => \txd_pipe_reg_n_0_[16]\,
      R => '0'
    );
\txd_pipe_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(17),
      Q => \txd_pipe_reg_n_0_[17]\,
      R => '0'
    );
\txd_pipe_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(18),
      Q => \txd_pipe_reg_n_0_[18]\,
      R => '0'
    );
\txd_pipe_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(19),
      Q => \txd_pipe_reg_n_0_[19]\,
      R => '0'
    );
\txd_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(1),
      Q => \txd_pipe_reg_n_0_[1]\,
      R => '0'
    );
\txd_pipe_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(20),
      Q => \txd_pipe_reg_n_0_[20]\,
      R => '0'
    );
\txd_pipe_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(21),
      Q => \txd_pipe_reg_n_0_[21]\,
      R => '0'
    );
\txd_pipe_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(22),
      Q => \txd_pipe_reg_n_0_[22]\,
      R => '0'
    );
\txd_pipe_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(23),
      Q => \txd_pipe_reg_n_0_[23]\,
      R => '0'
    );
\txd_pipe_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(24),
      Q => \txd_pipe_reg_n_0_[24]\,
      R => '0'
    );
\txd_pipe_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(25),
      Q => \txd_pipe_reg_n_0_[25]\,
      R => '0'
    );
\txd_pipe_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(26),
      Q => \txd_pipe_reg_n_0_[26]\,
      R => '0'
    );
\txd_pipe_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(27),
      Q => \txd_pipe_reg_n_0_[27]\,
      R => '0'
    );
\txd_pipe_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(28),
      Q => \txd_pipe_reg_n_0_[28]\,
      R => '0'
    );
\txd_pipe_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(29),
      Q => \txd_pipe_reg_n_0_[29]\,
      R => '0'
    );
\txd_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(2),
      Q => \txd_pipe_reg_n_0_[2]\,
      R => '0'
    );
\txd_pipe_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(30),
      Q => \txd_pipe_reg_n_0_[30]\,
      R => '0'
    );
\txd_pipe_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(31),
      Q => \txd_pipe_reg_n_0_[31]\,
      R => '0'
    );
\txd_pipe_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(32),
      Q => \txd_pipe_reg_n_0_[32]\,
      R => '0'
    );
\txd_pipe_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(33),
      Q => \txd_pipe_reg_n_0_[33]\,
      R => '0'
    );
\txd_pipe_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(34),
      Q => \txd_pipe_reg_n_0_[34]\,
      R => '0'
    );
\txd_pipe_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(35),
      Q => \txd_pipe_reg_n_0_[35]\,
      R => '0'
    );
\txd_pipe_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(36),
      Q => \txd_pipe_reg_n_0_[36]\,
      R => '0'
    );
\txd_pipe_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(37),
      Q => \txd_pipe_reg_n_0_[37]\,
      R => '0'
    );
\txd_pipe_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(38),
      Q => \txd_pipe_reg_n_0_[38]\,
      R => '0'
    );
\txd_pipe_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(39),
      Q => \txd_pipe_reg_n_0_[39]\,
      R => '0'
    );
\txd_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(3),
      Q => \txd_pipe_reg_n_0_[3]\,
      R => '0'
    );
\txd_pipe_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(40),
      Q => \txd_pipe_reg_n_0_[40]\,
      R => '0'
    );
\txd_pipe_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(41),
      Q => \txd_pipe_reg_n_0_[41]\,
      R => '0'
    );
\txd_pipe_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(42),
      Q => \txd_pipe_reg_n_0_[42]\,
      R => '0'
    );
\txd_pipe_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(43),
      Q => \txd_pipe_reg_n_0_[43]\,
      R => '0'
    );
\txd_pipe_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(44),
      Q => \txd_pipe_reg_n_0_[44]\,
      R => '0'
    );
\txd_pipe_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(45),
      Q => \txd_pipe_reg_n_0_[45]\,
      R => '0'
    );
\txd_pipe_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(46),
      Q => \txd_pipe_reg_n_0_[46]\,
      R => '0'
    );
\txd_pipe_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(47),
      Q => \txd_pipe_reg_n_0_[47]\,
      R => '0'
    );
\txd_pipe_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(48),
      Q => \txd_pipe_reg_n_0_[48]\,
      R => '0'
    );
\txd_pipe_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(49),
      Q => \txd_pipe_reg_n_0_[49]\,
      R => '0'
    );
\txd_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(4),
      Q => \txd_pipe_reg_n_0_[4]\,
      R => '0'
    );
\txd_pipe_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(50),
      Q => \txd_pipe_reg_n_0_[50]\,
      R => '0'
    );
\txd_pipe_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(51),
      Q => \txd_pipe_reg_n_0_[51]\,
      R => '0'
    );
\txd_pipe_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(52),
      Q => \txd_pipe_reg_n_0_[52]\,
      R => '0'
    );
\txd_pipe_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(53),
      Q => \txd_pipe_reg_n_0_[53]\,
      R => '0'
    );
\txd_pipe_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(54),
      Q => \txd_pipe_reg_n_0_[54]\,
      R => '0'
    );
\txd_pipe_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(55),
      Q => \txd_pipe_reg_n_0_[55]\,
      R => '0'
    );
\txd_pipe_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(56),
      Q => \txd_pipe_reg_n_0_[56]\,
      R => '0'
    );
\txd_pipe_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(57),
      Q => \txd_pipe_reg_n_0_[57]\,
      R => '0'
    );
\txd_pipe_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(58),
      Q => \txd_pipe_reg_n_0_[58]\,
      R => '0'
    );
\txd_pipe_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(59),
      Q => \txd_pipe_reg_n_0_[59]\,
      R => '0'
    );
\txd_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(5),
      Q => \txd_pipe_reg_n_0_[5]\,
      R => '0'
    );
\txd_pipe_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(60),
      Q => \txd_pipe_reg_n_0_[60]\,
      R => '0'
    );
\txd_pipe_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(61),
      Q => \txd_pipe_reg_n_0_[61]\,
      R => '0'
    );
\txd_pipe_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(62),
      Q => \txd_pipe_reg_n_0_[62]\,
      R => '0'
    );
\txd_pipe_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(63),
      Q => \txd_pipe_reg_n_0_[63]\,
      R => '0'
    );
\txd_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(6),
      Q => \txd_pipe_reg_n_0_[6]\,
      R => '0'
    );
\txd_pipe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(7),
      Q => \txd_pipe_reg_n_0_[7]\,
      R => '0'
    );
\txd_pipe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(8),
      Q => d(0),
      R => '0'
    );
\txd_pipe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => xgmii_txd(9),
      Q => d(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT is
  port (
    gt0_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l0_n : out STD_LOGIC;
    xaui_tx_l0_p : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_txdlysresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txphaligndone_out : out STD_LOGIC;
    gt0_txphinitdone_out : out STD_LOGIC;
    dclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dclk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \uclk_mgt_rxbuf_reset_reg[0]\ : out STD_LOGIC;
    gtrxreset_ss : out STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_drp_busy : out STD_LOGIC;
    gt0_drprdy : out STD_LOGIC;
    dclk_7 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l0_n : in STD_LOGIC;
    xaui_rx_l0_p : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    gt0_pll0outclk_i : in STD_LOGIC;
    gt0_pll0outrefclk_i : in STD_LOGIC;
    gt0_pll1outclk_i : in STD_LOGIC;
    gt0_pll1outrefclk_i : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt3_rxchbonden_in : in STD_LOGIC;
    gt0_rxlpmhfhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfhold_in : in STD_LOGIC;
    gt0_rxlpmlfovrden_in : in STD_LOGIC;
    gt0_rxlpmreset_in : in STD_LOGIC;
    mgt_enable_align : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt0_txdlyen_in : in STD_LOGIC;
    gt0_txdlysreset_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txphalign_in : in STD_LOGIC;
    gt0_txphinit_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    RXCHBONDO : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_txcharisk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    drp_op_done_o_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxpmareset_in : in STD_LOGIC;
    uclk_mgt_loopback_reg : in STD_LOGIC;
    gt0_eyescandataerror_out_0 : in STD_LOGIC;
    dclk_mgt_rx_reset_inprocess : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT is
  signal DRPADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal DRPDI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DRPEN : STD_LOGIC;
  signal DRPWE : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXPMARESET : STD_LOGIC;
  signal RXRATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_in\ : STD_LOGIC;
  signal drp_busy_i1 : STD_LOGIC;
  signal drp_busy_i2 : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal drp_pma_busy : STD_LOGIC;
  signal drp_rate_busy : STD_LOGIC;
  signal drpdi_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_rst_t : STD_LOGIC;
  signal drprdy_i : STD_LOGIC;
  signal drpwe_rst_t : STD_LOGIC;
  signal gt0_loopback_in3_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_txphinitdone_out\ : STD_LOGIC;
  signal gtpe2_i_n_10 : STD_LOGIC;
  signal gtpe2_i_n_11 : STD_LOGIC;
  signal gtpe2_i_n_12 : STD_LOGIC;
  signal gtpe2_i_n_152 : STD_LOGIC;
  signal gtpe2_i_n_153 : STD_LOGIC;
  signal gtpe2_i_n_154 : STD_LOGIC;
  signal gtpe2_i_n_155 : STD_LOGIC;
  signal gtpe2_i_n_24 : STD_LOGIC;
  signal gtpe2_i_n_30 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_43 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_8 : STD_LOGIC;
  signal gtpe2_i_n_95 : STD_LOGIC;
  signal gtpe2_i_n_96 : STD_LOGIC;
  signal gtrxrate_seq_i_n_18 : STD_LOGIC;
  signal gtrxrate_seq_i_n_21 : STD_LOGIC;
  signal gtrxrate_seq_i_n_22 : STD_LOGIC;
  signal gtrxrate_seq_i_n_23 : STD_LOGIC;
  signal gtrxrate_seq_i_n_24 : STD_LOGIC;
  signal gtrxrate_seq_i_n_25 : STD_LOGIC;
  signal gtrxrate_seq_i_n_26 : STD_LOGIC;
  signal gtrxrate_seq_i_n_27 : STD_LOGIC;
  signal gtrxrate_seq_i_n_28 : STD_LOGIC;
  signal gtrxrate_seq_i_n_29 : STD_LOGIC;
  signal gtrxrate_seq_i_n_30 : STD_LOGIC;
  signal gtrxrate_seq_i_n_31 : STD_LOGIC;
  signal gtrxrate_seq_i_n_32 : STD_LOGIC;
  signal gtrxrate_seq_i_n_33 : STD_LOGIC;
  signal gtrxrate_seq_i_n_34 : STD_LOGIC;
  signal gtrxrate_seq_i_n_35 : STD_LOGIC;
  signal gtrxrate_seq_i_n_36 : STD_LOGIC;
  signal gtrxrate_seq_i_n_37 : STD_LOGIC;
  signal gtrxrate_seq_i_n_38 : STD_LOGIC;
  signal gtrxreset_seq_i_n_28 : STD_LOGIC;
  signal rxrate_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^uclk_mgt_rxbuf_reset_reg[0]\ : STD_LOGIC;
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_i : label is "PRIMITIVE";
begin
  data_in <= \^data_in\;
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txphinitdone_out <= \^gt0_txphinitdone_out\;
  \uclk_mgt_rxbuf_reset_reg[0]\ <= \^uclk_mgt_rxbuf_reset_reg[0]\;
\cdc[0].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE/stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt0_txphinitdone_out\,
      O => dclk_7
    );
\cdc_rxrate_out[0].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_60
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(0),
      data_out => RXRATE(0)
    );
\cdc_rxrate_out[1].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_61
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(1),
      data_out => RXRATE(1)
    );
\cdc_rxrate_out[2].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_62
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(2),
      data_out => RXRATE(2)
    );
\core_mgt_rx_reset[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt0_rxresetdone_out\,
      O => D(0)
    );
drp_busy_i1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxrate_seq_i_n_38,
      Q => drp_busy_i1,
      R => '0'
    );
drp_busy_i2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxreset_seq_i_n_28,
      Q => drp_busy_i2,
      R => '0'
    );
gt0_drp_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drp_busy_i1,
      I1 => drp_busy_i2,
      O => gt0_drp_busy
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 17,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE206001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPRDY => drprdy_i,
      DRPWE => DRPWE,
      EYESCANDATAERROR => gt0_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt0_eyescanreset_in,
      EYESCANTRIGGER => gt0_eyescantrigger_in,
      GTPRXN => xaui_rx_l0_n,
      GTPRXP => xaui_rx_l0_p,
      GTPTXN => xaui_tx_l0_n,
      GTPTXP => xaui_tx_l0_p,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTRXRESET,
      GTTXRESET => uclk_mgt_tx_reset,
      LOOPBACK(2) => gt0_loopback_in(2),
      LOOPBACK(1) => gt0_loopback_in3_out(1),
      LOOPBACK(0) => gt0_loopback_in(0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_i,
      PLL0REFCLK => gt0_pll0outrefclk_i,
      PLL1CLK => gt0_pll1outclk_i,
      PLL1REFCLK => gt0_pll1outrefclk_i,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => \^uclk_mgt_rxbuf_reset_reg[0]\,
      RXBUFSTATUS(2 downto 0) => dclk_1(2 downto 0),
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => gtpe2_i_n_8,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt0_rxcdrhold_in,
      RXCDRLOCK => NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => gtpe2_i_n_10,
      RXCHANISALIGNED => gtpe2_i_n_11,
      RXCHANREALIGN => gtpe2_i_n_12,
      RXCHARISCOMMA(3 downto 2) => NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED(3 downto 2),
      RXCHARISCOMMA(1 downto 0) => dclk_3(1 downto 0),
      RXCHARISK(3 downto 2) => NLW_gtpe2_i_RXCHARISK_UNCONNECTED(3 downto 2),
      RXCHARISK(1 downto 0) => dclk_4(1 downto 0),
      RXCHBONDEN => gt3_rxchbonden_in,
      RXCHBONDI(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(3) => gtpe2_i_n_152,
      RXCHBONDO(2) => gtpe2_i_n_153,
      RXCHBONDO(1) => gtpe2_i_n_154,
      RXCHBONDO(0) => gtpe2_i_n_155,
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => gtpe2_i_n_95,
      RXCLKCORCNT(0) => gtpe2_i_n_96,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt0_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 16) => NLW_gtpe2_i_RXDATA_UNCONNECTED(31 downto 16),
      RXDATA(15 downto 0) => dclk_2(15 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 2) => NLW_gtpe2_i_RXDISPERR_UNCONNECTED(3 downto 2),
      RXDISPERR(1 downto 0) => dclk_5(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => gt0_rxlpmhfhold_in,
      RXLPMHFOVRDEN => gt0_rxlpmhfovrden_in,
      RXLPMLFHOLD => gt0_rxlpmlfhold_in,
      RXLPMLFOVRDEN => gt0_rxlpmlfovrden_in,
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => gt0_rxlpmreset_in,
      RXMCOMMAALIGNEN => mgt_enable_align(0),
      RXNOTINTABLE(3 downto 2) => NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED(3 downto 2),
      RXNOTINTABLE(1 downto 0) => dclk_6(1 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtpe2_i_n_24,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => mgt_enable_align(0),
      RXPCSRESET => gt0_rxpcsreset_in,
      RXPD(1) => gt3_txelecidle_in,
      RXPD(0) => gt3_txelecidle_in,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => RXPMARESET,
      RXPMARESETDONE => \^data_in\,
      RXPOLARITY => gt0_rxpolarity_in,
      RXPRBSCNTRESET => gt0_rxprbscntreset_in,
      RXPRBSERR => gt0_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => gtpe2_i_n_30,
      RXRATEMODE => '0',
      RXRESETDONE => \^gt0_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt3_txuserrdy_in,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(3 downto 0) => B"0000",
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => mgt_txcharisk(1 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => mgt_txdata(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => gt0_txdlyen_in,
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => gt0_txdlysreset_in,
      TXDLYSRESETDONE => gt0_txdlysresetdone_out,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt3_txelecidle_in,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gt0_txoutclk_out,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt0_txpcsreset_in,
      TXPD(1) => gt3_txelecidle_in,
      TXPD(0) => gt3_txelecidle_in,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => gt0_txphalign_in,
      TXPHALIGNDONE => gt0_txphaligndone_out,
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => gt0_txphinit_in,
      TXPHINITDONE => \^gt0_txphinitdone_out\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => gt0_txpmareset_in,
      TXPMARESETDONE => gtpe2_i_n_43,
      TXPOLARITY => gt0_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt0_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => dclk_0(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt3_txuserrdy_in,
      TXUSRCLK => CLK,
      TXUSRCLK2 => CLK
    );
\gtpe2_i_i_20__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => uclk_mgt_loopback_reg,
      I1 => gt0_loopback_in(1),
      O => gt0_loopback_in3_out(1)
    );
\gtpe2_i_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gt0_eyescandataerror_out_0,
      I1 => dclk_mgt_rx_reset_inprocess,
      O => \^uclk_mgt_rxbuf_reset_reg[0]\
    );
gtrxrate_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_63
     port map (
      AR(0) => AR(0),
      DRPADDR(1) => DRPADDR(4),
      DRPADDR(0) => DRPADDR(0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      \FSM_sequential_state_reg[0]_0\ => gtrxrate_seq_i_n_36,
      \FSM_sequential_state_reg[0]_1\ => gtrxrate_seq_i_n_37,
      Q(2 downto 0) => rxrate_out(2 downto 0),
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i2 => drp_busy_i2,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg => gtrxrate_seq_i_n_38,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drprdy_i => drprdy_i,
      gt0_drpaddr(1) => gt0_drpaddr(4),
      gt0_drpaddr(0) => gt0_drpaddr(0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      \rd_data_reg[0]_0\ => gtrxrate_seq_i_n_21,
      \rd_data_reg[10]_0\ => gtrxrate_seq_i_n_31,
      \rd_data_reg[11]_0\ => gtrxrate_seq_i_n_18,
      \rd_data_reg[12]_0\ => gtrxrate_seq_i_n_32,
      \rd_data_reg[13]_0\ => gtrxrate_seq_i_n_33,
      \rd_data_reg[14]_0\ => gtrxrate_seq_i_n_34,
      \rd_data_reg[15]_0\ => gtrxrate_seq_i_n_35,
      \rd_data_reg[1]_0\ => gtrxrate_seq_i_n_22,
      \rd_data_reg[2]_0\ => gtrxrate_seq_i_n_23,
      \rd_data_reg[3]_0\ => gtrxrate_seq_i_n_24,
      \rd_data_reg[4]_0\ => gtrxrate_seq_i_n_25,
      \rd_data_reg[5]_0\ => gtrxrate_seq_i_n_26,
      \rd_data_reg[6]_0\ => gtrxrate_seq_i_n_27,
      \rd_data_reg[7]_0\ => gtrxrate_seq_i_n_28,
      \rd_data_reg[8]_0\ => gtrxrate_seq_i_n_29,
      \rd_data_reg[9]_0\ => gtrxrate_seq_i_n_30
    );
gtrxreset_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_64
     port map (
      AR(0) => AR(0),
      DRPADDR(6 downto 3) => DRPADDR(8 downto 5),
      DRPADDR(2 downto 0) => DRPADDR(3 downto 1),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      GTRXRESET => GTRXRESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg_0 => gtrxreset_seq_i_n_28,
      drp_op_done_o_reg_1 => drp_op_done_o_reg,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt0_drpaddr(6 downto 3) => gt0_drpaddr(8 downto 5),
      gt0_drpaddr(2 downto 0) => gt0_drpaddr(3 downto 1),
      gtrxreset_ss_reg_0 => gtrxreset_ss
    );
rxpmarst_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_65
     port map (
      AR(0) => AR(0),
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPWE => DRPWE,
      RXPMARESET => RXPMARESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i1 => drp_busy_i1,
      drp_op_done => drp_op_done,
      drp_pma_busy => drp_pma_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt0_eyescandataerror_out => gtrxrate_seq_i_n_35,
      gt0_eyescandataerror_out_0 => gtrxrate_seq_i_n_34,
      gt0_eyescandataerror_out_1 => gtrxrate_seq_i_n_33,
      gt0_eyescandataerror_out_10 => gtrxrate_seq_i_n_24,
      gt0_eyescandataerror_out_11 => gtrxrate_seq_i_n_23,
      gt0_eyescandataerror_out_12 => gtrxrate_seq_i_n_22,
      gt0_eyescandataerror_out_13 => gtrxrate_seq_i_n_21,
      gt0_eyescandataerror_out_14 => gtrxrate_seq_i_n_36,
      gt0_eyescandataerror_out_15 => gtrxrate_seq_i_n_18,
      gt0_eyescandataerror_out_16 => gtrxrate_seq_i_n_37,
      gt0_eyescandataerror_out_2 => gtrxrate_seq_i_n_32,
      gt0_eyescandataerror_out_3 => gtrxrate_seq_i_n_31,
      gt0_eyescandataerror_out_4 => gtrxrate_seq_i_n_30,
      gt0_eyescandataerror_out_5 => gtrxrate_seq_i_n_29,
      gt0_eyescandataerror_out_6 => gtrxrate_seq_i_n_28,
      gt0_eyescandataerror_out_7 => gtrxrate_seq_i_n_27,
      gt0_eyescandataerror_out_8 => gtrxrate_seq_i_n_26,
      gt0_eyescandataerror_out_9 => gtrxrate_seq_i_n_25,
      gt0_rxpmareset_in => gt0_rxpmareset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_24 is
  port (
    gt1_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l1_n : out STD_LOGIC;
    xaui_tx_l1_p : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_txdlysresetdone_out : out STD_LOGIC;
    gt1_txphaligndone_out : out STD_LOGIC;
    gt1_txphinitdone_out : out STD_LOGIC;
    dclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dclk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    RXCHBONDO : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dclk_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_drp_busy : out STD_LOGIC;
    gt1_drprdy : out STD_LOGIC;
    dclk_7 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l1_n : in STD_LOGIC;
    xaui_rx_l1_p : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    gt0_pll0outclk_i : in STD_LOGIC;
    gt0_pll0outrefclk_i : in STD_LOGIC;
    gt0_pll1outclk_i : in STD_LOGIC;
    gt0_pll1outrefclk_i : in STD_LOGIC;
    gt1_eyescandataerror_out_0 : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt3_rxchbonden_in : in STD_LOGIC;
    gt1_rxlpmhfovrden_in : in STD_LOGIC;
    gt1_rxlpmlfovrden_in : in STD_LOGIC;
    gt1_rxlpmreset_in : in STD_LOGIC;
    mgt_enable_align : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt1_txdlysreset_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txphalign_in : in STD_LOGIC;
    gt1_txphinit_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_eyescandataerror_out_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_txcharisk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt1_rxpmareset_in : in STD_LOGIC;
    drp_op_done_o_reg : in STD_LOGIC;
    uclk_mgt_loopback_reg : in STD_LOGIC;
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_ss : in STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpwe : in STD_LOGIC;
    gt1_drpen : in STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_24 : entity is "xaui_0_gt_wrapper_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_24 is
  signal DRPADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal DRPDI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DRPEN : STD_LOGIC;
  signal DRPWE : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXPMARESET : STD_LOGIC;
  signal RXRATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_in\ : STD_LOGIC;
  signal drp_busy_i1 : STD_LOGIC;
  signal drp_busy_i2 : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal drp_pma_busy : STD_LOGIC;
  signal drp_rate_busy : STD_LOGIC;
  signal drpdi_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_rst_t : STD_LOGIC;
  signal drprdy_i : STD_LOGIC;
  signal drpwe_rst_t : STD_LOGIC;
  signal gt1_loopback_in2_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal \^gt1_txphinitdone_out\ : STD_LOGIC;
  signal gtpe2_i_n_10 : STD_LOGIC;
  signal gtpe2_i_n_11 : STD_LOGIC;
  signal gtpe2_i_n_12 : STD_LOGIC;
  signal gtpe2_i_n_24 : STD_LOGIC;
  signal gtpe2_i_n_30 : STD_LOGIC;
  signal gtpe2_i_n_38 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_43 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_8 : STD_LOGIC;
  signal gtpe2_i_n_95 : STD_LOGIC;
  signal gtpe2_i_n_96 : STD_LOGIC;
  signal gtrxrate_seq_i_n_18 : STD_LOGIC;
  signal gtrxrate_seq_i_n_21 : STD_LOGIC;
  signal gtrxrate_seq_i_n_22 : STD_LOGIC;
  signal gtrxrate_seq_i_n_23 : STD_LOGIC;
  signal gtrxrate_seq_i_n_24 : STD_LOGIC;
  signal gtrxrate_seq_i_n_25 : STD_LOGIC;
  signal gtrxrate_seq_i_n_26 : STD_LOGIC;
  signal gtrxrate_seq_i_n_27 : STD_LOGIC;
  signal gtrxrate_seq_i_n_28 : STD_LOGIC;
  signal gtrxrate_seq_i_n_29 : STD_LOGIC;
  signal gtrxrate_seq_i_n_30 : STD_LOGIC;
  signal gtrxrate_seq_i_n_31 : STD_LOGIC;
  signal gtrxrate_seq_i_n_32 : STD_LOGIC;
  signal gtrxrate_seq_i_n_33 : STD_LOGIC;
  signal gtrxrate_seq_i_n_34 : STD_LOGIC;
  signal gtrxrate_seq_i_n_35 : STD_LOGIC;
  signal gtrxrate_seq_i_n_36 : STD_LOGIC;
  signal gtrxrate_seq_i_n_37 : STD_LOGIC;
  signal gtrxrate_seq_i_n_38 : STD_LOGIC;
  signal gtrxreset_seq_i_n_27 : STD_LOGIC;
  signal rxrate_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_i : label is "PRIMITIVE";
begin
  data_in <= \^data_in\;
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txphinitdone_out <= \^gt1_txphinitdone_out\;
\cdc[1].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE/stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt1_txphinitdone_out\,
      O => dclk_7
    );
\cdc_rxrate_out[0].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_48
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(0),
      data_out => RXRATE(0)
    );
\cdc_rxrate_out[1].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_49
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(1),
      data_out => RXRATE(1)
    );
\cdc_rxrate_out[2].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_50
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(2),
      data_out => RXRATE(2)
    );
\core_mgt_rx_reset[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt1_rxresetdone_out\,
      O => D(0)
    );
drp_busy_i1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxrate_seq_i_n_38,
      Q => drp_busy_i1,
      R => '0'
    );
drp_busy_i2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxreset_seq_i_n_27,
      Q => drp_busy_i2,
      R => '0'
    );
gt1_drp_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drp_busy_i1,
      I1 => drp_busy_i2,
      O => gt1_drp_busy
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 17,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE206001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPRDY => drprdy_i,
      DRPWE => DRPWE,
      EYESCANDATAERROR => gt1_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt1_eyescanreset_in,
      EYESCANTRIGGER => gt1_eyescantrigger_in,
      GTPRXN => xaui_rx_l1_n,
      GTPRXP => xaui_rx_l1_p,
      GTPTXN => xaui_tx_l1_n,
      GTPTXP => xaui_tx_l1_p,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTRXRESET,
      GTTXRESET => uclk_mgt_tx_reset,
      LOOPBACK(2) => gt1_loopback_in(2),
      LOOPBACK(1) => gt1_loopback_in2_out(1),
      LOOPBACK(0) => gt1_loopback_in(0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_i,
      PLL0REFCLK => gt0_pll0outrefclk_i,
      PLL1CLK => gt0_pll1outclk_i,
      PLL1REFCLK => gt0_pll1outrefclk_i,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => gt1_eyescandataerror_out_0,
      RXBUFSTATUS(2 downto 0) => dclk_1(2 downto 0),
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => gtpe2_i_n_8,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt1_rxcdrhold_in,
      RXCDRLOCK => NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => gtpe2_i_n_10,
      RXCHANISALIGNED => gtpe2_i_n_11,
      RXCHANREALIGN => gtpe2_i_n_12,
      RXCHARISCOMMA(3 downto 2) => NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED(3 downto 2),
      RXCHARISCOMMA(1 downto 0) => dclk_3(1 downto 0),
      RXCHARISK(3 downto 2) => NLW_gtpe2_i_RXCHARISK_UNCONNECTED(3 downto 2),
      RXCHARISK(1 downto 0) => dclk_4(1 downto 0),
      RXCHBONDEN => gt3_rxchbonden_in,
      RXCHBONDI(3 downto 0) => gt1_eyescandataerror_out_1(3 downto 0),
      RXCHBONDLEVEL(2 downto 0) => B"001",
      RXCHBONDMASTER => '0',
      RXCHBONDO(3 downto 0) => RXCHBONDO(3 downto 0),
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => gtpe2_i_n_95,
      RXCLKCORCNT(0) => gtpe2_i_n_96,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt1_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 16) => NLW_gtpe2_i_RXDATA_UNCONNECTED(31 downto 16),
      RXDATA(15 downto 0) => dclk_2(15 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 2) => NLW_gtpe2_i_RXDISPERR_UNCONNECTED(3 downto 2),
      RXDISPERR(1 downto 0) => dclk_5(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => gt1_rxlpmhfovrden_in,
      RXLPMLFHOLD => '0',
      RXLPMLFOVRDEN => gt1_rxlpmlfovrden_in,
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => gt1_rxlpmreset_in,
      RXMCOMMAALIGNEN => mgt_enable_align(0),
      RXNOTINTABLE(3 downto 2) => NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED(3 downto 2),
      RXNOTINTABLE(1 downto 0) => dclk_6(1 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtpe2_i_n_24,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => mgt_enable_align(0),
      RXPCSRESET => gt1_rxpcsreset_in,
      RXPD(1) => gt3_txelecidle_in,
      RXPD(0) => gt3_txelecidle_in,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => RXPMARESET,
      RXPMARESETDONE => \^data_in\,
      RXPOLARITY => gt1_rxpolarity_in,
      RXPRBSCNTRESET => gt1_rxprbscntreset_in,
      RXPRBSERR => gt1_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => gtpe2_i_n_30,
      RXRATEMODE => '0',
      RXRESETDONE => \^gt1_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt3_txuserrdy_in,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(3 downto 0) => B"0000",
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => mgt_txcharisk(1 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => mgt_txdata(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => gt1_txdlysreset_in,
      TXDLYSRESETDONE => gt1_txdlysresetdone_out,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt3_txelecidle_in,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtpe2_i_n_38,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt1_txpcsreset_in,
      TXPD(1) => gt3_txelecidle_in,
      TXPD(0) => gt3_txelecidle_in,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => gt1_txphalign_in,
      TXPHALIGNDONE => gt1_txphaligndone_out,
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => gt1_txphinit_in,
      TXPHINITDONE => \^gt1_txphinitdone_out\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => gt1_txpmareset_in,
      TXPMARESETDONE => gtpe2_i_n_43,
      TXPOLARITY => gt1_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt1_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => dclk_0(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt3_txuserrdy_in,
      TXUSRCLK => CLK,
      TXUSRCLK2 => CLK
    );
\gtpe2_i_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => uclk_mgt_loopback_reg,
      I1 => gt1_loopback_in(1),
      O => gt1_loopback_in2_out(1)
    );
gtrxrate_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_51
     port map (
      AR(0) => AR(0),
      DRPADDR(1) => DRPADDR(4),
      DRPADDR(0) => DRPADDR(0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      \FSM_sequential_state_reg[0]_0\ => gtrxrate_seq_i_n_36,
      \FSM_sequential_state_reg[0]_1\ => gtrxrate_seq_i_n_37,
      Q(2 downto 0) => rxrate_out(2 downto 0),
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i2 => drp_busy_i2,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg => gtrxrate_seq_i_n_38,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drprdy_i => drprdy_i,
      gt1_drpaddr(1) => gt1_drpaddr(4),
      gt1_drpaddr(0) => gt1_drpaddr(0),
      gt1_drpdi(15 downto 0) => gt1_drpdi(15 downto 0),
      gt1_drpdo(15 downto 0) => gt1_drpdo(15 downto 0),
      gt1_drpen => gt1_drpen,
      gt1_drprdy => gt1_drprdy,
      gt1_drpwe => gt1_drpwe,
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      \rd_data_reg[0]_0\ => gtrxrate_seq_i_n_21,
      \rd_data_reg[10]_0\ => gtrxrate_seq_i_n_31,
      \rd_data_reg[11]_0\ => gtrxrate_seq_i_n_18,
      \rd_data_reg[12]_0\ => gtrxrate_seq_i_n_32,
      \rd_data_reg[13]_0\ => gtrxrate_seq_i_n_33,
      \rd_data_reg[14]_0\ => gtrxrate_seq_i_n_34,
      \rd_data_reg[15]_0\ => gtrxrate_seq_i_n_35,
      \rd_data_reg[1]_0\ => gtrxrate_seq_i_n_22,
      \rd_data_reg[2]_0\ => gtrxrate_seq_i_n_23,
      \rd_data_reg[3]_0\ => gtrxrate_seq_i_n_24,
      \rd_data_reg[4]_0\ => gtrxrate_seq_i_n_25,
      \rd_data_reg[5]_0\ => gtrxrate_seq_i_n_26,
      \rd_data_reg[6]_0\ => gtrxrate_seq_i_n_27,
      \rd_data_reg[7]_0\ => gtrxrate_seq_i_n_28,
      \rd_data_reg[8]_0\ => gtrxrate_seq_i_n_29,
      \rd_data_reg[9]_0\ => gtrxrate_seq_i_n_30
    );
gtrxreset_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_52
     port map (
      AR(0) => AR(0),
      DRPADDR(6 downto 3) => DRPADDR(8 downto 5),
      DRPADDR(2 downto 0) => DRPADDR(3 downto 1),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      GTRXRESET => GTRXRESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg_0 => gtrxreset_seq_i_n_27,
      drp_op_done_o_reg_1 => drp_op_done_o_reg,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt1_drpaddr(6 downto 3) => gt1_drpaddr(8 downto 5),
      gt1_drpaddr(2 downto 0) => gt1_drpaddr(3 downto 1),
      gtrxreset_ss => gtrxreset_ss
    );
rxpmarst_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_53
     port map (
      AR(0) => AR(0),
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPWE => DRPWE,
      RXPMARESET => RXPMARESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i1 => drp_busy_i1,
      drp_op_done => drp_op_done,
      drp_pma_busy => drp_pma_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt1_eyescandataerror_out => gtrxrate_seq_i_n_35,
      gt1_eyescandataerror_out_0 => gtrxrate_seq_i_n_34,
      gt1_eyescandataerror_out_1 => gtrxrate_seq_i_n_33,
      gt1_eyescandataerror_out_10 => gtrxrate_seq_i_n_24,
      gt1_eyescandataerror_out_11 => gtrxrate_seq_i_n_23,
      gt1_eyescandataerror_out_12 => gtrxrate_seq_i_n_22,
      gt1_eyescandataerror_out_13 => gtrxrate_seq_i_n_21,
      gt1_eyescandataerror_out_14 => gtrxrate_seq_i_n_36,
      gt1_eyescandataerror_out_15 => gtrxrate_seq_i_n_18,
      gt1_eyescandataerror_out_16 => gtrxrate_seq_i_n_37,
      gt1_eyescandataerror_out_2 => gtrxrate_seq_i_n_32,
      gt1_eyescandataerror_out_3 => gtrxrate_seq_i_n_31,
      gt1_eyescandataerror_out_4 => gtrxrate_seq_i_n_30,
      gt1_eyescandataerror_out_5 => gtrxrate_seq_i_n_29,
      gt1_eyescandataerror_out_6 => gtrxrate_seq_i_n_28,
      gt1_eyescandataerror_out_7 => gtrxrate_seq_i_n_27,
      gt1_eyescandataerror_out_8 => gtrxrate_seq_i_n_26,
      gt1_eyescandataerror_out_9 => gtrxrate_seq_i_n_25,
      gt1_rxpmareset_in => gt1_rxpmareset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_25 is
  port (
    gt2_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l2_n : out STD_LOGIC;
    xaui_tx_l2_p : out STD_LOGIC;
    gt2_rxcommadet_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_txdlysresetdone_out : out STD_LOGIC;
    gt2_txphaligndone_out : out STD_LOGIC;
    gt2_txphinitdone_out : out STD_LOGIC;
    dclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dclk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dclk_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_drp_busy : out STD_LOGIC;
    gt2_drprdy : out STD_LOGIC;
    dclk_8 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l2_n : in STD_LOGIC;
    xaui_rx_l2_p : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    gt0_pll0outclk_i : in STD_LOGIC;
    gt0_pll0outrefclk_i : in STD_LOGIC;
    gt0_pll1outclk_i : in STD_LOGIC;
    gt0_pll1outrefclk_i : in STD_LOGIC;
    gt2_eyescandataerror_out_0 : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt3_rxchbonden_in : in STD_LOGIC;
    gt2_rxlpmhfhold_in : in STD_LOGIC;
    gt2_rxlpmhfovrden_in : in STD_LOGIC;
    gt2_rxlpmlfhold_in : in STD_LOGIC;
    gt2_rxlpmlfovrden_in : in STD_LOGIC;
    gt2_rxlpmreset_in : in STD_LOGIC;
    mgt_enable_align : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt2_txdlysreset_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txphalign_in : in STD_LOGIC;
    gt2_txphinit_in : in STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    mgt_txcharisk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt2_rxpmareset_in : in STD_LOGIC;
    drp_op_done_o_reg : in STD_LOGIC;
    uclk_mgt_loopback_reg : in STD_LOGIC;
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_ss : in STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpwe : in STD_LOGIC;
    gt2_drpen : in STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_25 : entity is "xaui_0_gt_wrapper_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_25 is
  signal DRPADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal DRPDI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DRPEN : STD_LOGIC;
  signal DRPWE : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXPMARESET : STD_LOGIC;
  signal RXRATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_in\ : STD_LOGIC;
  signal drp_busy_i1 : STD_LOGIC;
  signal drp_busy_i2 : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal drp_pma_busy : STD_LOGIC;
  signal drp_rate_busy : STD_LOGIC;
  signal drpdi_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_rst_t : STD_LOGIC;
  signal drprdy_i : STD_LOGIC;
  signal drpwe_rst_t : STD_LOGIC;
  signal gt2_loopback_in1_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gt2_rxresetdone_out\ : STD_LOGIC;
  signal \^gt2_txphinitdone_out\ : STD_LOGIC;
  signal gtpe2_i_n_10 : STD_LOGIC;
  signal gtpe2_i_n_11 : STD_LOGIC;
  signal gtpe2_i_n_12 : STD_LOGIC;
  signal gtpe2_i_n_24 : STD_LOGIC;
  signal gtpe2_i_n_30 : STD_LOGIC;
  signal gtpe2_i_n_38 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_43 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_8 : STD_LOGIC;
  signal gtpe2_i_n_95 : STD_LOGIC;
  signal gtpe2_i_n_96 : STD_LOGIC;
  signal gtrxrate_seq_i_n_18 : STD_LOGIC;
  signal gtrxrate_seq_i_n_21 : STD_LOGIC;
  signal gtrxrate_seq_i_n_22 : STD_LOGIC;
  signal gtrxrate_seq_i_n_23 : STD_LOGIC;
  signal gtrxrate_seq_i_n_24 : STD_LOGIC;
  signal gtrxrate_seq_i_n_25 : STD_LOGIC;
  signal gtrxrate_seq_i_n_26 : STD_LOGIC;
  signal gtrxrate_seq_i_n_27 : STD_LOGIC;
  signal gtrxrate_seq_i_n_28 : STD_LOGIC;
  signal gtrxrate_seq_i_n_29 : STD_LOGIC;
  signal gtrxrate_seq_i_n_30 : STD_LOGIC;
  signal gtrxrate_seq_i_n_31 : STD_LOGIC;
  signal gtrxrate_seq_i_n_32 : STD_LOGIC;
  signal gtrxrate_seq_i_n_33 : STD_LOGIC;
  signal gtrxrate_seq_i_n_34 : STD_LOGIC;
  signal gtrxrate_seq_i_n_35 : STD_LOGIC;
  signal gtrxrate_seq_i_n_36 : STD_LOGIC;
  signal gtrxrate_seq_i_n_37 : STD_LOGIC;
  signal gtrxrate_seq_i_n_38 : STD_LOGIC;
  signal gtrxreset_seq_i_n_27 : STD_LOGIC;
  signal rxrate_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_i : label is "PRIMITIVE";
begin
  data_in <= \^data_in\;
  gt2_rxresetdone_out <= \^gt2_rxresetdone_out\;
  gt2_txphinitdone_out <= \^gt2_txphinitdone_out\;
\cdc[2].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE/stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt2_txphinitdone_out\,
      O => dclk_8
    );
\cdc_rxrate_out[0].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_36
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(0),
      data_out => RXRATE(0)
    );
\cdc_rxrate_out[1].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_37
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(1),
      data_out => RXRATE(1)
    );
\cdc_rxrate_out[2].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_38
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(2),
      data_out => RXRATE(2)
    );
\core_mgt_rx_reset[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt2_rxresetdone_out\,
      O => D(0)
    );
drp_busy_i1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxrate_seq_i_n_38,
      Q => drp_busy_i1,
      R => '0'
    );
drp_busy_i2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxreset_seq_i_n_27,
      Q => drp_busy_i2,
      R => '0'
    );
gt2_drp_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drp_busy_i1,
      I1 => drp_busy_i2,
      O => gt2_drp_busy
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 17,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE206001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPRDY => drprdy_i,
      DRPWE => DRPWE,
      EYESCANDATAERROR => gt2_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt2_eyescanreset_in,
      EYESCANTRIGGER => gt2_eyescantrigger_in,
      GTPRXN => xaui_rx_l2_n,
      GTPRXP => xaui_rx_l2_p,
      GTPTXN => xaui_tx_l2_n,
      GTPTXP => xaui_tx_l2_p,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTRXRESET,
      GTTXRESET => uclk_mgt_tx_reset,
      LOOPBACK(2) => gt2_loopback_in(2),
      LOOPBACK(1) => gt2_loopback_in1_out(1),
      LOOPBACK(0) => gt2_loopback_in(0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_i,
      PLL0REFCLK => gt0_pll0outrefclk_i,
      PLL1CLK => gt0_pll1outclk_i,
      PLL1REFCLK => gt0_pll1outrefclk_i,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => gt2_eyescandataerror_out_0,
      RXBUFSTATUS(2 downto 0) => dclk_1(2 downto 0),
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => gtpe2_i_n_8,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt2_rxcdrhold_in,
      RXCDRLOCK => NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => gtpe2_i_n_10,
      RXCHANISALIGNED => gtpe2_i_n_11,
      RXCHANREALIGN => gtpe2_i_n_12,
      RXCHARISCOMMA(3 downto 2) => NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED(3 downto 2),
      RXCHARISCOMMA(1 downto 0) => dclk_3(1 downto 0),
      RXCHARISK(3 downto 2) => NLW_gtpe2_i_RXCHARISK_UNCONNECTED(3 downto 2),
      RXCHARISK(1 downto 0) => dclk_4(1 downto 0),
      RXCHBONDEN => gt3_rxchbonden_in,
      RXCHBONDI(3 downto 0) => B"0000",
      RXCHBONDLEVEL(2 downto 0) => B"010",
      RXCHBONDMASTER => '1',
      RXCHBONDO(3 downto 0) => dclk_5(3 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1) => gtpe2_i_n_95,
      RXCLKCORCNT(0) => gtpe2_i_n_96,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt2_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 16) => NLW_gtpe2_i_RXDATA_UNCONNECTED(31 downto 16),
      RXDATA(15 downto 0) => dclk_2(15 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 2) => NLW_gtpe2_i_RXDISPERR_UNCONNECTED(3 downto 2),
      RXDISPERR(1 downto 0) => dclk_6(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => gt2_rxlpmhfhold_in,
      RXLPMHFOVRDEN => gt2_rxlpmhfovrden_in,
      RXLPMLFHOLD => gt2_rxlpmlfhold_in,
      RXLPMLFOVRDEN => gt2_rxlpmlfovrden_in,
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => gt2_rxlpmreset_in,
      RXMCOMMAALIGNEN => mgt_enable_align(0),
      RXNOTINTABLE(3 downto 2) => NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED(3 downto 2),
      RXNOTINTABLE(1 downto 0) => dclk_7(1 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtpe2_i_n_24,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => mgt_enable_align(0),
      RXPCSRESET => gt2_rxpcsreset_in,
      RXPD(1) => gt3_txelecidle_in,
      RXPD(0) => gt3_txelecidle_in,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => RXPMARESET,
      RXPMARESETDONE => \^data_in\,
      RXPOLARITY => gt2_rxpolarity_in,
      RXPRBSCNTRESET => gt2_rxprbscntreset_in,
      RXPRBSERR => gt2_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => gtpe2_i_n_30,
      RXRATEMODE => '0',
      RXRESETDONE => \^gt2_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt3_txuserrdy_in,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(3 downto 0) => B"0000",
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => mgt_txcharisk(1 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => mgt_txdata(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt2_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => gt2_txdlysreset_in,
      TXDLYSRESETDONE => gt2_txdlysresetdone_out,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt3_txelecidle_in,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtpe2_i_n_38,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt2_txpcsreset_in,
      TXPD(1) => gt3_txelecidle_in,
      TXPD(0) => gt3_txelecidle_in,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => gt2_txphalign_in,
      TXPHALIGNDONE => gt2_txphaligndone_out,
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => gt2_txphinit_in,
      TXPHINITDONE => \^gt2_txphinitdone_out\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => gt2_txpmareset_in,
      TXPMARESETDONE => gtpe2_i_n_43,
      TXPOLARITY => gt2_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt2_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt2_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt2_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => dclk_0(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt3_txuserrdy_in,
      TXUSRCLK => CLK,
      TXUSRCLK2 => CLK
    );
\gtpe2_i_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => uclk_mgt_loopback_reg,
      I1 => gt2_loopback_in(1),
      O => gt2_loopback_in1_out(1)
    );
gtrxrate_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq_39
     port map (
      AR(0) => AR(0),
      DRPADDR(1) => DRPADDR(4),
      DRPADDR(0) => DRPADDR(0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      \FSM_sequential_state_reg[0]_0\ => gtrxrate_seq_i_n_36,
      \FSM_sequential_state_reg[0]_1\ => gtrxrate_seq_i_n_37,
      Q(2 downto 0) => rxrate_out(2 downto 0),
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i2 => drp_busy_i2,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg => gtrxrate_seq_i_n_38,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drprdy_i => drprdy_i,
      gt2_drpaddr(1) => gt2_drpaddr(4),
      gt2_drpaddr(0) => gt2_drpaddr(0),
      gt2_drpdi(15 downto 0) => gt2_drpdi(15 downto 0),
      gt2_drpdo(15 downto 0) => gt2_drpdo(15 downto 0),
      gt2_drpen => gt2_drpen,
      gt2_drprdy => gt2_drprdy,
      gt2_drpwe => gt2_drpwe,
      gt2_rxrate_in(2 downto 0) => gt2_rxrate_in(2 downto 0),
      \rd_data_reg[0]_0\ => gtrxrate_seq_i_n_21,
      \rd_data_reg[10]_0\ => gtrxrate_seq_i_n_31,
      \rd_data_reg[11]_0\ => gtrxrate_seq_i_n_18,
      \rd_data_reg[12]_0\ => gtrxrate_seq_i_n_32,
      \rd_data_reg[13]_0\ => gtrxrate_seq_i_n_33,
      \rd_data_reg[14]_0\ => gtrxrate_seq_i_n_34,
      \rd_data_reg[15]_0\ => gtrxrate_seq_i_n_35,
      \rd_data_reg[1]_0\ => gtrxrate_seq_i_n_22,
      \rd_data_reg[2]_0\ => gtrxrate_seq_i_n_23,
      \rd_data_reg[3]_0\ => gtrxrate_seq_i_n_24,
      \rd_data_reg[4]_0\ => gtrxrate_seq_i_n_25,
      \rd_data_reg[5]_0\ => gtrxrate_seq_i_n_26,
      \rd_data_reg[6]_0\ => gtrxrate_seq_i_n_27,
      \rd_data_reg[7]_0\ => gtrxrate_seq_i_n_28,
      \rd_data_reg[8]_0\ => gtrxrate_seq_i_n_29,
      \rd_data_reg[9]_0\ => gtrxrate_seq_i_n_30
    );
gtrxreset_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq_40
     port map (
      AR(0) => AR(0),
      DRPADDR(6 downto 3) => DRPADDR(8 downto 5),
      DRPADDR(2 downto 0) => DRPADDR(3 downto 1),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      GTRXRESET => GTRXRESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg_0 => gtrxreset_seq_i_n_27,
      drp_op_done_o_reg_1 => drp_op_done_o_reg,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt2_drpaddr(6 downto 3) => gt2_drpaddr(8 downto 5),
      gt2_drpaddr(2 downto 0) => gt2_drpaddr(3 downto 1),
      gtrxreset_ss => gtrxreset_ss
    );
rxpmarst_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq_41
     port map (
      AR(0) => AR(0),
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPWE => DRPWE,
      RXPMARESET => RXPMARESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i1 => drp_busy_i1,
      drp_op_done => drp_op_done,
      drp_pma_busy => drp_pma_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt2_eyescandataerror_out => gtrxrate_seq_i_n_35,
      gt2_eyescandataerror_out_0 => gtrxrate_seq_i_n_34,
      gt2_eyescandataerror_out_1 => gtrxrate_seq_i_n_33,
      gt2_eyescandataerror_out_10 => gtrxrate_seq_i_n_24,
      gt2_eyescandataerror_out_11 => gtrxrate_seq_i_n_23,
      gt2_eyescandataerror_out_12 => gtrxrate_seq_i_n_22,
      gt2_eyescandataerror_out_13 => gtrxrate_seq_i_n_21,
      gt2_eyescandataerror_out_14 => gtrxrate_seq_i_n_36,
      gt2_eyescandataerror_out_15 => gtrxrate_seq_i_n_18,
      gt2_eyescandataerror_out_16 => gtrxrate_seq_i_n_37,
      gt2_eyescandataerror_out_2 => gtrxrate_seq_i_n_32,
      gt2_eyescandataerror_out_3 => gtrxrate_seq_i_n_31,
      gt2_eyescandataerror_out_4 => gtrxrate_seq_i_n_30,
      gt2_eyescandataerror_out_5 => gtrxrate_seq_i_n_29,
      gt2_eyescandataerror_out_6 => gtrxrate_seq_i_n_28,
      gt2_eyescandataerror_out_7 => gtrxrate_seq_i_n_27,
      gt2_eyescandataerror_out_8 => gtrxrate_seq_i_n_26,
      gt2_eyescandataerror_out_9 => gtrxrate_seq_i_n_25,
      gt2_rxpmareset_in => gt2_rxpmareset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_26 is
  port (
    gt3_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l3_n : out STD_LOGIC;
    xaui_tx_l3_p : out STD_LOGIC;
    gt3_rxcommadet_out : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_txdlysresetdone_out : out STD_LOGIC;
    gt3_txphaligndone_out : out STD_LOGIC;
    gt3_txphinitdone_out : out STD_LOGIC;
    dclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dclk_1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dclk_2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_5 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dclk_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_drp_busy : out STD_LOGIC;
    gt3_drprdy : out STD_LOGIC;
    dclk_7 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l3_n : in STD_LOGIC;
    xaui_rx_l3_p : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    gt0_pll0outclk_i : in STD_LOGIC;
    gt0_pll0outrefclk_i : in STD_LOGIC;
    gt0_pll1outclk_i : in STD_LOGIC;
    gt0_pll1outrefclk_i : in STD_LOGIC;
    gt3_eyescandataerror_out_0 : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_rxchbonden_in : in STD_LOGIC;
    gt3_rxlpmhfhold_in : in STD_LOGIC;
    gt3_rxlpmhfovrden_in : in STD_LOGIC;
    gt3_rxlpmlfhold_in : in STD_LOGIC;
    gt3_rxlpmlfovrden_in : in STD_LOGIC;
    gt3_rxlpmreset_in : in STD_LOGIC;
    mgt_enable_align : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gt3_txdlysreset_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txphalign_in : in STD_LOGIC;
    gt3_txphinit_in : in STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_eyescandataerror_out_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_txcharisk : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt3_rxpmareset_in : in STD_LOGIC;
    drp_op_done_o_reg : in STD_LOGIC;
    uclk_mgt_loopback_reg : in STD_LOGIC;
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_ss : in STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpwe : in STD_LOGIC;
    gt3_drpen : in STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_26 : entity is "xaui_0_gt_wrapper_GT";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_26 is
  signal DRPADDR : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal DRPDI : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal DRPEN : STD_LOGIC;
  signal DRPWE : STD_LOGIC;
  signal GTRXRESET : STD_LOGIC;
  signal RXPMARESET : STD_LOGIC;
  signal RXRATE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^data_in\ : STD_LOGIC;
  signal drp_busy_i1 : STD_LOGIC;
  signal drp_busy_i2 : STD_LOGIC;
  signal drp_op_done : STD_LOGIC;
  signal drp_pma_busy : STD_LOGIC;
  signal drp_rate_busy : STD_LOGIC;
  signal drpdi_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpdo_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drpen_rst_t : STD_LOGIC;
  signal drprdy_i : STD_LOGIC;
  signal drpwe_rst_t : STD_LOGIC;
  signal gt3_loopback_in0_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^gt3_rxresetdone_out\ : STD_LOGIC;
  signal \^gt3_txphinitdone_out\ : STD_LOGIC;
  signal gtpe2_i_n_10 : STD_LOGIC;
  signal gtpe2_i_n_11 : STD_LOGIC;
  signal gtpe2_i_n_12 : STD_LOGIC;
  signal gtpe2_i_n_152 : STD_LOGIC;
  signal gtpe2_i_n_153 : STD_LOGIC;
  signal gtpe2_i_n_154 : STD_LOGIC;
  signal gtpe2_i_n_155 : STD_LOGIC;
  signal gtpe2_i_n_24 : STD_LOGIC;
  signal gtpe2_i_n_30 : STD_LOGIC;
  signal gtpe2_i_n_38 : STD_LOGIC;
  signal gtpe2_i_n_39 : STD_LOGIC;
  signal gtpe2_i_n_40 : STD_LOGIC;
  signal gtpe2_i_n_43 : STD_LOGIC;
  signal gtpe2_i_n_7 : STD_LOGIC;
  signal gtpe2_i_n_8 : STD_LOGIC;
  signal gtpe2_i_n_95 : STD_LOGIC;
  signal gtpe2_i_n_96 : STD_LOGIC;
  signal gtrxrate_seq_i_n_18 : STD_LOGIC;
  signal gtrxrate_seq_i_n_21 : STD_LOGIC;
  signal gtrxrate_seq_i_n_22 : STD_LOGIC;
  signal gtrxrate_seq_i_n_23 : STD_LOGIC;
  signal gtrxrate_seq_i_n_24 : STD_LOGIC;
  signal gtrxrate_seq_i_n_25 : STD_LOGIC;
  signal gtrxrate_seq_i_n_26 : STD_LOGIC;
  signal gtrxrate_seq_i_n_27 : STD_LOGIC;
  signal gtrxrate_seq_i_n_28 : STD_LOGIC;
  signal gtrxrate_seq_i_n_29 : STD_LOGIC;
  signal gtrxrate_seq_i_n_30 : STD_LOGIC;
  signal gtrxrate_seq_i_n_31 : STD_LOGIC;
  signal gtrxrate_seq_i_n_32 : STD_LOGIC;
  signal gtrxrate_seq_i_n_33 : STD_LOGIC;
  signal gtrxrate_seq_i_n_34 : STD_LOGIC;
  signal gtrxrate_seq_i_n_35 : STD_LOGIC;
  signal gtrxrate_seq_i_n_36 : STD_LOGIC;
  signal gtrxrate_seq_i_n_37 : STD_LOGIC;
  signal gtrxrate_seq_i_n_38 : STD_LOGIC;
  signal gtrxreset_seq_i_n_27 : STD_LOGIC;
  signal rxrate_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_gtpe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtpe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_i : label is "PRIMITIVE";
begin
  data_in <= \^data_in\;
  gt3_rxresetdone_out <= \^gt3_rxresetdone_out\;
  gt3_txphinitdone_out <= \^gt3_txphinitdone_out\;
\cdc[3].xaui_0_gt_wrapper_tx_sync_manual_TXPHINITDONE/stretch_r[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt3_txphinitdone_out\,
      O => dclk_7
    );
\cdc_rxrate_out[0].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_27
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(0),
      data_out => RXRATE(0)
    );
\cdc_rxrate_out[1].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_28
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(1),
      data_out => RXRATE(1)
    );
\cdc_rxrate_out[2].sync_RXRATE_OUT\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual_block_29
     port map (
      CLK => CLK,
      Q(0) => rxrate_out(2),
      data_out => RXRATE(2)
    );
\core_mgt_rx_reset[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt3_rxresetdone_out\,
      O => D(0)
    );
drp_busy_i1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxrate_seq_i_n_38,
      Q => drp_busy_i1,
      R => '0'
    );
drp_busy_i2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => gtrxreset_seq_i_n_27,
      Q => drp_busy_i2,
      R => '0'
    );
gt3_drp_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drp_busy_i1,
      I1 => drp_busy_i2,
      O => gt3_drp_busy
    );
gtpe2_i: unisim.vcomponents.GTPE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => B"00000000000000000000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => B"1001001000000000000000001000000111010000000",
      CFOK_CFG2 => B"0100000",
      CFOK_CFG3 => B"0100000",
      CFOK_CFG4 => '0',
      CFOK_CFG5 => B"00",
      CFOK_CFG6 => B"0000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 7,
      CHAN_BOND_SEQ_1_1 => B"0101111100",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0100000000",
      CHAN_BOND_SEQ_2_2 => B"0100000000",
      CHAN_BOND_SEQ_2_3 => B"0100000000",
      CHAN_BOND_SEQ_2_4 => B"0100000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_COMMON_SWING => '0',
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 17,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100011100",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "TRUE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"010",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_LOOPBACK_CFG => '0',
      PMA_RSV => X"00000333",
      PMA_RSV2 => X"00002040",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"0000",
      PMA_RSV5 => '0',
      PMA_RSV6 => '0',
      PMA_RSV7 => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0000107FE206001041010",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"001001",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPMRESET_TIME => B"0001111",
      RXLPM_BIAS_STARTUP_DISABLE => '0',
      RXLPM_CFG => B"0110",
      RXLPM_CFG1 => '0',
      RXLPM_CM_CFG => '0',
      RXLPM_GC_CFG => B"111100010",
      RXLPM_GC_CFG2 => B"001",
      RXLPM_HF_CFG => B"00001111110000",
      RXLPM_HF_CFG2 => B"01010",
      RXLPM_HF_CFG3 => B"0000",
      RXLPM_HOLD_DURING_EIDLE => '0',
      RXLPM_INCM_CFG => '1',
      RXLPM_IPCM_CFG => '0',
      RXLPM_LF_CFG => B"000000001111110000",
      RXLPM_LF_CFG2 => B"01010",
      RXLPM_OSINT_CFG => B"100",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 2,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"000",
      RXPI_CFG1 => '1',
      RXPI_CFG2 => '1',
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '1',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"0000111100110011",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SATA_PLL_CFG => "VCO_3000MHZ",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "FALSE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 2,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"000",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '1',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXUSR",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      DRPADDR(8 downto 0) => DRPADDR(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPRDY => drprdy_i,
      DRPWE => DRPWE,
      EYESCANDATAERROR => gt3_eyescandataerror_out,
      EYESCANMODE => '0',
      EYESCANRESET => gt3_eyescanreset_in,
      EYESCANTRIGGER => gt3_eyescantrigger_in,
      GTPRXN => xaui_rx_l3_n,
      GTPRXP => xaui_rx_l3_p,
      GTPTXN => xaui_tx_l3_n,
      GTPTXP => xaui_tx_l3_p,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => GTRXRESET,
      GTTXRESET => uclk_mgt_tx_reset,
      LOOPBACK(2) => gt3_loopback_in(2),
      LOOPBACK(1) => gt3_loopback_in0_out(1),
      LOOPBACK(0) => gt3_loopback_in(0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15 downto 0) => NLW_gtpe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtpe2_i_PHYSTATUS_UNCONNECTED,
      PLL0CLK => gt0_pll0outclk_i,
      PLL0REFCLK => gt0_pll0outrefclk_i,
      PLL1CLK => gt0_pll1outclk_i,
      PLL1REFCLK => gt0_pll1outrefclk_i,
      PMARSVDIN0 => '0',
      PMARSVDIN1 => '0',
      PMARSVDIN2 => '0',
      PMARSVDIN3 => '0',
      PMARSVDIN4 => '0',
      PMARSVDOUT0 => NLW_gtpe2_i_PMARSVDOUT0_UNCONNECTED,
      PMARSVDOUT1 => NLW_gtpe2_i_PMARSVDOUT1_UNCONNECTED,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => gt3_eyescandataerror_out_0,
      RXBUFSTATUS(2 downto 0) => dclk_1(2 downto 0),
      RXBYTEISALIGNED => gtpe2_i_n_7,
      RXBYTEREALIGN => gtpe2_i_n_8,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => gt3_rxcdrhold_in,
      RXCDRLOCK => NLW_gtpe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => gtpe2_i_n_10,
      RXCHANISALIGNED => gtpe2_i_n_11,
      RXCHANREALIGN => gtpe2_i_n_12,
      RXCHARISCOMMA(3 downto 2) => NLW_gtpe2_i_RXCHARISCOMMA_UNCONNECTED(3 downto 2),
      RXCHARISCOMMA(1 downto 0) => dclk_3(1 downto 0),
      RXCHARISK(3 downto 2) => NLW_gtpe2_i_RXCHARISK_UNCONNECTED(3 downto 2),
      RXCHARISK(1 downto 0) => dclk_4(1 downto 0),
      RXCHBONDEN => gt3_rxchbonden_in,
      RXCHBONDI(3 downto 0) => gt3_eyescandataerror_out_1(3 downto 0),
      RXCHBONDLEVEL(2 downto 0) => B"001",
      RXCHBONDMASTER => '0',
      RXCHBONDO(3) => gtpe2_i_n_152,
      RXCHBONDO(2) => gtpe2_i_n_153,
      RXCHBONDO(1) => gtpe2_i_n_154,
      RXCHBONDO(0) => gtpe2_i_n_155,
      RXCHBONDSLAVE => '1',
      RXCLKCORCNT(1) => gtpe2_i_n_95,
      RXCLKCORCNT(0) => gtpe2_i_n_96,
      RXCOMINITDET => NLW_gtpe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gt3_rxcommadet_out,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtpe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtpe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(31 downto 16) => NLW_gtpe2_i_RXDATA_UNCONNECTED(31 downto 16),
      RXDATA(15 downto 0) => dclk_2(15 downto 0),
      RXDATAVALID(1 downto 0) => NLW_gtpe2_i_RXDATAVALID_UNCONNECTED(1 downto 0),
      RXDDIEN => '0',
      RXDFEXYDEN => '0',
      RXDISPERR(3 downto 2) => NLW_gtpe2_i_RXDISPERR_UNCONNECTED(3 downto 2),
      RXDISPERR(1 downto 0) => dclk_5(1 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtpe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtpe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtpe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtpe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMHFHOLD => gt3_rxlpmhfhold_in,
      RXLPMHFOVRDEN => gt3_rxlpmhfovrden_in,
      RXLPMLFHOLD => gt3_rxlpmlfhold_in,
      RXLPMLFOVRDEN => gt3_rxlpmlfovrden_in,
      RXLPMOSINTNTRLEN => '0',
      RXLPMRESET => gt3_rxlpmreset_in,
      RXMCOMMAALIGNEN => mgt_enable_align(0),
      RXNOTINTABLE(3 downto 2) => NLW_gtpe2_i_RXNOTINTABLE_UNCONNECTED(3 downto 2),
      RXNOTINTABLE(1 downto 0) => dclk_6(1 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0010",
      RXOSINTDONE => NLW_gtpe2_i_RXOSINTDONE_UNCONNECTED,
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTPD => '0',
      RXOSINTSTARTED => NLW_gtpe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gtpe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gtpe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => gtpe2_i_n_24,
      RXOUTCLKFABRIC => NLW_gtpe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtpe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => mgt_enable_align(0),
      RXPCSRESET => gt3_rxpcsreset_in,
      RXPD(1) => gt3_txelecidle_in,
      RXPD(0) => gt3_txelecidle_in,
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtpe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtpe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => RXPMARESET,
      RXPMARESETDONE => \^data_in\,
      RXPOLARITY => gt3_rxpolarity_in,
      RXPRBSCNTRESET => gt3_rxprbscntreset_in,
      RXPRBSERR => gt3_rxprbserr_out,
      RXPRBSSEL(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      RXRATE(2 downto 0) => RXRATE(2 downto 0),
      RXRATEDONE => gtpe2_i_n_30,
      RXRATEMODE => '0',
      RXRESETDONE => \^gt3_rxresetdone_out\,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gtpe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gtpe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gtpe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gtpe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt3_txuserrdy_in,
      RXUSRCLK => CLK,
      RXUSRCLK2 => CLK,
      RXVALID => NLW_gtpe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(3 downto 0) => B"0000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1 downto 0) => NLW_gtpe2_i_TXBUFSTATUS_UNCONNECTED(1 downto 0),
      TXCHARDISPMODE(3 downto 0) => B"0000",
      TXCHARDISPVAL(3 downto 0) => B"0000",
      TXCHARISK(3 downto 2) => B"00",
      TXCHARISK(1 downto 0) => mgt_txcharisk(1 downto 0),
      TXCOMFINISH => NLW_gtpe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(31 downto 16) => B"0000000000000000",
      TXDATA(15 downto 0) => mgt_txdata(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => gt3_txdiffctrl_in(3 downto 0),
      TXDIFFPD => '0',
      TXDLYBYPASS => '0',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => gt3_txdlysreset_in,
      TXDLYSRESETDONE => gt3_txdlysresetdone_out,
      TXDLYUPDOWN => '0',
      TXELECIDLE => gt3_txelecidle_in,
      TXGEARBOXREADY => NLW_gtpe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => gt0_txinhibit_in,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => gtpe2_i_n_38,
      TXOUTCLKFABRIC => gtpe2_i_n_39,
      TXOUTCLKPCS => gtpe2_i_n_40,
      TXOUTCLKSEL(2 downto 0) => B"011",
      TXPCSRESET => gt3_txpcsreset_in,
      TXPD(1) => gt3_txelecidle_in,
      TXPD(0) => gt3_txelecidle_in,
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => gt3_txphalign_in,
      TXPHALIGNDONE => gt3_txphaligndone_out,
      TXPHALIGNEN => '1',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => gt3_txphinit_in,
      TXPHINITDONE => \^gt3_txphinitdone_out\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => gt3_txpmareset_in,
      TXPMARESETDONE => gtpe2_i_n_43,
      TXPOLARITY => gt3_txpolarity_in,
      TXPOSTCURSOR(4 downto 0) => gt3_txpostcursor_in(4 downto 0),
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => gt3_txprbsforceerr_in,
      TXPRBSSEL(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      TXPRECURSOR(4 downto 0) => gt3_txprecursor_in(4 downto 0),
      TXPRECURSORINV => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtpe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => dclk_0(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gtpe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gtpe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt3_txuserrdy_in,
      TXUSRCLK => CLK,
      TXUSRCLK2 => CLK
    );
\gtpe2_i_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => uclk_mgt_loopback_reg,
      I1 => gt3_loopback_in(1),
      O => gt3_loopback_in0_out(1)
    );
gtrxrate_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxrate_seq
     port map (
      AR(0) => AR(0),
      DRPADDR(1) => DRPADDR(4),
      DRPADDR(0) => DRPADDR(0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      \FSM_sequential_state_reg[0]_0\ => gtrxrate_seq_i_n_36,
      \FSM_sequential_state_reg[0]_1\ => gtrxrate_seq_i_n_37,
      Q(2 downto 0) => rxrate_out(2 downto 0),
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i2 => drp_busy_i2,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg => gtrxrate_seq_i_n_38,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drprdy_i => drprdy_i,
      gt3_drpaddr(1) => gt3_drpaddr(4),
      gt3_drpaddr(0) => gt3_drpaddr(0),
      gt3_drpdi(15 downto 0) => gt3_drpdi(15 downto 0),
      gt3_drpdo(15 downto 0) => gt3_drpdo(15 downto 0),
      gt3_drpen => gt3_drpen,
      gt3_drprdy => gt3_drprdy,
      gt3_drpwe => gt3_drpwe,
      gt3_rxrate_in(2 downto 0) => gt3_rxrate_in(2 downto 0),
      \rd_data_reg[0]_0\ => gtrxrate_seq_i_n_21,
      \rd_data_reg[10]_0\ => gtrxrate_seq_i_n_31,
      \rd_data_reg[11]_0\ => gtrxrate_seq_i_n_18,
      \rd_data_reg[12]_0\ => gtrxrate_seq_i_n_32,
      \rd_data_reg[13]_0\ => gtrxrate_seq_i_n_33,
      \rd_data_reg[14]_0\ => gtrxrate_seq_i_n_34,
      \rd_data_reg[15]_0\ => gtrxrate_seq_i_n_35,
      \rd_data_reg[1]_0\ => gtrxrate_seq_i_n_22,
      \rd_data_reg[2]_0\ => gtrxrate_seq_i_n_23,
      \rd_data_reg[3]_0\ => gtrxrate_seq_i_n_24,
      \rd_data_reg[4]_0\ => gtrxrate_seq_i_n_25,
      \rd_data_reg[5]_0\ => gtrxrate_seq_i_n_26,
      \rd_data_reg[6]_0\ => gtrxrate_seq_i_n_27,
      \rd_data_reg[7]_0\ => gtrxrate_seq_i_n_28,
      \rd_data_reg[8]_0\ => gtrxrate_seq_i_n_29,
      \rd_data_reg[9]_0\ => gtrxrate_seq_i_n_30
    );
gtrxreset_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxreset_seq
     port map (
      AR(0) => AR(0),
      DRPADDR(6 downto 3) => DRPADDR(8 downto 5),
      DRPADDR(2 downto 0) => DRPADDR(3 downto 1),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      GTRXRESET => GTRXRESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_op_done => drp_op_done,
      drp_op_done_o_reg_0 => gtrxreset_seq_i_n_27,
      drp_op_done_o_reg_1 => drp_op_done_o_reg,
      drp_pma_busy => drp_pma_busy,
      drp_rate_busy => drp_rate_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt3_drpaddr(6 downto 3) => gt3_drpaddr(8 downto 5),
      gt3_drpaddr(2 downto 0) => gt3_drpaddr(3 downto 1),
      gtrxreset_ss => gtrxreset_ss
    );
rxpmarst_seq_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_gtp_gtrxpmarst_seq
     port map (
      AR(0) => AR(0),
      DRPDI(15 downto 0) => DRPDI(15 downto 0),
      DRPDO(15 downto 0) => drpdo_i(15 downto 0),
      DRPEN => DRPEN,
      DRPWE => DRPWE,
      RXPMARESET => RXPMARESET,
      data_in => \^data_in\,
      dclk => dclk,
      drp_busy_i1 => drp_busy_i1,
      drp_op_done => drp_op_done,
      drp_pma_busy => drp_pma_busy,
      drpdi_o(15 downto 0) => drpdi_o(15 downto 0),
      drpen_rst_t => drpen_rst_t,
      drprdy_i => drprdy_i,
      drpwe_rst_t => drpwe_rst_t,
      gt3_eyescandataerror_out => gtrxrate_seq_i_n_35,
      gt3_eyescandataerror_out_0 => gtrxrate_seq_i_n_34,
      gt3_eyescandataerror_out_1 => gtrxrate_seq_i_n_33,
      gt3_eyescandataerror_out_10 => gtrxrate_seq_i_n_24,
      gt3_eyescandataerror_out_11 => gtrxrate_seq_i_n_23,
      gt3_eyescandataerror_out_12 => gtrxrate_seq_i_n_22,
      gt3_eyescandataerror_out_13 => gtrxrate_seq_i_n_21,
      gt3_eyescandataerror_out_14 => gtrxrate_seq_i_n_36,
      gt3_eyescandataerror_out_15 => gtrxrate_seq_i_n_18,
      gt3_eyescandataerror_out_16 => gtrxrate_seq_i_n_37,
      gt3_eyescandataerror_out_2 => gtrxrate_seq_i_n_32,
      gt3_eyescandataerror_out_3 => gtrxrate_seq_i_n_31,
      gt3_eyescandataerror_out_4 => gtrxrate_seq_i_n_30,
      gt3_eyescandataerror_out_5 => gtrxrate_seq_i_n_29,
      gt3_eyescandataerror_out_6 => gtrxrate_seq_i_n_28,
      gt3_eyescandataerror_out_7 => gtrxrate_seq_i_n_27,
      gt3_eyescandataerror_out_8 => gtrxrate_seq_i_n_26,
      gt3_eyescandataerror_out_9 => gtrxrate_seq_i_n_25,
      gt3_rxpmareset_in => gt3_rxpmareset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_gen is
  port (
    status_vector : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_txcharisk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_enchansync : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_enable_align : out STD_LOGIC_VECTOR ( 3 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    usrclk : in STD_LOGIC;
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_rxdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_rxcharisk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_rxlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    mgt_tx_reset : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_gen is
  signal align_status_int : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of align_status_int : signal is "true";
  signal aligned_sticky_i_1_n_0 : STD_LOGIC;
  signal clear_aligned : STD_LOGIC;
  signal clear_aligned_edge : STD_LOGIC;
  signal clear_aligned_edge0 : STD_LOGIC;
  signal clear_local_fault : STD_LOGIC;
  signal clear_local_fault_edge : STD_LOGIC;
  signal clear_local_fault_edge0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal last_value : STD_LOGIC;
  signal \last_value_reg__0_n_0\ : STD_LOGIC;
  signal rx_local_fault_i_1_n_0 : STD_LOGIC;
  signal rx_local_fault_i_2_n_0 : STD_LOGIC;
  signal \signal_detect_int_reg_n_0_[0]\ : STD_LOGIC;
  signal \signal_detect_int_reg_n_0_[1]\ : STD_LOGIC;
  signal \signal_detect_int_reg_n_0_[2]\ : STD_LOGIC;
  signal \signal_detect_int_reg_n_0_[3]\ : STD_LOGIC;
  signal sync : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of sync : signal is "true";
  signal tx_local_fault_i_1_n_0 : STD_LOGIC;
  signal usrclk_reset : STD_LOGIC;
  signal usrclk_reset_i_1_n_0 : STD_LOGIC;
  signal usrclk_reset_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_local_fault_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of tx_local_fault_i_1 : label is "soft_lutpair128";
begin
  in0(2 downto 0) <= \^in0\(2 downto 0);
  status_vector(4) <= align_status_int;
  status_vector(3 downto 0) <= sync(3 downto 0);
\G_NO_MDIO.clear_aligned_reg\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => configuration_vector(1),
      Q => clear_aligned,
      R => '0'
    );
\G_NO_MDIO.clear_local_fault_reg\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => configuration_vector(0),
      Q => clear_local_fault,
      R => '0'
    );
aligned_sticky_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => usrclk_reset,
      I1 => align_status_int,
      I2 => clear_aligned_edge,
      I3 => \^in0\(2),
      O => aligned_sticky_i_1_n_0
    );
aligned_sticky_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => aligned_sticky_i_1_n_0,
      Q => \^in0\(2),
      R => '0'
    );
clear_aligned_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clear_aligned,
      I1 => \last_value_reg__0_n_0\,
      O => clear_aligned_edge0
    );
clear_aligned_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => clear_aligned_edge0,
      Q => clear_aligned_edge,
      R => usrclk_reset
    );
clear_local_fault_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clear_local_fault,
      I1 => last_value,
      O => clear_local_fault_edge0
    );
clear_local_fault_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => clear_local_fault_edge0,
      Q => clear_local_fault_edge,
      R => usrclk_reset
    );
last_value_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => clear_local_fault,
      Q => last_value,
      R => usrclk_reset
    );
\last_value_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => clear_aligned,
      Q => \last_value_reg__0_n_0\,
      R => usrclk_reset
    );
receiver: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rx
     port map (
      Q(3) => \signal_detect_int_reg_n_0_[3]\,
      Q(2) => \signal_detect_int_reg_n_0_[2]\,
      Q(1) => \signal_detect_int_reg_n_0_[1]\,
      Q(0) => \signal_detect_int_reg_n_0_[0]\,
      align_status_int => align_status_int,
      mgt_codecomma(7 downto 0) => mgt_codecomma(7 downto 0),
      mgt_codevalid(7 downto 0) => mgt_codevalid(7 downto 0),
      mgt_enable_align(3 downto 0) => mgt_enable_align(3 downto 0),
      mgt_enchansync => mgt_enchansync,
      mgt_rx_reset(3 downto 0) => mgt_rx_reset(3 downto 0),
      mgt_rxcharisk(7 downto 0) => mgt_rxcharisk(7 downto 0),
      mgt_rxdata(63 downto 0) => mgt_rxdata(63 downto 0),
      mgt_rxlock(0) => mgt_rxlock(0),
      sync(3 downto 0) => sync(3 downto 0),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0)
    );
rx_local_fault_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_local_fault_edge,
      I1 => rx_local_fault_i_2_n_0,
      I2 => \^in0\(1),
      O => rx_local_fault_i_1_n_0
    );
rx_local_fault_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => align_status_int,
      I1 => mgt_rx_reset(0),
      I2 => mgt_rx_reset(2),
      I3 => mgt_rx_reset(3),
      I4 => mgt_rx_reset(1),
      O => rx_local_fault_i_2_n_0
    );
rx_local_fault_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => rx_local_fault_i_1_n_0,
      Q => \^in0\(1),
      R => usrclk_reset
    );
\signal_detect_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => signal_detect(0),
      Q => \signal_detect_int_reg_n_0_[0]\,
      R => '0'
    );
\signal_detect_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => signal_detect(1),
      Q => \signal_detect_int_reg_n_0_[1]\,
      R => '0'
    );
\signal_detect_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => signal_detect(2),
      Q => \signal_detect_int_reg_n_0_[2]\,
      R => '0'
    );
\signal_detect_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => signal_detect(3),
      Q => \signal_detect_int_reg_n_0_[3]\,
      R => '0'
    );
transmitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_tx
     port map (
      configuration_vector(2 downto 0) => configuration_vector(4 downto 2),
      mgt_txcharisk(7 downto 0) => mgt_txcharisk(7 downto 0),
      mgt_txdata(63 downto 0) => mgt_txdata(63 downto 0),
      usrclk => usrclk,
      usrclk_reset => usrclk_reset,
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
tx_local_fault_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => clear_local_fault_edge,
      I1 => mgt_tx_reset(0),
      I2 => \^in0\(0),
      O => tx_local_fault_i_1_n_0
    );
tx_local_fault_reg: unisim.vcomponents.FDRE
     port map (
      C => usrclk,
      CE => '1',
      D => tx_local_fault_i_1_n_0,
      Q => \^in0\(0),
      R => usrclk_reset
    );
usrclk_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => usrclk_reset_pipe,
      I1 => reset,
      O => usrclk_reset_i_1_n_0
    );
usrclk_reset_pipe_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => reset,
      Q => usrclk_reset_pipe,
      R => '0'
    );
usrclk_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => usrclk,
      CE => '1',
      D => usrclk_reset_i_1_n_0,
      Q => usrclk_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper is
  port (
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk_0 : out STD_LOGIC;
    gt0_txphinitdone_out : out STD_LOGIC;
    dclk_1 : out STD_LOGIC;
    gt1_txphinitdone_out : out STD_LOGIC;
    dclk_2 : out STD_LOGIC;
    gt2_txphinitdone_out : out STD_LOGIC;
    dclk_3 : out STD_LOGIC;
    gt3_txphinitdone_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxresetdone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l0_n : out STD_LOGIC;
    xaui_tx_l0_p : out STD_LOGIC;
    gt0_rxcommadet_out : out STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_txdlysresetdone_out : out STD_LOGIC;
    gt0_txoutclk_out : out STD_LOGIC;
    gt0_txphaligndone_out : out STD_LOGIC;
    dclk_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    dclk_5 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dclk_6 : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dclk_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dclk_8 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dclk_9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dclk_10 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt1_rxpmaresetdone_out : out STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l1_n : out STD_LOGIC;
    xaui_tx_l1_p : out STD_LOGIC;
    gt1_rxcommadet_out : out STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_txdlysresetdone_out : out STD_LOGIC;
    gt1_txphaligndone_out : out STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_rxpmaresetdone_out : out STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l2_n : out STD_LOGIC;
    xaui_tx_l2_p : out STD_LOGIC;
    gt2_rxcommadet_out : out STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_txdlysresetdone_out : out STD_LOGIC;
    gt2_txphaligndone_out : out STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_rxpmaresetdone_out : out STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    xaui_tx_l3_n : out STD_LOGIC;
    xaui_tx_l3_p : out STD_LOGIC;
    gt3_rxcommadet_out : out STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_txdlysresetdone_out : out STD_LOGIC;
    gt3_txphaligndone_out : out STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt_qplllock_out : out STD_LOGIC;
    gt0_drp_busy : out STD_LOGIC;
    gt0_drprdy : out STD_LOGIC;
    gt1_drp_busy : out STD_LOGIC;
    gt1_drprdy : out STD_LOGIC;
    gt2_drp_busy : out STD_LOGIC;
    gt2_drprdy : out STD_LOGIC;
    gt3_drp_busy : out STD_LOGIC;
    gt3_drprdy : out STD_LOGIC;
    uclk_mgt_loopback_reg : in STD_LOGIC;
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_eyescandataerror_out_0 : in STD_LOGIC;
    dclk_mgt_rx_reset_inprocess : in STD_LOGIC;
    dclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CLK : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l0_n : in STD_LOGIC;
    xaui_rx_l0_p : in STD_LOGIC;
    uclk_mgt_tx_reset : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt3_rxchbonden_in : in STD_LOGIC;
    gt0_rxlpmhfhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfhold_in : in STD_LOGIC;
    gt0_rxlpmlfovrden_in : in STD_LOGIC;
    gt0_rxlpmreset_in : in STD_LOGIC;
    mgt_enable_align : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt3_txuserrdy_in : in STD_LOGIC;
    gt0_txdlyen_in : in STD_LOGIC;
    gt0_txdlysreset_in : in STD_LOGIC;
    gt3_txelecidle_in : in STD_LOGIC;
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txphalign_in : in STD_LOGIC;
    gt0_txphinit_in : in STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mgt_txdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_txcharisk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l1_n : in STD_LOGIC;
    xaui_rx_l1_p : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_rxlpmhfovrden_in : in STD_LOGIC;
    gt1_rxlpmlfovrden_in : in STD_LOGIC;
    gt1_rxlpmreset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_txdlysreset_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txphalign_in : in STD_LOGIC;
    gt1_txphinit_in : in STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l2_n : in STD_LOGIC;
    xaui_rx_l2_p : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_rxlpmhfhold_in : in STD_LOGIC;
    gt2_rxlpmhfovrden_in : in STD_LOGIC;
    gt2_rxlpmlfhold_in : in STD_LOGIC;
    gt2_rxlpmlfovrden_in : in STD_LOGIC;
    gt2_rxlpmreset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_txdlysreset_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txphalign_in : in STD_LOGIC;
    gt2_txphinit_in : in STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    xaui_rx_l3_n : in STD_LOGIC;
    xaui_rx_l3_p : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_rxlpmhfhold_in : in STD_LOGIC;
    gt3_rxlpmhfovrden_in : in STD_LOGIC;
    gt3_rxlpmlfhold_in : in STD_LOGIC;
    gt3_rxlpmlfovrden_in : in STD_LOGIC;
    gt3_rxlpmreset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_txdlysreset_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txphalign_in : in STD_LOGIC;
    gt3_txphinit_in : in STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    refclk : in STD_LOGIC;
    drp_op_done_o_reg : in STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpwe : in STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpwe : in STD_LOGIC;
    gt1_drpen : in STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpwe : in STD_LOGIC;
    gt2_drpen : in STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpwe : in STD_LOGIC;
    gt3_drpen : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper is
  signal gt0_pll0outclk_i : STD_LOGIC;
  signal gt0_pll0outrefclk_i : STD_LOGIC;
  signal gt0_pll1outclk_i : STD_LOGIC;
  signal gt0_pll1outrefclk_i : STD_LOGIC;
  signal gt0_xaui_0_gt_wrapper_i_n_54 : STD_LOGIC;
  signal gt1_rxchbondo_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt2_rxchbondo_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gtpe2_common_0_i_n_5 : STD_LOGIC;
  signal \gtrxreset_seq_i/gtrxreset_ss\ : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_DRPRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL0FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL1FBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL1LOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_PLL1REFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_REFCLKOUTMONITOR0_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_REFCLKOUTMONITOR1_UNCONNECTED : STD_LOGIC;
  signal NLW_gtpe2_common_0_i_DMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gtpe2_common_0_i_DRPDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtpe2_common_0_i_PMARSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of gtpe2_common_0_i : label is "PRIMITIVE";
begin
gt0_xaui_0_gt_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(0) => D(0),
      RXCHBONDO(3 downto 0) => gt1_rxchbondo_i(3 downto 0),
      data_in => gt0_rxpmaresetdone_out,
      dclk => dclk,
      dclk_0(0) => dclk_4(1),
      dclk_1(2 downto 0) => dclk_5(2 downto 0),
      dclk_2(15 downto 0) => dclk_6(15 downto 0),
      dclk_3(1 downto 0) => dclk_7(1 downto 0),
      dclk_4(1 downto 0) => dclk_8(1 downto 0),
      dclk_5(1 downto 0) => dclk_9(1 downto 0),
      dclk_6(1 downto 0) => dclk_10(1 downto 0),
      dclk_7 => dclk_0,
      dclk_mgt_rx_reset_inprocess => dclk_mgt_rx_reset_inprocess,
      drp_op_done_o_reg => drp_op_done_o_reg,
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drp_busy => gt0_drp_busy,
      gt0_drpaddr(8 downto 0) => gt0_drpaddr(8 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescandataerror_out_0 => gt0_eyescandataerror_out_0,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_pll0outclk_i => gt0_pll0outclk_i,
      gt0_pll0outrefclk_i => gt0_pll0outrefclk_i,
      gt0_pll1outclk_i => gt0_pll1outclk_i,
      gt0_pll1outrefclk_i => gt0_pll1outrefclk_i,
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxlpmhfhold_in => gt0_rxlpmhfhold_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfhold_in => gt0_rxlpmlfhold_in,
      gt0_rxlpmlfovrden_in => gt0_rxlpmlfovrden_in,
      gt0_rxlpmreset_in => gt0_rxlpmreset_in,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txdlyen_in => gt0_txdlyen_in,
      gt0_txdlysreset_in => gt0_txdlysreset_in,
      gt0_txdlysresetdone_out => gt0_txdlysresetdone_out,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txoutclk_out => gt0_txoutclk_out,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txphalign_in => gt0_txphalign_in,
      gt0_txphaligndone_out => gt0_txphaligndone_out,
      gt0_txphinit_in => gt0_txphinit_in,
      gt0_txphinitdone_out => gt0_txphinitdone_out,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt3_rxchbonden_in => gt3_rxchbonden_in,
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gtrxreset_ss => \gtrxreset_seq_i/gtrxreset_ss\,
      mgt_enable_align(0) => mgt_enable_align(0),
      mgt_txcharisk(1 downto 0) => mgt_txcharisk(1 downto 0),
      mgt_txdata(15 downto 0) => mgt_txdata(15 downto 0),
      uclk_mgt_loopback_reg => uclk_mgt_loopback_reg,
      \uclk_mgt_rxbuf_reset_reg[0]\ => gt0_xaui_0_gt_wrapper_i_n_54,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset,
      xaui_rx_l0_n => xaui_rx_l0_n,
      xaui_rx_l0_p => xaui_rx_l0_p,
      xaui_tx_l0_n => xaui_tx_l0_n,
      xaui_tx_l0_p => xaui_tx_l0_p
    );
gt1_xaui_0_gt_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_24
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(0) => D(1),
      RXCHBONDO(3 downto 0) => gt1_rxchbondo_i(3 downto 0),
      data_in => gt1_rxpmaresetdone_out,
      dclk => dclk,
      dclk_0(0) => dclk_4(2),
      dclk_1(2 downto 0) => dclk_5(5 downto 3),
      dclk_2(15 downto 0) => dclk_6(63 downto 48),
      dclk_3(1 downto 0) => dclk_7(7 downto 6),
      dclk_4(1 downto 0) => dclk_8(7 downto 6),
      dclk_5(1 downto 0) => dclk_9(7 downto 6),
      dclk_6(1 downto 0) => dclk_10(7 downto 6),
      dclk_7 => dclk_1,
      drp_op_done_o_reg => drp_op_done_o_reg,
      gt0_pll0outclk_i => gt0_pll0outclk_i,
      gt0_pll0outrefclk_i => gt0_pll0outrefclk_i,
      gt0_pll1outclk_i => gt0_pll1outclk_i,
      gt0_pll1outrefclk_i => gt0_pll1outrefclk_i,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drp_busy => gt1_drp_busy,
      gt1_drpaddr(8 downto 0) => gt1_drpaddr(8 downto 0),
      gt1_drpdi(15 downto 0) => gt1_drpdi(15 downto 0),
      gt1_drpdo(15 downto 0) => gt1_drpdo(15 downto 0),
      gt1_drpen => gt1_drpen,
      gt1_drprdy => gt1_drprdy,
      gt1_drpwe => gt1_drpwe,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescandataerror_out_0 => gt0_xaui_0_gt_wrapper_i_n_54,
      gt1_eyescandataerror_out_1(3 downto 0) => gt2_rxchbondo_i(3 downto 0),
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxlpmhfovrden_in => gt1_rxlpmhfovrden_in,
      gt1_rxlpmlfovrden_in => gt1_rxlpmlfovrden_in,
      gt1_rxlpmreset_in => gt1_rxlpmreset_in,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txdlysreset_in => gt1_txdlysreset_in,
      gt1_txdlysresetdone_out => gt1_txdlysresetdone_out,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txphalign_in => gt1_txphalign_in,
      gt1_txphaligndone_out => gt1_txphaligndone_out,
      gt1_txphinit_in => gt1_txphinit_in,
      gt1_txphinitdone_out => gt1_txphinitdone_out,
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt3_rxchbonden_in => gt3_rxchbonden_in,
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gtrxreset_ss => \gtrxreset_seq_i/gtrxreset_ss\,
      mgt_enable_align(0) => mgt_enable_align(3),
      mgt_txcharisk(1 downto 0) => mgt_txcharisk(7 downto 6),
      mgt_txdata(15 downto 0) => mgt_txdata(63 downto 48),
      uclk_mgt_loopback_reg => uclk_mgt_loopback_reg,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset,
      xaui_rx_l1_n => xaui_rx_l1_n,
      xaui_rx_l1_p => xaui_rx_l1_p,
      xaui_tx_l1_n => xaui_tx_l1_n,
      xaui_tx_l1_p => xaui_tx_l1_p
    );
gt2_xaui_0_gt_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_25
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(0) => D(2),
      data_in => gt2_rxpmaresetdone_out,
      dclk => dclk,
      dclk_0(0) => dclk_4(3),
      dclk_1(2 downto 0) => dclk_5(8 downto 6),
      dclk_2(15 downto 0) => dclk_6(47 downto 32),
      dclk_3(1 downto 0) => dclk_7(5 downto 4),
      dclk_4(1 downto 0) => dclk_8(5 downto 4),
      dclk_5(3 downto 0) => gt2_rxchbondo_i(3 downto 0),
      dclk_6(1 downto 0) => dclk_9(5 downto 4),
      dclk_7(1 downto 0) => dclk_10(5 downto 4),
      dclk_8 => dclk_2,
      drp_op_done_o_reg => drp_op_done_o_reg,
      gt0_pll0outclk_i => gt0_pll0outclk_i,
      gt0_pll0outrefclk_i => gt0_pll0outrefclk_i,
      gt0_pll1outclk_i => gt0_pll1outclk_i,
      gt0_pll1outrefclk_i => gt0_pll1outrefclk_i,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drp_busy => gt2_drp_busy,
      gt2_drpaddr(8 downto 0) => gt2_drpaddr(8 downto 0),
      gt2_drpdi(15 downto 0) => gt2_drpdi(15 downto 0),
      gt2_drpdo(15 downto 0) => gt2_drpdo(15 downto 0),
      gt2_drpen => gt2_drpen,
      gt2_drprdy => gt2_drprdy,
      gt2_drpwe => gt2_drpwe,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescandataerror_out_0 => gt0_xaui_0_gt_wrapper_i_n_54,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxcdrhold_in => gt2_rxcdrhold_in,
      gt2_rxcommadet_out => gt2_rxcommadet_out,
      gt2_rxlpmhfhold_in => gt2_rxlpmhfhold_in,
      gt2_rxlpmhfovrden_in => gt2_rxlpmhfovrden_in,
      gt2_rxlpmlfhold_in => gt2_rxlpmlfhold_in,
      gt2_rxlpmlfovrden_in => gt2_rxlpmlfovrden_in,
      gt2_rxlpmreset_in => gt2_rxlpmreset_in,
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      gt2_rxpolarity_in => gt2_rxpolarity_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxrate_in(2 downto 0) => gt2_rxrate_in(2 downto 0),
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_txdiffctrl_in(3 downto 0) => gt2_txdiffctrl_in(3 downto 0),
      gt2_txdlysreset_in => gt2_txdlysreset_in,
      gt2_txdlysresetdone_out => gt2_txdlysresetdone_out,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txphalign_in => gt2_txphalign_in,
      gt2_txphaligndone_out => gt2_txphaligndone_out,
      gt2_txphinit_in => gt2_txphinit_in,
      gt2_txphinitdone_out => gt2_txphinitdone_out,
      gt2_txpmareset_in => gt2_txpmareset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txpostcursor_in(4 downto 0) => gt2_txpostcursor_in(4 downto 0),
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txprecursor_in(4 downto 0) => gt2_txprecursor_in(4 downto 0),
      gt3_rxchbonden_in => gt3_rxchbonden_in,
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gtrxreset_ss => \gtrxreset_seq_i/gtrxreset_ss\,
      mgt_enable_align(0) => mgt_enable_align(2),
      mgt_txcharisk(1 downto 0) => mgt_txcharisk(5 downto 4),
      mgt_txdata(15 downto 0) => mgt_txdata(47 downto 32),
      uclk_mgt_loopback_reg => uclk_mgt_loopback_reg,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset,
      xaui_rx_l2_n => xaui_rx_l2_n,
      xaui_rx_l2_p => xaui_rx_l2_p,
      xaui_tx_l2_n => xaui_tx_l2_n,
      xaui_tx_l2_p => xaui_tx_l2_p
    );
gt3_xaui_0_gt_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_GT_26
     port map (
      AR(0) => AR(0),
      CLK => CLK,
      D(0) => D(3),
      data_in => gt3_rxpmaresetdone_out,
      dclk => dclk,
      dclk_0(0) => dclk_4(0),
      dclk_1(2 downto 0) => dclk_5(11 downto 9),
      dclk_2(15 downto 0) => dclk_6(31 downto 16),
      dclk_3(1 downto 0) => dclk_7(3 downto 2),
      dclk_4(1 downto 0) => dclk_8(3 downto 2),
      dclk_5(1 downto 0) => dclk_9(3 downto 2),
      dclk_6(1 downto 0) => dclk_10(3 downto 2),
      dclk_7 => dclk_3,
      drp_op_done_o_reg => drp_op_done_o_reg,
      gt0_pll0outclk_i => gt0_pll0outclk_i,
      gt0_pll0outrefclk_i => gt0_pll0outrefclk_i,
      gt0_pll1outclk_i => gt0_pll1outclk_i,
      gt0_pll1outrefclk_i => gt0_pll1outrefclk_i,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drp_busy => gt3_drp_busy,
      gt3_drpaddr(8 downto 0) => gt3_drpaddr(8 downto 0),
      gt3_drpdi(15 downto 0) => gt3_drpdi(15 downto 0),
      gt3_drpdo(15 downto 0) => gt3_drpdo(15 downto 0),
      gt3_drpen => gt3_drpen,
      gt3_drprdy => gt3_drprdy,
      gt3_drpwe => gt3_drpwe,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescandataerror_out_0 => gt0_xaui_0_gt_wrapper_i_n_54,
      gt3_eyescandataerror_out_1(3 downto 0) => gt2_rxchbondo_i(3 downto 0),
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxcdrhold_in => gt3_rxcdrhold_in,
      gt3_rxchbonden_in => gt3_rxchbonden_in,
      gt3_rxcommadet_out => gt3_rxcommadet_out,
      gt3_rxlpmhfhold_in => gt3_rxlpmhfhold_in,
      gt3_rxlpmhfovrden_in => gt3_rxlpmhfovrden_in,
      gt3_rxlpmlfhold_in => gt3_rxlpmlfhold_in,
      gt3_rxlpmlfovrden_in => gt3_rxlpmlfovrden_in,
      gt3_rxlpmreset_in => gt3_rxlpmreset_in,
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      gt3_rxpolarity_in => gt3_rxpolarity_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxrate_in(2 downto 0) => gt3_rxrate_in(2 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_txdiffctrl_in(3 downto 0) => gt3_txdiffctrl_in(3 downto 0),
      gt3_txdlysreset_in => gt3_txdlysreset_in,
      gt3_txdlysresetdone_out => gt3_txdlysresetdone_out,
      gt3_txelecidle_in => gt3_txelecidle_in,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txphalign_in => gt3_txphalign_in,
      gt3_txphaligndone_out => gt3_txphaligndone_out,
      gt3_txphinit_in => gt3_txphinit_in,
      gt3_txphinitdone_out => gt3_txphinitdone_out,
      gt3_txpmareset_in => gt3_txpmareset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txpostcursor_in(4 downto 0) => gt3_txpostcursor_in(4 downto 0),
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txprecursor_in(4 downto 0) => gt3_txprecursor_in(4 downto 0),
      gt3_txuserrdy_in => gt3_txuserrdy_in,
      gtrxreset_ss => \gtrxreset_seq_i/gtrxreset_ss\,
      mgt_enable_align(0) => mgt_enable_align(1),
      mgt_txcharisk(1 downto 0) => mgt_txcharisk(3 downto 2),
      mgt_txdata(15 downto 0) => mgt_txdata(31 downto 16),
      uclk_mgt_loopback_reg => uclk_mgt_loopback_reg,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset,
      xaui_rx_l3_n => xaui_rx_l3_n,
      xaui_rx_l3_p => xaui_rx_l3_p,
      xaui_tx_l3_n => xaui_tx_l3_n,
      xaui_tx_l3_p => xaui_tx_l3_p
    );
gtpe2_common_0_i: unisim.vcomponents.GTPE2_COMMON
    generic map(
      BIAS_CFG => X"0000000000050001",
      COMMON_CFG => X"00000000",
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK0_INVERTED => '0',
      IS_GTGREFCLK1_INVERTED => '0',
      IS_PLL0LOCKDETCLK_INVERTED => '0',
      IS_PLL1LOCKDETCLK_INVERTED => '0',
      PLL0_CFG => X"01F03DC",
      PLL0_DMON_CFG => '0',
      PLL0_FBDIV => 4,
      PLL0_FBDIV_45 => 5,
      PLL0_INIT_CFG => X"00001E",
      PLL0_LOCK_CFG => X"1E8",
      PLL0_REFCLK_DIV => 1,
      PLL1_CFG => X"01F03DC",
      PLL1_DMON_CFG => '0',
      PLL1_FBDIV => 1,
      PLL1_FBDIV_45 => 4,
      PLL1_INIT_CFG => X"00001E",
      PLL1_LOCK_CFG => X"1E8",
      PLL1_REFCLK_DIV => 1,
      PLL_CLKOUT_CFG => B"00000000",
      RSVD_ATTR0 => X"0000",
      RSVD_ATTR1 => X"0000",
      SIM_PLL0REFCLK_SEL => B"001",
      SIM_PLL1REFCLK_SEL => B"001",
      SIM_RESET_SPEEDUP => "FALSE",
      SIM_VERSION => "2.0"
    )
        port map (
      BGBYPASSB => '1',
      BGMONITORENB => '1',
      BGPDB => '1',
      BGRCALOVRD(4 downto 0) => B"11111",
      BGRCALOVRDENB => '1',
      DMONITOROUT(7 downto 0) => NLW_gtpe2_common_0_i_DMONITOROUT_UNCONNECTED(7 downto 0),
      DRPADDR(7 downto 0) => B"00000000",
      DRPCLK => '0',
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15 downto 0) => NLW_gtpe2_common_0_i_DRPDO_UNCONNECTED(15 downto 0),
      DRPEN => '0',
      DRPRDY => NLW_gtpe2_common_0_i_DRPRDY_UNCONNECTED,
      DRPWE => '0',
      GTEASTREFCLK0 => '0',
      GTEASTREFCLK1 => '0',
      GTGREFCLK0 => '0',
      GTGREFCLK1 => '0',
      GTREFCLK0 => refclk,
      GTREFCLK1 => '0',
      GTWESTREFCLK0 => '0',
      GTWESTREFCLK1 => '0',
      PLL0FBCLKLOST => NLW_gtpe2_common_0_i_PLL0FBCLKLOST_UNCONNECTED,
      PLL0LOCK => gt_qplllock_out,
      PLL0LOCKDETCLK => dclk,
      PLL0LOCKEN => '1',
      PLL0OUTCLK => gt0_pll0outclk_i,
      PLL0OUTREFCLK => gt0_pll0outrefclk_i,
      PLL0PD => '0',
      PLL0REFCLKLOST => gtpe2_common_0_i_n_5,
      PLL0REFCLKSEL(2 downto 0) => B"001",
      PLL0RESET => AR(0),
      PLL1FBCLKLOST => NLW_gtpe2_common_0_i_PLL1FBCLKLOST_UNCONNECTED,
      PLL1LOCK => NLW_gtpe2_common_0_i_PLL1LOCK_UNCONNECTED,
      PLL1LOCKDETCLK => '0',
      PLL1LOCKEN => '1',
      PLL1OUTCLK => gt0_pll1outclk_i,
      PLL1OUTREFCLK => gt0_pll1outrefclk_i,
      PLL1PD => '1',
      PLL1REFCLKLOST => NLW_gtpe2_common_0_i_PLL1REFCLKLOST_UNCONNECTED,
      PLL1REFCLKSEL(2 downto 0) => B"001",
      PLL1RESET => '0',
      PLLRSVD1(15 downto 0) => B"0000000000000000",
      PLLRSVD2(4 downto 0) => B"00000",
      PMARSVD(7 downto 0) => B"00000000",
      PMARSVDOUT(15 downto 0) => NLW_gtpe2_common_0_i_PMARSVDOUT_UNCONNECTED(15 downto 0),
      RCALENB => '1',
      REFCLKOUTMONITOR0 => NLW_gtpe2_common_0_i_REFCLKOUTMONITOR0_UNCONNECTED,
      REFCLKOUTMONITOR1 => NLW_gtpe2_common_0_i_REFCLKOUTMONITOR1_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top is
  port (
    reset : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    usrclk : in STD_LOGIC;
    mgt_txdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_txcharisk : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_rxdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mgt_rxcharisk : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codevalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_codecomma : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mgt_enable_align : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_enchansync : out STD_LOGIC;
    mgt_rxlock : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_loopback : out STD_LOGIC;
    mgt_powerdown : out STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mgt_rx_reset : in STD_LOGIC_VECTOR ( 3 downto 0 );
    soft_reset : out STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    align_status : out STD_LOGIC;
    sync_status : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    type_sel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 6 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute c_family : string;
  attribute c_family of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top : entity is "artix7";
  attribute c_has_mdio : string;
  attribute c_has_mdio of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top : entity is "FALSE";
  attribute c_is_dxaui : string;
  attribute c_is_dxaui of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top : entity is "FALSE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^configuration_vector\ : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal mgt_loopback_keep : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of mgt_loopback_keep : signal is "true";
  signal mgt_powerdown_keep : STD_LOGIC;
  attribute RTL_KEEP of mgt_powerdown_keep : signal is "true";
  signal status_vector_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of status_vector_int : signal is "true";
  attribute keep : string;
  attribute keep of status_vector : signal is "true";
begin
  \^configuration_vector\(6 downto 2) <= configuration_vector(6 downto 2);
  align_status <= status_vector_int(6);
  mdio_out <= \<const0>\;
  mdio_tri <= \<const0>\;
  mgt_loopback <= mgt_loopback_keep;
  mgt_loopback_keep <= configuration_vector(0);
  mgt_powerdown <= mgt_powerdown_keep;
  mgt_powerdown_keep <= configuration_vector(1);
  soft_reset <= \<const0>\;
  status_vector(7 downto 0) <= status_vector_int(7 downto 0);
  sync_status(3 downto 0) <= status_vector_int(5 downto 2);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xaui_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_gen
     port map (
      configuration_vector(4 downto 0) => \^configuration_vector\(6 downto 2),
      in0(2) => status_vector_int(7),
      in0(1 downto 0) => status_vector_int(1 downto 0),
      mgt_codecomma(7 downto 0) => mgt_codecomma(7 downto 0),
      mgt_codevalid(7 downto 0) => mgt_codevalid(7 downto 0),
      mgt_enable_align(3 downto 0) => mgt_enable_align(3 downto 0),
      mgt_enchansync => mgt_enchansync,
      mgt_rx_reset(3 downto 0) => mgt_rx_reset(3 downto 0),
      mgt_rxcharisk(7 downto 0) => mgt_rxcharisk(7 downto 0),
      mgt_rxdata(63 downto 0) => mgt_rxdata(63 downto 0),
      mgt_rxlock(0) => mgt_rxlock(0),
      mgt_tx_reset(0) => mgt_tx_reset(2),
      mgt_txcharisk(7 downto 0) => mgt_txcharisk(7 downto 0),
      mgt_txdata(63 downto 0) => mgt_txdata(63 downto 0),
      reset => reset,
      signal_detect(3 downto 0) => signal_detect(3 downto 0),
      status_vector(4 downto 0) => status_vector_int(6 downto 2),
      usrclk => usrclk,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_block is
  port (
    dclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk156_out : out STD_LOGIC;
    clk156_lock : out STD_LOGIC;
    refclk : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xaui_tx_l0_p : out STD_LOGIC;
    xaui_tx_l0_n : out STD_LOGIC;
    xaui_tx_l1_p : out STD_LOGIC;
    xaui_tx_l1_n : out STD_LOGIC;
    xaui_tx_l2_p : out STD_LOGIC;
    xaui_tx_l2_n : out STD_LOGIC;
    xaui_tx_l3_p : out STD_LOGIC;
    xaui_tx_l3_n : out STD_LOGIC;
    xaui_rx_l0_p : in STD_LOGIC;
    xaui_rx_l0_n : in STD_LOGIC;
    xaui_rx_l1_p : in STD_LOGIC;
    xaui_rx_l1_n : in STD_LOGIC;
    xaui_rx_l2_p : in STD_LOGIC;
    xaui_rx_l2_n : in STD_LOGIC;
    xaui_rx_l3_p : in STD_LOGIC;
    xaui_rx_l3_n : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    debug : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drp_busy : out STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txphaligndone_out : out STD_LOGIC;
    gt0_txphinitdone_out : out STD_LOGIC;
    gt0_txdlysresetdone_out : out STD_LOGIC;
    gt_qplllock_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_rxlpmreset_in : in STD_LOGIC;
    gt0_rxlpmhfhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfhold_in : in STD_LOGIC;
    gt0_rxlpmlfovrden_in : in STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcommadet_out : out STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpen : in STD_LOGIC;
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drprdy : out STD_LOGIC;
    gt1_drpwe : in STD_LOGIC;
    gt1_drp_busy : out STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmaresetdone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txphaligndone_out : out STD_LOGIC;
    gt1_txphinitdone_out : out STD_LOGIC;
    gt1_txdlysresetdone_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_rxlpmreset_in : in STD_LOGIC;
    gt1_rxlpmhfhold_in : in STD_LOGIC;
    gt1_rxlpmhfovrden_in : in STD_LOGIC;
    gt1_rxlpmlfhold_in : in STD_LOGIC;
    gt1_rxlpmlfovrden_in : in STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txinhibit_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcommadet_out : out STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpen : in STD_LOGIC;
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drprdy : out STD_LOGIC;
    gt2_drpwe : in STD_LOGIC;
    gt2_drp_busy : out STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpmaresetdone_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txphaligndone_out : out STD_LOGIC;
    gt2_txphinitdone_out : out STD_LOGIC;
    gt2_txdlysresetdone_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_rxlpmreset_in : in STD_LOGIC;
    gt2_rxlpmhfhold_in : in STD_LOGIC;
    gt2_rxlpmhfovrden_in : in STD_LOGIC;
    gt2_rxlpmlfhold_in : in STD_LOGIC;
    gt2_rxlpmlfovrden_in : in STD_LOGIC;
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txinhibit_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxcommadet_out : out STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpen : in STD_LOGIC;
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drprdy : out STD_LOGIC;
    gt3_drpwe : in STD_LOGIC;
    gt3_drp_busy : out STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpmaresetdone_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txphaligndone_out : out STD_LOGIC;
    gt3_txphinitdone_out : out STD_LOGIC;
    gt3_txdlysresetdone_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_rxlpmreset_in : in STD_LOGIC;
    gt3_rxlpmhfhold_in : in STD_LOGIC;
    gt3_rxlpmhfovrden_in : in STD_LOGIC;
    gt3_rxlpmlfhold_in : in STD_LOGIC;
    gt3_rxlpmlfovrden_in : in STD_LOGIC;
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txinhibit_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxcommadet_out : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 6 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_block : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_block is
  signal bufStatus : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^clk156_lock\ : STD_LOGIC;
  signal \^clk156_out\ : STD_LOGIC;
  signal core_mgt_rx_reset_reord : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_out : STD_LOGIC;
  signal dclk_mgt_rx_reset_inprocess : STD_LOGIC;
  signal dclk_mgt_rx_reset_inprocess0 : STD_LOGIC;
  signal dclk_mgt_rx_reset_stretched : STD_LOGIC;
  signal dclk_mgt_rx_reset_waiting_resetdone : STD_LOGIC;
  signal dclk_mgt_rxresetdone : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^debug\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal done : STD_LOGIC;
  signal gt0_pll0reset_in : STD_LOGIC;
  signal \^gt0_rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt0_rxchariscomma_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxcharisk_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxdata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gt0_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gt0_rxnotintable_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxpmareset : STD_LOGIC;
  signal \^gt0_rxresetdone_out\ : STD_LOGIC;
  signal \^gt0_txdlysresetdone_out\ : STD_LOGIC;
  signal gt0_txoutclk_i : STD_LOGIC;
  signal \^gt0_txphaligndone_out\ : STD_LOGIC;
  signal \^gt0_txphinitdone_out\ : STD_LOGIC;
  signal \^gt0_txresetdone_out\ : STD_LOGIC;
  signal \^gt1_rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt1_rxchariscomma_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_rxcharisk_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_rxdata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gt1_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_rxmcommaalignen_in : STD_LOGIC;
  signal \^gt1_rxnotintable_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_rxpmareset : STD_LOGIC;
  signal \^gt1_rxresetdone_out\ : STD_LOGIC;
  signal gt1_txcharisk_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt1_txdata_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt1_txdlysreset_in : STD_LOGIC;
  signal \^gt1_txdlysresetdone_out\ : STD_LOGIC;
  signal gt1_txphalign_in : STD_LOGIC;
  signal \^gt1_txphaligndone_out\ : STD_LOGIC;
  signal gt1_txphinit_in : STD_LOGIC;
  signal \^gt1_txphinitdone_out\ : STD_LOGIC;
  signal \^gt1_txresetdone_out\ : STD_LOGIC;
  signal \^gt2_rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt2_rxchariscomma_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt2_rxcharisk_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt2_rxdata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gt2_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt2_rxmcommaalignen_in : STD_LOGIC;
  signal \^gt2_rxnotintable_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt2_rxpmareset : STD_LOGIC;
  signal \^gt2_rxresetdone_out\ : STD_LOGIC;
  signal gt2_txcharisk_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt2_txdata_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt2_txdlysreset_in : STD_LOGIC;
  signal \^gt2_txdlysresetdone_out\ : STD_LOGIC;
  signal gt2_txphalign_in : STD_LOGIC;
  signal \^gt2_txphaligndone_out\ : STD_LOGIC;
  signal gt2_txphinit_in : STD_LOGIC;
  signal \^gt2_txphinitdone_out\ : STD_LOGIC;
  signal \^gt2_txresetdone_out\ : STD_LOGIC;
  signal \^gt3_rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt3_rxchariscomma_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt3_rxcharisk_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt3_rxdata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^gt3_rxdisperr_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt3_rxmcommaalignen_in : STD_LOGIC;
  signal \^gt3_rxnotintable_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt3_rxpmareset : STD_LOGIC;
  signal \^gt3_rxresetdone_out\ : STD_LOGIC;
  signal gt3_txcharisk_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt3_txdata_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gt3_txdlysreset_in : STD_LOGIC;
  signal \^gt3_txdlysresetdone_out\ : STD_LOGIC;
  signal gt3_txphalign_in : STD_LOGIC;
  signal \^gt3_txphaligndone_out\ : STD_LOGIC;
  signal gt3_txphinit_in : STD_LOGIC;
  signal \^gt3_txphinitdone_out\ : STD_LOGIC;
  signal \^gt3_txresetdone_out\ : STD_LOGIC;
  signal \^gt_qplllock_out\ : STD_LOGIC;
  signal gt_wrapper_i_n_64 : STD_LOGIC;
  signal gt_wrapper_i_n_66 : STD_LOGIC;
  signal gt_wrapper_i_n_68 : STD_LOGIC;
  signal gt_wrapper_i_n_70 : STD_LOGIC;
  signal mgt_codecomma : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_codevalid : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rx_reset_pulse_stretcher_i_n_1 : STD_LOGIC;
  signal mgt_rxcharisk : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rxdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mgt_rxdisperr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rxnotintable_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mgt_rxresetdone_3_sync_i_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset156 : STD_LOGIC;
  signal reset_count_done_sync_i_n_0 : STD_LOGIC;
  signal reset_counter_i_n_1 : STD_LOGIC;
  signal reset_counter_i_n_2 : STD_LOGIC;
  signal rxprbs_in_use : STD_LOGIC;
  signal rxprbs_in_use0 : STD_LOGIC;
  signal rxprbs_in_use_i_2_n_0 : STD_LOGIC;
  signal rxprbs_in_use_i_3_n_0 : STD_LOGIC;
  signal txsync_i_n_1 : STD_LOGIC;
  signal txsync_i_n_11 : STD_LOGIC;
  signal txsync_i_n_2 : STD_LOGIC;
  signal txsync_i_n_6 : STD_LOGIC;
  signal txsync_i_n_7 : STD_LOGIC;
  signal uclk_cbm_rx_reset : STD_LOGIC;
  signal uclk_chbond_counter : STD_LOGIC;
  signal \uclk_chbond_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \uclk_chbond_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \uclk_chbond_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal uclk_loopback_reset : STD_LOGIC;
  signal uclk_loopback_reset0 : STD_LOGIC;
  signal uclk_mgt_enchansync : STD_LOGIC;
  signal uclk_mgt_enchansync_reg : STD_LOGIC;
  signal uclk_mgt_loopback : STD_LOGIC;
  signal uclk_mgt_loopback_reg : STD_LOGIC;
  signal uclk_mgt_powerdown : STD_LOGIC;
  signal uclk_mgt_powerdown_falling : STD_LOGIC;
  signal uclk_mgt_powerdown_falling0 : STD_LOGIC;
  signal uclk_mgt_powerdown_r : STD_LOGIC;
  signal uclk_mgt_rx_reset : STD_LOGIC;
  signal uclk_mgt_rx_reset0 : STD_LOGIC;
  signal uclk_mgt_rx_reset5 : STD_LOGIC;
  signal uclk_mgt_rxbuf_reset0 : STD_LOGIC;
  signal \uclk_mgt_rxbuf_reset[0]_i_2_n_0\ : STD_LOGIC;
  signal \uclk_mgt_rxbuf_reset[0]_i_3_n_0\ : STD_LOGIC;
  signal \uclk_mgt_rxbuf_reset_reg_n_0_[0]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \uclk_mgt_rxbufstatus_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal uclk_mgt_tx_reset : STD_LOGIC;
  signal uclk_mgt_tx_reset0 : STD_LOGIC;
  signal uclk_mgt_txresetdone_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal uclk_signal_detect_reord : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \uclk_sync_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \uclk_sync_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \uclk_sync_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[0]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[10]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[11]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[12]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[13]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[14]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[1]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[2]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[3]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[4]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[5]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[6]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[7]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[8]\ : STD_LOGIC;
  signal \uclk_sync_counter_reg_n_0_[9]\ : STD_LOGIC;
  signal uclk_txsync_start_phase_align_reg_n_0 : STD_LOGIC;
  signal xaui_0_core_n_120 : STD_LOGIC;
  signal xaui_0_core_n_121 : STD_LOGIC;
  signal xaui_0_core_n_122 : STD_LOGIC;
  signal xaui_0_core_n_123 : STD_LOGIC;
  signal xaui_0_core_n_124 : STD_LOGIC;
  signal xaui_0_core_n_125 : STD_LOGIC;
  signal xaui_0_core_n_126 : STD_LOGIC;
  signal xaui_0_core_n_127 : STD_LOGIC;
  signal xaui_0_core_n_128 : STD_LOGIC;
  signal xaui_0_core_n_129 : STD_LOGIC;
  signal xaui_0_core_n_130 : STD_LOGIC;
  signal xaui_0_core_n_131 : STD_LOGIC;
  signal xaui_0_core_n_132 : STD_LOGIC;
  signal xaui_0_core_n_133 : STD_LOGIC;
  signal xaui_0_core_n_134 : STD_LOGIC;
  signal xaui_0_core_n_135 : STD_LOGIC;
  signal xaui_0_core_n_142 : STD_LOGIC;
  signal xaui_0_core_n_143 : STD_LOGIC;
  signal xaui_0_core_n_147 : STD_LOGIC;
  signal \NLW_uclk_chbond_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_uclk_sync_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xaui_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xaui_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_xaui_0_core_soft_reset_UNCONNECTED : STD_LOGIC;
  attribute C_FAMILY : string;
  attribute C_FAMILY of xaui_0_core : label is "artix7";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of xaui_0_core : label is "FALSE";
  attribute c_is_dxaui : string;
  attribute c_is_dxaui of xaui_0_core : label is "FALSE";
begin
  clk156_lock <= \^clk156_lock\;
  clk156_out <= \^clk156_out\;
  debug(5 downto 0) <= \^debug\(5 downto 0);
  gt0_rxbufstatus_out(2 downto 0) <= \^gt0_rxbufstatus_out\(2 downto 0);
  gt0_rxdisperr_out(1 downto 0) <= \^gt0_rxdisperr_out\(1 downto 0);
  gt0_rxnotintable_out(1 downto 0) <= \^gt0_rxnotintable_out\(1 downto 0);
  gt0_rxresetdone_out <= \^gt0_rxresetdone_out\;
  gt0_txdlysresetdone_out <= \^gt0_txdlysresetdone_out\;
  gt0_txphaligndone_out <= \^gt0_txphaligndone_out\;
  gt0_txphinitdone_out <= \^gt0_txphinitdone_out\;
  gt0_txresetdone_out <= \^gt0_txresetdone_out\;
  gt1_rxbufstatus_out(2 downto 0) <= \^gt1_rxbufstatus_out\(2 downto 0);
  gt1_rxdisperr_out(1 downto 0) <= \^gt1_rxdisperr_out\(1 downto 0);
  gt1_rxnotintable_out(1 downto 0) <= \^gt1_rxnotintable_out\(1 downto 0);
  gt1_rxresetdone_out <= \^gt1_rxresetdone_out\;
  gt1_txdlysresetdone_out <= \^gt1_txdlysresetdone_out\;
  gt1_txphaligndone_out <= \^gt1_txphaligndone_out\;
  gt1_txphinitdone_out <= \^gt1_txphinitdone_out\;
  gt1_txresetdone_out <= \^gt1_txresetdone_out\;
  gt2_rxbufstatus_out(2 downto 0) <= \^gt2_rxbufstatus_out\(2 downto 0);
  gt2_rxdisperr_out(1 downto 0) <= \^gt2_rxdisperr_out\(1 downto 0);
  gt2_rxnotintable_out(1 downto 0) <= \^gt2_rxnotintable_out\(1 downto 0);
  gt2_rxresetdone_out <= \^gt2_rxresetdone_out\;
  gt2_txdlysresetdone_out <= \^gt2_txdlysresetdone_out\;
  gt2_txphaligndone_out <= \^gt2_txphaligndone_out\;
  gt2_txphinitdone_out <= \^gt2_txphinitdone_out\;
  gt2_txresetdone_out <= \^gt2_txresetdone_out\;
  gt3_rxbufstatus_out(2 downto 0) <= \^gt3_rxbufstatus_out\(2 downto 0);
  gt3_rxdisperr_out(1 downto 0) <= \^gt3_rxdisperr_out\(1 downto 0);
  gt3_rxnotintable_out(1 downto 0) <= \^gt3_rxnotintable_out\(1 downto 0);
  gt3_rxresetdone_out <= \^gt3_rxresetdone_out\;
  gt3_txdlysresetdone_out <= \^gt3_txdlysresetdone_out\;
  gt3_txphaligndone_out <= \^gt3_txphaligndone_out\;
  gt3_txphinitdone_out <= \^gt3_txphinitdone_out\;
  gt3_txresetdone_out <= \^gt3_txresetdone_out\;
  gt_qplllock_out <= \^gt_qplllock_out\;
\core_mgt_rx_reset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => p_3_out(0),
      Q => core_mgt_rx_reset_reord(0),
      R => '0'
    );
\core_mgt_rx_reset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => p_3_out(1),
      Q => core_mgt_rx_reset_reord(3),
      R => '0'
    );
\core_mgt_rx_reset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => p_3_out(2),
      Q => core_mgt_rx_reset_reord(2),
      R => '0'
    );
\core_mgt_rx_reset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => p_3_out(3),
      Q => core_mgt_rx_reset_reord(1),
      R => '0'
    );
dclk_mgt_rx_reset_inprocess_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => reset_counter_i_n_1,
      Q => dclk_mgt_rx_reset_inprocess,
      R => '0'
    );
dclk_mgt_rx_reset_waiting_resetdone_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => reset_counter_i_n_2,
      Q => dclk_mgt_rx_reset_waiting_resetdone,
      R => '0'
    );
gt_wrapper_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper
     port map (
      AR(0) => gt0_pll0reset_in,
      CLK => \^clk156_out\,
      D(3 downto 0) => p_3_out(3 downto 0),
      dclk => dclk,
      dclk_0 => gt_wrapper_i_n_64,
      dclk_1 => gt_wrapper_i_n_66,
      dclk_10(7 downto 6) => \^gt1_rxnotintable_out\(1 downto 0),
      dclk_10(5 downto 4) => \^gt2_rxnotintable_out\(1 downto 0),
      dclk_10(3 downto 2) => \^gt3_rxnotintable_out\(1 downto 0),
      dclk_10(1 downto 0) => \^gt0_rxnotintable_out\(1 downto 0),
      dclk_2 => gt_wrapper_i_n_68,
      dclk_3 => gt_wrapper_i_n_70,
      dclk_4(3) => \^gt2_txresetdone_out\,
      dclk_4(2) => \^gt1_txresetdone_out\,
      dclk_4(1) => \^gt0_txresetdone_out\,
      dclk_4(0) => \^gt3_txresetdone_out\,
      dclk_5(11 downto 9) => \^gt3_rxbufstatus_out\(2 downto 0),
      dclk_5(8 downto 6) => \^gt2_rxbufstatus_out\(2 downto 0),
      dclk_5(5 downto 3) => \^gt1_rxbufstatus_out\(2 downto 0),
      dclk_5(2 downto 0) => \^gt0_rxbufstatus_out\(2 downto 0),
      dclk_6(63 downto 48) => gt1_rxdata_out(15 downto 0),
      dclk_6(47 downto 32) => gt2_rxdata_out(15 downto 0),
      dclk_6(31 downto 16) => gt3_rxdata_out(15 downto 0),
      dclk_6(15 downto 0) => gt0_rxdata_out(15 downto 0),
      dclk_7(7 downto 6) => gt1_rxchariscomma_out(1 downto 0),
      dclk_7(5 downto 4) => gt2_rxchariscomma_out(1 downto 0),
      dclk_7(3 downto 2) => gt3_rxchariscomma_out(1 downto 0),
      dclk_7(1 downto 0) => gt0_rxchariscomma_out(1 downto 0),
      dclk_8(7 downto 6) => gt1_rxcharisk_out(1 downto 0),
      dclk_8(5 downto 4) => gt2_rxcharisk_out(1 downto 0),
      dclk_8(3 downto 2) => gt3_rxcharisk_out(1 downto 0),
      dclk_8(1 downto 0) => gt0_rxcharisk_out(1 downto 0),
      dclk_9(7 downto 6) => \^gt1_rxdisperr_out\(1 downto 0),
      dclk_9(5 downto 4) => \^gt2_rxdisperr_out\(1 downto 0),
      dclk_9(3 downto 2) => \^gt3_rxdisperr_out\(1 downto 0),
      dclk_9(1 downto 0) => \^gt0_rxdisperr_out\(1 downto 0),
      dclk_mgt_rx_reset_inprocess => dclk_mgt_rx_reset_inprocess,
      drp_op_done_o_reg => mgt_rx_reset_pulse_stretcher_i_n_1,
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drp_busy => gt0_drp_busy,
      gt0_drpaddr(8 downto 0) => gt0_drpaddr(8 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescandataerror_out_0 => \uclk_mgt_rxbuf_reset_reg_n_0_[0]\,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxlpmhfhold_in => gt0_rxlpmhfhold_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfhold_in => gt0_rxlpmlfhold_in,
      gt0_rxlpmlfovrden_in => gt0_rxlpmlfovrden_in,
      gt0_rxlpmreset_in => gt0_rxlpmreset_in,
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset,
      gt0_rxpmaresetdone_out => gt0_rxpmaresetdone_out,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txdlyen_in => txsync_i_n_1,
      gt0_txdlysreset_in => txsync_i_n_6,
      gt0_txdlysresetdone_out => \^gt0_txdlysresetdone_out\,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txoutclk_out => gt0_txoutclk_i,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txphalign_in => txsync_i_n_11,
      gt0_txphaligndone_out => \^gt0_txphaligndone_out\,
      gt0_txphinit_in => txsync_i_n_7,
      gt0_txphinitdone_out => \^gt0_txphinitdone_out\,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drp_busy => gt1_drp_busy,
      gt1_drpaddr(8 downto 0) => gt1_drpaddr(8 downto 0),
      gt1_drpdi(15 downto 0) => gt1_drpdi(15 downto 0),
      gt1_drpdo(15 downto 0) => gt1_drpdo(15 downto 0),
      gt1_drpen => gt1_drpen,
      gt1_drprdy => gt1_drprdy,
      gt1_drpwe => gt1_drpwe,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxlpmhfovrden_in => gt1_rxlpmhfovrden_in,
      gt1_rxlpmlfovrden_in => gt1_rxlpmlfovrden_in,
      gt1_rxlpmreset_in => gt1_rxlpmreset_in,
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpmareset_in => gt1_rxpmareset,
      gt1_rxpmaresetdone_out => gt1_rxpmaresetdone_out,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txdlysreset_in => gt1_txdlysreset_in,
      gt1_txdlysresetdone_out => \^gt1_txdlysresetdone_out\,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txphalign_in => gt1_txphalign_in,
      gt1_txphaligndone_out => \^gt1_txphaligndone_out\,
      gt1_txphinit_in => gt1_txphinit_in,
      gt1_txphinitdone_out => \^gt1_txphinitdone_out\,
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drp_busy => gt2_drp_busy,
      gt2_drpaddr(8 downto 0) => gt2_drpaddr(8 downto 0),
      gt2_drpdi(15 downto 0) => gt2_drpdi(15 downto 0),
      gt2_drpdo(15 downto 0) => gt2_drpdo(15 downto 0),
      gt2_drpen => gt2_drpen,
      gt2_drprdy => gt2_drprdy,
      gt2_drpwe => gt2_drpwe,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxcdrhold_in => gt2_rxcdrhold_in,
      gt2_rxcommadet_out => gt2_rxcommadet_out,
      gt2_rxlpmhfhold_in => gt2_rxlpmhfhold_in,
      gt2_rxlpmhfovrden_in => gt2_rxlpmhfovrden_in,
      gt2_rxlpmlfhold_in => gt2_rxlpmlfhold_in,
      gt2_rxlpmlfovrden_in => gt2_rxlpmlfovrden_in,
      gt2_rxlpmreset_in => gt2_rxlpmreset_in,
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxpmareset_in => gt2_rxpmareset,
      gt2_rxpmaresetdone_out => gt2_rxpmaresetdone_out,
      gt2_rxpolarity_in => gt2_rxpolarity_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxrate_in(2 downto 0) => gt2_rxrate_in(2 downto 0),
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      gt2_txdiffctrl_in(3 downto 0) => gt2_txdiffctrl_in(3 downto 0),
      gt2_txdlysreset_in => gt2_txdlysreset_in,
      gt2_txdlysresetdone_out => \^gt2_txdlysresetdone_out\,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txphalign_in => gt2_txphalign_in,
      gt2_txphaligndone_out => \^gt2_txphaligndone_out\,
      gt2_txphinit_in => gt2_txphinit_in,
      gt2_txphinitdone_out => \^gt2_txphinitdone_out\,
      gt2_txpmareset_in => gt2_txpmareset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txpostcursor_in(4 downto 0) => gt2_txpostcursor_in(4 downto 0),
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txprecursor_in(4 downto 0) => gt2_txprecursor_in(4 downto 0),
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drp_busy => gt3_drp_busy,
      gt3_drpaddr(8 downto 0) => gt3_drpaddr(8 downto 0),
      gt3_drpdi(15 downto 0) => gt3_drpdi(15 downto 0),
      gt3_drpdo(15 downto 0) => gt3_drpdo(15 downto 0),
      gt3_drpen => gt3_drpen,
      gt3_drprdy => gt3_drprdy,
      gt3_drpwe => gt3_drpwe,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxcdrhold_in => gt3_rxcdrhold_in,
      gt3_rxchbonden_in => uclk_mgt_enchansync_reg,
      gt3_rxcommadet_out => gt3_rxcommadet_out,
      gt3_rxlpmhfhold_in => gt3_rxlpmhfhold_in,
      gt3_rxlpmhfovrden_in => gt3_rxlpmhfovrden_in,
      gt3_rxlpmlfhold_in => gt3_rxlpmlfhold_in,
      gt3_rxlpmlfovrden_in => gt3_rxlpmlfovrden_in,
      gt3_rxlpmreset_in => gt3_rxlpmreset_in,
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxpmareset_in => gt3_rxpmareset,
      gt3_rxpmaresetdone_out => gt3_rxpmaresetdone_out,
      gt3_rxpolarity_in => gt3_rxpolarity_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxrate_in(2 downto 0) => gt3_rxrate_in(2 downto 0),
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      gt3_txdiffctrl_in(3 downto 0) => gt3_txdiffctrl_in(3 downto 0),
      gt3_txdlysreset_in => gt3_txdlysreset_in,
      gt3_txdlysresetdone_out => \^gt3_txdlysresetdone_out\,
      gt3_txelecidle_in => uclk_mgt_powerdown_r,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txphalign_in => gt3_txphalign_in,
      gt3_txphaligndone_out => \^gt3_txphaligndone_out\,
      gt3_txphinit_in => gt3_txphinit_in,
      gt3_txphinitdone_out => \^gt3_txphinitdone_out\,
      gt3_txpmareset_in => gt3_txpmareset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txpostcursor_in(4 downto 0) => gt3_txpostcursor_in(4 downto 0),
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txprecursor_in(4 downto 0) => gt3_txprecursor_in(4 downto 0),
      gt3_txuserrdy_in => \^clk156_lock\,
      gt_qplllock_out => \^gt_qplllock_out\,
      mgt_enable_align(3) => gt1_rxmcommaalignen_in,
      mgt_enable_align(2) => gt2_rxmcommaalignen_in,
      mgt_enable_align(1) => gt3_rxmcommaalignen_in,
      mgt_enable_align(0) => xaui_0_core_n_147,
      mgt_txcharisk(7 downto 6) => gt1_txcharisk_in(1 downto 0),
      mgt_txcharisk(5 downto 4) => gt2_txcharisk_in(1 downto 0),
      mgt_txcharisk(3 downto 2) => gt3_txcharisk_in(1 downto 0),
      mgt_txcharisk(1) => xaui_0_core_n_142,
      mgt_txcharisk(0) => xaui_0_core_n_143,
      mgt_txdata(63 downto 48) => gt1_txdata_in(15 downto 0),
      mgt_txdata(47 downto 32) => gt2_txdata_in(15 downto 0),
      mgt_txdata(31 downto 16) => gt3_txdata_in(15 downto 0),
      mgt_txdata(15) => xaui_0_core_n_120,
      mgt_txdata(14) => xaui_0_core_n_121,
      mgt_txdata(13) => xaui_0_core_n_122,
      mgt_txdata(12) => xaui_0_core_n_123,
      mgt_txdata(11) => xaui_0_core_n_124,
      mgt_txdata(10) => xaui_0_core_n_125,
      mgt_txdata(9) => xaui_0_core_n_126,
      mgt_txdata(8) => xaui_0_core_n_127,
      mgt_txdata(7) => xaui_0_core_n_128,
      mgt_txdata(6) => xaui_0_core_n_129,
      mgt_txdata(5) => xaui_0_core_n_130,
      mgt_txdata(4) => xaui_0_core_n_131,
      mgt_txdata(3) => xaui_0_core_n_132,
      mgt_txdata(2) => xaui_0_core_n_133,
      mgt_txdata(1) => xaui_0_core_n_134,
      mgt_txdata(0) => xaui_0_core_n_135,
      refclk => refclk,
      uclk_mgt_loopback_reg => uclk_mgt_loopback_reg,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset,
      xaui_rx_l0_n => xaui_rx_l0_n,
      xaui_rx_l0_p => xaui_rx_l0_p,
      xaui_rx_l1_n => xaui_rx_l1_n,
      xaui_rx_l1_p => xaui_rx_l1_p,
      xaui_rx_l2_n => xaui_rx_l2_n,
      xaui_rx_l2_p => xaui_rx_l2_p,
      xaui_rx_l3_n => xaui_rx_l3_n,
      xaui_rx_l3_p => xaui_rx_l3_p,
      xaui_tx_l0_n => xaui_tx_l0_n,
      xaui_tx_l0_p => xaui_tx_l0_p,
      xaui_tx_l1_n => xaui_tx_l1_n,
      xaui_tx_l1_p => xaui_tx_l1_p,
      xaui_tx_l2_n => xaui_tx_l2_n,
      xaui_tx_l2_p => xaui_tx_l2_p,
      xaui_tx_l3_n => xaui_tx_l3_n,
      xaui_tx_l3_p => xaui_tx_l3_p
    );
\mgt_codecomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxchariscomma_out(0),
      Q => mgt_codecomma(0),
      R => '0'
    );
\mgt_codecomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxchariscomma_out(1),
      Q => mgt_codecomma(1),
      R => '0'
    );
\mgt_codecomma_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxchariscomma_out(0),
      Q => mgt_codecomma(2),
      R => '0'
    );
\mgt_codecomma_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxchariscomma_out(1),
      Q => mgt_codecomma(3),
      R => '0'
    );
\mgt_codecomma_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxchariscomma_out(0),
      Q => mgt_codecomma(4),
      R => '0'
    );
\mgt_codecomma_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxchariscomma_out(1),
      Q => mgt_codecomma(5),
      R => '0'
    );
\mgt_codecomma_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxchariscomma_out(0),
      Q => mgt_codecomma(6),
      R => '0'
    );
\mgt_codecomma_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxchariscomma_out(1),
      Q => mgt_codecomma(7),
      R => '0'
    );
mgt_rx_reset_pulse_stretcher_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_pulse_stretcher
     port map (
      AR(0) => uclk_mgt_rx_reset,
      dclk => dclk,
      dclk_mgt_rx_reset_inprocess => dclk_mgt_rx_reset_inprocess,
      \out\(0) => dclk_mgt_rx_reset_stretched,
      \sync_r_reg[0]_0\ => mgt_rx_reset_pulse_stretcher_i_n_1
    );
\mgt_rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxcharisk_out(0),
      Q => mgt_rxcharisk(0),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxcharisk_out(1),
      Q => mgt_rxcharisk(1),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxcharisk_out(0),
      Q => mgt_rxcharisk(2),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxcharisk_out(1),
      Q => mgt_rxcharisk(3),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxcharisk_out(0),
      Q => mgt_rxcharisk(4),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxcharisk_out(1),
      Q => mgt_rxcharisk(5),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxcharisk_out(0),
      Q => mgt_rxcharisk(6),
      R => '0'
    );
\mgt_rxcharisk_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxcharisk_out(1),
      Q => mgt_rxcharisk(7),
      R => '0'
    );
\mgt_rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(0),
      Q => mgt_rxdata(0),
      R => '0'
    );
\mgt_rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(10),
      Q => mgt_rxdata(10),
      R => '0'
    );
\mgt_rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(11),
      Q => mgt_rxdata(11),
      R => '0'
    );
\mgt_rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(12),
      Q => mgt_rxdata(12),
      R => '0'
    );
\mgt_rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(13),
      Q => mgt_rxdata(13),
      R => '0'
    );
\mgt_rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(14),
      Q => mgt_rxdata(14),
      R => '0'
    );
\mgt_rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(15),
      Q => mgt_rxdata(15),
      R => '0'
    );
\mgt_rxdata_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(0),
      Q => mgt_rxdata(16),
      R => '0'
    );
\mgt_rxdata_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(1),
      Q => mgt_rxdata(17),
      R => '0'
    );
\mgt_rxdata_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(2),
      Q => mgt_rxdata(18),
      R => '0'
    );
\mgt_rxdata_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(3),
      Q => mgt_rxdata(19),
      R => '0'
    );
\mgt_rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(1),
      Q => mgt_rxdata(1),
      R => '0'
    );
\mgt_rxdata_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(4),
      Q => mgt_rxdata(20),
      R => '0'
    );
\mgt_rxdata_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(5),
      Q => mgt_rxdata(21),
      R => '0'
    );
\mgt_rxdata_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(6),
      Q => mgt_rxdata(22),
      R => '0'
    );
\mgt_rxdata_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(7),
      Q => mgt_rxdata(23),
      R => '0'
    );
\mgt_rxdata_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(8),
      Q => mgt_rxdata(24),
      R => '0'
    );
\mgt_rxdata_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(9),
      Q => mgt_rxdata(25),
      R => '0'
    );
\mgt_rxdata_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(10),
      Q => mgt_rxdata(26),
      R => '0'
    );
\mgt_rxdata_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(11),
      Q => mgt_rxdata(27),
      R => '0'
    );
\mgt_rxdata_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(12),
      Q => mgt_rxdata(28),
      R => '0'
    );
\mgt_rxdata_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(13),
      Q => mgt_rxdata(29),
      R => '0'
    );
\mgt_rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(2),
      Q => mgt_rxdata(2),
      R => '0'
    );
\mgt_rxdata_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(14),
      Q => mgt_rxdata(30),
      R => '0'
    );
\mgt_rxdata_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt3_rxdata_out(15),
      Q => mgt_rxdata(31),
      R => '0'
    );
\mgt_rxdata_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(0),
      Q => mgt_rxdata(32),
      R => '0'
    );
\mgt_rxdata_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(1),
      Q => mgt_rxdata(33),
      R => '0'
    );
\mgt_rxdata_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(2),
      Q => mgt_rxdata(34),
      R => '0'
    );
\mgt_rxdata_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(3),
      Q => mgt_rxdata(35),
      R => '0'
    );
\mgt_rxdata_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(4),
      Q => mgt_rxdata(36),
      R => '0'
    );
\mgt_rxdata_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(5),
      Q => mgt_rxdata(37),
      R => '0'
    );
\mgt_rxdata_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(6),
      Q => mgt_rxdata(38),
      R => '0'
    );
\mgt_rxdata_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(7),
      Q => mgt_rxdata(39),
      R => '0'
    );
\mgt_rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(3),
      Q => mgt_rxdata(3),
      R => '0'
    );
\mgt_rxdata_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(8),
      Q => mgt_rxdata(40),
      R => '0'
    );
\mgt_rxdata_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(9),
      Q => mgt_rxdata(41),
      R => '0'
    );
\mgt_rxdata_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(10),
      Q => mgt_rxdata(42),
      R => '0'
    );
\mgt_rxdata_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(11),
      Q => mgt_rxdata(43),
      R => '0'
    );
\mgt_rxdata_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(12),
      Q => mgt_rxdata(44),
      R => '0'
    );
\mgt_rxdata_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(13),
      Q => mgt_rxdata(45),
      R => '0'
    );
\mgt_rxdata_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(14),
      Q => mgt_rxdata(46),
      R => '0'
    );
\mgt_rxdata_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt2_rxdata_out(15),
      Q => mgt_rxdata(47),
      R => '0'
    );
\mgt_rxdata_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(0),
      Q => mgt_rxdata(48),
      R => '0'
    );
\mgt_rxdata_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(1),
      Q => mgt_rxdata(49),
      R => '0'
    );
\mgt_rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(4),
      Q => mgt_rxdata(4),
      R => '0'
    );
\mgt_rxdata_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(2),
      Q => mgt_rxdata(50),
      R => '0'
    );
\mgt_rxdata_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(3),
      Q => mgt_rxdata(51),
      R => '0'
    );
\mgt_rxdata_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(4),
      Q => mgt_rxdata(52),
      R => '0'
    );
\mgt_rxdata_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(5),
      Q => mgt_rxdata(53),
      R => '0'
    );
\mgt_rxdata_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(6),
      Q => mgt_rxdata(54),
      R => '0'
    );
\mgt_rxdata_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(7),
      Q => mgt_rxdata(55),
      R => '0'
    );
\mgt_rxdata_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(8),
      Q => mgt_rxdata(56),
      R => '0'
    );
\mgt_rxdata_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(9),
      Q => mgt_rxdata(57),
      R => '0'
    );
\mgt_rxdata_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(10),
      Q => mgt_rxdata(58),
      R => '0'
    );
\mgt_rxdata_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(11),
      Q => mgt_rxdata(59),
      R => '0'
    );
\mgt_rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(5),
      Q => mgt_rxdata(5),
      R => '0'
    );
\mgt_rxdata_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(12),
      Q => mgt_rxdata(60),
      R => '0'
    );
\mgt_rxdata_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(13),
      Q => mgt_rxdata(61),
      R => '0'
    );
\mgt_rxdata_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(14),
      Q => mgt_rxdata(62),
      R => '0'
    );
\mgt_rxdata_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt1_rxdata_out(15),
      Q => mgt_rxdata(63),
      R => '0'
    );
\mgt_rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(6),
      Q => mgt_rxdata(6),
      R => '0'
    );
\mgt_rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(7),
      Q => mgt_rxdata(7),
      R => '0'
    );
\mgt_rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(8),
      Q => mgt_rxdata(8),
      R => '0'
    );
\mgt_rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => gt0_rxdata_out(9),
      Q => mgt_rxdata(9),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxdisperr_out\(0),
      Q => mgt_rxdisperr_reg(0),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxdisperr_out\(1),
      Q => mgt_rxdisperr_reg(1),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxdisperr_out\(0),
      Q => mgt_rxdisperr_reg(2),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxdisperr_out\(1),
      Q => mgt_rxdisperr_reg(3),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxdisperr_out\(0),
      Q => mgt_rxdisperr_reg(4),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxdisperr_out\(1),
      Q => mgt_rxdisperr_reg(5),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxdisperr_out\(0),
      Q => mgt_rxdisperr_reg(6),
      R => '0'
    );
\mgt_rxdisperr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxdisperr_out\(1),
      Q => mgt_rxdisperr_reg(7),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxnotintable_out\(0),
      Q => mgt_rxnotintable_reg(0),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxnotintable_out\(1),
      Q => mgt_rxnotintable_reg(1),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxnotintable_out\(0),
      Q => mgt_rxnotintable_reg(2),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxnotintable_out\(1),
      Q => mgt_rxnotintable_reg(3),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxnotintable_out\(0),
      Q => mgt_rxnotintable_reg(4),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxnotintable_out\(1),
      Q => mgt_rxnotintable_reg(5),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxnotintable_out\(0),
      Q => mgt_rxnotintable_reg(6),
      R => '0'
    );
\mgt_rxnotintable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxnotintable_out\(1),
      Q => mgt_rxnotintable_reg(7),
      R => '0'
    );
mgt_rxresetdone_0_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer
     port map (
      dclk => dclk,
      gt0_rxresetdone_out => \^gt0_rxresetdone_out\,
      \out\(0) => dclk_mgt_rxresetdone(0)
    );
mgt_rxresetdone_1_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_0
     port map (
      dclk => dclk,
      dclk_mgt_rx_reset_inprocess0 => dclk_mgt_rx_reset_inprocess0,
      dclk_mgt_rx_reset_waiting_resetdone => dclk_mgt_rx_reset_waiting_resetdone,
      dclk_mgt_rxresetdone(2 downto 1) => dclk_mgt_rxresetdone(3 downto 2),
      dclk_mgt_rxresetdone(0) => dclk_mgt_rxresetdone(0),
      gt1_rxresetdone_out => \^gt1_rxresetdone_out\,
      \out\(0) => dclk_mgt_rxresetdone(1)
    );
mgt_rxresetdone_2_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_1
     port map (
      dclk => dclk,
      gt2_rxresetdone_out => \^gt2_rxresetdone_out\,
      \out\(0) => dclk_mgt_rxresetdone(2)
    );
mgt_rxresetdone_3_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_2
     port map (
      dclk => dclk,
      dclk_mgt_rx_reset_inprocess => dclk_mgt_rx_reset_inprocess,
      dclk_mgt_rx_reset_inprocess_reg => mgt_rxresetdone_3_sync_i_n_1,
      dclk_mgt_rx_reset_waiting_resetdone => dclk_mgt_rx_reset_waiting_resetdone,
      dclk_mgt_rxresetdone(2 downto 0) => dclk_mgt_rxresetdone(2 downto 0),
      gt3_rxresetdone_out => \^gt3_rxresetdone_out\,
      \out\(0) => dclk_mgt_rxresetdone(3)
    );
plllocked_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_3
     port map (
      CLK => \^clk156_out\,
      gt_qplllock_out => \^gt_qplllock_out\,
      \out\(0) => \^clk156_lock\,
      uclk_mgt_rx_reset5 => uclk_mgt_rx_reset5
    );
reset_count_done_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_4
     port map (
      CLK => \^clk156_out\,
      Q(3 downto 0) => uclk_mgt_txresetdone_reg(3 downto 0),
      S(0) => p_0_in,
      \out\ => reset156,
      \sync1_r_reg[0]_0\(0) => done,
      uclk_cbm_rx_reset => uclk_cbm_rx_reset,
      uclk_loopback_reset => uclk_loopback_reset,
      uclk_mgt_powerdown_falling => uclk_mgt_powerdown_falling,
      uclk_mgt_rx_reset0 => uclk_mgt_rx_reset0,
      uclk_mgt_tx_reset0 => uclk_mgt_tx_reset0,
      uclk_mgt_tx_reset_reg(0) => \^clk156_lock\,
      uclk_txsync_start_phase_align_reg => reset_count_done_sync_i_n_0,
      uclk_txsync_start_phase_align_reg_0 => uclk_txsync_start_phase_align_reg_n_0
    );
reset_counter_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_reset_counter
     port map (
      AR(0) => gt0_pll0reset_in,
      D(0) => done,
      \count_reg[7]_0\ => reset_counter_i_n_1,
      \count_reg[7]_1\ => reset_counter_i_n_2,
      dclk => dclk,
      dclk_mgt_rx_reset_inprocess => dclk_mgt_rx_reset_inprocess,
      dclk_mgt_rx_reset_inprocess0 => dclk_mgt_rx_reset_inprocess0,
      dclk_mgt_rx_reset_inprocess_reg(0) => dclk_mgt_rx_reset_stretched,
      dclk_mgt_rx_reset_waiting_resetdone_reg => mgt_rxresetdone_3_sync_i_n_1,
      \out\(0) => data_out
    );
reset_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_5
     port map (
      dclk => dclk,
      \out\(0) => data_out,
      reset => reset
    );
rxpmareset_sync0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_6
     port map (
      dclk => dclk,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      \out\(0) => gt0_rxpmareset
    );
rxpmareset_sync1_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_7
     port map (
      dclk => dclk,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      \out\(0) => gt1_rxpmareset
    );
rxpmareset_sync2_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_8
     port map (
      dclk => dclk,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      \out\(0) => gt2_rxpmareset
    );
rxpmareset_sync3_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_9
     port map (
      dclk => dclk,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      \out\(0) => gt3_rxpmareset
    );
rxprbs_in_use_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxprbs_in_use_i_2_n_0,
      I1 => rxprbs_in_use_i_3_n_0,
      O => rxprbs_in_use0
    );
rxprbs_in_use_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gt0_rxprbssel_in(2),
      I1 => gt0_rxprbssel_in(0),
      I2 => gt0_rxprbssel_in(1),
      I3 => gt3_rxprbssel_in(2),
      I4 => gt3_rxprbssel_in(0),
      I5 => gt3_rxprbssel_in(1),
      O => rxprbs_in_use_i_2_n_0
    );
rxprbs_in_use_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => gt2_rxprbssel_in(2),
      I1 => gt2_rxprbssel_in(0),
      I2 => gt2_rxprbssel_in(1),
      I3 => gt1_rxprbssel_in(2),
      I4 => gt1_rxprbssel_in(0),
      I5 => gt1_rxprbssel_in(1),
      O => rxprbs_in_use_i_3_n_0
    );
rxprbs_in_use_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => rxprbs_in_use0,
      Q => rxprbs_in_use,
      R => '0'
    );
signal_detect_0_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_10
     port map (
      CLK => \^clk156_out\,
      \out\(0) => uclk_signal_detect_reord(0),
      signal_detect(0) => signal_detect(0)
    );
signal_detect_1_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_11
     port map (
      CLK => \^clk156_out\,
      \out\(0) => uclk_signal_detect_reord(3),
      signal_detect(0) => signal_detect(1)
    );
signal_detect_2_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_12
     port map (
      CLK => \^clk156_out\,
      \out\(0) => uclk_signal_detect_reord(2),
      signal_detect(0) => signal_detect(2)
    );
signal_detect_3_sync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_ff_synchronizer_13
     port map (
      CLK => \^clk156_out\,
      \out\(0) => uclk_signal_detect_reord(1),
      signal_detect(0) => signal_detect(3)
    );
txsync_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_gt_wrapper_tx_sync_manual
     port map (
      CLK => \^clk156_out\,
      \TXDLYSRESET_reg[3]_0\ => uclk_txsync_start_phase_align_reg_n_0,
      debug(0) => \^debug\(0),
      gt0_txdlyen_in => txsync_i_n_1,
      gt0_txdlysreset_in => txsync_i_n_6,
      gt0_txdlysresetdone_out => \^gt0_txdlysresetdone_out\,
      gt0_txphalign_in => txsync_i_n_11,
      gt0_txphaligndone_out => \^gt0_txphaligndone_out\,
      gt0_txphinit_in => txsync_i_n_7,
      gt0_txphinitdone_out => \^gt0_txphinitdone_out\,
      gt1_txdlysreset_in => gt1_txdlysreset_in,
      gt1_txdlysresetdone_out => \^gt1_txdlysresetdone_out\,
      gt1_txphalign_in => gt1_txphalign_in,
      gt1_txphaligndone_out => \^gt1_txphaligndone_out\,
      gt1_txphinit_in => gt1_txphinit_in,
      gt1_txphinitdone_out => \^gt1_txphinitdone_out\,
      gt2_txdlysreset_in => gt2_txdlysreset_in,
      gt2_txdlysresetdone_out => \^gt2_txdlysresetdone_out\,
      gt2_txphalign_in => gt2_txphalign_in,
      gt2_txphaligndone_out => \^gt2_txphaligndone_out\,
      gt2_txphinit_in => gt2_txphinit_in,
      gt2_txphinitdone_out => \^gt2_txphinitdone_out\,
      gt3_txdlysreset_in => gt3_txdlysreset_in,
      gt3_txdlysresetdone_out => \^gt3_txdlysresetdone_out\,
      gt3_txphalign_in => gt3_txphalign_in,
      gt3_txphaligndone_out => \^gt3_txphaligndone_out\,
      gt3_txphinit_in => gt3_txphinit_in,
      gt3_txphinitdone_out => \^gt3_txphinitdone_out\,
      mgt_tx_reset(0) => txsync_i_n_2,
      \stretch_r_reg[1]\ => gt_wrapper_i_n_64,
      \stretch_r_reg[1]_0\ => gt_wrapper_i_n_66,
      \stretch_r_reg[1]_1\ => gt_wrapper_i_n_68,
      \stretch_r_reg[1]_2\ => gt_wrapper_i_n_70,
      uclk_mgt_tx_reset => uclk_mgt_tx_reset
    );
\uclk_chbond_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \uclk_chbond_counter[0]_i_3_n_0\,
      I1 => \^debug\(5),
      I2 => rxprbs_in_use,
      I3 => uclk_cbm_rx_reset,
      O => uclk_chbond_counter
    );
\uclk_chbond_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^debug\(1),
      I1 => \^debug\(3),
      I2 => \^debug\(2),
      I3 => \^debug\(4),
      O => \uclk_chbond_counter[0]_i_3_n_0\
    );
\uclk_chbond_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \uclk_chbond_counter_reg_n_0_[0]\,
      O => \uclk_chbond_counter[0]_i_4_n_0\
    );
\uclk_chbond_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[0]_i_2_n_7\,
      Q => \uclk_chbond_counter_reg_n_0_[0]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \uclk_chbond_counter_reg[0]_i_2_n_0\,
      CO(2) => \uclk_chbond_counter_reg[0]_i_2_n_1\,
      CO(1) => \uclk_chbond_counter_reg[0]_i_2_n_2\,
      CO(0) => \uclk_chbond_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \uclk_chbond_counter_reg[0]_i_2_n_4\,
      O(2) => \uclk_chbond_counter_reg[0]_i_2_n_5\,
      O(1) => \uclk_chbond_counter_reg[0]_i_2_n_6\,
      O(0) => \uclk_chbond_counter_reg[0]_i_2_n_7\,
      S(3) => \uclk_chbond_counter_reg_n_0_[3]\,
      S(2) => \uclk_chbond_counter_reg_n_0_[2]\,
      S(1) => \uclk_chbond_counter_reg_n_0_[1]\,
      S(0) => \uclk_chbond_counter[0]_i_4_n_0\
    );
\uclk_chbond_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[8]_i_1_n_5\,
      Q => \uclk_chbond_counter_reg_n_0_[10]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[8]_i_1_n_4\,
      Q => \uclk_chbond_counter_reg_n_0_[11]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[12]_i_1_n_7\,
      Q => \uclk_chbond_counter_reg_n_0_[12]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_chbond_counter_reg[8]_i_1_n_0\,
      CO(3) => \NLW_uclk_chbond_counter_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \uclk_chbond_counter_reg[12]_i_1_n_1\,
      CO(1) => \uclk_chbond_counter_reg[12]_i_1_n_2\,
      CO(0) => \uclk_chbond_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_chbond_counter_reg[12]_i_1_n_4\,
      O(2) => \uclk_chbond_counter_reg[12]_i_1_n_5\,
      O(1) => \uclk_chbond_counter_reg[12]_i_1_n_6\,
      O(0) => \uclk_chbond_counter_reg[12]_i_1_n_7\,
      S(3) => uclk_cbm_rx_reset,
      S(2) => \uclk_chbond_counter_reg_n_0_[14]\,
      S(1) => \uclk_chbond_counter_reg_n_0_[13]\,
      S(0) => \uclk_chbond_counter_reg_n_0_[12]\
    );
\uclk_chbond_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[12]_i_1_n_6\,
      Q => \uclk_chbond_counter_reg_n_0_[13]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[12]_i_1_n_5\,
      Q => \uclk_chbond_counter_reg_n_0_[14]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[12]_i_1_n_4\,
      Q => uclk_cbm_rx_reset,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[0]_i_2_n_6\,
      Q => \uclk_chbond_counter_reg_n_0_[1]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[0]_i_2_n_5\,
      Q => \uclk_chbond_counter_reg_n_0_[2]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[0]_i_2_n_4\,
      Q => \uclk_chbond_counter_reg_n_0_[3]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[4]_i_1_n_7\,
      Q => \uclk_chbond_counter_reg_n_0_[4]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_chbond_counter_reg[0]_i_2_n_0\,
      CO(3) => \uclk_chbond_counter_reg[4]_i_1_n_0\,
      CO(2) => \uclk_chbond_counter_reg[4]_i_1_n_1\,
      CO(1) => \uclk_chbond_counter_reg[4]_i_1_n_2\,
      CO(0) => \uclk_chbond_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_chbond_counter_reg[4]_i_1_n_4\,
      O(2) => \uclk_chbond_counter_reg[4]_i_1_n_5\,
      O(1) => \uclk_chbond_counter_reg[4]_i_1_n_6\,
      O(0) => \uclk_chbond_counter_reg[4]_i_1_n_7\,
      S(3) => \uclk_chbond_counter_reg_n_0_[7]\,
      S(2) => \uclk_chbond_counter_reg_n_0_[6]\,
      S(1) => \uclk_chbond_counter_reg_n_0_[5]\,
      S(0) => \uclk_chbond_counter_reg_n_0_[4]\
    );
\uclk_chbond_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[4]_i_1_n_6\,
      Q => \uclk_chbond_counter_reg_n_0_[5]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[4]_i_1_n_5\,
      Q => \uclk_chbond_counter_reg_n_0_[6]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[4]_i_1_n_4\,
      Q => \uclk_chbond_counter_reg_n_0_[7]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[8]_i_1_n_7\,
      Q => \uclk_chbond_counter_reg_n_0_[8]\,
      R => uclk_chbond_counter
    );
\uclk_chbond_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_chbond_counter_reg[4]_i_1_n_0\,
      CO(3) => \uclk_chbond_counter_reg[8]_i_1_n_0\,
      CO(2) => \uclk_chbond_counter_reg[8]_i_1_n_1\,
      CO(1) => \uclk_chbond_counter_reg[8]_i_1_n_2\,
      CO(0) => \uclk_chbond_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_chbond_counter_reg[8]_i_1_n_4\,
      O(2) => \uclk_chbond_counter_reg[8]_i_1_n_5\,
      O(1) => \uclk_chbond_counter_reg[8]_i_1_n_6\,
      O(0) => \uclk_chbond_counter_reg[8]_i_1_n_7\,
      S(3) => \uclk_chbond_counter_reg_n_0_[11]\,
      S(2) => \uclk_chbond_counter_reg_n_0_[10]\,
      S(1) => \uclk_chbond_counter_reg_n_0_[9]\,
      S(0) => \uclk_chbond_counter_reg_n_0_[8]\
    );
\uclk_chbond_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_chbond_counter_reg[8]_i_1_n_6\,
      Q => \uclk_chbond_counter_reg_n_0_[9]\,
      R => uclk_chbond_counter
    );
uclk_loopback_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uclk_mgt_loopback_reg,
      I1 => uclk_mgt_loopback,
      O => uclk_loopback_reset0
    );
uclk_loopback_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_loopback_reset0,
      Q => uclk_loopback_reset,
      R => '0'
    );
uclk_mgt_enchansync_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_enchansync,
      Q => uclk_mgt_enchansync_reg,
      R => '0'
    );
uclk_mgt_loopback_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_loopback,
      Q => uclk_mgt_loopback_reg,
      R => '0'
    );
uclk_mgt_powerdown_falling_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => uclk_mgt_powerdown_r,
      I1 => uclk_mgt_powerdown,
      O => uclk_mgt_powerdown_falling0
    );
uclk_mgt_powerdown_falling_reg: unisim.vcomponents.FDCE
     port map (
      C => \^clk156_out\,
      CE => '1',
      CLR => reset156,
      D => uclk_mgt_powerdown_falling0,
      Q => uclk_mgt_powerdown_falling
    );
uclk_mgt_powerdown_r_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_powerdown,
      Q => uclk_mgt_powerdown_r,
      R => '0'
    );
uclk_mgt_rx_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_rx_reset0,
      Q => uclk_mgt_rx_reset,
      R => '0'
    );
\uclk_mgt_rxbuf_reset[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEEEE"
    )
        port map (
      I0 => \uclk_mgt_rxbuf_reset[0]_i_2_n_0\,
      I1 => \uclk_mgt_rxbuf_reset[0]_i_3_n_0\,
      I2 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[7]\,
      I3 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[6]\,
      I4 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[8]\,
      O => uclk_mgt_rxbuf_reset0
    );
\uclk_mgt_rxbuf_reset[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEA"
    )
        port map (
      I0 => uclk_cbm_rx_reset,
      I1 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[2]\,
      I2 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[0]\,
      I3 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[1]\,
      O => \uclk_mgt_rxbuf_reset[0]_i_2_n_0\
    );
\uclk_mgt_rxbuf_reset[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828FF28FF282828"
    )
        port map (
      I0 => bufStatus(2),
      I1 => bufStatus(0),
      I2 => bufStatus(1),
      I3 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[11]\,
      I4 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[9]\,
      I5 => \uclk_mgt_rxbufstatus_reg_reg_n_0_[10]\,
      O => \uclk_mgt_rxbuf_reset[0]_i_3_n_0\
    );
\uclk_mgt_rxbuf_reset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_rxbuf_reset0,
      Q => \uclk_mgt_rxbuf_reset_reg_n_0_[0]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxbufstatus_out\(0),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[0]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxbufstatus_out\(1),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[10]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxbufstatus_out\(2),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[11]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxbufstatus_out\(1),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[1]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_rxbufstatus_out\(2),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[2]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxbufstatus_out\(0),
      Q => bufStatus(0),
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxbufstatus_out\(1),
      Q => bufStatus(1),
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_rxbufstatus_out\(2),
      Q => bufStatus(2),
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxbufstatus_out\(0),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[6]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxbufstatus_out\(1),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[7]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_rxbufstatus_out\(2),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[8]\,
      R => '0'
    );
\uclk_mgt_rxbufstatus_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_rxbufstatus_out\(0),
      Q => \uclk_mgt_rxbufstatus_reg_reg_n_0_[9]\,
      R => '0'
    );
uclk_mgt_tx_reset_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => uclk_mgt_tx_reset0,
      Q => uclk_mgt_tx_reset,
      R => '0'
    );
\uclk_mgt_txresetdone_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt3_txresetdone_out\,
      Q => uclk_mgt_txresetdone_reg(0),
      R => '0'
    );
\uclk_mgt_txresetdone_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt0_txresetdone_out\,
      Q => uclk_mgt_txresetdone_reg(1),
      R => '0'
    );
\uclk_mgt_txresetdone_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt1_txresetdone_out\,
      Q => uclk_mgt_txresetdone_reg(2),
      R => '0'
    );
\uclk_mgt_txresetdone_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => \^gt2_txresetdone_out\,
      Q => uclk_mgt_txresetdone_reg(3),
      R => '0'
    );
\uclk_sync_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \uclk_chbond_counter[0]_i_3_n_0\,
      I1 => uclk_mgt_powerdown,
      I2 => rxprbs_in_use,
      I3 => p_0_in,
      O => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \uclk_sync_counter_reg_n_0_[0]\,
      O => \uclk_sync_counter[0]_i_3_n_0\
    );
\uclk_sync_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[0]_i_2_n_7\,
      Q => \uclk_sync_counter_reg_n_0_[0]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \uclk_sync_counter_reg[0]_i_2_n_0\,
      CO(2) => \uclk_sync_counter_reg[0]_i_2_n_1\,
      CO(1) => \uclk_sync_counter_reg[0]_i_2_n_2\,
      CO(0) => \uclk_sync_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \uclk_sync_counter_reg[0]_i_2_n_4\,
      O(2) => \uclk_sync_counter_reg[0]_i_2_n_5\,
      O(1) => \uclk_sync_counter_reg[0]_i_2_n_6\,
      O(0) => \uclk_sync_counter_reg[0]_i_2_n_7\,
      S(3) => \uclk_sync_counter_reg_n_0_[3]\,
      S(2) => \uclk_sync_counter_reg_n_0_[2]\,
      S(1) => \uclk_sync_counter_reg_n_0_[1]\,
      S(0) => \uclk_sync_counter[0]_i_3_n_0\
    );
\uclk_sync_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[8]_i_1_n_5\,
      Q => \uclk_sync_counter_reg_n_0_[10]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[8]_i_1_n_4\,
      Q => \uclk_sync_counter_reg_n_0_[11]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[12]_i_1_n_7\,
      Q => \uclk_sync_counter_reg_n_0_[12]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_sync_counter_reg[8]_i_1_n_0\,
      CO(3) => \NLW_uclk_sync_counter_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \uclk_sync_counter_reg[12]_i_1_n_1\,
      CO(1) => \uclk_sync_counter_reg[12]_i_1_n_2\,
      CO(0) => \uclk_sync_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_sync_counter_reg[12]_i_1_n_4\,
      O(2) => \uclk_sync_counter_reg[12]_i_1_n_5\,
      O(1) => \uclk_sync_counter_reg[12]_i_1_n_6\,
      O(0) => \uclk_sync_counter_reg[12]_i_1_n_7\,
      S(3) => p_0_in,
      S(2) => \uclk_sync_counter_reg_n_0_[14]\,
      S(1) => \uclk_sync_counter_reg_n_0_[13]\,
      S(0) => \uclk_sync_counter_reg_n_0_[12]\
    );
\uclk_sync_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[12]_i_1_n_6\,
      Q => \uclk_sync_counter_reg_n_0_[13]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[12]_i_1_n_5\,
      Q => \uclk_sync_counter_reg_n_0_[14]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[12]_i_1_n_4\,
      Q => p_0_in,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[0]_i_2_n_6\,
      Q => \uclk_sync_counter_reg_n_0_[1]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[0]_i_2_n_5\,
      Q => \uclk_sync_counter_reg_n_0_[2]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[0]_i_2_n_4\,
      Q => \uclk_sync_counter_reg_n_0_[3]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[4]_i_1_n_7\,
      Q => \uclk_sync_counter_reg_n_0_[4]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_sync_counter_reg[0]_i_2_n_0\,
      CO(3) => \uclk_sync_counter_reg[4]_i_1_n_0\,
      CO(2) => \uclk_sync_counter_reg[4]_i_1_n_1\,
      CO(1) => \uclk_sync_counter_reg[4]_i_1_n_2\,
      CO(0) => \uclk_sync_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_sync_counter_reg[4]_i_1_n_4\,
      O(2) => \uclk_sync_counter_reg[4]_i_1_n_5\,
      O(1) => \uclk_sync_counter_reg[4]_i_1_n_6\,
      O(0) => \uclk_sync_counter_reg[4]_i_1_n_7\,
      S(3) => \uclk_sync_counter_reg_n_0_[7]\,
      S(2) => \uclk_sync_counter_reg_n_0_[6]\,
      S(1) => \uclk_sync_counter_reg_n_0_[5]\,
      S(0) => \uclk_sync_counter_reg_n_0_[4]\
    );
\uclk_sync_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[4]_i_1_n_6\,
      Q => \uclk_sync_counter_reg_n_0_[5]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[4]_i_1_n_5\,
      Q => \uclk_sync_counter_reg_n_0_[6]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[4]_i_1_n_4\,
      Q => \uclk_sync_counter_reg_n_0_[7]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[8]_i_1_n_7\,
      Q => \uclk_sync_counter_reg_n_0_[8]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
\uclk_sync_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \uclk_sync_counter_reg[4]_i_1_n_0\,
      CO(3) => \uclk_sync_counter_reg[8]_i_1_n_0\,
      CO(2) => \uclk_sync_counter_reg[8]_i_1_n_1\,
      CO(1) => \uclk_sync_counter_reg[8]_i_1_n_2\,
      CO(0) => \uclk_sync_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \uclk_sync_counter_reg[8]_i_1_n_4\,
      O(2) => \uclk_sync_counter_reg[8]_i_1_n_5\,
      O(1) => \uclk_sync_counter_reg[8]_i_1_n_6\,
      O(0) => \uclk_sync_counter_reg[8]_i_1_n_7\,
      S(3) => \uclk_sync_counter_reg_n_0_[11]\,
      S(2) => \uclk_sync_counter_reg_n_0_[10]\,
      S(1) => \uclk_sync_counter_reg_n_0_[9]\,
      S(0) => \uclk_sync_counter_reg_n_0_[8]\
    );
\uclk_sync_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk156_out\,
      CE => '1',
      D => \uclk_sync_counter_reg[8]_i_1_n_6\,
      Q => \uclk_sync_counter_reg_n_0_[9]\,
      R => \uclk_sync_counter[0]_i_1_n_0\
    );
uclk_txsync_start_phase_align_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk156_out\,
      CE => '1',
      D => reset_count_done_sync_i_n_0,
      Q => uclk_txsync_start_phase_align_reg_n_0,
      R => '0'
    );
xaui_0_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_v12_3_6_top
     port map (
      align_status => \^debug\(5),
      configuration_vector(6 downto 0) => configuration_vector(6 downto 0),
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_xaui_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_xaui_0_core_mdio_tri_UNCONNECTED,
      mgt_codecomma(7 downto 0) => mgt_codecomma(7 downto 0),
      mgt_codevalid(7 downto 0) => mgt_codevalid(7 downto 0),
      mgt_enable_align(3) => gt1_rxmcommaalignen_in,
      mgt_enable_align(2) => gt2_rxmcommaalignen_in,
      mgt_enable_align(1) => gt3_rxmcommaalignen_in,
      mgt_enable_align(0) => xaui_0_core_n_147,
      mgt_enchansync => uclk_mgt_enchansync,
      mgt_loopback => uclk_mgt_loopback,
      mgt_powerdown => uclk_mgt_powerdown,
      mgt_rx_reset(3 downto 0) => core_mgt_rx_reset_reord(3 downto 0),
      mgt_rxcharisk(7 downto 0) => mgt_rxcharisk(7 downto 0),
      mgt_rxdata(63 downto 0) => mgt_rxdata(63 downto 0),
      mgt_rxlock(3 downto 1) => B"000",
      mgt_rxlock(0) => \^clk156_lock\,
      mgt_tx_reset(3) => '0',
      mgt_tx_reset(2) => txsync_i_n_2,
      mgt_tx_reset(1 downto 0) => B"00",
      mgt_txcharisk(7 downto 6) => gt1_txcharisk_in(1 downto 0),
      mgt_txcharisk(5 downto 4) => gt2_txcharisk_in(1 downto 0),
      mgt_txcharisk(3 downto 2) => gt3_txcharisk_in(1 downto 0),
      mgt_txcharisk(1) => xaui_0_core_n_142,
      mgt_txcharisk(0) => xaui_0_core_n_143,
      mgt_txdata(63 downto 48) => gt1_txdata_in(15 downto 0),
      mgt_txdata(47 downto 32) => gt2_txdata_in(15 downto 0),
      mgt_txdata(31 downto 16) => gt3_txdata_in(15 downto 0),
      mgt_txdata(15) => xaui_0_core_n_120,
      mgt_txdata(14) => xaui_0_core_n_121,
      mgt_txdata(13) => xaui_0_core_n_122,
      mgt_txdata(12) => xaui_0_core_n_123,
      mgt_txdata(11) => xaui_0_core_n_124,
      mgt_txdata(10) => xaui_0_core_n_125,
      mgt_txdata(9) => xaui_0_core_n_126,
      mgt_txdata(8) => xaui_0_core_n_127,
      mgt_txdata(7) => xaui_0_core_n_128,
      mgt_txdata(6) => xaui_0_core_n_129,
      mgt_txdata(5) => xaui_0_core_n_130,
      mgt_txdata(4) => xaui_0_core_n_131,
      mgt_txdata(3) => xaui_0_core_n_132,
      mgt_txdata(2) => xaui_0_core_n_133,
      mgt_txdata(1) => xaui_0_core_n_134,
      mgt_txdata(0) => xaui_0_core_n_135,
      prtad(4 downto 0) => B"00000",
      reset => reset156,
      signal_detect(3 downto 0) => uclk_signal_detect_reord(3 downto 0),
      soft_reset => NLW_xaui_0_core_soft_reset_UNCONNECTED,
      status_vector(7 downto 0) => status_vector(7 downto 0),
      sync_status(3) => \^debug\(2),
      sync_status(2) => \^debug\(3),
      sync_status(1) => \^debug\(4),
      sync_status(0) => \^debug\(1),
      type_sel(1 downto 0) => B"00",
      usrclk => \^clk156_out\,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
xaui_0_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(7),
      I1 => mgt_rxdisperr_reg(7),
      O => mgt_codevalid(7)
    );
xaui_0_core_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(6),
      I1 => mgt_rxdisperr_reg(6),
      O => mgt_codevalid(6)
    );
xaui_0_core_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(5),
      I1 => mgt_rxdisperr_reg(5),
      O => mgt_codevalid(5)
    );
xaui_0_core_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(4),
      I1 => mgt_rxdisperr_reg(4),
      O => mgt_codevalid(4)
    );
xaui_0_core_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(3),
      I1 => mgt_rxdisperr_reg(3),
      O => mgt_codevalid(3)
    );
xaui_0_core_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(2),
      I1 => mgt_rxdisperr_reg(2),
      O => mgt_codevalid(2)
    );
xaui_0_core_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(1),
      I1 => mgt_rxdisperr_reg(1),
      O => mgt_codevalid(1)
    );
xaui_0_core_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mgt_rxnotintable_reg(0),
      I1 => mgt_rxdisperr_reg(0),
      O => mgt_codevalid(0)
    );
xaui_cl_clocking_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_clocking
     port map (
      CLK => \^clk156_out\,
      gt0_txoutclk_out => gt0_txoutclk_i
    );
xaui_cl_resets_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_cl_resets
     port map (
      CLK => \^clk156_out\,
      \out\ => reset156,
      reset => reset,
      uclk_mgt_rx_reset5 => uclk_mgt_rx_reset5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    dclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    clk156_out : out STD_LOGIC;
    clk156_lock : out STD_LOGIC;
    refclk : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xaui_tx_l0_p : out STD_LOGIC;
    xaui_tx_l0_n : out STD_LOGIC;
    xaui_tx_l1_p : out STD_LOGIC;
    xaui_tx_l1_n : out STD_LOGIC;
    xaui_tx_l2_p : out STD_LOGIC;
    xaui_tx_l2_n : out STD_LOGIC;
    xaui_tx_l3_p : out STD_LOGIC;
    xaui_tx_l3_n : out STD_LOGIC;
    xaui_rx_l0_p : in STD_LOGIC;
    xaui_rx_l0_n : in STD_LOGIC;
    xaui_rx_l1_p : in STD_LOGIC;
    xaui_rx_l1_n : in STD_LOGIC;
    xaui_rx_l2_p : in STD_LOGIC;
    xaui_rx_l2_n : in STD_LOGIC;
    xaui_rx_l3_p : in STD_LOGIC;
    xaui_rx_l3_n : in STD_LOGIC;
    signal_detect : in STD_LOGIC_VECTOR ( 3 downto 0 );
    debug : out STD_LOGIC_VECTOR ( 5 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt0_drp_busy : out STD_LOGIC;
    gt0_txpmareset_in : in STD_LOGIC;
    gt0_txpcsreset_in : in STD_LOGIC;
    gt0_txresetdone_out : out STD_LOGIC;
    gt0_rxpmareset_in : in STD_LOGIC;
    gt0_rxpcsreset_in : in STD_LOGIC;
    gt0_rxpmaresetdone_out : out STD_LOGIC;
    gt0_rxresetdone_out : out STD_LOGIC;
    gt0_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txphaligndone_out : out STD_LOGIC;
    gt0_txphinitdone_out : out STD_LOGIC;
    gt0_txdlysresetdone_out : out STD_LOGIC;
    gt_qplllock_out : out STD_LOGIC;
    gt0_eyescantrigger_in : in STD_LOGIC;
    gt0_eyescanreset_in : in STD_LOGIC;
    gt0_eyescandataerror_out : out STD_LOGIC;
    gt0_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_rxpolarity_in : in STD_LOGIC;
    gt0_txpolarity_in : in STD_LOGIC;
    gt0_rxlpmreset_in : in STD_LOGIC;
    gt0_rxlpmhfhold_in : in STD_LOGIC;
    gt0_rxlpmhfovrden_in : in STD_LOGIC;
    gt0_rxlpmlfhold_in : in STD_LOGIC;
    gt0_rxlpmlfovrden_in : in STD_LOGIC;
    gt0_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt0_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt0_txinhibit_in : in STD_LOGIC;
    gt0_rxprbscntreset_in : in STD_LOGIC;
    gt0_rxprbserr_out : out STD_LOGIC;
    gt0_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt0_txprbsforceerr_in : in STD_LOGIC;
    gt0_rxcdrhold_in : in STD_LOGIC;
    gt0_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt0_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxcommadet_out : out STD_LOGIC;
    gt1_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt1_drpen : in STD_LOGIC;
    gt1_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt1_drprdy : out STD_LOGIC;
    gt1_drpwe : in STD_LOGIC;
    gt1_drp_busy : out STD_LOGIC;
    gt1_txpmareset_in : in STD_LOGIC;
    gt1_txpcsreset_in : in STD_LOGIC;
    gt1_txresetdone_out : out STD_LOGIC;
    gt1_rxpmareset_in : in STD_LOGIC;
    gt1_rxpcsreset_in : in STD_LOGIC;
    gt1_rxpmaresetdone_out : out STD_LOGIC;
    gt1_rxresetdone_out : out STD_LOGIC;
    gt1_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txphaligndone_out : out STD_LOGIC;
    gt1_txphinitdone_out : out STD_LOGIC;
    gt1_txdlysresetdone_out : out STD_LOGIC;
    gt1_eyescantrigger_in : in STD_LOGIC;
    gt1_eyescanreset_in : in STD_LOGIC;
    gt1_eyescandataerror_out : out STD_LOGIC;
    gt1_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_rxpolarity_in : in STD_LOGIC;
    gt1_txpolarity_in : in STD_LOGIC;
    gt1_rxlpmreset_in : in STD_LOGIC;
    gt1_rxlpmhfhold_in : in STD_LOGIC;
    gt1_rxlpmhfovrden_in : in STD_LOGIC;
    gt1_rxlpmlfhold_in : in STD_LOGIC;
    gt1_rxlpmlfovrden_in : in STD_LOGIC;
    gt1_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt1_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt1_txinhibit_in : in STD_LOGIC;
    gt1_rxprbscntreset_in : in STD_LOGIC;
    gt1_rxprbserr_out : out STD_LOGIC;
    gt1_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt1_txprbsforceerr_in : in STD_LOGIC;
    gt1_rxcdrhold_in : in STD_LOGIC;
    gt1_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt1_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt1_rxcommadet_out : out STD_LOGIC;
    gt2_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt2_drpen : in STD_LOGIC;
    gt2_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt2_drprdy : out STD_LOGIC;
    gt2_drpwe : in STD_LOGIC;
    gt2_drp_busy : out STD_LOGIC;
    gt2_txpmareset_in : in STD_LOGIC;
    gt2_txpcsreset_in : in STD_LOGIC;
    gt2_txresetdone_out : out STD_LOGIC;
    gt2_rxpmareset_in : in STD_LOGIC;
    gt2_rxpcsreset_in : in STD_LOGIC;
    gt2_rxpmaresetdone_out : out STD_LOGIC;
    gt2_rxresetdone_out : out STD_LOGIC;
    gt2_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txphaligndone_out : out STD_LOGIC;
    gt2_txphinitdone_out : out STD_LOGIC;
    gt2_txdlysresetdone_out : out STD_LOGIC;
    gt2_eyescantrigger_in : in STD_LOGIC;
    gt2_eyescanreset_in : in STD_LOGIC;
    gt2_eyescandataerror_out : out STD_LOGIC;
    gt2_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_rxpolarity_in : in STD_LOGIC;
    gt2_txpolarity_in : in STD_LOGIC;
    gt2_rxlpmreset_in : in STD_LOGIC;
    gt2_rxlpmhfhold_in : in STD_LOGIC;
    gt2_rxlpmhfovrden_in : in STD_LOGIC;
    gt2_rxlpmlfhold_in : in STD_LOGIC;
    gt2_rxlpmlfovrden_in : in STD_LOGIC;
    gt2_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt2_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt2_txinhibit_in : in STD_LOGIC;
    gt2_rxprbscntreset_in : in STD_LOGIC;
    gt2_rxprbserr_out : out STD_LOGIC;
    gt2_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt2_txprbsforceerr_in : in STD_LOGIC;
    gt2_rxcdrhold_in : in STD_LOGIC;
    gt2_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt2_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt2_rxcommadet_out : out STD_LOGIC;
    gt3_drpaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt3_drpen : in STD_LOGIC;
    gt3_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt3_drprdy : out STD_LOGIC;
    gt3_drpwe : in STD_LOGIC;
    gt3_drp_busy : out STD_LOGIC;
    gt3_txpmareset_in : in STD_LOGIC;
    gt3_txpcsreset_in : in STD_LOGIC;
    gt3_txresetdone_out : out STD_LOGIC;
    gt3_rxpmareset_in : in STD_LOGIC;
    gt3_rxpcsreset_in : in STD_LOGIC;
    gt3_rxpmaresetdone_out : out STD_LOGIC;
    gt3_rxresetdone_out : out STD_LOGIC;
    gt3_rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txphaligndone_out : out STD_LOGIC;
    gt3_txphinitdone_out : out STD_LOGIC;
    gt3_txdlysresetdone_out : out STD_LOGIC;
    gt3_eyescantrigger_in : in STD_LOGIC;
    gt3_eyescanreset_in : in STD_LOGIC;
    gt3_eyescandataerror_out : out STD_LOGIC;
    gt3_rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_rxpolarity_in : in STD_LOGIC;
    gt3_txpolarity_in : in STD_LOGIC;
    gt3_rxlpmreset_in : in STD_LOGIC;
    gt3_rxlpmhfhold_in : in STD_LOGIC;
    gt3_rxlpmhfovrden_in : in STD_LOGIC;
    gt3_rxlpmlfhold_in : in STD_LOGIC;
    gt3_rxlpmlfovrden_in : in STD_LOGIC;
    gt3_txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt3_txdiffctrl_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt3_txinhibit_in : in STD_LOGIC;
    gt3_rxprbscntreset_in : in STD_LOGIC;
    gt3_rxprbserr_out : out STD_LOGIC;
    gt3_rxprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbssel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt3_txprbsforceerr_in : in STD_LOGIC;
    gt3_rxcdrhold_in : in STD_LOGIC;
    gt3_dmonitorout_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    gt3_rxdisperr_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxnotintable_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt3_rxcommadet_out : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 6 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "xaui_v12_3_6,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xaui_0_block
     port map (
      clk156_lock => clk156_lock,
      clk156_out => clk156_out,
      configuration_vector(6 downto 0) => configuration_vector(6 downto 0),
      dclk => dclk,
      debug(5 downto 0) => debug(5 downto 0),
      gt0_dmonitorout_out(14 downto 0) => gt0_dmonitorout_out(14 downto 0),
      gt0_drp_busy => gt0_drp_busy,
      gt0_drpaddr(8 downto 0) => gt0_drpaddr(8 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt0_eyescandataerror_out => gt0_eyescandataerror_out,
      gt0_eyescanreset_in => gt0_eyescanreset_in,
      gt0_eyescantrigger_in => gt0_eyescantrigger_in,
      gt0_loopback_in(2 downto 0) => gt0_loopback_in(2 downto 0),
      gt0_rxbufstatus_out(2 downto 0) => gt0_rxbufstatus_out(2 downto 0),
      gt0_rxcdrhold_in => gt0_rxcdrhold_in,
      gt0_rxcommadet_out => gt0_rxcommadet_out,
      gt0_rxdisperr_out(1 downto 0) => gt0_rxdisperr_out(1 downto 0),
      gt0_rxlpmhfhold_in => gt0_rxlpmhfhold_in,
      gt0_rxlpmhfovrden_in => gt0_rxlpmhfovrden_in,
      gt0_rxlpmlfhold_in => gt0_rxlpmlfhold_in,
      gt0_rxlpmlfovrden_in => gt0_rxlpmlfovrden_in,
      gt0_rxlpmreset_in => gt0_rxlpmreset_in,
      gt0_rxnotintable_out(1 downto 0) => gt0_rxnotintable_out(1 downto 0),
      gt0_rxpcsreset_in => gt0_rxpcsreset_in,
      gt0_rxpmareset_in => gt0_rxpmareset_in,
      gt0_rxpmaresetdone_out => gt0_rxpmaresetdone_out,
      gt0_rxpolarity_in => gt0_rxpolarity_in,
      gt0_rxprbscntreset_in => gt0_rxprbscntreset_in,
      gt0_rxprbserr_out => gt0_rxprbserr_out,
      gt0_rxprbssel_in(2 downto 0) => gt0_rxprbssel_in(2 downto 0),
      gt0_rxrate_in(2 downto 0) => gt0_rxrate_in(2 downto 0),
      gt0_rxresetdone_out => gt0_rxresetdone_out,
      gt0_txdiffctrl_in(3 downto 0) => gt0_txdiffctrl_in(3 downto 0),
      gt0_txdlysresetdone_out => gt0_txdlysresetdone_out,
      gt0_txinhibit_in => gt0_txinhibit_in,
      gt0_txpcsreset_in => gt0_txpcsreset_in,
      gt0_txphaligndone_out => gt0_txphaligndone_out,
      gt0_txphinitdone_out => gt0_txphinitdone_out,
      gt0_txpmareset_in => gt0_txpmareset_in,
      gt0_txpolarity_in => gt0_txpolarity_in,
      gt0_txpostcursor_in(4 downto 0) => gt0_txpostcursor_in(4 downto 0),
      gt0_txprbsforceerr_in => gt0_txprbsforceerr_in,
      gt0_txprbssel_in(2 downto 0) => gt0_txprbssel_in(2 downto 0),
      gt0_txprecursor_in(4 downto 0) => gt0_txprecursor_in(4 downto 0),
      gt0_txresetdone_out => gt0_txresetdone_out,
      gt1_dmonitorout_out(14 downto 0) => gt1_dmonitorout_out(14 downto 0),
      gt1_drp_busy => gt1_drp_busy,
      gt1_drpaddr(8 downto 0) => gt1_drpaddr(8 downto 0),
      gt1_drpdi(15 downto 0) => gt1_drpdi(15 downto 0),
      gt1_drpdo(15 downto 0) => gt1_drpdo(15 downto 0),
      gt1_drpen => gt1_drpen,
      gt1_drprdy => gt1_drprdy,
      gt1_drpwe => gt1_drpwe,
      gt1_eyescandataerror_out => gt1_eyescandataerror_out,
      gt1_eyescanreset_in => gt1_eyescanreset_in,
      gt1_eyescantrigger_in => gt1_eyescantrigger_in,
      gt1_loopback_in(2 downto 0) => gt1_loopback_in(2 downto 0),
      gt1_rxbufstatus_out(2 downto 0) => gt1_rxbufstatus_out(2 downto 0),
      gt1_rxcdrhold_in => gt1_rxcdrhold_in,
      gt1_rxcommadet_out => gt1_rxcommadet_out,
      gt1_rxdisperr_out(1 downto 0) => gt1_rxdisperr_out(1 downto 0),
      gt1_rxlpmhfhold_in => gt1_rxlpmhfhold_in,
      gt1_rxlpmhfovrden_in => gt1_rxlpmhfovrden_in,
      gt1_rxlpmlfhold_in => gt1_rxlpmlfhold_in,
      gt1_rxlpmlfovrden_in => gt1_rxlpmlfovrden_in,
      gt1_rxlpmreset_in => gt1_rxlpmreset_in,
      gt1_rxnotintable_out(1 downto 0) => gt1_rxnotintable_out(1 downto 0),
      gt1_rxpcsreset_in => gt1_rxpcsreset_in,
      gt1_rxpmareset_in => gt1_rxpmareset_in,
      gt1_rxpmaresetdone_out => gt1_rxpmaresetdone_out,
      gt1_rxpolarity_in => gt1_rxpolarity_in,
      gt1_rxprbscntreset_in => gt1_rxprbscntreset_in,
      gt1_rxprbserr_out => gt1_rxprbserr_out,
      gt1_rxprbssel_in(2 downto 0) => gt1_rxprbssel_in(2 downto 0),
      gt1_rxrate_in(2 downto 0) => gt1_rxrate_in(2 downto 0),
      gt1_rxresetdone_out => gt1_rxresetdone_out,
      gt1_txdiffctrl_in(3 downto 0) => gt1_txdiffctrl_in(3 downto 0),
      gt1_txdlysresetdone_out => gt1_txdlysresetdone_out,
      gt1_txinhibit_in => gt1_txinhibit_in,
      gt1_txpcsreset_in => gt1_txpcsreset_in,
      gt1_txphaligndone_out => gt1_txphaligndone_out,
      gt1_txphinitdone_out => gt1_txphinitdone_out,
      gt1_txpmareset_in => gt1_txpmareset_in,
      gt1_txpolarity_in => gt1_txpolarity_in,
      gt1_txpostcursor_in(4 downto 0) => gt1_txpostcursor_in(4 downto 0),
      gt1_txprbsforceerr_in => gt1_txprbsforceerr_in,
      gt1_txprbssel_in(2 downto 0) => gt1_txprbssel_in(2 downto 0),
      gt1_txprecursor_in(4 downto 0) => gt1_txprecursor_in(4 downto 0),
      gt1_txresetdone_out => gt1_txresetdone_out,
      gt2_dmonitorout_out(14 downto 0) => gt2_dmonitorout_out(14 downto 0),
      gt2_drp_busy => gt2_drp_busy,
      gt2_drpaddr(8 downto 0) => gt2_drpaddr(8 downto 0),
      gt2_drpdi(15 downto 0) => gt2_drpdi(15 downto 0),
      gt2_drpdo(15 downto 0) => gt2_drpdo(15 downto 0),
      gt2_drpen => gt2_drpen,
      gt2_drprdy => gt2_drprdy,
      gt2_drpwe => gt2_drpwe,
      gt2_eyescandataerror_out => gt2_eyescandataerror_out,
      gt2_eyescanreset_in => gt2_eyescanreset_in,
      gt2_eyescantrigger_in => gt2_eyescantrigger_in,
      gt2_loopback_in(2 downto 0) => gt2_loopback_in(2 downto 0),
      gt2_rxbufstatus_out(2 downto 0) => gt2_rxbufstatus_out(2 downto 0),
      gt2_rxcdrhold_in => gt2_rxcdrhold_in,
      gt2_rxcommadet_out => gt2_rxcommadet_out,
      gt2_rxdisperr_out(1 downto 0) => gt2_rxdisperr_out(1 downto 0),
      gt2_rxlpmhfhold_in => gt2_rxlpmhfhold_in,
      gt2_rxlpmhfovrden_in => gt2_rxlpmhfovrden_in,
      gt2_rxlpmlfhold_in => gt2_rxlpmlfhold_in,
      gt2_rxlpmlfovrden_in => gt2_rxlpmlfovrden_in,
      gt2_rxlpmreset_in => gt2_rxlpmreset_in,
      gt2_rxnotintable_out(1 downto 0) => gt2_rxnotintable_out(1 downto 0),
      gt2_rxpcsreset_in => gt2_rxpcsreset_in,
      gt2_rxpmareset_in => gt2_rxpmareset_in,
      gt2_rxpmaresetdone_out => gt2_rxpmaresetdone_out,
      gt2_rxpolarity_in => gt2_rxpolarity_in,
      gt2_rxprbscntreset_in => gt2_rxprbscntreset_in,
      gt2_rxprbserr_out => gt2_rxprbserr_out,
      gt2_rxprbssel_in(2 downto 0) => gt2_rxprbssel_in(2 downto 0),
      gt2_rxrate_in(2 downto 0) => gt2_rxrate_in(2 downto 0),
      gt2_rxresetdone_out => gt2_rxresetdone_out,
      gt2_txdiffctrl_in(3 downto 0) => gt2_txdiffctrl_in(3 downto 0),
      gt2_txdlysresetdone_out => gt2_txdlysresetdone_out,
      gt2_txinhibit_in => gt2_txinhibit_in,
      gt2_txpcsreset_in => gt2_txpcsreset_in,
      gt2_txphaligndone_out => gt2_txphaligndone_out,
      gt2_txphinitdone_out => gt2_txphinitdone_out,
      gt2_txpmareset_in => gt2_txpmareset_in,
      gt2_txpolarity_in => gt2_txpolarity_in,
      gt2_txpostcursor_in(4 downto 0) => gt2_txpostcursor_in(4 downto 0),
      gt2_txprbsforceerr_in => gt2_txprbsforceerr_in,
      gt2_txprbssel_in(2 downto 0) => gt2_txprbssel_in(2 downto 0),
      gt2_txprecursor_in(4 downto 0) => gt2_txprecursor_in(4 downto 0),
      gt2_txresetdone_out => gt2_txresetdone_out,
      gt3_dmonitorout_out(14 downto 0) => gt3_dmonitorout_out(14 downto 0),
      gt3_drp_busy => gt3_drp_busy,
      gt3_drpaddr(8 downto 0) => gt3_drpaddr(8 downto 0),
      gt3_drpdi(15 downto 0) => gt3_drpdi(15 downto 0),
      gt3_drpdo(15 downto 0) => gt3_drpdo(15 downto 0),
      gt3_drpen => gt3_drpen,
      gt3_drprdy => gt3_drprdy,
      gt3_drpwe => gt3_drpwe,
      gt3_eyescandataerror_out => gt3_eyescandataerror_out,
      gt3_eyescanreset_in => gt3_eyescanreset_in,
      gt3_eyescantrigger_in => gt3_eyescantrigger_in,
      gt3_loopback_in(2 downto 0) => gt3_loopback_in(2 downto 0),
      gt3_rxbufstatus_out(2 downto 0) => gt3_rxbufstatus_out(2 downto 0),
      gt3_rxcdrhold_in => gt3_rxcdrhold_in,
      gt3_rxcommadet_out => gt3_rxcommadet_out,
      gt3_rxdisperr_out(1 downto 0) => gt3_rxdisperr_out(1 downto 0),
      gt3_rxlpmhfhold_in => gt3_rxlpmhfhold_in,
      gt3_rxlpmhfovrden_in => gt3_rxlpmhfovrden_in,
      gt3_rxlpmlfhold_in => gt3_rxlpmlfhold_in,
      gt3_rxlpmlfovrden_in => gt3_rxlpmlfovrden_in,
      gt3_rxlpmreset_in => gt3_rxlpmreset_in,
      gt3_rxnotintable_out(1 downto 0) => gt3_rxnotintable_out(1 downto 0),
      gt3_rxpcsreset_in => gt3_rxpcsreset_in,
      gt3_rxpmareset_in => gt3_rxpmareset_in,
      gt3_rxpmaresetdone_out => gt3_rxpmaresetdone_out,
      gt3_rxpolarity_in => gt3_rxpolarity_in,
      gt3_rxprbscntreset_in => gt3_rxprbscntreset_in,
      gt3_rxprbserr_out => gt3_rxprbserr_out,
      gt3_rxprbssel_in(2 downto 0) => gt3_rxprbssel_in(2 downto 0),
      gt3_rxrate_in(2 downto 0) => gt3_rxrate_in(2 downto 0),
      gt3_rxresetdone_out => gt3_rxresetdone_out,
      gt3_txdiffctrl_in(3 downto 0) => gt3_txdiffctrl_in(3 downto 0),
      gt3_txdlysresetdone_out => gt3_txdlysresetdone_out,
      gt3_txinhibit_in => gt3_txinhibit_in,
      gt3_txpcsreset_in => gt3_txpcsreset_in,
      gt3_txphaligndone_out => gt3_txphaligndone_out,
      gt3_txphinitdone_out => gt3_txphinitdone_out,
      gt3_txpmareset_in => gt3_txpmareset_in,
      gt3_txpolarity_in => gt3_txpolarity_in,
      gt3_txpostcursor_in(4 downto 0) => gt3_txpostcursor_in(4 downto 0),
      gt3_txprbsforceerr_in => gt3_txprbsforceerr_in,
      gt3_txprbssel_in(2 downto 0) => gt3_txprbssel_in(2 downto 0),
      gt3_txprecursor_in(4 downto 0) => gt3_txprecursor_in(4 downto 0),
      gt3_txresetdone_out => gt3_txresetdone_out,
      gt_qplllock_out => gt_qplllock_out,
      refclk => refclk,
      reset => reset,
      signal_detect(3 downto 0) => signal_detect(3 downto 0),
      status_vector(7 downto 0) => status_vector(7 downto 0),
      xaui_rx_l0_n => xaui_rx_l0_n,
      xaui_rx_l0_p => xaui_rx_l0_p,
      xaui_rx_l1_n => xaui_rx_l1_n,
      xaui_rx_l1_p => xaui_rx_l1_p,
      xaui_rx_l2_n => xaui_rx_l2_n,
      xaui_rx_l2_p => xaui_rx_l2_p,
      xaui_rx_l3_n => xaui_rx_l3_n,
      xaui_rx_l3_p => xaui_rx_l3_p,
      xaui_tx_l0_n => xaui_tx_l0_n,
      xaui_tx_l0_p => xaui_tx_l0_p,
      xaui_tx_l1_n => xaui_tx_l1_n,
      xaui_tx_l1_p => xaui_tx_l1_p,
      xaui_tx_l2_n => xaui_tx_l2_n,
      xaui_tx_l2_p => xaui_tx_l2_p,
      xaui_tx_l3_n => xaui_tx_l3_n,
      xaui_tx_l3_p => xaui_tx_l3_p,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
