// Seed: 1580599174
module module_0 (
    id_1,
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge 1 & id_7 | id_6) id_5)
  else $display(1'b0);
  assign id_2 = id_5;
  wire id_8;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1
    , id_10,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply1 id_8
);
  assign id_3 = 1;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
