{
  "design": {
    "design_info": {
      "boundary_crc": "0xC002CF857E753A5",
      "device": "xc7a200tsbg484-1",
      "gen_directory": "../../../../weak_simulator.gen/sources_1/bd/mainDesign",
      "name": "mainDesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "fifo_generator_0": "",
      "core_wrapper_0": "",
      "uart_tx_0": "",
      "uart_rx_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RESET_N"
          },
          "CLK_DOMAIN": {
            "value": "mainDesign_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "SW_rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "RXD": {
        "direction": "I"
      },
      "TXD": {
        "direction": "O"
      }
    },
    "components": {
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "10",
        "xci_name": "mainDesign_fifo_generator_0_0",
        "xci_path": "ip\\mainDesign_fifo_generator_0_0\\mainDesign_fifo_generator_0_0.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "8"
          },
          "Input_Depth": {
            "value": "2048"
          },
          "Output_Data_Width": {
            "value": "8"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "core_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:core_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "mainDesign_core_wrapper_0_0",
        "xci_path": "ip\\mainDesign_core_wrapper_0_0\\mainDesign_core_wrapper_0_0.xci",
        "inst_hier_path": "core_wrapper_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "core_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "i_data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "i_rd_en": {
            "direction": "I"
          },
          "i_empty": {
            "direction": "I"
          },
          "o_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "o_empty": {
            "direction": "O"
          },
          "o_rd_en": {
            "direction": "O"
          }
        }
      },
      "uart_tx_0": {
        "vlnv": "xilinx.com:module_ref:uart_tx:1.0",
        "ip_revision": "1",
        "xci_name": "mainDesign_uart_tx_0_0",
        "xci_path": "ip\\mainDesign_uart_tx_0_0\\mainDesign_uart_tx_0_0.xci",
        "inst_hier_path": "uart_tx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_tx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "empty": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_en": {
            "direction": "O"
          },
          "TXD": {
            "direction": "O"
          }
        }
      },
      "uart_rx_0": {
        "vlnv": "xilinx.com:module_ref:uart_rx:1.0",
        "ip_revision": "1",
        "xci_name": "mainDesign_uart_rx_0_0",
        "xci_path": "ip\\mainDesign_uart_rx_0_0\\mainDesign_uart_rx_0_0.xci",
        "inst_hier_path": "uart_rx_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart_rx",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "RXD": {
            "direction": "I"
          },
          "data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wr_en": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "mainDesign_clk_wiz_0_0",
        "xci_path": "ip\\mainDesign_clk_wiz_0_0\\mainDesign_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "clk_wiz_0/clk_in1"
        ]
      },
      "RXD_1": {
        "ports": [
          "RXD",
          "uart_rx_0/RXD"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "fifo_generator_0/wr_clk",
          "fifo_generator_0/rd_clk",
          "uart_rx_0/clk",
          "uart_tx_0/clk",
          "core_wrapper_0/clk"
        ]
      },
      "core_wrapper_0_o_data": {
        "ports": [
          "core_wrapper_0/o_data",
          "uart_tx_0/data"
        ]
      },
      "core_wrapper_0_o_empty": {
        "ports": [
          "core_wrapper_0/o_empty",
          "uart_tx_0/empty"
        ]
      },
      "core_wrapper_0_o_rd_en": {
        "ports": [
          "core_wrapper_0/o_rd_en",
          "fifo_generator_0/rd_en"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "core_wrapper_0/i_data"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "core_wrapper_0/i_empty"
        ]
      },
      "rst_n_1": {
        "ports": [
          "SW_rst_n",
          "clk_wiz_0/resetn",
          "uart_rx_0/rst_n",
          "uart_tx_0/rst_n",
          "core_wrapper_0/rst_n"
        ]
      },
      "uart_rx_0_data": {
        "ports": [
          "uart_rx_0/data",
          "fifo_generator_0/din"
        ]
      },
      "uart_rx_0_wr_en": {
        "ports": [
          "uart_rx_0/wr_en",
          "fifo_generator_0/wr_en"
        ]
      },
      "uart_tx_0_TXD": {
        "ports": [
          "uart_tx_0/TXD",
          "TXD"
        ]
      },
      "uart_tx_0_rd_en": {
        "ports": [
          "uart_tx_0/rd_en",
          "core_wrapper_0/i_rd_en"
        ]
      }
    }
  }
}