// Seed: 2261223693
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8 = id_2;
endmodule
module module_0 (
    input tri1 id_0
    , id_11,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wire id_8,
    input wire id_9
);
  assign id_11 = id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  logic id_12[1 : module_1];
  ;
  wire id_13;
endmodule
