# riscv_ripes-simulator ğŸ–¥ï¸ğŸ”§

This repository contains **RISC-V assembly code simulations** developed and tested using the [Ripes Simulator](https://github.com/mortbopet/Ripes), a visual computer architecture simulator for educational purposes.

---

## ğŸš€ About RISC-V

RISC-V is an open standard **Reduced Instruction Set Computing (RISC)** instruction set architecture (ISA) that is free and extensible.
It is designed to be simple, modular, and efficient, making it ideal for teaching computer architecture as well as for commercial implementations.

---

## ğŸ› ï¸ What is Ripes Simulator?

Ripes is a user-friendly graphical simulator that allows users to:

- Visualize RISC-V pipelines  
- Simulate assembly programs step-by-step  
- Inspect registers, memory, and control signals  
- Experiment with computer architecture concepts interactively

You can try the online version of Ripes here:  
https://ripes.me/

---

## ğŸ“ Repository Structure

The repository is organized into 24 folders, each named to indicate the covered topic for easy navigation:
```
riscv-ripes-simulator
â”œâ”€â”€ 01_addition
â”œâ”€â”€ 02_subtraction
â”œâ”€â”€ 03_add_sub
â”œâ”€â”€ 04_hll_to_alp
â”œâ”€â”€ 05_imm_operand
â”œâ”€â”€ 06_initialising
â”œâ”€â”€ 07_32bit_load
â”œâ”€â”€ 08_32bit_neg_load
â”œâ”€â”€ 09_reading_mem
â”œâ”€â”€ 10_storing_mem
â”œâ”€â”€ 11_if_statement
â”œâ”€â”€ 12_if_else
â”œâ”€â”€ 13_case
â”œâ”€â”€ 14_while
â”œâ”€â”€ 15_do_while
â”œâ”€â”€ 16_for
â”œâ”€â”€ 17_array
â”œâ”€â”€ 18_lb_sb_ascii
â”œâ”€â”€ 19_func_call_return
â”œâ”€â”€ 20_reg_on_stack
â”œâ”€â”€ 21_scratch_reg_stack
â”œâ”€â”€ 22_opt_func_call
â”œâ”€â”€ 23_non_leaf_func
â”œâ”€â”€ 24_factorial
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
```


---

## ğŸ“š Topics Covered Examples

- **Register_initialization** ğŸ› ï¸  
  Instructions like `addi`, `lui`, setting registers with immediate values.

- **Memory_load_store** ğŸ’¾  
  Loading and storing data with `lw`, `sw`, `lb`, `sb`.

- **Control_flow_branching** ğŸ”€  
  Branch instructions `beq`, `bne`, jump instructions, if-else clauses.

- **Loops_iterations** ğŸ”„  
  Common loops in assembly: `for`, `while`, `do-while`.

- **Function_calls_stack** ğŸ“ğŸ—„ï¸  
  Stack frame creation, saving/restoring registers, calling conventions.

- **Arithmetic_logic** â•â–âœ–ï¸  
  Arithmetic and logical operations: `add`, `sub`, `mul`, shifts.

- **Character_array_manipulation** ğŸ”¤ğŸ§®  
  Byte-level manipulations, ASCII case conversions.

- **Recursive_algorithms** â™»ï¸  
  Recursive functions like factorial with stack usage.

... and more.

---

## ğŸ“– How to Use This Repo

- Navigate to folders corresponding to the topic of interest.  
- Inside each folder, find RISC-V assembly code along with markdown explanations.  
- Use the online or desktop Ripes simulator to load and run these codes.  
- Modify and experiment with the code snippets to deepen your understanding.

---



## ğŸ”— Useful Links

- [Ripes GitHub Repository](https://github.com/mortbopet/Ripes)  
- [Ripes Online Simulator](https://ripesonline.cs.brown.edu/)  
- **Reference Book:** *The RISC-V Reader: An Open Architecture Atlas* by Sarah Harris and David Harris


Happy learning and simulating RISC-V! ğŸš€
