drm/i915/icl: Add degamma and gamma lut size to gen11 caps

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-147.el8
commit-author Uma Shankar <uma.shankar@intel.com>
commit e6ed078d6ddd413751566a55e569106348725fdb
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-147.el8/e6ed078d.failed

Add the degamma and gamma lut sizes to gen11 capability
structure.

Note: Currently this doesn't account for the extended range gamma
entries and this will be addressed with new segmented gamma ABI
in a future patch.

v2: Reorder the patch as per Maarten's suggestion.

v3: Rebase

v4: Updated commit message with a note as per Matt's suggestion.

v5: No Change.

	Signed-off-by: Uma Shankar <uma.shankar@intel.com>
	Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
	Reviewed-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
	Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1549893025-21837-6-git-send-email-uma.shankar@intel.com
(cherry picked from commit e6ed078d6ddd413751566a55e569106348725fdb)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/gpu/drm/i915/i915_pci.c
diff --cc drivers/gpu/drm/i915/i915_pci.c
index 39ce6b3b4ae7,e1529a5a0af4..000000000000
--- a/drivers/gpu/drm/i915/i915_pci.c
+++ b/drivers/gpu/drm/i915/i915_pci.c
@@@ -592,10 -628,26 +592,15 @@@ static const struct intel_device_info i
  
  #define GEN11_FEATURES \
  	GEN10_FEATURES, \
 -	.pipe_offsets = { \
 -		[TRANSCODER_A] = PIPE_A_OFFSET, \
 -		[TRANSCODER_B] = PIPE_B_OFFSET, \
 -		[TRANSCODER_C] = PIPE_C_OFFSET, \
 -		[TRANSCODER_EDP] = PIPE_EDP_OFFSET, \
 -		[TRANSCODER_DSI_0] = PIPE_DSI0_OFFSET, \
 -		[TRANSCODER_DSI_1] = PIPE_DSI1_OFFSET, \
 -	}, \
 -	.trans_offsets = { \
 -		[TRANSCODER_A] = TRANSCODER_A_OFFSET, \
 -		[TRANSCODER_B] = TRANSCODER_B_OFFSET, \
 -		[TRANSCODER_C] = TRANSCODER_C_OFFSET, \
 -		[TRANSCODER_EDP] = TRANSCODER_EDP_OFFSET, \
 -		[TRANSCODER_DSI_0] = TRANSCODER_DSI0_OFFSET, \
 -		[TRANSCODER_DSI_1] = TRANSCODER_DSI1_OFFSET, \
 -	}, \
  	GEN(11), \
  	.ddb_size = 2048, \
++<<<<<<< HEAD
 +	.has_csr = 0, \
 +	.has_logical_ring_elsq = 1
++=======
+ 	.has_logical_ring_elsq = 1, \
+ 	.color = { .degamma_lut_size = 33, .gamma_lut_size = 1024 }
++>>>>>>> e6ed078d6ddd (drm/i915/icl: Add degamma and gamma lut size to gen11 caps)
  
  static const struct intel_device_info intel_icelake_11_info = {
  	GEN11_FEATURES,
* Unmerged path drivers/gpu/drm/i915/i915_pci.c
