Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_9 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_testbench_behav xil_defaultlib.top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:127]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:147]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:148]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:159]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v:160]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 4 for port 'wea' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:146]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:251]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:253]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 4 for port 'wea' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:281]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:284]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd2' [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:297]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:146]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v:272]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
