csr0	csr
csr1	csr
dma_en	dma_in_cnt
dma_en	dma_out_cnt
dma_en	dma_req_d
uc_bsel_set	uc_bsel
buf0_rl	buf0
buf0_rl	set_r
buf0_rl	dma_out_cnt
buf0_rl	dma_in_cnt
dma_ack_i	set_r
dma_ack_i	dma_out_cnt
dma_ack_i	dma_in_cnt
int	dout
int_upid_set	int_stat
dma_req_hold	dma_req_r
uc_dpd	csr
ep_out	dma_req_out_d
ep_out	dma_req_hold
ep_out	dma_req_out_hold
dma_ack	dma_req_r
dma_ack	dma_ack_wr1
buf0_orig	dma_req_in_hold
buf0_orig	buf0
buf0_orig	buf0_orig_m3
buf0_orig	dma_out_left
buf0_orig	dma_req_in_d
dma_in_cnt	dma_in_cnt
dma_in_cnt	dma_in_buf_sz1
dma_in_cnt	dma_req_in_d
dma_in_cnt	dma_req_in_hold2
out_to_small	int_stat
out_to_small	csr1
out_to_small	buf1
adr	dout
adr	we3
adr	we2
adr	we1
adr	we0
adr	int_re
dma_out_cnt	dma_out_cnt_is_zero
dma_out_cnt	dma_out_cnt
dma_out_cnt	dma_out_left
dma_out_cnt	dma_req_out_hold
ep_in	dma_req_in_hold
ep_in	dma_req_in_d
dma_req_d	r1
max_pl_sz	dma_out_buf_avail
max_pl_sz	dma_in_cnt
max_pl_sz	dma_out_cnt
max_pl_sz	dma_in_buf_sz1
set_r	dma_in_cnt
set_r	dma_out_cnt
dma_req_in_hold2	dma_req_hold
dma_out_cnt_is_zero	dma_req_out_d
dma_req_r	dma_req
int_crc16_set	int_stat
dma_req_in_d	dma_req_d
int_stat	int
int_stat	inta
int_stat	intb
dma_req_out_d	dma_req_d
int_re	int_stat
ep_match	ep_match_r
csr	dma_en
csr	dout
csr	ep_in
csr	max_pl_sz
csr	ep_out
csr	ep_match
we	we3
we	we2
we	we1
we	we0
ep_sel	ep_match
idin	buf1
idin	buf0
idin	uc_bsel
idin	uc_dpd
uc_dpd_set	uc_dpd
dma_req_in_hold	dma_req_hold
din	csr0
din	csr1
din	buf1
din	buf0
din	iena
din	ienb
din	buf0_orig
din	ots_stop
buf0_set	buf0
buf0_set	set_r
buf0_set	dma_out_cnt
buf0_set	dma_in_cnt
dma_req_out_hold	dma_req_hold
rst	csr0
rst	csr1
rst	r2
rst	buf1
rst	buf0
rst	dma_ack_wr1
rst	uc_bsel
rst	dma_req_r
rst	int_stat
rst	iena
rst	buf0_orig
rst	ots_stop
rst	ienb
rst	uc_dpd
dma_ack_clr1	dma_ack_wr1
int_buf0_set	int_stat
int_to_set	int_stat
dma_out_left	dma_out_buf_avail
int_buf1_set	int_stat
r4	dma_ack_clr1
r4	r1
r4	r2
r4	r5
r5	dma_ack_i
r5	r1
buf0_orig_m3	dma_req_in_hold2
r1	dma_req_r
r1	r2
r2	dma_req_r
r2	r1
buf1	dout
buf0	dout
uc_bsel	csr
we3	buf1
we2	buf0
we2	buf0_orig
we1	iena
we1	ienb
we0	csr0
we0	csr1
we0	ots_stop
buf1_set	buf1
ep_match_r	buf1
ep_match_r	buf0
ep_match_r	uc_bsel
ep_match_r	int_stat
ep_match_r	dma_in_cnt
ep_match_r	dma_out_cnt
ep_match_r	uc_dpd
iena	int
iena	inta
ienb	int
ienb	intb
int_seqerr_set	int_stat
dma_ack_wr1	r4
re	int_re
ots_stop	csr1
ots_stop	csr