{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669658684583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669658684591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 13:04:43 2022 " "Processing started: Mon Nov 28 13:04:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669658684591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669658684591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCOMP -c SCOMP " "Command: quartus_sta SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669658684591 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669658685376 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/IO_DECODER.vhd " "Source file: D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/IO_DECODER.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1669658689933 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/SCOMP_System.bdf " "Source file: D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/SCOMP_System.bdf has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1669658689933 ""} { "Info" "IFLOW_SR_FILE_ADDED" "D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/ALL_IN.vhd " "A new file was added to the project: D:/Users/Taran Agnihotri/Desktop/ECE2031/SCOMPProject/ALL_IN.vhd." {  } {  } 0 293033 "A new file was added to the project: %1!s!." 0 0 "Design Software" 0 -1 1669658689933 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Timing Analyzer" 0 -1 1669658689933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669658690287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658690345 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658690345 ""}
{ "Info" "ISTA_SDC_FOUND" "SCOMP.sdc " "Reading SDC File: 'SCOMP.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1669658690947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658690949 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669658690961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669658690961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669658690961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669658690961 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} " "create_generated_clock -source \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|cascadein\} -divide_by 3 -duty_cycle 50.00 -name \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\} \{inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1669658690961 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658690961 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658690961 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669658690963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_DACLR AUD_DACLR " "create_clock -period 1.000 -name AUD_DACLR AUD_DACLR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669658690963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE " "create_clock -period 1.000 -name SCOMP:inst\|IO_CYCLE SCOMP:inst\|IO_CYCLE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669658690963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz " "create_clock -period 1.000 -name clk_div:inst5\|clock_10Hz clk_div:inst5\|clock_10Hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669658690963 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk " "create_clock -period 1.000 -name oneshot_i2c:inst12\|i2c_master:inst\|data_clk oneshot_i2c:inst12\|i2c_master:inst\|data_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669658690963 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658690963 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658690970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658690970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658690970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658690970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669658690970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669658690974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658691000 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669658691002 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669658691017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669658691134 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669658691134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.156 " "Worst-case setup slack is -57.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.156           -1187.969 SCOMP:inst\|IO_CYCLE  " "  -57.156           -1187.969 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.674            -191.769 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -12.674            -191.769 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.697            -199.703 AUD_DACLR  " "   -9.697            -199.703 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.653            -148.518 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.653            -148.518 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.941            -126.053 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.941            -126.053 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.877            -218.993 AUD_BCLK  " "   -7.877            -218.993 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464             -58.019 clk_div:inst5\|clock_10Hz  " "   -3.464             -58.019 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.600 " "Worst-case hold slack is -0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600             -11.746 AUD_BCLK  " "   -0.600             -11.746 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 AUD_DACLR  " "    0.237               0.000 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.282               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.343               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 clk_div:inst5\|clock_10Hz  " "    0.413               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.640               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 SCOMP:inst\|IO_CYCLE  " "    0.951               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.355 " "Worst-case recovery slack is -9.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.355            -243.159 clk_div:inst5\|clock_10Hz  " "   -9.355            -243.159 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 clk_div:inst5\|clock_10Hz  " "    0.934               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -48.508 AUD_DACLR  " "   -2.174             -48.508 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.827             -65.692 SCOMP:inst\|IO_CYCLE  " "   -0.827             -65.692 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -23.028 AUD_BCLK  " "   -0.394             -23.028 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.581 clk_div:inst5\|clock_10Hz  " "   -0.394             -21.581 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.007 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -13.007 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 clock_50  " "    9.670               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.432               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.432               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.310               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.310               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691162 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669658691190 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658691811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658691811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658691811 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658691811 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669658691811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658691837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669658691879 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669658691879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -57.769 " "Worst-case setup slack is -57.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -57.769           -1184.340 SCOMP:inst\|IO_CYCLE  " "  -57.769           -1184.340 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.591            -173.321 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "  -11.591            -173.321 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.885            -151.339 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -9.885            -151.339 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.300            -190.384 AUD_DACLR  " "   -9.300            -190.384 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.396            -205.425 AUD_BCLK  " "   -7.396            -205.425 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.295            -116.069 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -7.295            -116.069 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.395             -59.691 clk_div:inst5\|clock_10Hz  " "   -3.395             -59.691 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.508 " "Worst-case hold slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508             -10.309 AUD_BCLK  " "   -0.508             -10.309 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 AUD_DACLR  " "    0.224               0.000 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.271               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.319               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk_div:inst5\|clock_10Hz  " "    0.396               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.663               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 SCOMP:inst\|IO_CYCLE  " "    0.683               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.418 " "Worst-case recovery slack is -9.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.418            -244.791 clk_div:inst5\|clock_10Hz  " "   -9.418            -244.791 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.944 " "Worst-case removal slack is 0.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 clk_div:inst5\|clock_10Hz  " "    0.944               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -48.404 AUD_DACLR  " "   -2.174             -48.404 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.787             -64.461 SCOMP:inst\|IO_CYCLE  " "   -0.787             -64.461 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.419 AUD_BCLK  " "   -0.394             -24.419 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.075 clk_div:inst5\|clock_10Hz  " "   -0.394             -21.075 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.836 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -0.394             -12.836 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 clock_50  " "    9.673               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.404               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.404               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.262               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.262               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658691906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658691906 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669658691929 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692009 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692009 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669658692009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658692034 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669658692048 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669658692048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.408 " "Worst-case setup slack is -32.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.408            -706.465 SCOMP:inst\|IO_CYCLE  " "  -32.408            -706.465 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.167            -135.029 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -9.167            -135.029 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.723            -133.406 AUD_DACLR  " "   -6.723            -133.406 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.531             -98.258 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.531             -98.258 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.397             -97.253 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -6.397             -97.253 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.907            -161.884 AUD_BCLK  " "   -5.907            -161.884 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.805             -21.645 clk_div:inst5\|clock_10Hz  " "   -1.805             -21.645 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.214 " "Worst-case hold slack is -0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214              -2.715 AUD_BCLK  " "   -0.214              -2.715 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 AUD_DACLR  " "    0.133               0.000 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk_div:inst5\|clock_10Hz  " "    0.161               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.165               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "    0.182               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.369               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 SCOMP:inst\|IO_CYCLE  " "    0.522               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.310 " "Worst-case recovery slack is -5.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.310            -138.040 clk_div:inst5\|clock_10Hz  " "   -5.310            -138.040 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.304 " "Worst-case removal slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk_div:inst5\|clock_10Hz  " "    0.304               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.752 AUD_DACLR  " "   -2.174             -52.752 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572             -27.072 AUD_BCLK  " "   -0.572             -27.072 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -26.524 SCOMP:inst\|IO_CYCLE  " "   -0.542             -26.524 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -0.549 clk_div:inst5\|clock_10Hz  " "   -0.105              -0.549 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.122               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 clock_50  " "    9.336               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.547               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.547               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.558               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.558               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692082 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669658692106 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692184 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1669658692184 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1669658692184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669658692210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669658692224 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669658692224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.233 " "Worst-case setup slack is -30.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.233            -649.107 SCOMP:inst\|IO_CYCLE  " "  -30.233            -649.107 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.376            -107.626 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -7.376            -107.626 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.552             -97.844 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "   -6.552             -97.844 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.636            -110.057 AUD_DACLR  " "   -5.636            -110.057 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.260             -80.053 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -5.260             -80.053 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.873            -133.043 AUD_BCLK  " "   -4.873            -133.043 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.595             -19.281 clk_div:inst5\|clock_10Hz  " "   -1.595             -19.281 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.240 " "Worst-case hold slack is -0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.240              -4.103 AUD_BCLK  " "   -0.240              -4.103 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154              -0.306 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " "   -0.154              -0.306 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 AUD_DACLR  " "    0.126               0.000 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clk_div:inst5\|clock_10Hz  " "    0.141               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.156               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.339               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 SCOMP:inst\|IO_CYCLE  " "    0.412               0.000 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692247 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.081 " "Worst-case recovery slack is -5.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.081            -132.086 clk_div:inst5\|clock_10Hz  " "   -5.081            -132.086 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.273 " "Worst-case removal slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk_div:inst5\|clock_10Hz  " "    0.273               0.000 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -54.995 AUD_DACLR  " "   -2.174             -54.995 AUD_DACLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.624             -30.383 AUD_BCLK  " "   -0.624             -30.383 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399             -16.634 SCOMP:inst\|IO_CYCLE  " "   -0.399             -16.634 SCOMP:inst\|IO_CYCLE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042              -0.162 clk_div:inst5\|clock_10Hz  " "   -0.042              -0.162 clk_div:inst5\|clock_10Hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk  " "    0.131               0.000 oneshot_i2c:inst12\|i2c_master:inst\|data_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 clock_50  " "    9.286               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.550               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   40.550               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout  " "  416.666               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|cascadeout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.548               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk  " " 1249.548               0.000 inst1\|pll_main_inst\|altera_pll_i\|cyclonev_pll\|counter\[2\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669658692256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669658692256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669658694198 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669658694198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669658694258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 13:04:54 2022 " "Processing ended: Mon Nov 28 13:04:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669658694258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669658694258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669658694258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669658694258 ""}
