7_lbeg
7_filcret_20220807094513
7_fmtver_Evg
7_dsrcprg_HDMTG2_evg5040406_309020009999_C:\Intel\hdmt\hdmtOS_3.9.2.0_Release
7_comnt_ULT_DB_REQD
6_lbeg
6_comnt_envfile_~OASIS_TPL_DIR\EnvironmentFile.env
6_lotid_SNRWW19REDVC
6_packg_N2
6_prdct_8TXLCVCB
6_engid_FX
6_sspec_----
6_fabid_-
6_prgnm_SNRSVXXA0HXXA00SXXX
6_testertype_HDMX
6_comnt_DFF_OPTYPE_PBIC_DAB
6_comnt_DFF_WRITE_OPTYPE_PBIC_DAB
6_comnt_DFF_READ_OPTYPE_PBIC_DAB
6_ssid_U1
6_sscat_SUBDEVICE
6_ssprdct_DRS
6_ssdesc_CPU
6_ssid_U2
6_sscat_SUBDEVICE
6_ssprdct_DRS
6_ssdesc_CS
5_lbeg
5_flstpid_CLASS
5_lcode_6261
4_lbeg
4_sysid_
4_oprtr_
4_ownremail_paddington.train.sctp@intel.com
4_facid_
4_tempr_105
4_ldbid_
4_hndid_
4_smrynam_1A1
4_spbicrqd
4_begindt_20220807094513
4_tsattrs_FRV_SPEC,SNR_A0_18_MIM93_01
4_tsattrs_DFF_MTL_Revision,GrandRidge_GRR_DFF_CLASS_MTL_MAHAMADN_01_19_22_21_40_55_PST_WIP
4_tsattrs_flex_bom_recipe,FFFFFFF40000
4_tsattrs_flex_bom_hri,SNR24SDOET12
4_tsattrs_tplpath,I:\engineering\dev\team_userver_analog\wyap\MIO_DDR_TP9\BaseTestPlan.tpl
4_tsattrs_stplpath,I:\engineering\dev\team_userver_analog\wyap\MIO_DDR_TP9\SubTestPlan_CLASS_GRR.stpl
4_tsattrs_socpath,I:\engineering\dev\team_userver_analog\wyap\MIO_DDR_TP9\GRR_CLASS_X1.soc
4_tsattrs_envpath,I:\engineering\dev\team_userver_analog\wyap\MIO_DDR_TP9\EnvironmentFile.env
4_tsattrs_TSS_PreLoadDelta,0
4_tsattrs_TSS_CfgLoadDelta,186
4_tsattrs_TSS_FinalLoadDelta,0
4_tsattrs_TSS_FinalLoadEpoch,0
4_tsattrs_FlowInitExecTimeSiteC,0.00
4_tsattrs_GROUPTESTITERATION,-999
4_tsattrs_PROCESS_STEP_SEQUENCE,CLASSHOT|CLASSCOLD
4_tsattrs_CURRENT_PROCESS_STEP,CLASSHOT
4_tsattrs_CURRENT_PROCESS_TYPE,CLASSHOT
4_tsattrs_BLL_Rev,Rev_07
4_tsattrs_CPUSkipBins,EMPTY
4_tsattrs_EDRAMSkipBins,EMPTY
4_tsattrs_FaCTMode,EMPTY
4_tsattrs_ITD_FILE_REVISION,EMPTY
4_tsattrs_LRFData01,EMPTY
4_tsattrs_LRFData02,EMPTY
4_tsattrs_LRFData03,EMPTY
4_tsattrs_LRFData04,EMPTY
4_tsattrs_LRFData05,EMPTY
4_tsattrs_LRFData06,EMPTY
4_tsattrs_LRFData07,EMPTY
4_tsattrs_LRFData08,EMPTY
4_tsattrs_LRFData09,EMPTY
4_tsattrs_LRFData10,EMPTY
4_tsattrs_LRFData11,EMPTY
4_tsattrs_LRFData12,EMPTY
4_tsattrs_LRFData13,EMPTY
4_tsattrs_LRFData14,EMPTY
4_tsattrs_LRFData15,EMPTY
4_tsattrs_LRFData16,EMPTY
4_tsattrs_LRFData17,EMPTY
4_tsattrs_LRFData18,EMPTY
4_tsattrs_LRFData19,EMPTY
4_tsattrs_LRFData20,EMPTY
4_tsattrs_LRFData21,EMPTY
4_tsattrs_LRFData22,EMPTY
4_tsattrs_LRFData23,EMPTY
4_tsattrs_LRFData24,EMPTY
4_tsattrs_LRFData25,EMPTY
4_tsattrs_LRFData26,EMPTY
4_tsattrs_LRFData27,EMPTY
4_tsattrs_LRFData28,EMPTY
4_tsattrs_LRFData29,EMPTY
4_tsattrs_LRFData30,EMPTY
4_tsattrs_LRFData31,EMPTY
4_tsattrs_LRFData32,EMPTY
4_tsattrs_LRFData33,EMPTY
4_tsattrs_PCHSkipBins,EMPTY
4_tsattrs_RETEST_BINS,97
4_tsattrs_UPS1,EMPTY
4_tsattrs_UPS2,EMPTY
4_tsattrs_UPS3,EMPTY
4_tsattrs_UPS4,EMPTY
4_tsattrs_UPS5,EMPTY
4_tsattrs_UPS_ProductVersion,EMPTY
4_tsattrs_UPS_SCVars_SC_LOCN,EMPTY
4_tsattrs_UPS_SCVars_SC_SSPEC,EMPTY
4_tsattrs_UPS_SCVars_TP_FLEXBOMRECIPE,000000000000
4_tsattrs_UPS_Version,S30
4_tsattrs_UPS__UserVars_PRIMARY_OPTYPE,PBIC_DAB
4_tsattrs_VP_FILE_REVISION,EMPTY
4_tsattrs_LocationGroupFile,./LocationsSets.txt
4_tsattrs_tracesig_1,I:\engtools\TRACE\TMMDATA\SNRWW19REDVC_1A_20220807094513.1.log.signal
4_tsattrs_tracelog_1,I:\engtools\TRACE\TMMDATA\SNRWW19REDVC_1A_20220807094513.1.log
3_lbeg
3_lsep
3_prtnm_1
3_dvtststdt_20220807094515
3_socket_11
3_tstordnum_-99
3_tiuid_Unknown
3_eqpprtid_Unknown
3_siteid_Unknown
3_prttesterid_Unknown
3_tiuprscdid_Unknown
2_lbeg
2_lsep
2_visualid_0000
2_lsep
2_tname_chuckid
2_mrslt_99
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_1
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_1
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_1
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_1
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_35_0_0_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_1
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_1
0_strgval_0_0_0_2_35_63_1_57
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_1
0_strgval_0_113_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_1
0_strgval_0_110_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_1
0_strgval_128_120_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_1
0_strgval_128_136_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_1
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_1
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_1
0_strgval_11_6_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_1
0_strgval_9_11_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_1
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_1
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_1
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_1
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_1
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_1
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_1
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_1
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_1
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_1
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_1
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_1
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_1
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_1
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_1
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_1
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_1
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_1
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_1
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_1
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_1
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_1
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_1
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_1
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_1
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_1
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_1
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_1
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_1
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_1
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_1
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_1
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_1
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_1
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_1
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_1
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_1
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_1
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_1
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_1
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_1
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_1
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_1
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_1
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_1
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_1
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_1
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_1
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_1
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_1
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_2
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_2
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_2
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_2
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_35_0_0_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_2
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_2
0_strgval_0_0_0_2_35_63_1_57
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_2
0_strgval_0_113_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_2
0_strgval_0_110_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_2
0_strgval_128_120_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_2
0_strgval_128_136_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_2
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_2
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_2
0_strgval_11_6_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_2
0_strgval_9_11_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_2
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_2
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_2
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_2
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_2
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_2
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_2
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_2
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_2
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_2
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_2
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_2
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_2
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_2
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_2
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_2
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_2
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_2
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_2
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_2
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_2
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_2
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_2
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_2
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_2
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_2
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_2
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_2
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_2
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_2
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_2
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_2
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_2
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_2
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_2
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_2
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_2
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_2
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_2
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_2
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_2
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_2
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_2
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_2
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_2
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_2
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_2
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_2
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_2
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_2
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_PMA_MCMISCSSAUG_CR_PMASTATUS_CH0_3
0_strgval_0_1_0_1_1_1_0_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MCMISCSSAUG_CR_PHYPMSTATUS_CH0_3
0_strgval_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_MISCS_CR_PM_STATUS_CH0_3
0_strgval_0_2_12_0_1_1_1_1_0_8_0_1_1_1_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_READ_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH4CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_MDLLCTL0_CH5CCC_READ_CH0_3
0_strgval_0_0_0_0_0_1_255_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_MISCCOMPCODES_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_35_0_0_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_VCDLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_1_0_31_0_3_391_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_DLLCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_248_0_2_63_7_3_1_2_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DCCCTL4_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_47_0_0_0_0_128_128_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_LDOCTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_128_179_35_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_COMPDLLWL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_1_0_0_0_1_8_6_359_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_17_0_1_34_42
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_96_64_96_147
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCOMPCTL3_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_64_127_255
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_1_0_0_3_3_1_0_0_0_0_0_0_0_0_0_0_0_8_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_PNCCOMP_CTRL1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_0_0_1_0_0_0_0_1_1_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_EXTCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_1_0_0_0_0_0_0_0_0_0_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMP_RELCOMP_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_1_1_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_RCOMPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_SCOMPCTL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_56_56_6_6
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_TXCONTROL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_3_3_5_1_128_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VSSHICOMP_CTRL0_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_3_16_0_1_0_0_1_0_0_1_0_0_0_1_1_0_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DLLCOMP_SWCAPCTRL_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_3_3_1_0_3_3_1_204_0_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMP1_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_127_0_0_48
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRDATACOMPVTT_ALL_CH0_3
0_strgval_1_3_1_3_1_10_1_10
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_VCCDLLCOMPDATACCC_0_0_0_MCHBAR_ALL_CH0_3
0_strgval_0_0_0_2_35_63_1_57
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH4CCC_CH0_3
0_strgval_0_113_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_CLKALIGNSTATUS_CH5CCC_CH0_3
0_strgval_0_110_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH4CCC_CH0_3
0_strgval_128_120_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL6_CH5CCC_CH0_3
0_strgval_128_136_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH4CCC_CH0_3
0_strgval_128_128_120_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL7_CH5CCC_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH4CCC_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL8_CH5CCC_CH0_3
0_strgval_144_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH4CCC_CH0_3
0_strgval_11_6_0_0_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_TXPBDOFFSET_CH5CCC_CH0_3
0_strgval_9_11_0_0_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH4CCC_CH0_3
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL9_CH5CCC_CH0_3
0_strgval_127_1_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH4CCC_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL11_CH5CCC_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH4CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DCCCTL20_CH5CCC_CH0_3
0_strgval_128_128_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH0_CH0_3
0_strgval_128_128_135_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA4CH1_CH0_3
0_strgval_128_128_128_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH0_CH0_3
0_strgval_128_120_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA5CH1_CH0_3
0_strgval_128_128_144_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL5_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH0_CH0_3
0_strgval_128_128_104_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH0_CH0_3
0_strgval_120_104_120_112
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA5CH1_CH0_3
0_strgval_128_128_128_136
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL6_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH0_CH0_3
0_strgval_128_128_122_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL7_DATA6CH0_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH0_CH0_3
0_strgval_136_122_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH0_CH0_3
0_strgval_120_113_112_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA5CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL8_DATA6CH0_CH0_3
0_strgval_128_120_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH0_CH0_3
0_strgval_128_128_120_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA4CH1_CH0_3
0_strgval_128_128_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH0_CH0_3
0_strgval_128_128_120_104
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA5CH1_CH0_3
0_strgval_128_128_136_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DCCCTL9_DATA6CH0_CH0_3
0_strgval_128_128_128_120
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_0_1_63_1_1_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_0_1_63_1_0_2_0_0_1_0_0_32_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH0_CH0_3
0_strgval_1_0_32_204_1_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA4CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH0_CH0_3
0_strgval_1_0_32_204_4_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA5CH1_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL2_DATA6CH0_CH0_3
0_strgval_1_0_32_204_8_16_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA4CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA5CH1_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_MDLLCTL3_DATA6CH0_CH0_3
0_strgval_0_0_64_1_14_8_5_0_0_4
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH0_CH0_3
0_strgval_0_123_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA4CH1_CH0_3
0_strgval_0_126_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH0_CH0_3
0_strgval_0_127_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA5CH1_CH0_3
0_strgval_0_125_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_CLKALIGNSTATUS_DATA6CH0_CH0_3
0_strgval_0_124_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH0_CH0_3
0_strgval_7_8_8_6_2_1_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA4CH1_CH0_3
0_strgval_5_3_9_4_5_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH0_CH0_3
0_strgval_7_12_3_18_2_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA5CH1_CH0_3
0_strgval_7_3_7_2_3_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET0_DATA6CH0_CH0_3
0_strgval_4_1_4_14_3_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH0_CH0_3
0_strgval_2_11_1_11_0_0_0_0_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA4CH1_CH0_3
0_strgval_4_9_5_6_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH0_CH0_3
0_strgval_0_0_0_18_0_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA5CH1_CH0_3
0_strgval_1_3_2_10_0_0_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_TXPBDOFFSET1_DATA6CH0_CH0_3
0_strgval_5_2_4_10_0_0_1_1_1_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRIOLVR_CR_AFE_CTRL1_NEW_ALL_CH0_3
0_strgval_0_0_0_0_255_15_15
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA4CH1_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA5CH1_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL1_DATA6CH0_CH0_3
0_strgval_0_32_32_128_128
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA4CH1_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA5CH1_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL2_DATA6CH0_CH0_3
0_strgval_30_14_32_32_32
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA4CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA5CH1_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL0_DATA6CH0_CH0_3
0_strgval_1_0_1_0_1_0_0_0_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA4CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA5CH1_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_SDLCTL1_DATA6CH0_CH0_3
0_strgval_1_22_1_0_0_1_0_7_3_1_3
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCLKCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_0_28_47_33_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCMDCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_32_45_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH4CCC_CH0_3
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCOMP_CR_DDRCRCTLCOMP_0_0_0_MCHBAR_CH5CCC_CH0_3
0_strgval_32_28_47_34_46
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_COMP2_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_1_1_0_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH4CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRCCC_CR_DDRCRCCCVOLTAGEUSED_CH5CCC_CH0_3
0_strgval_0_0_0_0_0_0_0_0_0_1_0_0_1_0_1_1_1_1_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA4CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA5CH1_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_AFEMISC_DATA6CH0_CH0_3
0_strgval_0_1_0_1_15_3_6_0_0_0_0_1_208_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA4CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA5CH1_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_COMPCTL0_DATA6CH0_CH0_3
0_strgval_0_32_32_32_32_1
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA4CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA5CH1_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DDRCRCMDBUSTRAIN_0_0_0_MCHBAR_DATA6CH0_CH0_3
0_strgval_0_3_1_3_0_737_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA4CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA5CH1_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQSTXRXCTL_DATA6CH0_CH0_3
0_strgval_1_0_0_12_2_3_0_0_0_1_1_1_0_31_31_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA4CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA5CH1_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0
0_tname_MIO_DDR::PHY_DDR5_CMEMDECODE_K_ENDFC_X_X_VNOM_X_REGDUMP_DDRDATA_CR_DQTXCTL0_DATA6CH0_CH0_3
0_strgval_0_0_0_0_1_2_1_1_1_0_0_1_0_0_1_0_1_0_1_0_0

