
---------- Begin Simulation Statistics ----------
final_tick                               1259749009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61937                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702216                       # Number of bytes of host memory used
host_op_rate                                    62118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23194.61                       # Real time elapsed on the host
host_tick_rate                               54312134                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436602302                       # Number of instructions simulated
sim_ops                                    1440806058                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.259749                       # Number of seconds simulated
sim_ticks                                1259749009000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.873442                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              181390963                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206422964                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         18711606                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        280633554                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22313213                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23839136                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1525923                       # Number of indirect misses.
system.cpu0.branchPred.lookups              354504751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187827                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100285                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         11481803                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545884                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39463419                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309762                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       80772172                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550793                       # Number of instructions committed
system.cpu0.commit.committedOps            1318654369                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2335872320                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.564523                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.334179                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1698752915     72.72%     72.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    373347734     15.98%     88.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    107815239      4.62%     93.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     77371998      3.31%     96.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22761456      0.97%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9078084      0.39%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5553758      0.24%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1727717      0.07%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39463419      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2335872320                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143410                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922521                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171236                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063284     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271513     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184158     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318654369                       # Class of committed instruction
system.cpu0.commit.refs                     558455695                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550793                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318654369                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.911331                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.911331                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            447163569                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7233969                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179850590                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1436093807                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               905730497                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                983763143                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              11491288                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15039914                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6222214                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  354504751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                239231404                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1437827109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4181982                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1469970621                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          120                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               37442222                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140880                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         897822248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203704176                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.584165                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2354370711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.625822                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.912460                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1322828954     56.19%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               762880040     32.40%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142535527      6.05%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               101518658      4.31%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13512112      0.57%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6017054      0.26%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  874958      0.04%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101300      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2102108      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2354370711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      161993320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11581268                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               339459802                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548330                       # Inst execution rate
system.cpu0.iew.exec_refs                   594902557                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 159628397                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              365856933                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            439211428                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2717176                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9558189                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           161358493                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1399335819                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            435274160                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4572524                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1379798533                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1644034                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9976859                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              11491288                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14259868                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       198523                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        25927199                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        50845                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8550                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4728533                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34040191                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8074034                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8550                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1159028                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10422240                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                637273077                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369242256                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.832561                       # average fanout of values written-back
system.cpu0.iew.wb_producers                530568811                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.544135                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1369341212                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1695187520                       # number of integer regfile reads
system.cpu0.int_regfile_writes              880041666                       # number of integer regfile writes
system.cpu0.ipc                              0.523196                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523196                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            769593487     55.59%     55.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11847063      0.86%     56.75% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100424      0.15%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           438964376     31.71%     88.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          157660033     11.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1384371059                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 97                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3708642                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002679                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1174322     31.66%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     31.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1989063     53.63%     85.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               545254     14.70%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1383874022                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5127014571                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1369242209                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1480025310                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1391243245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1384371059                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            8092574                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80681443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           193199                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1782812                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30772293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2354370711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.588000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.851841                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1381877325     58.69%     58.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          670663610     28.49%     87.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          220382234      9.36%     96.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64201890      2.73%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11182704      0.47%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2373767      0.10%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2335385      0.10%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1105018      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             248778      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2354370711                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.550147                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23210582                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1986206                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           439211428                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          161358493                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2516364031                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3134214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              391930460                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197589                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11327045                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               921399136                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18483821                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22992                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1747874428                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1423264838                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          923048129                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                972737178                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              26086341                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              11491288                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56650686                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                77850529                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1747874388                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        161963                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5857                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28616661                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5854                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3695811275                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2817380247                       # The number of ROB writes
system.cpu0.timesIdled                       25254328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.700274                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20630945                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23795709                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2776398                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30653316                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1071373                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1091605                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           20232                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35205468                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47947                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1973770                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116605                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3827433                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300676                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15755740                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120051509                       # Number of instructions committed
system.cpu1.commit.committedOps             122151689                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    466753814                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.261705                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.020558                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    416690071     89.27%     89.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25347989      5.43%     94.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8033688      1.72%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7529049      1.61%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2039507      0.44%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       730427      0.16%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2170000      0.46%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       385650      0.08%     99.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3827433      0.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    466753814                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797623                       # Number of function calls committed.
system.cpu1.commit.int_insts                116589049                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173757                       # Number of loads committed
system.cpu1.commit.membars                    4200118                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200118      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76658467     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273758     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019202      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122151689                       # Class of committed instruction
system.cpu1.commit.refs                      41292972                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120051509                       # Number of Instructions Simulated
system.cpu1.committedOps                    122151689                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.929476                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.929476                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            376078591                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               805508                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19616742                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145332270                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21987288                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64886711                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1975125                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1336569                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5089739                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35205468                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20692037                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    444618787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               405909                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150269801                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5555506                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074629                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22620913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21702318                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318544                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         470017454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.324181                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.767739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               374071580     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62179355     13.23%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16770671      3.57%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13111113      2.79%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2615926      0.56%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  760192      0.16%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  508505      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     103      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           470017454                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1722019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2043564                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30444569                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282113                       # Inst execution rate
system.cpu1.iew.exec_refs                    45440889                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11527776                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314602110                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34300111                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100652                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2348971                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11991167                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137872072                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33913113                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1878963                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133083657                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1634537                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6209716                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1975125                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10703936                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       106999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          886563                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        45130                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1818                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14661                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4126354                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       871952                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1818                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       529228                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1514336                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78123652                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131444945                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.835403                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65264697                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278639                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131505891                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168803200                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88446603                       # number of integer regfile writes
system.cpu1.ipc                              0.254487                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.254487                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200224      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84828650     62.85%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36408860     26.98%     92.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9524738      7.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134962620                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2949629                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021855                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 597263     20.25%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1856265     62.93%     83.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               496098     16.82%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133712010                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         743094958                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131444933                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153593810                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131571214                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134962620                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300858                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15720382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           202662                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           182                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6701433                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    470017454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287144                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776849                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          389466744     82.86%     82.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48463974     10.31%     93.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20080903      4.27%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5776012      1.23%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3972432      0.85%     99.52% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             997426      0.21%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             859470      0.18%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             228818      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             171675      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      470017454                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286096                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13503490                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1273241                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34300111                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11991167                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       471739473                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2047753388                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              339707894                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81680180                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13636589                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                25289999                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4371865                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44476                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181570304                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142840560                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96123998                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65151857                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              18915436                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1975125                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             37864330                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14443818                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181570292                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28249                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               659                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30487913                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           659                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   600833537                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279086440                       # The number of ROB writes
system.cpu1.timesIdled                          35756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6456110                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1385738                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8673182                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5912                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1762289                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8714566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17324967                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       467863                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       147681                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64725060                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5646240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    129449812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5793921                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5622984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3766522                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4843778                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3090798                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3090784                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5622984                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           258                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26038719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26038719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    798738560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               798738560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8714651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8714651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8714651                       # Request fanout histogram
system.membus.respLayer1.occupancy        45911136709                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34472637571                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       391777250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   468598494.836198                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       588500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    944917000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1258181900000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1567109000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203315964                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203315964                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203315964                       # number of overall hits
system.cpu0.icache.overall_hits::total      203315964                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     35915440                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      35915440                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     35915440                       # number of overall misses
system.cpu0.icache.overall_misses::total     35915440                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 471696758497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 471696758497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 471696758497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 471696758497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    239231404                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    239231404                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    239231404                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    239231404                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150128                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150128                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150128                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150128                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13133.536955                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13133.536955                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13133.536955                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13133.536955                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1555                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.395833                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     32773244                       # number of writebacks
system.cpu0.icache.writebacks::total         32773244                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3142163                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3142163                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3142163                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3142163                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     32773277                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     32773277                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     32773277                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     32773277                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 410255703498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 410255703498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 410255703498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 410255703498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.136994                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.136994                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.136994                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.136994                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12517.994569                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12517.994569                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12517.994569                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12517.994569                       # average overall mshr miss latency
system.cpu0.icache.replacements              32773244                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203315964                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203315964                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     35915440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     35915440                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 471696758497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 471696758497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    239231404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    239231404                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150128                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13133.536955                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13133.536955                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3142163                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3142163                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     32773277                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     32773277                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 410255703498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 410255703498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.136994                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.136994                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12517.994569                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12517.994569                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999954                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          236089029                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         32773244                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.203713                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999954                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        511236084                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       511236084                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    510071926                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       510071926                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    510071926                       # number of overall hits
system.cpu0.dcache.overall_hits::total      510071926                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     44991947                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      44991947                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     44991947                       # number of overall misses
system.cpu0.dcache.overall_misses::total     44991947                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1522034359197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1522034359197                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1522034359197                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1522034359197                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555063873                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555063873                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555063873                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555063873                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.081057                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.081057                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081057                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33829.039655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33829.039655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33829.039655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33829.039655                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11378862                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       487061                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           225077                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5577                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.555419                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.333871                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     29283431                       # number of writebacks
system.cpu0.dcache.writebacks::total         29283431                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16619376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16619376                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16619376                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16619376                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     28372571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     28372571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     28372571                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     28372571                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 549967733802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 549967733802                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 549967733802                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 549967733802                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.051116                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.051116                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.051116                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.051116                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19383.782097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19383.782097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19383.782097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19383.782097                       # average overall mshr miss latency
system.cpu0.dcache.replacements              29283431                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    369462442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      369462442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34421125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34421125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 981719296500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 981719296500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403883567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403883567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.085225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085225                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28520.837030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28520.837030                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10026942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10026942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     24394183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     24394183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 404697913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 404697913500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.060399                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.060399                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16589.935129                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16589.935129                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140609484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140609484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10570822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10570822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 540315062697                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 540315062697                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180306                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180306                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.069922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069922                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51113.817137                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51113.817137                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6592434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6592434                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3978388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3978388                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 145269820302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 145269820302                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026316                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36514.744239                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36514.744239                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2087                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2087                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1856                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13274500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13274500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470708                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470708                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7152.209052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7152.209052                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1844                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       581000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       581000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3867                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036204                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4792.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4792.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036204                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3792.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3792.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188434                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188434                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911851                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92277176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92277176500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100285                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434156                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101197.647971                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101197.647971                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91365325500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91365325500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434155                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434155                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100197.757855                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100197.757855                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999226                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          540549302                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         29284136                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.458776                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999226                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1143628104                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1143628104                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            32655800                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            26327386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               31041                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              545595                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59559822                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           32655800                       # number of overall hits
system.l2.overall_hits::.cpu0.data           26327386                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              31041                       # number of overall hits
system.l2.overall_hits::.cpu1.data             545595                       # number of overall hits
system.l2.overall_hits::total                59559822                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            117476                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2955567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2077877                       # number of demand (read+write) misses
system.l2.demand_misses::total                5162578                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           117476                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2955567                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11658                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2077877                       # number of overall misses
system.l2.overall_misses::total               5162578                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10440113996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 312482635867                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1086720496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224864748599                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     548874218958                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10440113996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 312482635867                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1086720496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224864748599                       # number of overall miss cycles
system.l2.overall_miss_latency::total    548874218958                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        32773276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        29282953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           42699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2623472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64722400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       32773276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       29282953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          42699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2623472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64722400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.100931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.273027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079765                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.100931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.273027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079765                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88870.186217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105726.798231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93216.717790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108218.507929                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106317.854947                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88870.186217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105726.798231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93216.717790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108218.507929                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106317.854947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             207844                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3784                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.927061                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2705225                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3766522                       # number of writebacks
system.l2.writebacks::total                   3766522                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          83954                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            224                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              113559                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         83954                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           224                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             113559                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       117328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2871613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2048644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5049019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       117328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2871613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2048644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3726429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8775448                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9257472496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 277587394663                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    959348996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201992786151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 489797002306                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9257472496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 277587394663                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    959348996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201992786151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 356991438386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 846788440692                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.098064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.267781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.780890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078010                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.098064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.267781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.780890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.135586                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78902.499795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96666.018249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83903.183138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98598.285574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97008.349999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78902.499795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96666.018249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83903.183138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98598.285574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95799.876607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96495.180724                       # average overall mshr miss latency
system.l2.replacements                       14281615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7726570                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7726570                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7726570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7726570                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56738701                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56738701                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56738701                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56738701                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3726429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3726429                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 356991438386                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 356991438386                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95799.876607                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95799.876607                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1417500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1417500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.775000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.712644                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 22862.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22862.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1243500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1243500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.712644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20056.451613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20056.451613                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       201500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       244500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20150                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20375                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3058430                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           246443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3304873                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1830798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1335333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3166131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 194259610057                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144746592322                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  339006202379                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4889228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1581776                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6471004                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.374455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106106.522979                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108397.375278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107072.702418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56019                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20319                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            76338                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1774779                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1315014                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3089793                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171938347832                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129851926856                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 301790274688                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.362998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.831353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.477483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96878.736920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98745.661153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97673.298725                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      32655800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         31041                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           32686841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       117476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           129134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10440113996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1086720496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11526834492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     32773276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        42699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       32815975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.273027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003935                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88870.186217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93216.717790                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89262.583766                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          224                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           372                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       117328                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11434                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       128762                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9257472496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    959348996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10216821492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003580                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.267781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003924                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78902.499795                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83903.183138                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79346.557929                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23268956                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       299152                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23568108                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1124769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       742544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1867313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 118223025810                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80118156277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 198341182087                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     24393725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25435421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.046109                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105108.716376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107896.846890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106217.426905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         8914                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        36849                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1096834                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       733630                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1830464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 105649046831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  72140859295                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 177789906126                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.044964                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.704265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96321.819738                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98334.118418                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97128.327094                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           93                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               144                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          207                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           83                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1952993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       829746                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2782739                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          134                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           434                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.690000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.619403                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.668203                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  9434.748792                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9996.939759                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9595.651724                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          258                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3667982                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1583480                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5251462                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.606667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.567164                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.594470                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20153.747253                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20835.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20354.503876                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   132738908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14281791                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.294276                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.899770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.194991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.553645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.040102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.973833                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.337582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.049922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.164901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.286525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1047787607                       # Number of tag accesses
system.l2.tags.data_accesses               1047787607                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7508992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     183832640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        731776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131135680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    234472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          557681152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7508992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       731776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8240768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241057408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241057408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         117328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2872385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2048995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3663626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8713768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3766522                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3766522                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5960705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145927989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           580890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        104096672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    186126016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             442692273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5960705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       580890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6541595                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191353521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191353521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191353521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5960705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145927989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          580890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       104096672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    186126016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            634045793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3721160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    117328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2808045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2042553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3663358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006230214750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227893                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227893                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16959257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3504553                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8713768                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3766522                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8713768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3766522                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  71050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 45362                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            468689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            471827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            538438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1315146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            509030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            488899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            490847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            465351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            538123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            466719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           482336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           466260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           529736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           468116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           466465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           476736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            253730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232918                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 358347520702                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43213590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            520398483202                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41462.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60212.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5192922                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1719474                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8713768                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3766522                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2828380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1742447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  702393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  553135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  446460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  376231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  328451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  291159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  250814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  217190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 213288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 271438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 135561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  95904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  73246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  54645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  38123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 157718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 201963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 219275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 227659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 236036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 241022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 240285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 236098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     32                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5451443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.151381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.720073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.479714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4057015     74.42%     74.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       817488     15.00%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        94239      1.73%     91.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62973      1.16%     92.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62303      1.14%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56766      1.04%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47071      0.86%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        34207      0.63%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       219381      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5451443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.923850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.392973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    325.266565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227888    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227893                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227893                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.305908                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195797     85.92%     85.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4582      2.01%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17847      7.83%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6449      2.83%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1984      0.87%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              693      0.30%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              273      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              136      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               24      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227893                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              553133952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4547200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238152576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               557681152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241057408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       439.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    442.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1259748992500                       # Total gap between requests
system.mem_ctrls.avgGap                     100939.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7508992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    179714880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       731776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130723392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    234454912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238152576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5960704.827988477424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142659274.757167100906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 580890.316064539133                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 103769394.590569585562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 186112400.426583707333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189047639.092050254345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       117328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2872385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2048995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3663626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3766522                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4379272808                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 158529815733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    478331956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116687541989                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 240323520716                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30280469553892                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37325.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55191.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41834.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56948.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65597.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8039371.48                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19257779520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10235729790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27806665740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9815969880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99443220240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     263028398100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     262246021440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       691833784710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.183829                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 678389614717                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  42065660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 539293734283                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19665616320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10452496395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33902340780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9608349600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99443220240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     380331326370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     163464608160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       716867957865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        569.056179                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 420273905826                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  42065660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 797409443174                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12041683858.823530                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59759264330.493553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 486036233500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   236205881000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1023543128000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20643938                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20643938                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20643938                       # number of overall hits
system.cpu1.icache.overall_hits::total       20643938                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        48099                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         48099                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        48099                       # number of overall misses
system.cpu1.icache.overall_misses::total        48099                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1712314000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1712314000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1712314000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1712314000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20692037                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20692037                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20692037                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20692037                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002325                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002325                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002325                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002325                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 35599.783779                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 35599.783779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 35599.783779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 35599.783779                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        42667                       # number of writebacks
system.cpu1.icache.writebacks::total            42667                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5400                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5400                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5400                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5400                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        42699                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        42699                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        42699                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        42699                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1500724500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1500724500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1500724500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1500724500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 35146.595939                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 35146.595939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 35146.595939                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 35146.595939                       # average overall mshr miss latency
system.cpu1.icache.replacements                 42667                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20643938                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20643938                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        48099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        48099                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1712314000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1712314000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20692037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20692037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002325                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 35599.783779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 35599.783779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5400                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5400                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        42699                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        42699                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1500724500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1500724500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 35146.595939                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 35146.595939                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.172415                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19986512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            42667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           468.430215                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336202000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.172415                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974138                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974138                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41426773                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41426773                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32121579                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32121579                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32121579                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32121579                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9478651                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9478651                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9478651                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9478651                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 802390034059                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 802390034059                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 802390034059                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 802390034059                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41600230                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41600230                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41600230                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41600230                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227851                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84652.344944                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84652.344944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84652.344944                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84652.344944                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7626039                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       445896                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           114475                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5766                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.617506                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.331946                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2623401                       # number of writebacks
system.cpu1.dcache.writebacks::total          2623401                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7628343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7628343                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7628343                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7628343                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1850308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1850308                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1850308                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1850308                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 161460208709                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 161460208709                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 161460208709                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 161460208709                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044478                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044478                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044478                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044478                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87261.260671                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87261.260671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87261.260671                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87261.260671                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2623401                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27098186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27098186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5483281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5483281                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 448078427000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 448078427000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32581467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32581467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168294                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81717.210371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81717.210371                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4441248                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4441248                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1042033                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1042033                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  85560793500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  85560793500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031982                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031982                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82109.485496                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82109.485496                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5023393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5023393                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3995370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3995370                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 354311607059                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 354311607059                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018763                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.443006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.443006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 88680.549501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 88680.549501                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3187095                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3187095                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       808275                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       808275                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75899415209                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75899415209                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089621                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 93902.960266                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93902.960266                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          485                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364948                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364948                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 33115.819209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 33115.819209                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010309                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010309                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          317                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       896500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       896500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.289238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.289238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6949.612403                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6949.612403                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       769500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       769500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.289238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.289238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5965.116279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5965.116279                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1325812                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1325812                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       774189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       774189                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75277575500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75277575500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368661                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97234.106271                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97234.106271                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       774189                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       774189                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74503386500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74503386500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368661                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368661                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96234.106271                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96234.106271                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.090303                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36070230                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2624360                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.744391                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336223000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.090303                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.940322                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.940322                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90026715                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90026715                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1259749009000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          58252154                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11493092                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     56996173                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10515093                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6762875                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             384                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6471944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6471944                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      32815975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25436179                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          434                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     98319796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     87851349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       128065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7871666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             194170876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4194977280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3748248576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5463424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335799872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8284489152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21046727                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241166208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         85770754                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074746                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.269453                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79507526     92.70%     92.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6115493      7.13%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 147706      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     29      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           85770754                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       129448557915                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       43929693909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       49164139532                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3938077481                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          64209178                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1259772147000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             1491379155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703404                       # Number of bytes of host memory used
host_op_rate                               1495327317                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.96                       # Real time elapsed on the host
host_tick_rate                               24010972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436608788                       # Number of instructions simulated
sim_ops                                    1440812571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000023                       # Number of seconds simulated
sim_ticks                                    23138000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            46.591928                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                   1039                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                2230                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              463                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted             1964                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                34                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            312                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             278                       # Number of indirect misses.
system.cpu0.branchPred.lookups                   2660                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                            27                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts              340                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                      1487                       # Number of branches committed
system.cpu0.commit.bw_lim_events                  112                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts           3263                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts                6486                       # Number of instructions committed
system.cpu0.commit.committedOps                  6513                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples        19815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.328690                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.978889                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16419     82.86%     82.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         1998     10.08%     92.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2          719      3.63%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          304      1.53%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          125      0.63%     98.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5           74      0.37%     99.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           49      0.25%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7           15      0.08%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          112      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        19815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls                 243                       # Number of function calls committed.
system.cpu0.commit.int_insts                     6416                       # Number of committed integer instructions.
system.cpu0.commit.loads                         1367                       # Number of loads committed
system.cpu0.commit.membars                         52                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass           52      0.80%      0.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu            4023     61.77%     62.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              1      0.02%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     62.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           1394     21.40%     83.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          1043     16.01%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total             6513                       # Class of committed instruction
system.cpu0.commit.refs                          2437                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                       6486                       # Number of Instructions Simulated
system.cpu0.committedOps                         6513                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.134752                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.134752                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                 6328                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                  134                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved                1063                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                 10564                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                    7145                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                     6578                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                   345                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                  154                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                   68                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                       2660                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                     1431                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                         9898                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                  182                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                         11735                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                    936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.057481                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles             10060                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches              1073                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.253587                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples             20464                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.576818                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.988307                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   12742     62.27%     62.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    5506     26.91%     89.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1208      5.90%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     534      2.61%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     270      1.32%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     113      0.55%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                      39      0.19%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                      15      0.07%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                      37      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               20464                       # Number of instructions fetched each cycle (Total)
system.cpu0.idleCycles                          25812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                 369                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                    1828                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.184675                       # Inst execution rate
system.cpu0.iew.exec_refs                        3190                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                      1215                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                    932                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts                 2248                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               143                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts              180                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts                1381                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts               9768                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts                 1975                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              250                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts                 8546                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                  168                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                   345                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                  176                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads              57                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads          882                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores          311                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect            81                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                     3206                       # num instructions consuming a value
system.cpu0.iew.wb_count                         8326                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823144                       # average fanout of values written-back
system.cpu0.iew.wb_producers                     2639                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.179920                       # insts written-back per cycle
system.cpu0.iew.wb_sent                          8386                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                   10511                       # number of integer regfile reads
system.cpu0.int_regfile_writes                   5532                       # number of integer regfile writes
system.cpu0.ipc                              0.140159                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.140159                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass               55      0.63%      0.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                 5465     62.14%     62.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   1      0.01%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     62.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                2058     23.40%     86.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               1215     13.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                  8794                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                         34                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003866                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      7     20.59%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                    25     73.53%     94.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    2      5.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                  8773                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads             38096                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses         8326                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes            13035                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                      9514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                     8794                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                254                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined           3261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued                8                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           142                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined         1497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples        20464                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.429730                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.823201                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              14527     70.99%     70.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               4121     20.14%     91.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1167      5.70%     96.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3                361      1.76%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                212      1.04%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                 51      0.25%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                 23      0.11%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          20464                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.190034                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads              231                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores              51                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads                2248                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               1381                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                      3                       # number of misc regfile reads
system.cpu0.numCycles                           46276                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                   1134                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps                 4108                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                    7430                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                    39                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.RenameLookups                12606                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                 10268                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands               6842                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                     6352                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                     3                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                   345                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                   98                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                    2745                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.int_rename_lookups           12606                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          5105                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                59                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                      191                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            58                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                       29453                       # The number of ROB reads
system.cpu0.rob.rob_writes                      20205                       # The number of ROB writes
system.cpu0.timesIdled                            276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                    3                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branches                         0                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu1.commit.committedInsts                   0                       # Number of instructions committed
system.cpu1.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                   0                       # Number of function calls committed.
system.cpu1.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu1.commit.loads                            0                       # Number of loads committed
system.cpu1.commit.membars                          0                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu1.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu1.commit.refs                             0                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                          0                       # Number of Instructions Simulated
system.cpu1.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu1.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu1.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu1.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                       0                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                         nan                       # Inst execution rate
system.cpu1.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                         0                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu1.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu1.iew.wb_producers                        0                       # num instructions producing a value
system.cpu1.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu1.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu1.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu1.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu1.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu1.iq.rate                               nan                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                           0                       # The number of ROB reads
system.cpu1.rob.rob_writes                          0                       # The number of ROB writes
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued               25                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  89                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           869                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           31                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          359                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1202                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            376                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                426                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           87                       # Transaction distribution
system.membus.trans_dist::CleanEvict              334                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           427                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        33984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   33984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 448                       # Request fanout histogram
system.membus.respLayer1.occupancy            2366499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1319996                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON       23138000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON       23138000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON       23138000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst         1051                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1051                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst         1051                       # number of overall hits
system.cpu0.icache.overall_hits::total           1051                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          380                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           380                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          380                       # number of overall misses
system.cpu0.icache.overall_misses::total          380                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     26060999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     26060999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     26060999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     26060999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst         1431                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1431                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst         1431                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1431                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.265549                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.265549                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.265549                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.265549                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68581.576316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68581.576316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68581.576316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68581.576316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    27.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          338                       # number of writebacks
system.cpu0.icache.writebacks::total              338                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst           41                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          339                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     23741499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     23741499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     23741499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     23741499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.236897                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.236897                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.236897                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.236897                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70033.920354                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70033.920354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70033.920354                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70033.920354                       # average overall mshr miss latency
system.cpu0.icache.replacements                   338                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst         1051                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1051                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          380                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          380                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     26060999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     26060999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst         1431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1431                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.265549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.265549                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68581.576316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68581.576316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     23741499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     23741499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.236897                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.236897                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70033.920354                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70033.920354                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              370                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.324324                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3200                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3200                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data         2377                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            2377                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data         2377                       # number of overall hits
system.cpu0.dcache.overall_hits::total           2377                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data          439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data          439                       # number of overall misses
system.cpu0.dcache.overall_misses::total          439                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     26765500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     26765500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     26765500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     26765500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data         2816                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         2816                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data         2816                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         2816                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.155895                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.155895                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.155895                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.155895                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 60969.248292                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60969.248292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 60969.248292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60969.248292                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          827                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.380952                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          141                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          261                       # number of writebacks
system.cpu0.dcache.writebacks::total              261                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          179                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data          260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data          260                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data     15870000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15870000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     15870000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15870000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.092330                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.092330                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.092330                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.092330                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 61038.461538                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61038.461538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 61038.461538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61038.461538                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   261                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data         1451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           1451                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     21608500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     21608500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data         1803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         1803                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195230                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 61387.784091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61387.784091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     14156500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     14156500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.127011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.127011                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 61818.777293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61818.777293                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data          926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total           926                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      5157000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5157000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         1013                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59275.862069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59275.862069                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           31                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      1713500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1713500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030602                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55274.193548                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55274.193548                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       699500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       699500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.342105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.342105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 53807.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53807.692308                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            9                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       217500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        54375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54375                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_hits::.cpu0.data           27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_accesses::.cpu0.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               4202                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              293                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.341297                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data           32                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses             6083                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses            6083                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                  78                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  87                       # number of demand (read+write) hits
system.l2.demand_hits::total                      165                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                 78                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 87                       # number of overall hits
system.l2.overall_hits::total                     165                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data               173                       # number of demand (read+write) misses
system.l2.demand_misses::total                    435                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              262                       # number of overall misses
system.l2.overall_misses::.cpu0.data              173                       # number of overall misses
system.l2.overall_misses::total                   435                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     22314000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data     14561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         36875500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     22314000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data     14561500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        36875500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data             260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  600                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data            260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 600                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.770588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.665385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.725000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.770588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.665385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.725000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85167.938931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84170.520231                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84771.264368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85167.938931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84170.520231                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84771.264368                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         7                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  87                       # number of writebacks
system.l2.writebacks::total                        87                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data          172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               434                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data          172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              445                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     19704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data     12800000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32504000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     19704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data     12800000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher       594985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     33098985                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.770588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.661538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.723333                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.770588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.661538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741667                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75206.106870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 74418.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74894.009217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75206.106870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 74418.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 54089.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74379.741573                       # average overall mshr miss latency
system.l2.replacements                            791                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          463                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              463                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          463                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          463                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           11                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             11                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher       594985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total       594985                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 54089.545455                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 54089.545455                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu0.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        15250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data      1473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.678571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77552.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77552.631579                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data      1252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.642857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69555.555556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69555.555556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst            78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 78                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              262                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     22314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22314000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.770588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.770588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85167.938931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85167.938931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     19704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.770588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.770588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75206.106870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75206.106870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                78                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     13088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13088000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.663793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.663793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84987.012987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84987.012987                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     11548000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11548000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.663793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.663793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74987.012987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74987.012987                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                        1372                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.604678                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.969574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.592489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.432427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.057676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.947835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.321758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.014810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10231                       # Number of tag accesses
system.l2.tags.data_accesses                    10231                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        16704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         5568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            5568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data            172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           87                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 87                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        721929294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        475754171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     30426139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1228109603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    721929294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        721929294                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      240643098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240643098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      240643098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       721929294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       475754171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     30426139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1468752701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples       156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        11.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000035214250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 75                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                       445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       87                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      7024259                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15068009                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16373.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35123.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      65                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   87                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.315789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.562307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.925497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           57     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           53     34.87%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           11      7.24%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      9.21%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      5.26%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.66%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.32%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.32%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      2.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          152                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.200000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.014126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.276471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  27456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1186.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1230.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      23131500                       # Total gap between requests
system.mem_ctrls.avgGap                      43480.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        16768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         9984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher          704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         5120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 724695306.422335505486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 431497968.709482192993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 30426138.819258362055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221281009.594606250525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data          172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           11                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           87                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst      8979000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      5842753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher       246256                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    582470500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34270.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33969.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     22386.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6695063.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1313760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             109620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          9902610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           14357490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.515602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      1296750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     21061250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1742160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             307980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         10230930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           269280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           15400290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.584320                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       604250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     21753750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        23138000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     23138000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     23138000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             700125                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         21878.906250                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.600895                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2427                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               31                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            78.290323                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.600895                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.862528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.862528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     23138000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          483                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             704                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               28                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              28                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          233                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  76544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             811                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1413                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.295117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.481923                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1013     71.69%     71.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    383     27.11%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1413                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1199000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            393000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            507000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
