{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539018685192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539018685202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 08 14:11:24 2018 " "Processing started: Mon Oct 08 14:11:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539018685202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018685202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prob1 -c prob1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prob1 -c prob1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018685202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539018686446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539018686446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sysid_qsys_0 " "Found entity 1: unsaved_sysid_qsys_0" {  } { { "processador/synthesis/submodules/unsaved_sysid_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_pin_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_pin_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_pin_saida " "Found entity 1: unsaved_pin_saida" {  } { { "processador/synthesis/submodules/unsaved_pin_saida.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_pin_saida.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_pin_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_pin_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_pin_entrada " "Found entity 1: unsaved_pin_entrada" {  } { { "processador/synthesis/submodules/unsaved_pin_entrada.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_pin_entrada.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_onchip_memory2_0 " "Found entity 1: unsaved_onchip_memory2_0" {  } { { "processador/synthesis/submodules/unsaved_onchip_memory2_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_test_bench " "Found entity 1: unsaved_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0_test_bench.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_oci_test_bench " "Found entity 1: unsaved_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: unsaved_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: unsaved_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018712999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018712999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: unsaved_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/unsaved_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_nios2_qsys_0_register_bank_a_module " "Found entity 1: unsaved_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_nios2_qsys_0_register_bank_b_module " "Found entity 2: unsaved_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_nios2_qsys_0_nios2_oci_debug " "Found entity 3: unsaved_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: unsaved_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_nios2_qsys_0_nios2_ocimem " "Found entity 5: unsaved_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: unsaved_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_nios2_qsys_0_nios2_oci_break " "Found entity 7: unsaved_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: unsaved_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: unsaved_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: unsaved_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: unsaved_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: unsaved_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: unsaved_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: unsaved_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: unsaved_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: unsaved_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_nios2_qsys_0_nios2_oci_pib " "Found entity 17: unsaved_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_nios2_qsys_0_nios2_oci_im " "Found entity 18: unsaved_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: unsaved_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_nios2_qsys_0_nios2_oci " "Found entity 20: unsaved_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_nios2_qsys_0 " "Found entity 21: unsaved_nios2_qsys_0" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux_001" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_003_default_decode" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713127 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_003 " "Found entity 2: unsaved_mm_interconnect_0_router_003" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_002_default_decode" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713141 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_002 " "Found entity 2: unsaved_mm_interconnect_0_router_002" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713146 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713156 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713167 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux_001" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux_001" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "processador/synthesis/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713266 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713266 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713266 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713266 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "processador/synthesis/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "processador/synthesis/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_sysid_qsys_0 " "Found entity 1: processor_sysid_qsys_0" {  } { { "processador/synthesis/submodules/processor_sysid_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_pin_saida.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_pin_saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pin_saida " "Found entity 1: processor_pin_saida" {  } { { "processador/synthesis/submodules/processor_pin_saida.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_saida.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_pin_entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_pin_entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_pin_entrada " "Found entity 1: processor_pin_entrada" {  } { { "processador/synthesis/submodules/processor_pin_entrada.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_pin_entrada.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_memory2_0 " "Found entity 1: processor_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_test_bench " "Found entity 1: processor_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_oci_test_bench " "Found entity 1: processor_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processor_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processor_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_nios2_qsys_0_register_bank_a_module " "Found entity 1: processor_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_nios2_qsys_0_register_bank_b_module " "Found entity 2: processor_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processor_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processor_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_nios2_qsys_0_nios2_ocimem " "Found entity 5: processor_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processor_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_nios2_qsys_0_nios2_oci_break " "Found entity 7: processor_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processor_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processor_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processor_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processor_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processor_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processor_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processor_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_nios2_qsys_0_nios2_oci_im " "Found entity 18: processor_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processor_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_nios2_qsys_0_nios2_oci " "Found entity 20: processor_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_nios2_qsys_0 " "Found entity 21: processor_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_mux_001" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux " "Found entity 1: processor_mm_interconnect_0_rsp_mux" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux " "Found entity 1: processor_mm_interconnect_0_rsp_demux" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_003_default_decode " "Found entity 1: processor_mm_interconnect_0_router_003_default_decode" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713526 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_003 " "Found entity 2: processor_mm_interconnect_0_router_003" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: processor_mm_interconnect_0_router_002_default_decode" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713539 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_002 " "Found entity 2: processor_mm_interconnect_0_router_002" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: processor_mm_interconnect_0_router_001_default_decode" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713554 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_001 " "Found entity 2: processor_mm_interconnect_0_router_001" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539018713559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_default_decode " "Found entity 1: processor_mm_interconnect_0_router_default_decode" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713567 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router " "Found entity 2: processor_mm_interconnect_0_router" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_mux_001" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux " "Found entity 1: processor_mm_interconnect_0_cmd_mux" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_demux_001" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux " "Found entity 1: processor_mm_interconnect_0_cmd_demux" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processor_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_0_sim_scfifo_w " "Found entity 1: processor_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713682 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_0_scfifo_w " "Found entity 2: processor_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713682 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_0_sim_scfifo_r " "Found entity 3: processor_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713682 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_0_scfifo_r " "Found entity 4: processor_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713682 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart_0 " "Found entity 5: processor_jtag_uart_0" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processador/synthesis/submodules/processor_irq_mapper.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713821 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processador/synthesis/processor.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018713855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018713855 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at unsaved_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713867 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at unsaved_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at unsaved_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at unsaved_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/unsaved_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/unsaved_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713872 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713915 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713916 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at processor_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1539018713921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539018714059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0 processor_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processor_jtag_uart_0\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\"" {  } { { "processador/synthesis/processor.v" "jtag_uart_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_w processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w " "Elaborating entity \"processor_jtag_uart_0_scfifo_w\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_w" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "wfifo" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018714612 ""}  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018714612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018714794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018714794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018714863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018714863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Problema1/microarchitecture/Projeto/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018714953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018714953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018714962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018715061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018715061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Problema1/microarchitecture/Projeto/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018715072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018715209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018715209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018715218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018715331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018715331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_w:the_processor_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Problema1/microarchitecture/Projeto/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018715343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_0_scfifo_r processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r " "Elaborating entity \"processor_jtag_uart_0_scfifo_r\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|processor_jtag_uart_0_scfifo_r:the_processor_jtag_uart_0_scfifo_r\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "the_processor_jtag_uart_0_scfifo_r" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018715397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "processor_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018716021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018716088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018716089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018716089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018716089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018716089 ""}  } { { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018716089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018717537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processor_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018717784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0 processor_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processor_nios2_qsys_0\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\"" {  } { { "processador/synthesis/processor.v" "nios2_qsys_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018717855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_test_bench processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench " "Elaborating entity \"processor_nios2_qsys_0_test_bench\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_test_bench:the_processor_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_test_bench" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_a_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a " "Elaborating entity \"processor_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_a" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018718269 ""}  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018718269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_28h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_28h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_28h1 " "Found entity 1: altsyncram_28h1" {  } { { "db/altsyncram_28h1.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/altsyncram_28h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018718380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018718380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_28h1 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated " "Elaborating entity \"altsyncram_28h1\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_a_module:processor_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_28h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_register_bank_b_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b " "Elaborating entity \"processor_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_register_bank_b" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018718973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018719156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018719207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018719207 ""}  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018719207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38h1 " "Found entity 1: altsyncram_38h1" {  } { { "db/altsyncram_38h1.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/altsyncram_38h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018719401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018719401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38h1 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated " "Elaborating entity \"altsyncram_38h1\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_register_bank_b_module:processor_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_38h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018719412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018719941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_debug processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_debug" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720172 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_debug:the_processor_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720172 ""}  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018720172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_ocimem processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processor_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_ocimem" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_ociram_sp_ram_module processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processor_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_ociram_sp_ram" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018720575 ""}  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018720575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le91 " "Found entity 1: altsyncram_le91" {  } { { "db/altsyncram_le91.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/altsyncram_le91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018720739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018720739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_le91 processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_le91:auto_generated " "Elaborating entity \"altsyncram_le91\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_ocimem:the_processor_nios2_qsys_0_nios2_ocimem\|processor_nios2_qsys_0_ociram_sp_ram_module:processor_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_le91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018720744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_avalon_reg processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processor_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_avalon_reg:the_processor_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_break processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_break:the_processor_nios2_qsys_0_nios2_oci_break\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_break" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_xbrk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_xbrk:the_processor_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dbrk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dbrk:the_processor_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_itrace processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_itrace:the_processor_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_dtrace processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_td_mode processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_dtrace:the_processor_nios2_qsys_0_nios2_oci_dtrace\|processor_nios2_qsys_0_nios2_oci_td_mode:processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "processor_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_oci_test_bench processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processor_nios2_qsys_0_oci_test_bench\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_fifo:the_processor_nios2_qsys_0_nios2_oci_fifo\|processor_nios2_qsys_0_oci_test_bench:the_processor_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_oci_test_bench" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721866 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processor_nios2_qsys_0_oci_test_bench " "Entity \"processor_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_oci_test_bench" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1539018721868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_pib processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_pib:the_processor_nios2_qsys_0_nios2_oci_pib\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_pib" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_nios2_oci_im processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processor_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_nios2_oci_im:the_processor_nios2_qsys_0_nios2_oci_im\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_nios2_oci_im" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018721934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_wrapper processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "the_processor_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_tck processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_tck:the_processor_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_nios2_qsys_0_jtag_debug_module_sysclk processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processor_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|processor_nios2_qsys_0_jtag_debug_module_sysclk:the_processor_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processor_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "processor_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722529 ""}  } { { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018722529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722542 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor_nios2_qsys_0:nios2_qsys_0\|processor_nios2_qsys_0_nios2_oci:the_processor_nios2_qsys_0_nios2_oci\|processor_nios2_qsys_0_jtag_debug_module_wrapper:the_processor_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_memory2_0 processor_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processor_onchip_memory2_0\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processador/synthesis/processor.v" "onchip_memory2_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_onchip_memory2_0.hex " "Parameter \"init_file\" = \"processor_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539018722696 ""}  } { { "processador/synthesis/submodules/processor_onchip_memory2_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539018722696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0dh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0dh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0dh1 " "Found entity 1: altsyncram_0dh1" {  } { { "db/altsyncram_0dh1.tdf" "" { Text "C:/Problema1/microarchitecture/Projeto/db/altsyncram_0dh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018722803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018722803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0dh1 processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0dh1:auto_generated " "Elaborating entity \"altsyncram_0dh1\" for hierarchy \"processor_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_0dh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018722809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pin_entrada processor_pin_entrada:pin_entrada " "Elaborating entity \"processor_pin_entrada\" for hierarchy \"processor_pin_entrada:pin_entrada\"" {  } { { "processador/synthesis/processor.v" "pin_entrada" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_pin_saida processor_pin_saida:pin_saida " "Elaborating entity \"processor_pin_saida\" for hierarchy \"processor_pin_saida:pin_saida\"" {  } { { "processador/synthesis/processor.v" "pin_saida" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_sysid_qsys_0 processor_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"processor_sysid_qsys_0\" for hierarchy \"processor_sysid_qsys_0:sysid_qsys_0\"" {  } { { "processador/synthesis/processor.v" "sysid_qsys_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processador/synthesis/processor.v" "mm_interconnect_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018723932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pin_saida_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pin_saida_s1_translator\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "pin_saida_s1_translator" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router " "Elaborating entity \"processor_mm_interconnect_0_router\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "router" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018724897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"processor_mm_interconnect_0_router_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "router_001" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"processor_mm_interconnect_0_router_002\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "router_002" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"processor_mm_interconnect_0_router_003\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "router_003" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_003_default_decode processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_003_default_decode\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_003:router_003\|processor_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux_001 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018725955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor_irq_mapper:irq_mapper\"" {  } { { "processador/synthesis/processor.v" "irq_mapper" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "processador/synthesis/processor.v" "rst_controller" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018726388 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539018728245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.08.14:12:18 Progress: Loading sld345134e2/alt_sld_fab_wrapper_hw.tcl " "2018.10.08.14:12:18 Progress: Loading sld345134e2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018738108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018743137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018743487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018747594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018747821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018748051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018748313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018748327 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018748342 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539018749105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld345134e2/alt_sld_fab.v" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018749537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018749699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018749715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018749834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749979 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018749979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018749979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/db/ip/sld345134e2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539018750102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018750102 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539018754799 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3227 -1 0 } } { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 4195 -1 0 } } { "processador/synthesis/submodules/processor_jtag_uart_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_jtag_uart_0.v" 398 -1 0 } } { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 3803 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "processador/synthesis/submodules/processor_nios2_qsys_0.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/processor_nios2_qsys_0.v" 619 -1 0 } } { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Problema1/microarchitecture/Projeto/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1539018754994 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1539018754995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018756283 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539018757971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Problema1/microarchitecture/Projeto/output_files/prob1.map.smsg " "Generated suppressed messages file C:/Problema1/microarchitecture/Projeto/output_files/prob1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018758447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539018760954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539018760954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1824 " "Implemented 1824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539018761427 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539018761427 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1666 " "Implemented 1666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539018761427 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539018761427 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539018761427 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539018761600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 08 14:12:41 2018 " "Processing ended: Mon Oct 08 14:12:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539018761600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539018761600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539018761600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539018761600 ""}
