<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MCInstrAnalysis.h source code [llvm/llvm/include/llvm/MC/MCInstrAnalysis.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MCInstrAnalysis "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MC/MCInstrAnalysis.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>MC</a>/<a href='MCInstrAnalysis.h.html'>MCInstrAnalysis.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/MC/MCInstrAnalysis.h - InstrDesc target hooks -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the MCInstrAnalysis class which the MCTargetDescs can</i></td></tr>
<tr><th id="10">10</th><td><i>// derive from to give additional information to MC.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_MC_MCINSTRANALYSIS_H">LLVM_MC_MCINSTRANALYSIS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_MC_MCINSTRANALYSIS_H" data-ref="_M/LLVM_MC_MCINSTRANALYSIS_H">LLVM_MC_MCINSTRANALYSIS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo" id="llvm::MCRegisterInfo">MCRegisterInfo</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</dfn>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</dfn> {</td></tr>
<tr><th id="28">28</th><td><b>protected</b>:</td></tr>
<tr><th id="29">29</th><td>  <b>friend</b> <b>class</b> <a class="type" href="#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <em>const</em> <a class="type" href="MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="decl" id="llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</dfn>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>public</b>:</td></tr>
<tr><th id="34">34</th><td>  <dfn class="decl def" id="_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::MCInstrAnalysis::MCInstrAnalysis' data-ref="_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE">MCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col1 decl" id="1Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="1Info">Info</dfn>) : <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>(<a class="local col1 ref" href="#1Info" title='Info' data-ref="1Info">Info</a>) {}</td></tr>
<tr><th id="35">35</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm15MCInstrAnalysisD1Ev" title='llvm::MCInstrAnalysis::~MCInstrAnalysis' data-ref="_ZN4llvm15MCInstrAnalysisD1Ev">~MCInstrAnalysis</dfn>() = <b>default</b>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis8isBranchERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isBranch' data-ref="_ZNK4llvm15MCInstrAnalysis8isBranchERKNS_6MCInstE">isBranch</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="2Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="2Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="38">38</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#2Inst" title='Inst' data-ref="2Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isBranchEv" title='llvm::MCInstrDesc::isBranch' data-ref="_ZNK4llvm11MCInstrDesc8isBranchEv">isBranch</a>();</td></tr>
<tr><th id="39">39</th><td>  }</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis19isConditionalBranchERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isConditionalBranch' data-ref="_ZNK4llvm15MCInstrAnalysis19isConditionalBranchERKNS_6MCInstE">isConditionalBranch</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="3Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="3Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="42">42</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#3Inst" title='Inst' data-ref="3Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc19isConditionalBranchEv" title='llvm::MCInstrDesc::isConditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc19isConditionalBranchEv">isConditionalBranch</a>();</td></tr>
<tr><th id="43">43</th><td>  }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis21isUnconditionalBranchERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isUnconditionalBranch' data-ref="_ZNK4llvm15MCInstrAnalysis21isUnconditionalBranchERKNS_6MCInstE">isUnconditionalBranch</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="4Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="4Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="46">46</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#4Inst" title='Inst' data-ref="4Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv" title='llvm::MCInstrDesc::isUnconditionalBranch' data-ref="_ZNK4llvm11MCInstrDesc21isUnconditionalBranchEv">isUnconditionalBranch</a>();</td></tr>
<tr><th id="47">47</th><td>  }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis16isIndirectBranchERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isIndirectBranch' data-ref="_ZNK4llvm15MCInstrAnalysis16isIndirectBranchERKNS_6MCInstE">isIndirectBranch</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="5Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="5Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="50">50</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#5Inst" title='Inst' data-ref="5Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc16isIndirectBranchEv" title='llvm::MCInstrDesc::isIndirectBranch' data-ref="_ZNK4llvm11MCInstrDesc16isIndirectBranchEv">isIndirectBranch</a>();</td></tr>
<tr><th id="51">51</th><td>  }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis6isCallERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isCall' data-ref="_ZNK4llvm15MCInstrAnalysis6isCallERKNS_6MCInstE">isCall</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="6Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="6Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#6Inst" title='Inst' data-ref="6Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc6isCallEv" title='llvm::MCInstrDesc::isCall' data-ref="_ZNK4llvm11MCInstrDesc6isCallEv">isCall</a>();</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis8isReturnERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isReturn' data-ref="_ZNK4llvm15MCInstrAnalysis8isReturnERKNS_6MCInstE">isReturn</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="7Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="7Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#7Inst" title='Inst' data-ref="7Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isReturnEv" title='llvm::MCInstrDesc::isReturn' data-ref="_ZNK4llvm11MCInstrDesc8isReturnEv">isReturn</a>();</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis12isTerminatorERKNS_6MCInstE" title='llvm::MCInstrAnalysis::isTerminator' data-ref="_ZNK4llvm15MCInstrAnalysis12isTerminatorERKNS_6MCInstE">isTerminator</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="8Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="8Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="62">62</th><td>    <b>return</b> <a class="member" href="#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#8Inst" title='Inst' data-ref="8Inst">Inst</a>.<a class="ref" href="MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>()).<a class="ref" href="MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isTerminatorEv" title='llvm::MCInstrDesc::isTerminator' data-ref="_ZNK4llvm11MCInstrDesc12isTerminatorEv">isTerminator</a>();</td></tr>
<tr><th id="63">63</th><td>  }</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis14isCapTableLoadERKNS_6MCInstERl" title='llvm::MCInstrAnalysis::isCapTableLoad' data-ref="_ZNK4llvm15MCInstrAnalysis14isCapTableLoadERKNS_6MCInstERl">isCapTableLoad</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="9Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="9Inst">Inst</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="10Offset" title='Offset' data-type='int64_t &amp;' data-ref="10Offset">Offset</dfn>) <em>const</em> {</td></tr>
<tr><th id="66">66</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Returns true if at least one of the register writes performed by</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Inst</span> implicitly clears the upper portion of all super-registers.</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// Example: on X86-64, a write to EAX implicitly clears the upper half of</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// RAX. Also (still on x86) an XMM write perfomed by an AVX 128-bit</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// instruction implicitly clears the upper portion of the correspondent</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  /// YMM register.</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  /// This method also updates an APInt which is used as mask of register</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// writes. There is one bit for every explicit/implicit write performed by</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  /// the instruction. If a write implicitly clears its super-registers, then</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  /// the corresponding bit is set (vic. the corresponding bit is cleared).</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  /// The first bits in the APint are related to explicit writes. The remaining</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">  /// bits are related to implicit writes. The sequence of writes follows the</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// machine operand sequence. For implicit writes, the sequence is defined by</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// the MCInstrDesc.</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// The assumption is that the bit-width of the APInt is correctly set by</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// the caller. The default implementation conservatively assumes that none of</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// the writes clears the upper portion of a super-register.</i></td></tr>
<tr><th id="90">90</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual decl" href="../../../lib/MC/MCInstrAnalysis.cpp.html#_ZNK4llvm15MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE" title='llvm::MCInstrAnalysis::clearsSuperRegisters' data-ref="_ZNK4llvm15MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE" id="_ZNK4llvm15MCInstrAnalysis20clearsSuperRegistersERKNS_14MCRegisterInfoERKNS_6MCInstERNS_5APIntE">clearsSuperRegisters</a>(<em>const</em> <a class="type" href="MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col1 decl" id="11MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="11MRI">MRI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                    <em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="12Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="12Inst">Inst</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                    <a class="type" href="../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col3 decl" id="13Writes" title='Writes' data-type='llvm::APInt &amp;' data-ref="13Writes">Writes</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc">/// Returns true if MI is a dependency breaking zero-idiom for the given</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// Mask is used to identify input operands that have their dependency</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// broken. Each bit of the mask is associated with a specific input operand.</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// Bits associated with explicit input operands are laid out first in the</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// mask; implicit operands come after explicit operands.</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// </i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// Dependencies are broken only for operands that have their corresponding bit</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// set. Operands that have their bit cleared, or that don't have a</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// corresponding bit in the mask don't have their dependency broken.  Note</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// that Mask may not be big enough to describe all operands.  The assumption</i></td></tr>
<tr><th id="106">106</th><td><i class="doc">  /// for operands that don't have a correspondent bit in the mask is that those</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// are still data dependent.</i></td></tr>
<tr><th id="108">108</th><td><i class="doc">  /// </i></td></tr>
<tr><th id="109">109</th><td><i class="doc">  /// The only exception to the rule is for when Mask has all zeroes.</i></td></tr>
<tr><th id="110">110</th><td><i class="doc">  /// A zero mask means: dependencies are broken for all explicit register</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// operands.</i></td></tr>
<tr><th id="112">112</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis11isZeroIdiomERKNS_6MCInstERNS_5APIntEj" title='llvm::MCInstrAnalysis::isZeroIdiom' data-ref="_ZNK4llvm15MCInstrAnalysis11isZeroIdiomERKNS_6MCInstERNS_5APIntEj">isZeroIdiom</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="14MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="14MI">MI</dfn>, <a class="type" href="../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col5 decl" id="15Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="15Mask">Mask</dfn>,</td></tr>
<tr><th id="113">113</th><td>                           <em>unsigned</em> <dfn class="local col6 decl" id="16CPUID" title='CPUID' data-type='unsigned int' data-ref="16CPUID">CPUID</dfn>) <em>const</em> {</td></tr>
<tr><th id="114">114</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="115">115</th><td>  }</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc">/// Returns true if MI is a dependency breaking instruction for the</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// subtarget associated with CPUID .</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// The value computed by a dependency breaking instruction is not dependent</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">  /// on the inputs. An example of dependency breaking instruction on X86 is</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">  /// `XOR %eax, %eax`.</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// If MI is a dependency breaking instruction for subtarget CPUID, then Mask</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// can be inspected to identify independent operands.</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// Essentially, each bit of the mask corresponds to an input operand.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// Explicit operands are laid out first in the mask; implicit operands follow</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// explicit operands. Bits are set for operands that are independent.</i></td></tr>
<tr><th id="130">130</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// Note that the number of bits in Mask may not be equivalent to the sum of</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// explicit and implicit operands in MI. Operands that don't have a</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// corresponding bit in Mask are assumed "not independente".</i></td></tr>
<tr><th id="134">134</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="135">135</th><td><i class="doc">  /// The only exception is for when Mask is all zeroes. That means: explicit</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">  /// input operands of MI are independent.</i></td></tr>
<tr><th id="137">137</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis20isDependencyBreakingERKNS_6MCInstERNS_5APIntEj" title='llvm::MCInstrAnalysis::isDependencyBreaking' data-ref="_ZNK4llvm15MCInstrAnalysis20isDependencyBreakingERKNS_6MCInstERNS_5APIntEj">isDependencyBreaking</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="17MI">MI</dfn>, <a class="type" href="../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col8 decl" id="18Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="18Mask">Mask</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="19CPUID" title='CPUID' data-type='unsigned int' data-ref="19CPUID">CPUID</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm15MCInstrAnalysis11isZeroIdiomERKNS_6MCInstERNS_5APIntEj" title='llvm::MCInstrAnalysis::isZeroIdiom' data-ref="_ZNK4llvm15MCInstrAnalysis11isZeroIdiomERKNS_6MCInstERNS_5APIntEj">isZeroIdiom</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#18Mask" title='Mask' data-ref="18Mask">Mask</a></span>, <a class="local col9 ref" href="#19CPUID" title='CPUID' data-ref="19CPUID">CPUID</a>);</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i class="doc">/// Returns true if MI is a candidate for move elimination.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// Different subtargets may apply different constraints to optimizable</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// register moves. For example, on most X86 subtargets, a candidate for move</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// elimination cannot specify the same register for both source and</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  /// destination.</i></td></tr>
<tr><th id="148">148</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis25isOptimizableRegisterMoveERKNS_6MCInstEj" title='llvm::MCInstrAnalysis::isOptimizableRegisterMove' data-ref="_ZNK4llvm15MCInstrAnalysis25isOptimizableRegisterMoveERKNS_6MCInstEj">isOptimizableRegisterMove</dfn>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="20MI">MI</dfn>,</td></tr>
<tr><th id="149">149</th><td>                                         <em>unsigned</em> <dfn class="local col1 decl" id="21CPUID" title='CPUID' data-type='unsigned int' data-ref="21CPUID">CPUID</dfn>) <em>const</em> {</td></tr>
<tr><th id="150">150</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="151">151</th><td>  }</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <i class="doc">/// Given a branch instruction try to get the address the branch</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  /// targets. Return true on success, and the address in Target.</i></td></tr>
<tr><th id="155">155</th><td>  <b>virtual</b> <em>bool</em></td></tr>
<tr><th id="156">156</th><td>  <a class="virtual decl" href="../../../lib/MC/MCInstrAnalysis.cpp.html#_ZNK4llvm15MCInstrAnalysis14evaluateBranchERKNS_6MCInstEmmRm" title='llvm::MCInstrAnalysis::evaluateBranch' data-ref="_ZNK4llvm15MCInstrAnalysis14evaluateBranchERKNS_6MCInstEmmRm" id="_ZNK4llvm15MCInstrAnalysis14evaluateBranchERKNS_6MCInstEmmRm">evaluateBranch</a>(<em>const</em> <a class="type" href="MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="22Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="22Inst">Inst</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="23Addr" title='Addr' data-type='uint64_t' data-ref="23Addr">Addr</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="24Size" title='Size' data-type='uint64_t' data-ref="24Size">Size</dfn>,</td></tr>
<tr><th id="157">157</th><td>                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col5 decl" id="25Target" title='Target' data-type='uint64_t &amp;' data-ref="25Target">Target</dfn>) <em>const</em>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// Returns (PLT virtual address, GOT virtual address) pairs for PLT entries.</i></td></tr>
<tr><th id="160">160</th><td>  <b>virtual</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;&gt;</td></tr>
<tr><th id="161">161</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm15MCInstrAnalysis14findPltEntriesEmNS_8ArrayRefIhEEmRKNS_6TripleE" title='llvm::MCInstrAnalysis::findPltEntries' data-ref="_ZNK4llvm15MCInstrAnalysis14findPltEntriesEmNS_8ArrayRefIhEEmRKNS_6TripleE">findPltEntries</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="26PltSectionVA" title='PltSectionVA' data-type='uint64_t' data-ref="26PltSectionVA">PltSectionVA</dfn>, <a class="type" href="../ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col7 decl" id="27PltContents" title='PltContents' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="27PltContents">PltContents</dfn>,</td></tr>
<tr><th id="162">162</th><td>                 <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="28GotPltSectionVA" title='GotPltSectionVA' data-type='uint64_t' data-ref="28GotPltSectionVA">GotPltSectionVA</dfn>, <em>const</em> <a class="type" href="#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="29TargetTriple" title='TargetTriple' data-type='const llvm::Triple &amp;' data-ref="29TargetTriple">TargetTriple</dfn>) <em>const</em> {</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev">{</a>};</td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_MC_MCINSTRANALYSIS_H</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/MC/MCInstrAnalysis.cpp.html'>llvm/llvm/lib/MC/MCInstrAnalysis.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
