Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sun Dec  6 19:21:00 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_153_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 Delay149No2_instance/s5_reg_c_rep__13/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg598_instance/Y_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.204ns (5.939%)  route 3.231ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.299ns = ( 7.299 - 4.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.960ns (routing 1.219ns, distribution 1.741ns)
  Clock Net Delay (Destination): 2.558ns (routing 1.109ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=90698, routed)       2.960     3.995    Delay149No2_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X198Y532       FDCE                                         r  Delay149No2_instance/s5_reg_c_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y532       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.074 r  Delay149No2_instance/s5_reg_c_rep__13/Q
                         net (fo=110, routed)         3.173     7.247    SharedReg598_instance/s5_reg_c_rep__13
    SLICE_X164Y618       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     7.372 r  SharedReg598_instance/s5_reg_gate__0/O
                         net (fo=1, routed)           0.058     7.430    SharedReg598_instance/s5_reg_gate__0_n_0
    SLICE_X164Y618       FDCE                                         r  SharedReg598_instance/Y_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X5Y9 (CLOCK_ROOT)    net (fo=90698, routed)       2.558     7.299    SharedReg598_instance/clk
    SLR Crossing[1->2]   
    SLICE_X164Y618       FDCE                                         r  SharedReg598_instance/Y_reg[29]/C
                         clock pessimism              0.404     7.703    
                         clock uncertainty           -0.035     7.668    
    SLICE_X164Y618       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.693    SharedReg598_instance/Y_reg[29]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  0.263    




