#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14c60aa60 .scope module, "tb_TDC" "tb_TDC" 2 3;
 .timescale -9 -12;
v0x14c6278b0_0 .net "END_signal", 1 0, v0x14c617a90_0;  1 drivers
v0x14c627980_0 .net "INTERVAL", 6 0, v0x14c6271e0_0;  1 drivers
v0x14c627a10_0 .net "START_signal", 1 0, v0x14c627280_0;  1 drivers
v0x14c627ac0_0 .var "clk", 0 0;
v0x14c627b70_0 .net "data_arrived", 0 0, v0x14c6274c0_0;  1 drivers
v0x14c627c40_0 .var "pulse1", 0 0;
v0x14c627cd0_0 .var "pulse2", 0 0;
S_0x14c60abd0 .scope module, "u1" "TDC" 2 15, 3 22 0, S_0x14c60aa60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "pulse1";
    .port_info 2 /INPUT 1 "pulse2";
    .port_info 3 /OUTPUT 2 "START_signal";
    .port_info 4 /OUTPUT 2 "END_signal";
    .port_info 5 /OUTPUT 7 "INTERVAL";
    .port_info 6 /OUTPUT 1 "data_arrived";
L_0x14c627d80 .functor OR 1, v0x14c627c40_0, v0x14c627cd0_0, C4<0>, C4<0>;
v0x14c617a90_0 .var "END_signal", 1 0;
v0x14c6271e0_0 .var "INTERVAL", 6 0;
v0x14c627280_0 .var "START_signal", 1 0;
v0x14c627330_0 .net "clk", 0 0, v0x14c627ac0_0;  1 drivers
v0x14c6273d0_0 .var "count", 6 0;
v0x14c6274c0_0 .var "data_arrived", 0 0;
v0x14c627560_0 .var "notedge_pulse", 0 0;
v0x14c627600_0 .net "pulse", 0 0, L_0x14c627d80;  1 drivers
v0x14c6276a0_0 .net "pulse1", 0 0, v0x14c627c40_0;  1 drivers
v0x14c6277b0_0 .net "pulse2", 0 0, v0x14c627cd0_0;  1 drivers
E_0x14c606440 .event posedge, v0x14c627330_0;
    .scope S_0x14c60abd0;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14c6273d0_0, 0, 7;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c627280_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c617a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627560_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x14c6271e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c6274c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x14c60abd0;
T_1 ;
    %wait E_0x14c606440;
    %load/vec4 v0x14c627600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x14c627560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14c6276a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x14c6277b0_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c6271e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c6274c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14c627280_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14c617a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c6274c0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x14c6273d0_0;
    %cmpi/e 127, 0, 7;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c6273d0_0, 0;
    %load/vec4 v0x14c6276a0_0;
    %load/vec4 v0x14c6277b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14c617a90_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x14c6273d0_0;
    %assign/vec4 v0x14c6271e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c6273d0_0, 0;
    %load/vec4 v0x14c617a90_0;
    %assign/vec4 v0x14c627280_0, 0;
    %load/vec4 v0x14c6276a0_0;
    %load/vec4 v0x14c6277b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14c617a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c6274c0_0, 0;
T_1.8 ;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14c627560_0, 0;
T_1.2 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x14c6273d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c627560_0, 0;
    %load/vec4 v0x14c6273d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 127, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %load/vec4 v0x14c6273d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x14c6273d0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14c6274c0_0, 0;
    %load/vec4 v0x14c6273d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x14c6273d0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x14c6273d0_0;
    %assign/vec4 v0x14c6273d0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14c60aa60;
T_2 ;
    %delay 1000, 0;
    %load/vec4 v0x14c627ac0_0;
    %inv;
    %store/vec4 v0x14c627ac0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14c60aa60;
T_3 ;
    %vpi_call 2 32 "$dumpfile", "tb_TDC.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14c60aa60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14c627cd0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./dev/fpga/rough_Time_Corelation_Analizer/tb_TDC.v";
    "./dev/fpga/rough_Time_Corelation_Analizer/TDC.v";
