

================================================================
== Vitis HLS Report for 'ecc_encoder'
================================================================
* Date:           Tue Dec  7 19:29:12 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        ecc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.670 us|  0.670 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1   |       10|       10|         2|          -|          -|     5|        no|
        |- VITIS_LOOP_50_2   |       55|       55|        11|          -|          -|     5|        no|
        | + VITIS_LOOP_56_3  |        8|        8|         1|          -|          -|     8|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     70|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|      2|    0|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      65|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |pattern_U     |pattern     |        0|   8|   1|    0|     5|    8|     1|           40|
    |temp_bit_V_U  |temp_bit_V  |        0|  16|   1|    0|     5|    8|     1|           40|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |            |        0|  24|   2|    0|    10|   16|     2|           80|
    +--------------+------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_159_p2   |         +|   0|  0|  11|           3|           1|
    |i_5_fu_200_p2        |         +|   0|  0|  11|           3|           1|
    |j_1_fu_218_p2        |         +|   0|  0|  13|           4|           1|
    |temp_bit_V_d0        |       and|   0|  0|   8|           8|           8|
    |icmp_ln42_fu_153_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln50_fu_194_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln56_fu_212_p2  |      icmp|   0|  0|   9|           4|           5|
    |p_Repl2_s_fu_246_p2  |       xor|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  70|          29|          23|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  37|          7|    1|          7|
    |check_bits_V_fu_76   |   9|          2|    5|         10|
    |i_1_fu_72            |   9|          2|    3|          6|
    |i_fu_64              |   9|          2|    3|          6|
    |j_reg_125            |   9|          2|    4|          8|
    |temp_bit_V_address0  |  14|          3|    3|          9|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  87|         18|   19|         46|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |ap_CS_fsm            |  6|   0|    6|          0|
    |check_bits_V_fu_76   |  5|   0|    5|          0|
    |i_1100_cast_reg_329  |  3|   0|    5|          2|
    |i_1_cast1_reg_339    |  3|   0|   32|         29|
    |i_1_fu_72            |  3|   0|    3|          0|
    |i_5_reg_319          |  3|   0|    3|          0|
    |i_fu_64              |  3|   0|    3|          0|
    |j_reg_125            |  4|   0|    4|          0|
    |p_Val2_s_reg_334     |  8|   0|    8|          0|
    |zext_ln42_reg_286    |  3|   0|   64|         61|
    +---------------------+---+----+-----+-----------+
    |Total                | 41|   0|  133|         92|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   ecc_encoder|  return value|
|data1            |   in|    8|     ap_none|         data1|        scalar|
|output_r         |  out|    5|      ap_vld|      output_r|       pointer|
|output_r_ap_vld  |  out|    1|      ap_vld|      output_r|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

