<?xml version="1.0" encoding="UTF-8"?>
<root>
  <macros>
    <macro>
        <type>counter</type>
        <cells>
            <internal>
                <name>GND</name>
                <type>GND</type>
            </internal>
            <internal>
                <name>VCC</name>
                <type>VCC</type>
            </internal>
            <internal>
                <name>blink_o_reg</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>blink_o_reg_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count[3]_i_5</name>
                <type>LUT2</type>
            </internal>
            <internal>
                <name>count_reg[0]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[10]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[11]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[11]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[12]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[13]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[14]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[15]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[15]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[16]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[17]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[18]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[19]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[19]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[1]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[20]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[21]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[22]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[23]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[23]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[24]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[25]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[26]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[27]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[27]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[28]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[29]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[2]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[30]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[31]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[3]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[3]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[4]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[5]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[6]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[7]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[7]_i_1</name>
                <type>CARRY4</type>
            </internal>
            <internal>
                <name>count_reg[8]</name>
                <type>FDRE</type>
            </internal>
            <internal>
                <name>count_reg[9]</name>
                <type>FDRE</type>
            </internal>
        </cells>
        <pins>
            <pin>
                <name>blink_o</name>
                <direction>output</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>blink_o_reg/Q</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>clk_i</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>blink_o_reg/C</pinname>
                    <pinname>count_reg[0]/C</pinname>
                    <pinname>count_reg[10]/C</pinname>
                    <pinname>count_reg[11]/C</pinname>
                    <pinname>count_reg[12]/C</pinname>
                    <pinname>count_reg[13]/C</pinname>
                    <pinname>count_reg[14]/C</pinname>
                    <pinname>count_reg[15]/C</pinname>
                    <pinname>count_reg[16]/C</pinname>
                    <pinname>count_reg[17]/C</pinname>
                    <pinname>count_reg[18]/C</pinname>
                    <pinname>count_reg[19]/C</pinname>
                    <pinname>count_reg[1]/C</pinname>
                    <pinname>count_reg[20]/C</pinname>
                    <pinname>count_reg[21]/C</pinname>
                    <pinname>count_reg[22]/C</pinname>
                    <pinname>count_reg[23]/C</pinname>
                    <pinname>count_reg[24]/C</pinname>
                    <pinname>count_reg[25]/C</pinname>
                    <pinname>count_reg[26]/C</pinname>
                    <pinname>count_reg[27]/C</pinname>
                    <pinname>count_reg[28]/C</pinname>
                    <pinname>count_reg[29]/C</pinname>
                    <pinname>count_reg[2]/C</pinname>
                    <pinname>count_reg[30]/C</pinname>
                    <pinname>count_reg[31]/C</pinname>
                    <pinname>count_reg[3]/C</pinname>
                    <pinname>count_reg[4]/C</pinname>
                    <pinname>count_reg[5]/C</pinname>
                    <pinname>count_reg[6]/C</pinname>
                    <pinname>count_reg[7]/C</pinname>
                    <pinname>count_reg[8]/C</pinname>
                    <pinname>count_reg[9]/C</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>en_i</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>count[3]_i_5/I1</pinname>
                </internalConnections>
            </pin>
            <pin>
                <name>rst_i</name>
                <direction>input</direction>
                <type>MACRO</type>
                <internalConnections>
                    <pinname>blink_o_reg/R</pinname>
                    <pinname>count_reg[0]/R</pinname>
                    <pinname>count_reg[10]/R</pinname>
                    <pinname>count_reg[11]/R</pinname>
                    <pinname>count_reg[12]/R</pinname>
                    <pinname>count_reg[13]/R</pinname>
                    <pinname>count_reg[14]/R</pinname>
                    <pinname>count_reg[15]/R</pinname>
                    <pinname>count_reg[16]/R</pinname>
                    <pinname>count_reg[17]/R</pinname>
                    <pinname>count_reg[18]/R</pinname>
                    <pinname>count_reg[19]/R</pinname>
                    <pinname>count_reg[1]/R</pinname>
                    <pinname>count_reg[20]/R</pinname>
                    <pinname>count_reg[21]/R</pinname>
                    <pinname>count_reg[22]/R</pinname>
                    <pinname>count_reg[23]/R</pinname>
                    <pinname>count_reg[24]/R</pinname>
                    <pinname>count_reg[25]/R</pinname>
                    <pinname>count_reg[26]/R</pinname>
                    <pinname>count_reg[27]/R</pinname>
                    <pinname>count_reg[28]/R</pinname>
                    <pinname>count_reg[29]/R</pinname>
                    <pinname>count_reg[2]/R</pinname>
                    <pinname>count_reg[30]/R</pinname>
                    <pinname>count_reg[31]/R</pinname>
                    <pinname>count_reg[3]/R</pinname>
                    <pinname>count_reg[4]/R</pinname>
                    <pinname>count_reg[5]/R</pinname>
                    <pinname>count_reg[6]/R</pinname>
                    <pinname>count_reg[7]/R</pinname>
                    <pinname>count_reg[8]/R</pinname>
                    <pinname>count_reg[9]/R</pinname>
                </internalConnections>
            </pin>
        </pins>
        <internalNets>
            <internalNet>
                <name>&lt;const0&gt;</name>
				<type>GND</type>
                <pins>
                    <pinname>count_reg[3]_i_1/CI</pinname>
                    <pinname>blink_o_reg_i_1/CYINIT</pinname>
                    <pinname>count_reg[11]_i_1/CYINIT</pinname>
                    <pinname>count_reg[15]_i_1/CYINIT</pinname>
                    <pinname>count_reg[19]_i_1/CYINIT</pinname>
                    <pinname>count_reg[23]_i_1/CYINIT</pinname>
                    <pinname>count_reg[27]_i_1/CYINIT</pinname>
                    <pinname>count_reg[3]_i_1/CYINIT</pinname>
                    <pinname>count_reg[7]_i_1/CYINIT</pinname>
                    <pinname>blink_o_reg_i_1/DI[0]</pinname>
                    <pinname>count_reg[11]_i_1/DI[0]</pinname>
                    <pinname>count_reg[15]_i_1/DI[0]</pinname>
                    <pinname>count_reg[19]_i_1/DI[0]</pinname>
                    <pinname>count_reg[23]_i_1/DI[0]</pinname>
                    <pinname>count_reg[27]_i_1/DI[0]</pinname>
                    <pinname>count_reg[7]_i_1/DI[0]</pinname>
                    <pinname>blink_o_reg_i_1/DI[1]</pinname>
                    <pinname>count_reg[11]_i_1/DI[1]</pinname>
                    <pinname>count_reg[15]_i_1/DI[1]</pinname>
                    <pinname>count_reg[19]_i_1/DI[1]</pinname>
                    <pinname>count_reg[23]_i_1/DI[1]</pinname>
                    <pinname>count_reg[27]_i_1/DI[1]</pinname>
                    <pinname>count_reg[3]_i_1/DI[1]</pinname>
                    <pinname>count_reg[7]_i_1/DI[1]</pinname>
                    <pinname>blink_o_reg_i_1/DI[2]</pinname>
                    <pinname>count_reg[11]_i_1/DI[2]</pinname>
                    <pinname>count_reg[15]_i_1/DI[2]</pinname>
                    <pinname>count_reg[19]_i_1/DI[2]</pinname>
                    <pinname>count_reg[23]_i_1/DI[2]</pinname>
                    <pinname>count_reg[27]_i_1/DI[2]</pinname>
                    <pinname>count_reg[3]_i_1/DI[2]</pinname>
                    <pinname>count_reg[7]_i_1/DI[2]</pinname>
                    <pinname>blink_o_reg_i_1/DI[3]</pinname>
                    <pinname>count_reg[11]_i_1/DI[3]</pinname>
                    <pinname>count_reg[15]_i_1/DI[3]</pinname>
                    <pinname>count_reg[19]_i_1/DI[3]</pinname>
                    <pinname>count_reg[23]_i_1/DI[3]</pinname>
                    <pinname>count_reg[27]_i_1/DI[3]</pinname>
                    <pinname>count_reg[3]_i_1/DI[3]</pinname>
                    <pinname>count_reg[7]_i_1/DI[3]</pinname>
                    <pinname>GND/G</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>&lt;const1&gt;</name>
				<type>VCC</type>
                <pins>
                    <pinname>blink_o_reg/CE</pinname>
                    <pinname>count_reg[0]/CE</pinname>
                    <pinname>count_reg[10]/CE</pinname>
                    <pinname>count_reg[11]/CE</pinname>
                    <pinname>count_reg[12]/CE</pinname>
                    <pinname>count_reg[13]/CE</pinname>
                    <pinname>count_reg[14]/CE</pinname>
                    <pinname>count_reg[15]/CE</pinname>
                    <pinname>count_reg[16]/CE</pinname>
                    <pinname>count_reg[17]/CE</pinname>
                    <pinname>count_reg[18]/CE</pinname>
                    <pinname>count_reg[19]/CE</pinname>
                    <pinname>count_reg[1]/CE</pinname>
                    <pinname>count_reg[20]/CE</pinname>
                    <pinname>count_reg[21]/CE</pinname>
                    <pinname>count_reg[22]/CE</pinname>
                    <pinname>count_reg[23]/CE</pinname>
                    <pinname>count_reg[24]/CE</pinname>
                    <pinname>count_reg[25]/CE</pinname>
                    <pinname>count_reg[26]/CE</pinname>
                    <pinname>count_reg[27]/CE</pinname>
                    <pinname>count_reg[28]/CE</pinname>
                    <pinname>count_reg[29]/CE</pinname>
                    <pinname>count_reg[2]/CE</pinname>
                    <pinname>count_reg[30]/CE</pinname>
                    <pinname>count_reg[31]/CE</pinname>
                    <pinname>count_reg[3]/CE</pinname>
                    <pinname>count_reg[4]/CE</pinname>
                    <pinname>count_reg[5]/CE</pinname>
                    <pinname>count_reg[6]/CE</pinname>
                    <pinname>count_reg[7]/CE</pinname>
                    <pinname>count_reg[8]/CE</pinname>
                    <pinname>count_reg[9]/CE</pinname>
                    <pinname>VCC/P</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>blink_o_reg_i_1_n_4</name>
                <pins>
                    <pinname>blink_o_reg/D</pinname>
                    <pinname>count_reg[31]/D</pinname>
                    <pinname>blink_o_reg_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>blink_o_reg_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[30]/D</pinname>
                    <pinname>blink_o_reg_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>blink_o_reg_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[29]/D</pinname>
                    <pinname>blink_o_reg_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>blink_o_reg_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[28]/D</pinname>
                    <pinname>blink_o_reg_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[0]</name>
                <pins>
                    <pinname>count_reg[3]_i_1/DI[0]</pinname>
                    <pinname>count[3]_i_5/I0</pinname>
                    <pinname>count_reg[0]/Q</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[10]</name>
                <pins>
                    <pinname>count_reg[10]/Q</pinname>
                    <pinname>count_reg[11]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[11]</name>
                <pins>
                    <pinname>count_reg[11]/Q</pinname>
                    <pinname>count_reg[11]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[12]</name>
                <pins>
                    <pinname>count_reg[12]/Q</pinname>
                    <pinname>count_reg[15]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[13]</name>
                <pins>
                    <pinname>count_reg[13]/Q</pinname>
                    <pinname>count_reg[15]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[14]</name>
                <pins>
                    <pinname>count_reg[14]/Q</pinname>
                    <pinname>count_reg[15]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[15]</name>
                <pins>
                    <pinname>count_reg[15]/Q</pinname>
                    <pinname>count_reg[15]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[16]</name>
                <pins>
                    <pinname>count_reg[16]/Q</pinname>
                    <pinname>count_reg[19]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[17]</name>
                <pins>
                    <pinname>count_reg[17]/Q</pinname>
                    <pinname>count_reg[19]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[18]</name>
                <pins>
                    <pinname>count_reg[18]/Q</pinname>
                    <pinname>count_reg[19]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[19]</name>
                <pins>
                    <pinname>count_reg[19]/Q</pinname>
                    <pinname>count_reg[19]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[1]</name>
                <pins>
                    <pinname>count_reg[1]/Q</pinname>
                    <pinname>count_reg[3]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[20]</name>
                <pins>
                    <pinname>count_reg[20]/Q</pinname>
                    <pinname>count_reg[23]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[21]</name>
                <pins>
                    <pinname>count_reg[21]/Q</pinname>
                    <pinname>count_reg[23]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[22]</name>
                <pins>
                    <pinname>count_reg[22]/Q</pinname>
                    <pinname>count_reg[23]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[23]</name>
                <pins>
                    <pinname>count_reg[23]/Q</pinname>
                    <pinname>count_reg[23]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[24]</name>
                <pins>
                    <pinname>count_reg[24]/Q</pinname>
                    <pinname>count_reg[27]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[25]</name>
                <pins>
                    <pinname>count_reg[25]/Q</pinname>
                    <pinname>count_reg[27]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[26]</name>
                <pins>
                    <pinname>count_reg[26]/Q</pinname>
                    <pinname>count_reg[27]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[27]</name>
                <pins>
                    <pinname>count_reg[27]/Q</pinname>
                    <pinname>count_reg[27]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[28]</name>
                <pins>
                    <pinname>count_reg[28]/Q</pinname>
                    <pinname>blink_o_reg_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[29]</name>
                <pins>
                    <pinname>count_reg[29]/Q</pinname>
                    <pinname>blink_o_reg_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[2]</name>
                <pins>
                    <pinname>count_reg[2]/Q</pinname>
                    <pinname>count_reg[3]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[30]</name>
                <pins>
                    <pinname>count_reg[30]/Q</pinname>
                    <pinname>blink_o_reg_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[31]</name>
                <pins>
                    <pinname>count_reg[31]/Q</pinname>
                    <pinname>blink_o_reg_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[3]</name>
                <pins>
                    <pinname>count_reg[3]/Q</pinname>
                    <pinname>count_reg[3]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[3]_i_5_n_0</name>
                <pins>
                    <pinname>count[3]_i_5/O</pinname>
                    <pinname>count_reg[3]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[4]</name>
                <pins>
                    <pinname>count_reg[4]/Q</pinname>
                    <pinname>count_reg[7]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[5]</name>
                <pins>
                    <pinname>count_reg[5]/Q</pinname>
                    <pinname>count_reg[7]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[6]</name>
                <pins>
                    <pinname>count_reg[6]/Q</pinname>
                    <pinname>count_reg[7]_i_1/S[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[7]</name>
                <pins>
                    <pinname>count_reg[7]/Q</pinname>
                    <pinname>count_reg[7]_i_1/S[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[8]</name>
                <pins>
                    <pinname>count_reg[8]/Q</pinname>
                    <pinname>count_reg[11]_i_1/S[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count[9]</name>
                <pins>
                    <pinname>count_reg[9]/Q</pinname>
                    <pinname>count_reg[11]_i_1/S[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[11]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[15]_i_1/CI</pinname>
                    <pinname>count_reg[11]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[11]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[11]/D</pinname>
                    <pinname>count_reg[11]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[11]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[10]/D</pinname>
                    <pinname>count_reg[11]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[11]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[9]/D</pinname>
                    <pinname>count_reg[11]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[11]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[8]/D</pinname>
                    <pinname>count_reg[11]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[15]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[19]_i_1/CI</pinname>
                    <pinname>count_reg[15]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[15]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[15]/D</pinname>
                    <pinname>count_reg[15]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[15]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[14]/D</pinname>
                    <pinname>count_reg[15]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[15]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[13]/D</pinname>
                    <pinname>count_reg[15]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[15]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[12]/D</pinname>
                    <pinname>count_reg[15]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[19]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[23]_i_1/CI</pinname>
                    <pinname>count_reg[19]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[19]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[19]/D</pinname>
                    <pinname>count_reg[19]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[19]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[18]/D</pinname>
                    <pinname>count_reg[19]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[19]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[17]/D</pinname>
                    <pinname>count_reg[19]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[19]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[16]/D</pinname>
                    <pinname>count_reg[19]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[23]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[27]_i_1/CI</pinname>
                    <pinname>count_reg[23]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[23]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[23]/D</pinname>
                    <pinname>count_reg[23]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[23]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[22]/D</pinname>
                    <pinname>count_reg[23]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[23]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[21]/D</pinname>
                    <pinname>count_reg[23]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[23]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[20]/D</pinname>
                    <pinname>count_reg[23]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[27]_i_1_n_0</name>
                <pins>
                    <pinname>blink_o_reg_i_1/CI</pinname>
                    <pinname>count_reg[27]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[27]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[27]/D</pinname>
                    <pinname>count_reg[27]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[27]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[26]/D</pinname>
                    <pinname>count_reg[27]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[27]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[25]/D</pinname>
                    <pinname>count_reg[27]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[27]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[24]/D</pinname>
                    <pinname>count_reg[27]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[3]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[7]_i_1/CI</pinname>
                    <pinname>count_reg[3]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[3]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[3]/D</pinname>
                    <pinname>count_reg[3]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[3]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[2]/D</pinname>
                    <pinname>count_reg[3]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[3]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[1]/D</pinname>
                    <pinname>count_reg[3]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[3]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[0]/D</pinname>
                    <pinname>count_reg[3]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[7]_i_1_n_0</name>
                <pins>
                    <pinname>count_reg[11]_i_1/CI</pinname>
                    <pinname>count_reg[7]_i_1/CO[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[7]_i_1_n_4</name>
                <pins>
                    <pinname>count_reg[7]/D</pinname>
                    <pinname>count_reg[7]_i_1/O[3]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[7]_i_1_n_5</name>
                <pins>
                    <pinname>count_reg[6]/D</pinname>
                    <pinname>count_reg[7]_i_1/O[2]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[7]_i_1_n_6</name>
                <pins>
                    <pinname>count_reg[5]/D</pinname>
                    <pinname>count_reg[7]_i_1/O[1]</pinname>
                </pins>
            </internalNet>
            <internalNet>
                <name>count_reg[7]_i_1_n_7</name>
                <pins>
                    <pinname>count_reg[4]/D</pinname>
                    <pinname>count_reg[7]_i_1/O[0]</pinname>
                </pins>
            </internalNet>
        </internalNets>
    </macro>
  </macros>
</root>
