module test (
a,
o,
);
wire  _vdd;
wire  _vss;
output  a;
output  o;
pullup (_vdd);
pulldown (_vss);
buf (o, _vdd);
buf (a, _vss);
endmodule
