=====
SETUP
30.569
13.391
43.960
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
segmentPinsOutput_34_iv_0_cZ[2]
9.152
10.251
segmentPinsOutput_34_iv[2]
10.256
11.288
segmentPinsOutput_Z[2]
13.391
=====
SETUP
30.830
13.130
43.960
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
segmentPinsOutput_34_iv_0_cZ[3]
9.168
9.990
segmentPinsOutput_34_iv[3]
9.995
11.027
segmentPinsOutput_Z[3]
13.130
=====
SETUP
31.088
12.872
43.960
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
segmentPinsOutput_34_iv_0_cZ[7]
8.999
10.060
segmentPinsOutput_34_iv[7]
10.479
11.105
segmentPinsOutput_Z[7]
12.872
=====
SETUP
31.143
12.817
43.960
clock_ibuf
0.000
0.982
counter_Z[1]
2.893
3.351
digitPinOutput11_6_cZ
4.170
5.202
digitPinOutput11_cZ
6.011
6.833
digit1_m_cZ[0]
8.788
9.610
segmentPinsOutput_34_iv[0]
9.615
10.714
segmentPinsOutput_Z[0]
12.817
=====
SETUP
31.314
12.645
43.960
clock_ibuf
0.000
0.982
counter_Z[1]
2.893
3.351
digitPinOutput11_6_cZ
4.170
5.202
digitPinOutput11_cZ
6.011
6.833
digit1_m_cZ[1]
8.788
9.820
segmentPinsOutput_34_iv[1]
9.825
10.857
segmentPinsOutput_Z[1]
12.645
=====
SETUP
31.490
12.470
43.960
clock_ibuf
0.000
0.982
counter_Z[1]
2.893
3.351
digitPinOutput11_6_cZ
4.170
5.202
digitPinOutput11_cZ
6.011
6.833
digit1_m_cZ[5]
8.797
9.896
segmentPinsOutput_34_iv[5]
9.901
11.000
segmentPinsOutput_Z[5]
12.470
=====
SETUP
31.569
12.391
43.960
clock_ibuf
0.000
0.982
counter_fast_Z[13]
2.893
3.351
g0_N_3L3_cZ
4.175
4.800
g0_1_cZ
5.223
6.322
g0
6.322
6.471
counter11lto14_3
8.324
9.146
segmentPinsOutput_34_iv[4]
10.009
11.108
segmentPinsOutput_Z[4]
12.391
=====
SETUP
31.610
12.350
43.960
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
segmentPinsOutput_34_iv_0_cZ[6]
9.141
9.963
segmentPinsOutput_34_iv[6]
9.968
11.067
segmentPinsOutput_Z[6]
12.350
=====
SETUP
32.667
11.292
43.960
clock_ibuf
0.000
0.982
counter_fast_Z[13]
2.893
3.351
g0_N_3L3_cZ
4.175
4.800
g0_1_cZ
5.223
6.322
g0
6.322
6.471
counter11lto14_3
8.324
9.146
digitPinOutput_Z[3]
11.292
=====
SETUP
32.901
11.415
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[6]
11.415
=====
SETUP
32.901
11.415
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[7]
11.415
=====
SETUP
32.949
11.368
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[0]
11.368
=====
SETUP
32.949
11.368
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[1]
11.368
=====
SETUP
32.952
11.364
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
digitPinOutput_Z[2]
11.364
=====
SETUP
32.952
11.364
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
digitPinOutput_Z[3]
11.364
=====
SETUP
32.983
11.334
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
digitPinOutput_Z[0]
11.334
=====
SETUP
32.983
11.334
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_1_0_cZ
8.043
9.069
un1_counter11_i_1_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
digitPinOutput_Z[1]
11.334
=====
SETUP
32.987
11.329
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[4]
11.329
=====
SETUP
32.987
11.329
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[5]
11.329
=====
SETUP
33.324
10.992
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[2]
10.992
=====
SETUP
33.324
10.992
44.316
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput12_9_cZ
4.832
5.654
digitPinOutput12_cZ
6.149
7.181
un1_counter11_i_0_0_cZ
8.043
9.069
un1_counter11_i_0_cZ
9.069
9.219
un1_counter11_i_cZ
9.219
9.396
segmentPinsOutput_Z[3]
10.992
=====
SETUP
33.796
10.163
43.960
clock_ibuf
0.000
0.982
counter_Z[6]
2.893
3.351
digitPinOutput10_15_7_cZ
4.651
5.712
digitPinOutput10_15_cZ
6.131
7.230
digitPinOutput10_i_cZ
8.067
8.693
digitPinOutput_Z[0]
10.163
=====
SETUP
34.158
9.802
43.960
clock_ibuf
0.000
0.982
counter_fast_Z[6]
2.893
3.351
counter11lto14_c_1_cZ
4.974
5.599
counter11lto14_c_cZ
6.019
7.051
counter_3_cZ[9]
8.703
9.802
counter_Z[9]
9.802
=====
SETUP
34.176
10.141
44.316
clock_ibuf
0.000
0.982
counter_fast_Z[6]
2.893
3.351
counter11lto14_c_1_cZ
4.974
5.599
counter11lto14_c_cZ
6.019
7.051
counter11_i_cZ
8.385
9.411
counter2_Z[1]
10.141
=====
SETUP
34.176
10.141
44.316
clock_ibuf
0.000
0.982
counter_fast_Z[6]
2.893
3.351
counter11lto14_c_1_cZ
4.974
5.599
counter11lto14_c_cZ
6.019
7.051
counter11_i_cZ
8.385
9.411
counter2_Z[2]
10.141
=====
HOLD
0.568
2.848
2.280
clock_ibuf
0.000
0.844
digit3_Z[6]
2.280
2.613
digit2_Z[6]
2.848
=====
HOLD
0.571
2.851
2.280
clock_ibuf
0.000
0.844
digit3_Z[1]
2.280
2.613
digit2_Z[1]
2.851
=====
HOLD
0.571
2.851
2.280
clock_ibuf
0.000
0.844
digit1_Z[7]
2.280
2.613
digit0_Z[7]
2.851
=====
HOLD
0.571
2.851
2.280
clock_ibuf
0.000
0.844
digit1_Z[6]
2.280
2.613
digit0_Z[6]
2.851
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit1_Z[0]
2.280
2.613
digit0_Z[0]
2.856
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit1_Z[5]
2.280
2.613
digit0_Z[5]
2.856
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit2_Z[0]
2.280
2.613
digit1_Z[0]
2.856
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit3_Z[5]
2.280
2.613
digit2_Z[5]
2.856
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit1_Z[3]
2.280
2.613
digit0_Z[3]
2.856
=====
HOLD
0.576
2.856
2.280
clock_ibuf
0.000
0.844
digit2_Z[2]
2.280
2.613
digit1_Z[2]
2.856
=====
HOLD
0.710
2.990
2.280
clock_ibuf
0.000
0.844
counter2_Z[0]
2.280
2.613
counter2_3_c1_i_cZ
2.618
2.990
counter2_Z[0]
2.990
=====
HOLD
0.710
2.990
2.280
clock_ibuf
0.000
0.844
counter2_Z[2]
2.280
2.613
counter2_3_axbxc2
2.618
2.990
counter2_Z[2]
2.990
=====
HOLD
0.835
3.115
2.280
clock_ibuf
0.000
0.844
digit3_Z[4]
2.280
2.613
digit2_Z[4]
3.115
=====
HOLD
0.835
3.115
2.280
clock_ibuf
0.000
0.844
digit1_Z[2]
2.280
2.613
digit0_Z[2]
3.115
=====
HOLD
0.837
3.117
2.280
clock_ibuf
0.000
0.844
digit3_Z[7]
2.280
2.613
digit2_Z[7]
3.117
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit2_Z[6]
2.280
2.613
digit1_Z[6]
3.120
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit2_Z[4]
2.280
2.613
digit1_Z[4]
3.120
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit2_Z[3]
2.280
2.613
digit1_Z[3]
3.120
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit1_Z[4]
2.280
2.613
digit0_Z[4]
3.120
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit2_Z[7]
2.280
2.613
digit1_Z[7]
3.120
=====
HOLD
0.840
3.120
2.280
clock_ibuf
0.000
0.844
digit3_Z[2]
2.280
2.613
digit2_Z[2]
3.120
=====
HOLD
0.895
3.175
2.280
clock_ibuf
0.000
0.844
counter2_Z[4]
2.280
2.613
counter2_3_axbxc4
2.619
3.175
counter2_Z[4]
3.175
=====
HOLD
0.953
3.233
2.280
clock_ibuf
0.000
0.844
counter2_Z[4]
2.280
2.613
counter2_3_axbxc1
2.861
3.233
counter2_Z[1]
3.233
=====
HOLD
0.953
3.233
2.280
clock_ibuf
0.000
0.844
counter2_Z[4]
2.280
2.613
counter2_3_axbxc3
2.861
3.233
counter2_Z[3]
3.233
=====
HOLD
1.117
3.397
2.280
clock_ibuf
0.000
0.844
digit0_Z[0]
2.280
2.613
digit3_Z[0]
3.397
