

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_74_410'
================================================================
* Date:           Tue Mar  4 14:33:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.081 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  32.784 us|  32.784 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_4  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U329  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  20|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_160_p2         |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln74_fu_154_p2        |      icmp|   0|  0|  17|          13|          14|
    |out_last_fu_174_p2         |      icmp|   0|  0|  14|          13|          12|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  49|          41|          30|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4       |   9|          2|   13|         26|
    |dataOutStream_TDATA_blk_n  |   9|          2|    1|          2|
    |j_fu_66                    |   9|          2|   13|         26|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   29|         58|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_66                  |  13|   0|   13|          0|
    |out_last_reg_234         |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_74_410|  return value|
|dataOutStream_TREADY  |   in|    1|        axis|             dataOutStream_V_data_V|       pointer|
|dataOutStream_TDATA   |  out|   32|        axis|             dataOutStream_V_data_V|       pointer|
|DataRAM_2_address0    |  out|   12|   ap_memory|                          DataRAM_2|         array|
|DataRAM_2_ce0         |  out|    1|   ap_memory|                          DataRAM_2|         array|
|DataRAM_2_q0          |   in|   32|   ap_memory|                          DataRAM_2|         array|
|DataRAM_5_address0    |  out|   12|   ap_memory|                          DataRAM_5|         array|
|DataRAM_5_ce0         |  out|    1|   ap_memory|                          DataRAM_5|         array|
|DataRAM_5_q0          |   in|   32|   ap_memory|                          DataRAM_5|         array|
|DataRAM_8_address0    |  out|   12|   ap_memory|                          DataRAM_8|         array|
|DataRAM_8_ce0         |  out|    1|   ap_memory|                          DataRAM_8|         array|
|DataRAM_8_q0          |   in|   32|   ap_memory|                          DataRAM_8|         array|
|DataRAM_11_address0   |  out|   12|   ap_memory|                         DataRAM_11|         array|
|DataRAM_11_ce0        |  out|    1|   ap_memory|                         DataRAM_11|         array|
|DataRAM_11_q0         |   in|   32|   ap_memory|                         DataRAM_11|         array|
|RAMSel_cast           |   in|    2|     ap_none|                        RAMSel_cast|        scalar|
|dataOutStream_TVALID  |  out|    1|        axis|             dataOutStream_V_last_V|       pointer|
|dataOutStream_TLAST   |  out|    1|        axis|             dataOutStream_V_last_V|       pointer|
|dataOutStream_TKEEP   |  out|    4|        axis|             dataOutStream_V_keep_V|       pointer|
|dataOutStream_TSTRB   |  out|    4|        axis|             dataOutStream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

