

================================================================
== Vitis HLS Report for 'syr2k'
================================================================
* Date:           Tue Feb 27 22:18:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12891|    94555|  0.258 ms|  1.891 ms|  12892|  94556|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   |  min |  max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+
        |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |       17|      257|   0.340 us|  5.140 us|    17|   257|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |      306|     5170|   6.120 us|  0.103 ms|   306|  5170|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |       32|      272|   0.640 us|  5.440 us|    32|   272|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |      610|     5474|  12.200 us|  0.109 ms|   610|  5474|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |       47|      287|   0.940 us|  5.740 us|    47|   287|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |      914|     5778|  18.280 us|  0.116 ms|   914|  5778|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |       62|      302|   1.240 us|  6.040 us|    62|   302|       no|
        |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |     1218|     6082|  24.360 us|  0.122 ms|  1218|  6082|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1  |    12888|    94552|  3222 ~ 23638|          -|          -|     4|        no|
        +-------------------+---------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    66|    4408|    7679|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     549|    -|
|Register         |        -|     -|     372|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    66|    4780|    8317|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                             |control_s_axi                                    |        0|   0|  240|   424|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U75                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U76                           |fmul_32ns_32ns_32_2_max_dsp_1                    |        0|   3|  128|   135|    0|
    |fptoui_32ns_32_2_no_dsp_1_U77                               |fptoui_32ns_32_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |fptoui_32ns_32_2_no_dsp_1_U78                               |fptoui_32ns_32_2_no_dsp_1                        |        0|   0|    0|     0|    0|
    |gmem_m_axi_U                                                |gmem_m_axi                                       |        0|   0|  710|  1276|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162                   |syr2k_Pipeline_VITIS_LOOP_48_2                   |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185                  |syr2k_Pipeline_VITIS_LOOP_48_21                  |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208                  |syr2k_Pipeline_VITIS_LOOP_48_23                  |        0|   3|  167|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231                  |syr2k_Pipeline_VITIS_LOOP_48_25                  |        0|   3|  168|   298|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172   |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42  |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44  |        0|  12|  633|  1129|    0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241  |syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46  |        0|  12|  634|  1130|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                       |                                                 |        0|  66| 4408|  7679|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |indvars_iv_next74_fu_455_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next76_fu_416_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next78_fu_377_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next80_fu_325_p2  |         +|   0|  0|  13|           5|           3|
    |indvars_iv_next82_fu_319_p2  |         +|   0|  0|  13|           5|           3|
    |empty_96_fu_360_p2           |        or|   0|  0|   8|           8|           5|
    |empty_97_fu_400_p2           |        or|   0|  0|   8|           8|           6|
    |empty_98_fu_439_p2           |        or|   0|  0|   8|           8|           6|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  89|          49|          32|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  97|         20|    1|         20|
    |gmem_ARADDR          |  37|          9|   64|        576|
    |gmem_ARLEN           |  37|          9|   32|        288|
    |gmem_ARVALID         |  37|          9|    1|          9|
    |gmem_AWADDR          |  37|          9|   64|        576|
    |gmem_AWLEN           |  37|          9|   32|        288|
    |gmem_AWVALID         |  37|          9|    1|          9|
    |gmem_BREADY          |  37|          9|    1|          9|
    |gmem_RREADY          |  37|          9|    1|          9|
    |gmem_WDATA           |  37|          9|   32|        288|
    |gmem_WSTRB           |  37|          9|    4|         36|
    |gmem_WVALID          |  37|          9|    1|          9|
    |indvars_iv73_fu_112  |   9|          2|    5|         10|
    |indvars_iv75_fu_116  |   9|          2|    5|         10|
    |indvars_iv77_fu_120  |   9|          2|    5|         10|
    |indvars_iv79_fu_124  |   9|          2|    5|         10|
    |indvars_iv81_fu_128  |   9|          2|    5|         10|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 549|        129|  259|       2167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |A_read_reg_549                                                           |  64|   0|   64|          0|
    |B_read_reg_541                                                           |  64|   0|   64|          0|
    |C_read_reg_529                                                           |  64|   0|   64|          0|
    |ap_CS_fsm                                                                |  19|   0|   19|          0|
    |empty_93_reg_565                                                         |  32|   0|   32|          0|
    |empty_95_reg_583                                                         |   4|   0|    4|          0|
    |empty_96_reg_608                                                         |   3|   0|    8|          5|
    |empty_97_reg_630                                                         |   3|   0|    8|          5|
    |empty_98_reg_652                                                         |   2|   0|    8|          6|
    |empty_reg_557                                                            |  32|   0|   32|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_21_fu_185_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_23_fu_208_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_25_fu_231_ap_start_reg                  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_48_2_fu_162_ap_start_reg                   |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42_fu_195_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4_fu_172_ap_start_reg   |   1|   0|    1|          0|
    |indvars_iv73_fu_112                                                      |   5|   0|    5|          0|
    |indvars_iv73_load_reg_645                                                |   5|   0|    5|          0|
    |indvars_iv75_fu_116                                                      |   5|   0|    5|          0|
    |indvars_iv75_load_reg_623                                                |   5|   0|    5|          0|
    |indvars_iv77_fu_120                                                      |   5|   0|    5|          0|
    |indvars_iv77_load_reg_595                                                |   5|   0|    5|          0|
    |indvars_iv79_fu_124                                                      |   5|   0|    5|          0|
    |indvars_iv79_load_reg_576                                                |   5|   0|    5|          0|
    |indvars_iv81_fu_128                                                      |   5|   0|    5|          0|
    |tmp_15_reg_657                                                           |   2|   0|    4|          2|
    |tmp_20_reg_618                                                           |   5|   0|    9|          4|
    |tmp_22_reg_640                                                           |   5|   0|    9|          4|
    |tmp_23_reg_662                                                           |   5|   0|    9|          4|
    |tmp_3_reg_602                                                            |   4|   0|    8|          4|
    |tmp_5_reg_590                                                            |   5|   0|    9|          4|
    |tmp_8_reg_613                                                            |   3|   0|    4|          1|
    |tmp_s_reg_635                                                            |   3|   0|    4|          1|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 372|   0|  412|         40|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         syr2k|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|alpha                  |   in|   32|     ap_none|         alpha|        scalar|
|beta                   |   in|   32|     ap_none|          beta|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

