<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>
time_elapsed: 0.000s
ram usage: 9744 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: code_verilog_tutorial_good_code.v --------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	addbit
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
WARNING (2)::NETLIST_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>::10 This output is undriven (addbit^sum) and will be removed
      output         sum;
WARNING (3)::NETLIST_ERROR <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_good_code.v</a>::11 This output is undriven (addbit^co) and will be removed
      output         co;
WARNING (4)::NETLIST_ERROR Net addbit^sum driving node addbit^sum is itself undriven.
WARNING (5)::NETLIST_ERROR Net addbit^co driving node addbit^co is itself undriven.
Successful High-level synthesis by Odin
	Blif file available at  odin.blif

	==== Stats ====
Number of &lt;FF_NODE&gt; node:                 0
Number of &lt;INPUT_NODE&gt; node:              0
Number of &lt;OUTPUT_NODE&gt; node:             2
Number of &lt;CLOCK_NODE&gt; node:              0
Number of &lt;GENERIC&gt; node:                 0
Total estimated number of lut:            0
Total number of node:                     0
Longest path:                             1
Average path:                             1

Elaboration Time: 0.4ms
--------------------------------------------------------------------

--------------------------------------------------------------------
Total time: 0.6ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 9.5 MiB)

</pre>
</body>