// Seed: 2346147434
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  timeprecision 1ps;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input supply1 id_11,
    input tri id_12,
    input supply1 id_13,
    input supply0 id_14,
    input wand id_15
);
  logic id_17;
  ;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
  wire id_18;
  assign id_7 = -1 != -1;
  parameter id_19 = 1;
  wire id_20;
  ;
  assign id_7 = 1;
  wire id_21;
  ;
  assign id_3 = -1;
endmodule
