

================================================================
== Vitis HLS Report for 'kp_502_15'
================================================================
* Date:           Sat Dec  9 20:37:09 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_15
* Solution:       sol2_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  10.815 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.182 us|  0.182 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       12|       12|         3|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %r"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %a, i64 666, i64 208, i64 4294967295"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %b, i64 666, i64 208, i64 4294967295"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %c, i64 666, i64 208, i64 4294967295"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 208, i64 4294967295"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 0, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 21 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/kp_502_15.cpp:8]   --->   Operation 22 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_1" [./source/kp_502_15.cpp:8]   --->   Operation 24 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3" [./source/kp_502_15.cpp:8]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %tmp, void %.split, void" [./source/kp_502_15.cpp:8]   --->   Operation 27 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:10]   --->   Operation 28 'getelementptr' 'x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.75ns)   --->   "%temp_x = load i3 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 29 'load' 'temp_x' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.75ns)   --->   "%a_load = load i3 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 31 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i32 %b, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (1.75ns)   --->   "%b_load = load i3 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 33 'load' 'b_load' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i4 %i_1" [./source/kp_502_15.cpp:8]   --->   Operation 34 'trunc' 'trunc_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln8 = or i3 %trunc_ln8, i3 1" [./source/kp_502_15.cpp:8]   --->   Operation 35 'or' 'or_ln8' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i3 %or_ln8" [./source/kp_502_15.cpp:10]   --->   Operation 36 'zext' 'zext_ln10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:10]   --->   Operation 37 'getelementptr' 'x_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.75ns)   --->   "%temp_x_1 = load i3 %x_addr_1" [./source/kp_502_15.cpp:10]   --->   Operation 38 'load' 'temp_x_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 39 'getelementptr' 'a_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.75ns)   --->   "%a_load_1 = load i3 %a_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 40 'load' 'a_load_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i32 %b, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 41 'getelementptr' 'b_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.75ns)   --->   "%b_load_1 = load i3 %b_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 42 'load' 'b_load_1' <Predicate = (!tmp)> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (1.49ns)   --->   "%add_ln8 = add i4 %i_1, i4 2" [./source/kp_502_15.cpp:8]   --->   Operation 43 'add' 'add_ln8' <Predicate = (!tmp)> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.32ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %i" [./source/kp_502_15.cpp:8]   --->   Operation 44 'store' 'store_ln8' <Predicate = (!tmp)> <Delay = 1.32>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/kp_502_15.cpp:13]   --->   Operation 45 'ret' 'ret_ln13' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 46 [1/2] (1.75ns)   --->   "%temp_x = load i3 %x_addr" [./source/kp_502_15.cpp:10]   --->   Operation 46 'load' 'temp_x' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 47 [1/2] (1.75ns)   --->   "%a_load = load i3 %a_addr" [./source/kp_502_15.cpp:11]   --->   Operation 47 'load' 'a_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (6.88ns)   --->   "%mul_ln11 = mul i32 %a_load, i32 %temp_x" [./source/kp_502_15.cpp:11]   --->   Operation 48 'mul' 'mul_ln11' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/2] (1.75ns)   --->   "%b_load = load i3 %b_addr" [./source/kp_502_15.cpp:11]   --->   Operation 49 'load' 'b_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/1] (2.18ns)   --->   "%add_ln11 = add i32 %b_load, i32 %mul_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 50 'add' 'add_ln11' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 51 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (1.75ns)   --->   "%c_load = load i3 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 52 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 53 [1/2] (1.75ns)   --->   "%temp_x_1 = load i3 %x_addr_1" [./source/kp_502_15.cpp:10]   --->   Operation 53 'load' 'temp_x_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/2] (1.75ns)   --->   "%a_load_1 = load i3 %a_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 54 'load' 'a_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/1] (6.88ns)   --->   "%mul_ln11_2 = mul i32 %a_load_1, i32 %temp_x_1" [./source/kp_502_15.cpp:11]   --->   Operation 55 'mul' 'mul_ln11_2' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.75ns)   --->   "%b_load_1 = load i3 %b_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 56 'load' 'b_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (2.18ns)   --->   "%add_ln11_2 = add i32 %b_load_1, i32 %mul_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 57 'add' 'add_ln11_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr i32 %c, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 58 'getelementptr' 'c_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.75ns)   --->   "%c_load_1 = load i3 %c_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 59 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 10.8>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/kp_502_15.cpp:8]   --->   Operation 60 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (6.88ns)   --->   "%mul_ln11_1 = mul i32 %temp_x, i32 %add_ln11" [./source/kp_502_15.cpp:11]   --->   Operation 61 'mul' 'mul_ln11_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (1.75ns)   --->   "%c_load = load i3 %c_addr" [./source/kp_502_15.cpp:11]   --->   Operation 62 'load' 'c_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (2.18ns)   --->   "%add_ln11_1 = add i32 %c_load, i32 %mul_ln11_1" [./source/kp_502_15.cpp:11]   --->   Operation 63 'add' 'add_ln11_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %zext_ln8" [./source/kp_502_15.cpp:11]   --->   Operation 64 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_1, i3 %r_addr" [./source/kp_502_15.cpp:11]   --->   Operation 65 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 66 [1/1] (6.88ns)   --->   "%mul_ln11_3 = mul i32 %temp_x_1, i32 %add_ln11_2" [./source/kp_502_15.cpp:11]   --->   Operation 66 'mul' 'mul_ln11_3' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (1.75ns)   --->   "%c_load_1 = load i3 %c_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 67 'load' 'c_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_2P">   --->   Core 89 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 68 [1/1] (2.18ns)   --->   "%add_ln11_3 = add i32 %c_load_1, i32 %mul_ln11_3" [./source/kp_502_15.cpp:11]   --->   Operation 68 'add' 'add_ln11_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i32 %r, i64 0, i64 %zext_ln10" [./source/kp_502_15.cpp:11]   --->   Operation 69 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.75ns)   --->   "%store_ln11 = store i32 %add_ln11_3, i3 %r_addr_1" [./source/kp_502_15.cpp:11]   --->   Operation 70 'store' 'store_ln11' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 01111]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specmemcore_ln0   (specmemcore      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln8         (store            ) [ 00000]
br_ln8            (br               ) [ 00000]
i_1               (load             ) [ 00000]
zext_ln8          (zext             ) [ 00011]
tmp               (bitselect        ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln8            (br               ) [ 00000]
x_addr            (getelementptr    ) [ 00010]
a_addr            (getelementptr    ) [ 00010]
b_addr            (getelementptr    ) [ 00010]
trunc_ln8         (trunc            ) [ 00000]
or_ln8            (or               ) [ 00000]
zext_ln10         (zext             ) [ 00011]
x_addr_1          (getelementptr    ) [ 00010]
a_addr_1          (getelementptr    ) [ 00010]
b_addr_1          (getelementptr    ) [ 00010]
add_ln8           (add              ) [ 00000]
store_ln8         (store            ) [ 00000]
ret_ln13          (ret              ) [ 00000]
temp_x            (load             ) [ 00001]
a_load            (load             ) [ 00000]
mul_ln11          (mul              ) [ 00000]
b_load            (load             ) [ 00000]
add_ln11          (add              ) [ 00001]
c_addr            (getelementptr    ) [ 00001]
temp_x_1          (load             ) [ 00001]
a_load_1          (load             ) [ 00000]
mul_ln11_2        (mul              ) [ 00000]
b_load_1          (load             ) [ 00000]
add_ln11_2        (add              ) [ 00001]
c_addr_1          (getelementptr    ) [ 00001]
specloopname_ln8  (specloopname     ) [ 00000]
mul_ln11_1        (mul              ) [ 00000]
c_load            (load             ) [ 00000]
add_ln11_1        (add              ) [ 00000]
r_addr            (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
mul_ln11_3        (mul              ) [ 00000]
c_load_1          (load             ) [ 00000]
add_ln11_3        (add              ) [ 00000]
r_addr_1          (getelementptr    ) [ 00000]
store_ln11        (store            ) [ 00000]
br_ln0            (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="3" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="0"/>
<pin id="72" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="73" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="0"/>
<pin id="75" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_x/2 temp_x_1/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="a_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="3" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
<pin id="92" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 a_load_1/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="106" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="107" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="109" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_1/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="x_addr_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="a_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="b_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="c_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="1"/>
<pin id="139" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="147" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="148" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="0"/>
<pin id="150" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 c_load_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="1"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="2"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="3" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="0"/>
<pin id="172" dir="0" index="4" bw="3" slack="0"/>
<pin id="173" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 store_ln11/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="3" slack="2"/>
<pin id="181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_1/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln8_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_1_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="1"/>
<pin id="192" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln8_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln8_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln8_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln10_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln8_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="1"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln11_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln11_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mul_ln11_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln11_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln11_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln11_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="mul_ln11_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln11_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/4 "/>
</bind>
</comp>

<comp id="282" class="1005" name="i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="289" class="1005" name="zext_ln8_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="x_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="1"/>
<pin id="300" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="a_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="1"/>
<pin id="305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="b_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="1"/>
<pin id="310" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="zext_ln10_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln10 "/>
</bind>
</comp>

<comp id="319" class="1005" name="x_addr_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="1"/>
<pin id="321" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="a_addr_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="b_addr_1_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="1"/>
<pin id="331" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="temp_x_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x "/>
</bind>
</comp>

<comp id="339" class="1005" name="add_ln11_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="344" class="1005" name="c_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="temp_x_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_x_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="add_ln11_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="c_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="1"/>
<pin id="361" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="60" pin="3"/><net_sink comp="67" pin=2"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="93"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="94" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="135" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="167" pin=2"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="229"><net_src comp="190" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="84" pin="7"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="67" pin="7"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="101" pin="7"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="84" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="67" pin="3"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="101" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="142" pin="7"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="264" pin="2"/><net_sink comp="167" pin=4"/></net>

<net id="279"><net_src comp="142" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="285"><net_src comp="56" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="292"><net_src comp="193" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="301"><net_src comp="60" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="306"><net_src comp="77" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="311"><net_src comp="94" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="316"><net_src comp="218" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="322"><net_src comp="111" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="327"><net_src comp="119" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="332"><net_src comp="127" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="337"><net_src comp="67" pin="7"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="342"><net_src comp="242" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="347"><net_src comp="135" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="352"><net_src comp="67" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="357"><net_src comp="254" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="362"><net_src comp="152" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {4 }
 - Input state : 
	Port: kp_502_15 : a | {2 3 }
	Port: kp_502_15 : b | {2 3 }
	Port: kp_502_15 : c | {3 4 }
	Port: kp_502_15 : x | {2 3 }
  - Chain level:
	State 1
		store_ln8 : 1
	State 2
		zext_ln8 : 1
		tmp : 1
		br_ln8 : 2
		x_addr : 2
		temp_x : 3
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		trunc_ln8 : 1
		or_ln8 : 2
		zext_ln10 : 2
		x_addr_1 : 3
		temp_x_1 : 4
		a_addr_1 : 3
		a_load_1 : 4
		b_addr_1 : 3
		b_load_1 : 4
		add_ln8 : 1
		store_ln8 : 2
	State 3
		mul_ln11 : 1
		add_ln11 : 2
		c_load : 1
		mul_ln11_2 : 1
		add_ln11_2 : 2
		c_load_1 : 1
	State 4
		add_ln11_1 : 1
		store_ln11 : 2
		add_ln11_3 : 1
		store_ln11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   add_ln8_fu_225  |    0    |    0    |    13   |
|          |  add_ln11_fu_242  |    0    |    0    |    39   |
|    add   | add_ln11_2_fu_254 |    0    |    0    |    39   |
|          | add_ln11_1_fu_264 |    0    |    0    |    39   |
|          | add_ln11_3_fu_275 |    0    |    0    |    39   |
|----------|-------------------|---------|---------|---------|
|          |  mul_ln11_fu_236  |    3    |    0    |    21   |
|    mul   | mul_ln11_2_fu_248 |    3    |    0    |    21   |
|          | mul_ln11_1_fu_260 |    3    |    0    |    21   |
|          | mul_ln11_3_fu_271 |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln8_fu_193  |    0    |    0    |    0    |
|          |  zext_ln10_fu_218 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_200    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |  trunc_ln8_fu_208 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |   or_ln8_fu_212   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |    0    |   253   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_addr_1_reg_324 |    3   |
|  a_addr_reg_303  |    3   |
|add_ln11_2_reg_354|   32   |
| add_ln11_reg_339 |   32   |
| b_addr_1_reg_329 |    3   |
|  b_addr_reg_308  |    3   |
| c_addr_1_reg_359 |    3   |
|  c_addr_reg_344  |    3   |
|     i_reg_282    |    4   |
| temp_x_1_reg_349 |   32   |
|  temp_x_reg_334  |   32   |
| x_addr_1_reg_319 |    3   |
|  x_addr_reg_298  |    3   |
| zext_ln10_reg_313|   64   |
| zext_ln8_reg_289 |   64   |
+------------------+--------+
|       Total      |   284  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_67 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_84 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_142 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  10.592 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   253  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |   284  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |   284  |   325  |
+-----------+--------+--------+--------+--------+
