INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.sim/sim_1/impl/timing/xsim/tb_alu_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ZYNQ_files/project_cpu_lab/project_cpu_lab.srcs/sim_1/new/tb_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
