INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sources_1/new/usart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TX
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2458] undeclared symbol receive_end, assumed default net type wire [D:/PROGRAM/HDL/powerClock/powerClock.srcs/sources_1/new/usart.sv:125]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/PROGRAM/HDL/powerClock/powerClock.srcs/sim_1/new/mian_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_test
