{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "dsa_jtag_sys.qsys dsa_jtag_sys.BAK.qsys " "Backing up file \"dsa_jtag_sys.qsys\" to \"dsa_jtag_sys.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1764911161896 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "dsa_jtag_sys/synthesis/dsa_jtag_sys.v dsa_jtag_sys.BAK.v " "Backing up file \"dsa_jtag_sys/synthesis/dsa_jtag_sys.v\" to \"dsa_jtag_sys.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1764911161896 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys dsa_jtag_sys.qsys " "Started upgrading IP component Qsys with file \"dsa_jtag_sys.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1764911161896 ""}
{ "Info" "" "" "2025.12.04.23:06:04 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.12.04.23:06:04 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1764911164941 ""}
{ "Info" "" "" "2025.12.04.23:06:04 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.12.04.23:06:04 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1764911164947 ""}
{ "Info" "dsa_jtag_sys_generation.rpt" "" "2025.12.04.23:06:08 Info: Saving generation log to /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Saving generation log to /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" 0 0 "Shell" 0 -1 1764911168149 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Starting: Create simulation model" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1764911168149 ""}
{ "Info" "simulation" --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.12.04.23:06:08 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" {  } {  } 0 0 "2025.12.04.23:06:08 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" 0 0 "Shell" 0 -1 1764911168152 ""}
{ "Info" "dsa_jtag_sys.qsys" "" "2025.12.04.23:06:08 Info: Loading quartus" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Loading quartus" 0 0 "Shell" 0 -1 1764911168171 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Reading input file" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Reading input file" 0 0 "Shell" 0 -1 1764911168177 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Adding clk_0 \[clock_source 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Adding clk_0 \[clock_source 25.1\]" 0 0 "Shell" 0 -1 1764911168178 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1764911168178 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" 0 0 "Shell" 0 -1 1764911168179 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Parameterizing module dsa_avalon_slave_0" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Parameterizing module dsa_avalon_slave_0" 0 0 "Shell" 0 -1 1764911168179 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" 0 0 "Shell" 0 -1 1764911168179 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Parameterizing module master_0" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1764911168180 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Building connections" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Building connections" 0 0 "Shell" 0 -1 1764911168180 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Parameterizing connections" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1764911168181 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Validating" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Validating" 0 0 "Shell" 0 -1 1764911168182 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Done reading input file" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Done reading input file" 0 0 "Shell" 0 -1 1764911168236 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: dsa_jtag_sys: Generating \"dsa_jtag_sys\" for SIM_VERILOG" {  } {  } 0 0 "2025.12.04.23:06:08 Info: dsa_jtag_sys: Generating \"dsa_jtag_sys\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1764911168388 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 0 "2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide." 0 0 "Shell" 0 -1 1764911168544 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2025.12.04.23:06:08 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1764911168545 ""}
{ "Error" "" "" "2025.12.04.23:06:08 Error: dsa_avalon_slave_0: dsa_avalon_slave does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." {  } {  } 0 0 "2025.12.04.23:06:08 Error: dsa_avalon_slave_0: dsa_avalon_slave does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis." 0 0 "Shell" 0 -1 1764911168851 ""}
{ "Error" "" "" "2025.12.04.23:06:08 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2025.12.04.23:06:08 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1764911168851 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: dsa_jtag_sys: Done \"dsa_jtag_sys\" with 5 modules, 1 files" {  } {  } 0 0 "2025.12.04.23:06:08 Info: dsa_jtag_sys: Done \"dsa_jtag_sys\" with 5 modules, 1 files" 0 0 "Shell" 0 -1 1764911168852 ""}
{ "Error" "" "" "2025.12.04.23:06:08 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings" {  } {  } 0 0 "2025.12.04.23:06:08 Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings" 0 0 "Shell" 0 -1 1764911168860 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Finished: Create simulation model" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1764911168860 ""}
{ "Info" "" "" "2025.12.04.23:06:08 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2025.12.04.23:06:08 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1764911168860 ""}
{ "Info" "" --use-relative-paths=true" "" "2025.12.04.23:06:08 Info: sim-script-gen --spd=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/dsa_jtag_sys.spd\" --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:08 Info: sim-script-gen --spd=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/dsa_jtag_sys.spd\" --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911168861 ""}
{ "Info" " --use-relative-paths=true" "" "2025.12.04.23:06:08 Info: Doing: ip-make-simscript --spd=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/dsa_jtag_sys.spd --output-directory=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:08 Info: Doing: ip-make-simscript --spd=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/dsa_jtag_sys.spd --output-directory=/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911168863 ""}
{ "Info" " directory:" "" "2025.12.04.23:06:09 Info: Generating the following file(s) for VCSMX simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Generating the following file(s) for VCSMX simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169308 ""}
{ "Info" "synopsys_sim.setup" "" "2025.12.04.23:06:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1764911169309 ""}
{ "Info" "vcsmx_setup.sh" "" "2025.12.04.23:06:09 Info:     synopsys/vcsmx" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1764911169309 ""}
{ "Info" " directory:" "" "2025.12.04.23:06:09 Info: Generating the following file(s) for XCELIUM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Generating the following file(s) for XCELIUM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169314 ""}
{ "Info" "cds.lib" "" "2025.12.04.23:06:09 Info:     xcelium" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     xcelium" 0 0 "Shell" 0 -1 1764911169314 ""}
{ "Info" "hdl.var" "" "2025.12.04.23:06:09 Info:     xcelium" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     xcelium" 0 0 "Shell" 0 -1 1764911169314 ""}
{ "Info" "xcelium_setup.sh" "" "2025.12.04.23:06:09 Info:     xcelium" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     xcelium" 0 0 "Shell" 0 -1 1764911169315 ""}
{ "Info" " directory:" "" "2025.12.04.23:06:09 Info: Generating the following file(s) for MODELSIM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Generating the following file(s) for MODELSIM simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169318 ""}
{ "Info" "msim_setup.tcl" "" "2025.12.04.23:06:09 Info:     mentor" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     mentor" 0 0 "Shell" 0 -1 1764911169319 ""}
{ "Info" " directory:" "" "2025.12.04.23:06:09 Info: Generating the following file(s) for RIVIERA simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Generating the following file(s) for RIVIERA simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169321 ""}
{ "Info" "rivierapro_setup.tcl" "" "2025.12.04.23:06:09 Info:     aldec" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     aldec" 0 0 "Shell" 0 -1 1764911169322 ""}
{ "Info" " directory:" "" "2025.12.04.23:06:09 Info: Generating the following file(s) for VCS simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Generating the following file(s) for VCS simulator in /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169324 ""}
{ "Info" "vcs_setup.sh" "" "2025.12.04.23:06:09 Info:     synopsys/vcs" {  } {  } 0 0 "2025.12.04.23:06:09 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1764911169325 ""}
{ "Info" "." "" "2025.12.04.23:06:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" {  } {  } 0 0 "2025.12.04.23:06:09 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/simulation" 0 0 "Shell" 0 -1 1764911169325 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2025.12.04.23:06:09 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1764911169325 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2025.12.04.23:06:09 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1764911169325 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1764911169325 ""}
{ "Info" "dsa_jtag_sys" --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.12.04.23:06:09 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --block-symbol-file --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus" {  } {  } 0 0 "2025.12.04.23:06:09 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --block-symbol-file --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus" 0 0 "Shell" 0 -1 1764911169326 ""}
{ "Info" "dsa_jtag_sys.qsys" "" "2025.12.04.23:06:09 Info: Loading quartus" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Loading quartus" 0 0 "Shell" 0 -1 1764911169329 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Reading input file" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Reading input file" 0 0 "Shell" 0 -1 1764911169336 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding clk_0 \[clock_source 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding clk_0 \[clock_source 25.1\]" 0 0 "Shell" 0 -1 1764911169337 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1764911169338 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" 0 0 "Shell" 0 -1 1764911169338 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0" 0 0 "Shell" 0 -1 1764911169338 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" 0 0 "Shell" 0 -1 1764911169338 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module master_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1764911169338 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Building connections" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Building connections" 0 0 "Shell" 0 -1 1764911169339 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing connections" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1764911169340 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Validating" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Validating" 0 0 "Shell" 0 -1 1764911169340 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Done reading input file" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Done reading input file" 0 0 "Shell" 0 -1 1764911169387 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.12.04.23:06:09 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1764911169773 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1764911169773 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info:" {  } {  } 0 0 "2025.12.04.23:06:09 Info:" 0 0 "Shell" 0 -1 1764911169773 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1764911169773 ""}
{ "Info" "synthesis" --family="Cyclone V" --part=5CSEMA5F31C6" "" "2025.12.04.23:06:09 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --synthesis=VERILOG --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" {  } {  } 0 0 "2025.12.04.23:06:09 Info: qsys-generate \"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys.qsys\" --synthesis=VERILOG --output-directory=\"/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys" 0 0 "Shell" 0 -1 1764911169774 ""}
{ "Info" "dsa_jtag_sys.qsys" "" "2025.12.04.23:06:09 Info: Loading quartus" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Loading quartus" 0 0 "Shell" 0 -1 1764911169776 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Reading input file" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Reading input file" 0 0 "Shell" 0 -1 1764911169781 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding clk_0 \[clock_source 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding clk_0 \[clock_source 25.1\]" 0 0 "Shell" 0 -1 1764911169782 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module clk_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1764911169782 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding dsa_avalon_slave_0 \[dsa_avalon_slave 1.0\]" 0 0 "Shell" 0 -1 1764911169782 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module dsa_avalon_slave_0" 0 0 "Shell" 0 -1 1764911169782 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Adding master_0 \[altera_jtag_avalon_master 25.1\]" 0 0 "Shell" 0 -1 1764911169783 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing module master_0" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing module master_0" 0 0 "Shell" 0 -1 1764911169783 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Building connections" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Building connections" 0 0 "Shell" 0 -1 1764911169783 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Parameterizing connections" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1764911169784 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Validating" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Validating" 0 0 "Shell" 0 -1 1764911169784 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Done reading input file" {  } {  } 0 0 "2025.12.04.23:06:09 Info: Done reading input file" 0 0 "Shell" 0 -1 1764911169821 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: dsa_jtag_sys: Generating \"dsa_jtag_sys\" for QUARTUS_SYNTH" {  } {  } 0 0 "2025.12.04.23:06:09 Info: dsa_jtag_sys: Generating \"dsa_jtag_sys\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1764911169888 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 0 "2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has address signal 32 bit wide, but the slave is 16 bit wide." 0 0 "Shell" 0 -1 1764911169931 ""}
{ "Info" "" "" "2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2025.12.04.23:06:09 Info: Interconnect is inserted between master master_0.master and slave dsa_avalon_slave_0.avalon_slave_0 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1764911169931 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: dsa_avalon_slave_0: \"dsa_jtag_sys\" instantiated dsa_avalon_slave \"dsa_avalon_slave_0\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: dsa_avalon_slave_0: \"dsa_jtag_sys\" instantiated dsa_avalon_slave \"dsa_avalon_slave_0\"" 0 0 "Shell" 0 -1 1764911170081 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: master_0: \"dsa_jtag_sys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: master_0: \"dsa_jtag_sys\" instantiated altera_jtag_avalon_master \"master_0\"" 0 0 "Shell" 0 -1 1764911170181 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: mm_interconnect_0: \"dsa_jtag_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: mm_interconnect_0: \"dsa_jtag_sys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1764911170270 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: rst_controller: \"dsa_jtag_sys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: rst_controller: \"dsa_jtag_sys\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1764911170273 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1764911170276 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1764911170282 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1764911170283 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: b2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1764911170283 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: p2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1764911170284 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1764911170285 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: b2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1764911170288 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: p2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1764911170291 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" 0 0 "Shell" 0 -1 1764911170292 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: dsa_avalon_slave_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dsa_avalon_slave_0_avalon_slave_0_translator\"" {  } {  } 0 0 "2025.12.04.23:06:10 Info: dsa_avalon_slave_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"dsa_avalon_slave_0_avalon_slave_0_translator\"" 0 0 "Shell" 0 -1 1764911170293 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: dsa_jtag_sys: Done \"dsa_jtag_sys\" with 15 modules, 27 files" {  } {  } 0 0 "2025.12.04.23:06:10 Info: dsa_jtag_sys: Done \"dsa_jtag_sys\" with 15 modules, 27 files" 0 0 "Shell" 0 -1 1764911170293 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: qsys-generate succeeded." {  } {  } 0 0 "2025.12.04.23:06:10 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1764911170360 ""}
{ "Info" "" "" "2025.12.04.23:06:10 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2025.12.04.23:06:10 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1764911170360 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "dsa_jtag_sys.BAK.qsys dsa_jtag_sys.qsys " "Restoring file \"dsa_jtag_sys.BAK.qsys\" to \"dsa_jtag_sys.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1764911170411 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "dsa_jtag_sys.qsys " "Error upgrading Platform Designer file \"dsa_jtag_sys.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1764911170411 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "dsa_jtag_sys.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"dsa_jtag_sys.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1764911170412 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "/home/hack/altera_lite/25.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/hack/altera_lite/25.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1764911170438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 6 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764911170438 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec  4 23:06:10 2025 " "Processing ended: Thu Dec  4 23:06:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764911170438 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764911170438 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764911170438 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1764911170438 ""}
