LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY partD_alu8imux IS
    PORT(
        A : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
        Cin : IN STD_LOGIC;
        S0, S1 : IN STD_LOGIC;
        F : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
        Cout : OUT STD_LOGIC
    );
END ENTITY partD_alu8imux;

ARCHITECTURE behavior OF partD_alu8imux IS
BEGIN
    PROCESS(A, Cin, S0, S1)
        VARIABLE temp : STD_LOGIC_VECTOR(7 DOWNTO 0);
    BEGIN
        CASE S1 & S0 IS
            WHEN "00" =>  
                temp := A(6 DOWNTO 0) & '0';
                Cout <= A(7);
            WHEN "01" =>  
                temp := A(6 DOWNTO 0) & A(7);
                Cout <= A(7);
            WHEN "10" =>  
                temp := A(6 DOWNTO 0) & Cin;
                Cout <= A(7);
            WHEN "11" =>  
                temp := (OTHERS => '0');
                Cout <= '0';
            WHEN OTHERS =>
                temp := (OTHERS => '0');
                Cout <= '0';
        END CASE;
        F <= temp;
    END PROCESS;
END ARCHITECTURE behavior;
