
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003341                       # Number of seconds simulated
sim_ticks                                  3341492307                       # Number of ticks simulated
final_tick                               574872529983                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131265                       # Simulator instruction rate (inst/s)
host_op_rate                                   172405                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 208428                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893272                       # Number of bytes of host memory used
host_seconds                                 16031.90                       # Real time elapsed on the host
sim_insts                                  2104433328                       # Number of instructions simulated
sim_ops                                    2763983418                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         6272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       193408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       126336                       # Number of bytes read from this memory
system.physmem.bytes_read::total               331392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         6272                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11648                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       117760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            117760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           49                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1511                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          987                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2589                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             920                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  920                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1877006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57880726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1608862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     37808257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                99174851                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1877006                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1608862                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3485868                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35241739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35241739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35241739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1877006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57880726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1608862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     37808257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              134416590                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8013172                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2850414                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2485005                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189188                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1436335                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384020                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200084                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5739                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15840106                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2850414                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584104                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         873751                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        339417                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719673                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7876434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.317991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4520361     57.39%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600179      7.62%     65.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294217      3.74%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222569      2.83%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181774      2.31%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159947      2.03%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54649      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195448      2.48%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647290     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7876434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355716                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.976759                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620785                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       315956                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243117                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16004                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680571                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312381                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17709757                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680571                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771613                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         135273                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40750                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106762                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141458                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17153955                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22715658                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78109404                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78109404                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7812210                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2143                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1141                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363617                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2622767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595125                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7587                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       225114                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16125935                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2148                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13759252                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17665                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4639709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12627391                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7876434                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746889                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856209                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2815439     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1669175     21.19%     56.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       865519     10.99%     67.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001066     12.71%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       736258      9.35%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477924      6.07%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203134      2.58%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60967      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46952      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7876434                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58530     73.11%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12592     15.73%     88.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8937     11.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10800037     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109497      0.80%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2357602     17.13%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491120      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13759252                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717079                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80059                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005819                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35492657                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20767905                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13277510                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13839311                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22423                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       734688                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155367                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680571                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          75812                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16128084                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2622767                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595125                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1131                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207157                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13458096                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2255707                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301151                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734294                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016474                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478587                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.679497                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13302911                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13277510                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7993666                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19692465                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.656961                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405925                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4757986                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187423                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7195863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.580100                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290644                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3359924     46.69%     46.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532155     21.29%     67.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837091     11.63%     79.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304777      4.24%     83.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263086      3.66%     87.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117113      1.63%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282206      3.92%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77718      1.08%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421793      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7195863                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421793                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22902135                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32937830                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3276                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 136738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.801317                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.801317                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.247945                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.247945                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62311695                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17430210                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18263738                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8013172                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2919746                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2374965                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196431                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1207452                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1130123                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308714                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8728                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2913526                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16108032                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2919746                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1438837                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3546467                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1053094                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        579108                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1427239                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7892157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.309354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4345690     55.06%     55.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          311561      3.95%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251809      3.19%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          609028      7.72%     69.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161618      2.05%     71.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          221018      2.80%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152119      1.93%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88583      1.12%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1750731     22.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7892157                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364368                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.010194                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3041531                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       566540                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3409601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21698                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        852781                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498808                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19292405                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        852781                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3264357                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99326                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       147986                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3203946                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       323756                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18604847                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          165                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129599                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105421                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26023989                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86853483                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86853483                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15967837                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10056147                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3990                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2427                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           906987                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1748396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       906822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18473                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       324042                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17569237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3989                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13940420                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28777                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6047054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18614972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          810                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7892157                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2747100     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1689844     21.41%     56.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1109081     14.05%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       818624     10.37%     80.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       709474      8.99%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       369589      4.68%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       316946      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62967      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68532      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7892157                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82506     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18084     15.26%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17926     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11588638     83.13%     83.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       194460      1.39%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1556      0.01%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1392896      9.99%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       762870      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13940420                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739688                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118519                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008502                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35920293                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23620474                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13581256                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14058939                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53613                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       691079                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          352                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       229009                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        852781                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54382                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7708                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17573227                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1748396                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       906822                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2406                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118976                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230741                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13717793                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1303524                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       222627                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2047263                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1934524                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            743739                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711905                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13590628                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13581256                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8829621                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25087310                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694866                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351956                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9356331                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11499608                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6073701                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3179                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199625                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7039376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633612                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.145843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2722625     38.68%     38.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1954800     27.77%     66.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       788461     11.20%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453164      6.44%     84.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       362905      5.16%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       151861      2.16%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       179450      2.55%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88111      1.25%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       337999      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7039376                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9356331                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11499608                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1735129                       # Number of memory references committed
system.switch_cpus1.commit.loads              1057316                       # Number of loads committed
system.switch_cpus1.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1649482                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10364743                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234443                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       337999                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24274530                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36000042                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3094                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9356331                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11499608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9356331                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856444                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856444                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167619                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167619                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61707507                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18761523                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17790194                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3174                       # number of misc regfile writes
system.l2.replacements                           2588                       # number of replacements
system.l2.tagsinuse                      16381.633396                       # Cycle average of tags in use
system.l2.total_refs                           533438                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18972                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.117120                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           470.792047                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     42.580036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    786.157308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.031225                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    503.267497                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8103.610485                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6436.194799                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.028735                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002599                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.047983                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002382                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.030717                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.494605                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.392834                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999856                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3915                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4197                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8116                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3465                       # number of Writeback hits
system.l2.Writeback_hits::total                  3465                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3939                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4245                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8188                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3939                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4245                       # number of overall hits
system.l2.overall_hits::total                    8188                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1511                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          987                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2589                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          987                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2589                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1511                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          987                       # number of overall misses
system.l2.overall_misses::total                  2589                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2761516                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     93537673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2754409                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     59483511                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       158537109                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2761516                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     93537673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2754409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     59483511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        158537109                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2761516                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     93537673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2754409                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     59483511                       # number of overall miss cycles
system.l2.overall_miss_latency::total       158537109                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5426                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5184                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10705                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3465                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3465                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                72                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10777                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10777                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.942308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.278474                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.190394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.241850                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.942308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.277248                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.188647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240234                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.942308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.277248                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.188647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240234                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 56357.469388                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61904.482462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 65581.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60266.981763                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61234.881808                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 56357.469388                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61904.482462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 65581.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60266.981763                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61234.881808                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 56357.469388                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61904.482462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 65581.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60266.981763                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61234.881808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  920                       # number of writebacks
system.l2.writebacks::total                       920                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1511                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          987                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2589                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2589                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2484362                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     84779570                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2515464                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     53746308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143525704                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2484362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     84779570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2515464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     53746308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    143525704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2484362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     84779570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2515464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     53746308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    143525704                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.942308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.278474                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.190394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.241850                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.942308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.277248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.188647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240234                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.942308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.277248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.188647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240234                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50701.265306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56108.252813                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54454.212766                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55436.733874                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50701.265306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56108.252813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        59892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54454.212766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55436.733874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50701.265306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56108.252813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        59892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54454.212766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55436.733874                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               559.624485                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752131                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   570                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1757459.878947                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    45.530644                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   514.093840                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.072966                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.823868                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719610                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719610                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719610                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719610                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719610                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719610                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3933133                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3933133                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3933133                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3933133                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3933133                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3933133                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719673                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719673                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719673                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719673                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 62430.682540                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62430.682540                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 62430.682540                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62430.682540                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 62430.682540                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62430.682540                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           52                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           52                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3395604                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3395604                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3395604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3395604                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3395604                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3395604                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 65300.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65300.076923                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 65300.076923                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65300.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 65300.076923                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65300.076923                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249372                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39125.371889                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.968399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.031601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785033                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214967                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1108                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492516                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492516                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16710                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16782                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    742725367                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    742725367                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2476625                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2476625                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    745201992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    745201992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    745201992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    745201992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2071642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2071642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2509298                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2509298                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2509298                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2509298                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008066                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008066                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006688                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44447.957331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44447.957331                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34397.569444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34397.569444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44404.838041                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44404.838041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44404.838041                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44404.838041                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1094                       # number of writebacks
system.cpu0.dcache.writebacks::total             1094                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11284                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11284                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11332                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11332                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11332                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5426                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    127113538                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    127113538                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       567447                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       567447                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    127680985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    127680985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    127680985                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    127680985                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23426.748618                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23426.748618                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23643.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23643.625000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23427.703670                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23427.703670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23427.703670                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23427.703670                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.010600                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086513097                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101572.721470                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.010600                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064120                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.823735                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1427181                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1427181                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1427181                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1427181                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1427181                       # number of overall hits
system.cpu1.icache.overall_hits::total        1427181                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3965552                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3965552                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3965552                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3965552                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3965552                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3965552                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1427239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1427239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1427239                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1427239                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1427239                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1427239                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68371.586207                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68371.586207                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68371.586207                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68371.586207                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68371.586207                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68371.586207                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2989753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2989753                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2989753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2989753                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2989753                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2989753                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 69529.139535                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69529.139535                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 69529.139535                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69529.139535                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 69529.139535                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69529.139535                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5232                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170694052                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5488                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              31103.143586                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.263451                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.736549                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.879935                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.120065                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       989027                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         989027                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       674148                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        674148                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1800                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1800                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1587                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1587                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1663175                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1663175                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1663175                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1663175                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13268                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13600                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13600                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    488282631                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    488282631                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     16596548                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16596548                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    504879179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    504879179                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    504879179                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    504879179                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1002295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1002295                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       674480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       674480                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1676775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1676775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1676775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1676775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013238                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013238                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000492                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000492                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36801.524797                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36801.524797                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 49989.602410                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49989.602410                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37123.469044                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37123.469044                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37123.469044                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37123.469044                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        27967                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        27967                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2371                       # number of writebacks
system.cpu1.dcache.writebacks::total             2371                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8084                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8084                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8368                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8368                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5184                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5184                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5232                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5232                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5232                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98173905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98173905                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1024955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1024955                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     99198860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     99198860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     99198860                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     99198860                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003120                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003120                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003120                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003120                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18937.867477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18937.867477                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21353.229167                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21353.229167                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18960.026758                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18960.026758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18960.026758                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18960.026758                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
