Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar 14 22:27:04 2023
| Host         : Daisy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    7           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: uno/r_1hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.432        0.000                      0                   53        0.212        0.000                      0                   53        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.432        0.000                      0                   53        0.212        0.000                      0                   53        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.313%)  route 3.248ns (79.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     9.396    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    uno/r_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.313%)  route 3.248ns (79.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     9.396    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    uno/r_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.313%)  route 3.248ns (79.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     9.396    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[2]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    uno/r_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.313%)  route 3.248ns (79.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     9.396    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595    15.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X1Y81          FDRE (Setup_fdre_C_R)       -0.429    14.828    uno/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -9.396    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.809%)  route 2.969ns (78.191%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     9.116    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[4]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    uno/r_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.809%)  route 2.969ns (78.191%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     9.116    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[5]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    uno/r_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.809%)  route 2.969ns (78.191%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     9.116    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[6]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    uno/r_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.828ns (21.809%)  route 2.969ns (78.191%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     9.116    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597    15.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X1Y82          FDRE (Setup_fdre_C_R)       -0.429    14.830    uno/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.908%)  route 2.951ns (78.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.893     9.099    uno/r_count[0]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[16]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    uno/r_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 uno/r_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.908%)  route 2.951ns (78.092%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.717     5.320    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  uno/r_count_reg[10]/Q
                         net (fo=2, routed)           0.860     6.635    uno/r_count_reg[10]
    SLICE_X0Y83          LUT4 (Prop_lut4_I2_O)        0.124     6.759 f  uno/r_count[0]_i_5/O
                         net (fo=1, routed)           1.027     7.786    uno/r_count[0]_i_5_n_0
    SLICE_X0Y85          LUT6 (Prop_lut6_I0_O)        0.124     7.910 r  uno/r_count[0]_i_3/O
                         net (fo=2, routed)           0.172     8.082    uno/r_count[0]_i_3_n_0
    SLICE_X0Y85          LUT3 (Prop_lut3_I2_O)        0.124     8.206 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.893     9.099    uno/r_count[0]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600    15.023    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y85          FDRE (Setup_fdre_C_R)       -0.429    14.833    uno/r_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  5.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uno/prevres_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X0Y85          FDRE                                         r  uno/prevres_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  uno/prevres_reg/Q
                         net (fo=2, routed)           0.076     1.724    uno/prevres
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.099     1.823 r  uno/r_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.823    uno/r_1hz_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uno/r_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X0Y85          FDRE                                         r  uno/r_1hz_reg/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.091     1.610    uno/r_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uno/r_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uno/r_count_reg[23]/Q
                         net (fo=2, routed)           0.118     1.778    uno/r_count_reg[23]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  uno/r_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    uno/r_count_reg[20]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[23]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    uno/r_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uno/r_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uno/r_count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.779    uno/r_count_reg[11]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  uno/r_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    uno/r_count_reg[8]_i_1_n_4
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[11]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    uno/r_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uno/r_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uno/r_count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.780    uno/r_count_reg[15]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  uno/r_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    uno/r_count_reg[12]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    uno/r_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uno/r_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.598     1.517    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  uno/r_count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.779    uno/r_count_reg[7]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  uno/r_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    uno/r_count_reg[4]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.869     2.034    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    uno/r_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uno/r_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uno/r_count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.781    uno/r_count_reg[19]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  uno/r_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    uno/r_count_reg[16]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[19]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    uno/r_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uno/r_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.597     1.516    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uno/r_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.778    uno/r_count_reg[3]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  uno/r_count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.886    uno/r_count_reg[0]_i_2_n_4
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.868     2.033    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    uno/r_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uno/r_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uno/r_count_reg[20]/Q
                         net (fo=2, routed)           0.116     1.776    uno/r_count_reg[20]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  uno/r_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    uno/r_count_reg[20]_i_1_n_7
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[20]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    uno/r_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uno/r_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.599     1.518    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  uno/r_count_reg[8]/Q
                         net (fo=2, routed)           0.116     1.776    uno/r_count_reg[8]
    SLICE_X1Y83          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  uno/r_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    uno/r_count_reg[8]_i_1_n_7
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.870     2.035    uno/clk_100MHz
    SLICE_X1Y83          FDRE                                         r  uno/r_count_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    uno/r_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 uno/r_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/r_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.600     1.519    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  uno/r_count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.777    uno/r_count_reg[12]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.892 r  uno/r_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    uno/r_count_reg[12]_i_1_n_7
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[12]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    uno/r_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     uno/prevres_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y85     uno/r_1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     uno/r_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     uno/r_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y83     uno/r_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     uno/r_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     uno/r_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     uno/r_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     uno/r_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/prevres_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/prevres_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/r_1hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/r_1hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     uno/r_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     uno/r_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/prevres_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/prevres_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/r_1hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y85     uno/r_1hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     uno/r_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     uno/r_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     uno/r_count_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r4/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.274ns  (logic 3.988ns (63.571%)  route 2.286ns (36.429%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  r4/lfsr_reg[0]/Q
                         net (fo=4, routed)           2.286     2.742    led_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.532     6.274 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.274    led[0]
    J15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 4.123ns (65.779%)  route 2.145ns (34.221%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[3]_lopt_replica/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  r4/lfsr_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.145     2.564    lopt_2
    R15                  OBUF (Prop_obuf_I_O)         3.704     6.268 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.268    led[3]
    R15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.858ns  (logic 3.990ns (68.118%)  route 1.868ns (31.882%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  r4/lfsr_reg[1]_lopt_replica/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  r4/lfsr_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.868     2.324    lopt
    L16                  OBUF (Prop_obuf_I_O)         3.534     5.858 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.858    led[1]
    L16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.720ns  (logic 3.996ns (69.855%)  route 1.724ns (30.145%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[2]_lopt_replica/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  r4/lfsr_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.724     2.180    lopt_1
    M13                  OBUF (Prop_obuf_I_O)         3.540     5.720 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.720    led[2]
    M13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[1]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 1.477ns (50.181%)  route 1.466ns (49.819%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    r4/AR[0]
    SLICE_X0Y86          FDCE                                         f  r4/lfsr_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 1.477ns (51.761%)  route 1.376ns (48.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.376     2.853    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 1.477ns (51.761%)  route 1.376ns (48.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.376     2.853    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 1.477ns (51.761%)  route 1.376ns (48.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.376     2.853    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[2]_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 1.477ns (51.761%)  route 1.376ns (48.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.376     2.853    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.853ns  (logic 1.477ns (51.761%)  route 1.376ns (48.239%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=10, routed)          1.376     2.853    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r4/lfsr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.141ns (66.849%)  route 0.070ns (33.151%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[2]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r4/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.070     0.211    r4/Q[2]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.802%)  route 0.103ns (42.198%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r4/lfsr_reg[0]/Q
                         net (fo=4, routed)           0.103     0.244    r4/Q[0]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.128ns (36.910%)  route 0.219ns (63.090%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  r4/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.219     0.347    r4/Q[1]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.754%)  route 0.214ns (60.246%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r4/lfsr_reg[0]/Q
                         net (fo=4, routed)           0.214     0.355    r4/Q[0]
    SLICE_X0Y86          FDCE                                         r  r4/lfsr_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (46.970%)  route 0.210ns (53.030%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[0]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r4/lfsr_reg[0]/Q
                         net (fo=4, routed)           0.210     0.351    r4/Q[0]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  r4/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    r4/p_0_out[0]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.128ns (29.758%)  route 0.302ns (70.242%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[1]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  r4/lfsr_reg[1]/Q
                         net (fo=2, routed)           0.302     0.430    r4/Q[1]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r4/lfsr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r4/lfsr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.141ns (26.863%)  route 0.384ns (73.137%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE                         0.000     0.000 r  r4/lfsr_reg[2]/C
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r4/lfsr_reg[2]/Q
                         net (fo=2, routed)           0.384     0.525    r4/Q[2]
    SLICE_X0Y84          FDCE                                         r  r4/lfsr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.244ns (31.119%)  route 0.541ns (68.881%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.541     0.786    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.244ns (31.119%)  route 0.541ns (68.881%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.541     0.786    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            r4/lfsr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.786ns  (logic 0.244ns (31.119%)  route 0.541ns (68.881%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=10, routed)          0.541     0.786    r4/AR[0]
    SLICE_X0Y84          FDCE                                         f  r4/lfsr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.601ns (37.605%)  route 2.656ns (62.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     4.256    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.601ns (37.605%)  route 2.656ns (62.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     4.256    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.601ns (37.605%)  route 2.656ns (62.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     4.256    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.601ns (37.605%)  route 2.656ns (62.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          1.190     4.256    uno/r_count[0]_i_1_n_0
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.595     5.018    uno/clk_100MHz
    SLICE_X1Y81          FDRE                                         r  uno/r_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.601ns (40.248%)  route 2.376ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     3.977    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597     5.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.601ns (40.248%)  route 2.376ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     3.977    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597     5.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.601ns (40.248%)  route 2.376ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     3.977    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597     5.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.977ns  (logic 1.601ns (40.248%)  route 2.376ns (59.752%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.910     3.977    uno/r_count[0]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.597     5.020    uno/clk_100MHz
    SLICE_X1Y82          FDRE                                         r  uno/r_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.601ns (40.423%)  route 2.359ns (59.577%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.893     3.960    uno/r_count[0]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600     5.023    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.960ns  (logic 1.601ns (40.423%)  route 2.359ns (59.577%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  reset_IBUF_inst/O
                         net (fo=10, routed)          1.466     2.943    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.124     3.067 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.893     3.960    uno/r_count[0]_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.600     5.023    uno/clk_100MHz
    SLICE_X1Y85          FDRE                                         r  uno/r_count_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/prevres_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.244ns (36.851%)  route 0.419ns (63.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.419     0.663    uno/AR[0]
    SLICE_X0Y85          FDRE                                         r  uno/prevres_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X0Y85          FDRE                                         r  uno/prevres_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.289ns (38.944%)  route 0.454ns (61.056%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.454     0.698    uno/AR[0]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.045     0.743 r  uno/r_1hz_i_1/O
                         net (fo=1, routed)           0.000     0.743    uno/r_1hz_i_1_n_0
    SLICE_X0Y85          FDRE                                         r  uno/r_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X0Y85          FDRE                                         r  uno/r_1hz_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.289ns (27.866%)  route 0.749ns (72.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.169     1.039    uno/r_count[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uno/r_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    uno/clk_100MHz
    SLICE_X1Y87          FDRE                                         r  uno/r_count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.289ns (27.866%)  route 0.749ns (72.134%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.169     1.039    uno/r_count[0]_i_1_n_0
    SLICE_X1Y87          FDRE                                         r  uno/r_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    uno/clk_100MHz
    SLICE_X1Y87          FDRE                                         r  uno/r_count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.289ns (26.075%)  route 0.821ns (73.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.241     1.110    uno/r_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.289ns (26.075%)  route 0.821ns (73.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.241     1.110    uno/r_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.289ns (26.075%)  route 0.821ns (73.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.241     1.110    uno/r_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.289ns (26.075%)  route 0.821ns (73.925%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.241     1.110    uno/r_count[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.871     2.036    uno/clk_100MHz
    SLICE_X1Y84          FDRE                                         r  uno/r_count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.289ns (25.147%)  route 0.862ns (74.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.282     1.151    uno/r_count[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uno/r_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.289ns (25.147%)  route 0.862ns (74.853%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_IBUF_inst/O
                         net (fo=10, routed)          0.580     0.825    uno/AR[0]
    SLICE_X0Y85          LUT3 (Prop_lut3_I1_O)        0.045     0.870 r  uno/r_count[0]_i_1/O
                         net (fo=26, routed)          0.282     1.151    uno/r_count[0]_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.872     2.037    uno/clk_100MHz
    SLICE_X1Y86          FDRE                                         r  uno/r_count_reg[21]/C





