[ START MERGED ]
rstn_c_i rstn_c
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
cnt_4_i[0] cnt_4[0]
mj5ghub/jtck_i_0 jtaghub16_jtck
[ END MERGED ]
[ START CLIPPED ]
mj5ghub/ip_enable_14
mj5ghub/ip_enable_13
mj5ghub/ip_enable_12
mj5ghub/jtdo2_int_sm0
mj5ghub/jtdo2_int_m2
mj5ghub/GND
mj5ghub/jtdo2_int_m11_0_bm
mj5ghub/jtdo2_int_m8_0_bm
mj5ghub/jtdo2_int_m5_0_bm
mj5ghub/jtdo2_int_m2_0_bm
mj5ghub/jtdo2_int_m2_0_am
GND
VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/rd_dout_tm[11]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/ren_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_te[1]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tu[6]
mj5ghub/VCC
mj5ghub/rom_rd_addr_cry_2
mj5ghub/rom_rd_addr_cry_4
mj5ghub/rom_rd_addr_cry_0_COUT1_6
mj5ghub/rom_rd_addr_cry_6
mj5ghub/er2_tdo_1
mj5ghub/er2_tdo_2
mj5ghub/er2_tdo_4
mj5ghub/er2_tdo_3
mj5ghub/er2_tdo_5
mj5ghub/er2_tdo_7
mj5ghub/er2_tdo_6
mj5ghub/er2_tdo_8
mj5ghub/er2_tdo_10
mj5ghub/er2_tdo_9
mj5ghub/er2_tdo_11
mj5ghub/er2_tdo_13
mj5ghub/er2_tdo_12
mj5ghub/er2_tdo_15
mj5ghub/er2_tdo_14
mj5ghub/ip_enable_15
mj5ghub/genblk0_genblk4_un1_jtagd_u
mj5ghub/genblk0_genblk4_un1_jtagd_u_1
mj5ghub/tdoa
mj5ghub/tdia
mj5ghub/tmsa
mj5ghub/tcka
mj5ghub/cdn
mj5ghub/rom_rd_addr_cry_0
un3_cnt_cry_2
un3_cnt_cry_4
un3_cnt_cry_6
un3_cnt_cry_8
un3_cnt_cry_10
un3_cnt_cry_12
un3_cnt_cry_14
un3_cnt_cry_16
un3_cnt_cry_18
un3_cnt_cry_20
un3_cnt_cry_22
un3_cnt_cry_24
un3_cnt_cry_26
un3_cnt_cry_28
un3_cnt_cry_30_0_COUT1
un3_cnt_cry_30
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_COUT1[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_COUT1[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_COUT1[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_COUT1[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_COUT1[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[2]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[6]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[8]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[10]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[12]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_COUT1[14]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry[14]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_4
un3_cnt_cry_0_0_S0
un3_cnt_cry_0
[ END CLIPPED ]
[ START OSC ]
clk1
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Fri Apr 28 11:14:08 2017

SYSCONFIG INBUF=ON CONFIG_SECURE=OFF ;
FREQUENCY NET "clk1" 20.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
