$date
	Sat Feb 19 18:39:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_tb $end
$scope module display_tb $end
$var wire 5 ! entrada [4:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$var reg 1 ( g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
0&
1%
1$
1#
1"
b0 !
$end
#10
0"
1&
1'
0(
b1 !
#20
0%
0&
1(
b10 !
#30
0#
0$
1&
0'
b11 !
#40
1%
1'
b100 !
#50
1"
1#
0'
b101 !
#60
1$
1'
0(
b110 !
#70
0#
0$
b111 !
#80
1#
1$
1(
b1000 !
#90
0&
b1001 !
#100
0%
b1010 !
#110
0$
1%
1&
0'
b1011 !
#120
0%
1'
b1100 !
#130
0"
0#
1$
0'
b1101 !
#140
1#
0&
0(
b1110 !
#150
1"
1&
1'
1(
b1111 !
#160
0"
0#
0$
1%
0(
b10000 !
#170
1"
1$
1(
b10001 !
#180
1#
0&
b10010 !
#190
0#
0$
0%
1&
b10011 !
#200
0"
0&
0'
0(
b10100 !
#210
b10101 !
#220
b10110 !
#230
b10111 !
#240
b11000 !
#250
b11001 !
#260
b11010 !
#270
b11011 !
#280
b11100 !
#290
b11101 !
#300
b11110 !
#310
b11111 !
#320
