
*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 459.879 ; gain = 184.078
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 856.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/rapha/Desktop/beta-starter/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 9 instances

The system cannot find the path specified.
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 991.434 ; gain = 531.555
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 1017.375 ; gain = 25.941

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19b34fc15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1565.168 ; gain = 547.793

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.961 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.961 ; gain = 0.000
Phase 1 Initialization | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1933.961 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1933.961 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1933.961 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 19b34fc15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1933.961 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 68 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 299a64039

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1933.961 ; gain = 0.000
Retarget | Checksum: 299a64039
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2450d1243

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1933.961 ; gain = 0.000
Constant propagation | Checksum: 2450d1243
INFO: [Opt 31-389] Phase Constant propagation created 68 cells and removed 68 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 20fa60913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1933.961 ; gain = 0.000
Sweep | Checksum: 20fa60913
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 20fa60913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1933.961 ; gain = 0.000
BUFG optimization | Checksum: 20fa60913
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20fa60913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1933.961 ; gain = 0.000
Shift Register Optimization | Checksum: 20fa60913
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 20fa60913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1933.961 ; gain = 0.000
Post Processing Netlist | Checksum: 20fa60913
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1d29ccc7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1933.961 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1933.961 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1d29ccc7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1933.961 ; gain = 0.000
Phase 9 Finalization | Checksum: 1d29ccc7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1933.961 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |              68  |              68  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1d29ccc7c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1933.961 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.961 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 2251fe9cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2005.922 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2251fe9cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.675 . Memory (MB): peak = 2005.922 ; gain = 71.961

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2251fe9cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.922 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.922 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 240fc882e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2005.922 ; gain = 1014.488
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2005.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b9338e28

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2005.922 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1964cd6de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2930ccfe5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2930ccfe5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.539 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2930ccfe5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.545 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20e15ed4a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 247c8168f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 247c8168f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.807 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 201f22375

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 103 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 102, total 103, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 103 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.922 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          103  |             22  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          103  |             22  |                   125  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d705e8ac

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1bd67aedc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bd67aedc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17fbd0412

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: de79ddeb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b59dd810

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17eb5754c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cb9e7200

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: d4ab03e2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e20567ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16ddfa903

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: eb9659e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 3 Detail Placement | Checksum: eb9659e4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b16729d1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-884.024 |
Phase 1 Physical Synthesis Initialization | Checksum: 1383fd028

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1383fd028

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b16729d1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.673. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 8d952e20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 8d952e20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8d952e20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8d952e20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 8d952e20

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.922 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e0969219

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000
Ending Placer Task | Checksum: b267f3a5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.922 ; gain = 0.000
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2005.922 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2005.922 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.20s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.922 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.673 | TNS=-761.064 |
Phase 1 Physical Synthesis Initialization | Checksum: c9d3d2af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2005.922 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.673 | TNS=-761.064 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: c9d3d2af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2005.922 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.673 | TNS=-761.064 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data28[15].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[911]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data28[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.651 | TNS=-761.835 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/read_data[3]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/read_data[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.383 | TNS=-710.043 |
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.380 | TNS=-709.608 |
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.372 | TNS=-708.455 |
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/read_data[1]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/read_data[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.365 | TNS=-707.459 |
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/read_data[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/read_data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.352 | TNS=-705.637 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[911]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.293 | TNS=-705.043 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data30[15].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[975]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data30[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.278 | TNS=-705.028 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data30[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][150]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.253 | TNS=-704.150 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data29[14].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[942]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data29[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.190 | TNS=-704.049 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data1[15].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[47]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.170 | TNS=-704.029 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][118]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[943]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.152 | TNS=-703.174 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data29[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[62]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_2_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.058 | TNS=-700.178 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[911]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.849 | TNS=-699.615 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][150]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.841 | TNS=-699.349 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][54]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[111]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.788 | TNS=-698.930 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data29[12].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[940]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data29[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.774 | TNS=-698.757 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data30[12].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[972]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data30[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.766 | TNS=-698.668 |
INFO: [Physopt 32-134] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.761 | TNS=-698.633 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[301]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[268]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[268]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/read_data_reg[26]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0.  Re-placed instance motherboard/memory_unit/instruction_memory/s0_i_73
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.758 | TNS=-698.549 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][25]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[45]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.756 | TNS=-698.077 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/data30[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][148]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[973]_i_1_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_debug[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.755 | TNS=-697.604 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[202]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.740 | TNS=-697.184 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[268]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0_i_29_comp.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.739 | TNS=-697.107 |
INFO: [Physopt 32-663] Processed net motherboard/beta/regfile_system/regfile/data2[12].  Re-placed instance motherboard/beta/regfile_system/regfile/M_registers_q_reg[76]
INFO: [Physopt 32-735] Processed net motherboard/beta/regfile_system/regfile/data2[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.735 | TNS=-696.781 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.721 | TNS=-696.669 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/fa_gen_0[14].fa/M_registers_q[974]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[365]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.719 | TNS=-694.338 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0__0_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[367]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.716 | TNS=-694.317 |
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/s0_i_129_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_129_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.707 | TNS=-693.862 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.704 | TNS=-693.841 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[367]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[367]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0__0_i_1_comp_1.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0__0_i_18_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.692 | TNS=-693.757 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_141_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.683 | TNS=-693.267 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/s0_i_46_n_0. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0_i_46_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[8].adderarray/i__8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.663 | TNS=-692.161 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.653 | TNS=-692.091 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[968]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[4].adderarray/i__4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[3].adderarray/i__3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[68]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.652 | TNS=-692.056 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[4].adderarray/i__4. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/mem_reg_i_191_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[69]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.648 | TNS=-691.874 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.648 | TNS=-691.874 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_129_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/s0_i_129_0. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0_i_76_comp.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.646 | TNS=-691.860 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[68]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg[96]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_regfile_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.645 | TNS=-691.797 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net motherboard/memory_unit/instruction_memory/s0_i_94_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.639 | TNS=-691.496 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.580 | TNS=-687.780 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_63_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_105_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.577 | TNS=-687.590 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.577 | TNS=-687.590 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/s0_i_44_n_0. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/s0_i_44_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.576 | TNS=-687.527 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0.  Re-placed instance motherboard/memory_unit/instruction_memory/s0_i_89
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.565 | TNS=-686.834 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_156_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86].  Re-placed instance motherboard/memory_unit/instruction_memory/M_registers_q[911]_i_1_comp_1
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.549 | TNS=-686.702 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][118]. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[943]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[975]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.548 | TNS=-686.108 |
INFO: [Physopt 32-710] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_n_0. Critical path length was reduced through logic transformation on cell motherboard/memory_unit/instruction_memory/M_registers_q[974]_i_4_comp.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[398]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.505 | TNS=-685.436 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.504 | TNS=-685.429 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[367]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net motherboard/beta/pc_system/s0__0_i_18_0.  Re-placed instance motherboard/beta/pc_system/s0__0_i_6_comp
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0__0_i_18_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.503 | TNS=-685.422 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/s0__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.469 | TNS=-685.184 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[334]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/pc_system/s0_i_30_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.457 | TNS=-684.911 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[430]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[11].adderarray/i__11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[300]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.442 | TNS=-684.806 |
INFO: [Physopt 32-702] Processed net motherboard/beta/pc_system/s0_i_30_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/pc_system/s0_i_30_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.441 | TNS=-684.792 |
INFO: [Physopt 32-702] Processed net motherboard/beta/pc_system/s0_i_30_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.436 | TNS=-684.722 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net motherboard/beta/pc_system/s0_i_30_0[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.434 | TNS=-684.554 |
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[267]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[968]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[4].adderarray/i__4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[3].adderarray/i__3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[68]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg[96]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_regfile_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_156_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.434 | TNS=-684.554 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2125.586 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 6ff749b5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2125.586 ; gain = 119.664

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.434 | TNS=-684.554 |
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[267]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[968]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[4].adderarray/i__4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[3].adderarray/i__3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[68]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg[96]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_regfile_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_156_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg_n_0_[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_motherboard_id[26]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[463]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/fa_gen_0[15].fa/s0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[267]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_134_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_registers_q[968]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[4].adderarray/i__4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/adderarray_gen_0[3].adderarray/i__3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/beta/alu_system/multiplier/adderarray/M_adderarray_b[68]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_i_227_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/mem_reg_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/beta/regfile_system/regfile/M_registers_q_reg[96]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_regfile_read_address_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/io_led_OBUF[6]_inst_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_156_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/s0_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net motherboard/memory_unit/instruction_memory/M_pc_q_reg[31][86]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.434 | TNS=-684.554 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2198.336 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 6ff749b5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2198.336 ; gain = 192.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.336 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-8.434 | TNS=-684.554 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.239  |         76.509  |           14  |              0  |                    56  |           0  |           2  |  00:00:24  |
|  Total          |          1.239  |         76.509  |           14  |              0  |                    56  |           0  |           3  |  00:00:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.336 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 9cf1bdd9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 2198.336 ; gain = 192.414
INFO: [Common 17-83] Releasing license: Implementation
408 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2198.336 ; gain = 192.414
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2223.156 ; gain = 6.934
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2223.156 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.156 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2223.156 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2223.156 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2223.156 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.143 . Memory (MB): peak = 2223.156 ; gain = 6.934
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 18dba647 ConstDB: 0 ShapeSum: 5846f53e RouteDB: 0
Post Restoration Checksum: NetGraph: 6324d56f | NumContArr: 45f9b7db | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22e708284

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22e708284

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22e708284

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2301.621 ; gain = 64.328
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 321f1298b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.621 ; gain = 64.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.990 | TNS=-622.339| WHS=-0.117 | THS=-1.264 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1842
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1842
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ae74159c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ae74159c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2694d9fdc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.621 ; gain = 64.328
Phase 3 Initial Routing | Checksum: 2694d9fdc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.621 ; gain = 64.328
INFO: [Route 35-580] Design has 4 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                              |
+====================+===================+==================================================================+
| clk_0              | clk_0             | motherboard/beta/regfile_system/regfile/M_registers_q_reg[67]/D  |
| clk_0              | clk_0             | motherboard/beta/regfile_system/regfile/M_registers_q_reg[3]/D   |
| clk_0              | clk_0             | motherboard/beta/regfile_system/regfile/M_registers_q_reg[898]/D |
| clk_0              | clk_0             | motherboard/beta/pc_system/M_pc_q_reg[31]/D                      |
+--------------------+-------------------+------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1040
 Number of Nodes with overlaps = 542
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 180
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.725| TNS=-1348.740| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18cad477d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 578
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.795| TNS=-1435.453| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23dbe6c50

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2301.621 ; gain = 64.328
Phase 4 Rip-up And Reroute | Checksum: 23dbe6c50

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 24f165327

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 2301.621 ; gain = 64.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.725| TNS=-1342.894| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 28bd25acb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28bd25acb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328
Phase 5 Delay and Skew Optimization | Checksum: 28bd25acb

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 263f73b4e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.725| TNS=-1255.373| WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 263f73b4e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328
Phase 6 Post Hold Fix | Checksum: 263f73b4e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.917484 %
  Global Horizontal Routing Utilization  = 1.06806 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 263f73b4e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 263f73b4e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 176df3578

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-10.725| TNS=-1255.373| WHS=0.099  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 176df3578

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 14ab9c9a3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328
Ending Routing Task | Checksum: 14ab9c9a3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2301.621 ; gain = 64.328

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
427 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2301.621 ; gain = 78.465
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
437 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2301.621 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2301.621 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2301.621 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2301.621 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2301.621 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2301.621 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2301.621 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rapha/Desktop/beta-starter/work/vivado/beta-32/beta-32.runs/impl_1/au_top_0_routed.dcp' has been generated.
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11856032 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2541.742 ; gain = 240.121
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 00:18:12 2024...
