#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Mon Mar 30 12:30:27 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v" (library work)
Verilog syntax check successful!
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":1:7:1:20|Synthesizing module fifo_sync_8bit in library work.

	pFifoDepth=32'b00000000000000000000000000001000
   Generated name = fifo_sync_8bit_8s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":66:9:66:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":67:4:67:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":70:5:70:12|Referenced variable wRamWrEn is not in sensitivity list.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":78:9:78:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":79:4:79:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":82:5:82:12|Referenced variable wRamRdEn is not in sensitivity list.
@N: CG179 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":98:18:98:27|Removing redundant assignment.
@N: CG179 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":106:17:106:26|Removing redundant assignment.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":89:9:89:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":90:4:90:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":95:7:95:14|Referenced variable wRamWrEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":94:5:94:12|Referenced variable wRamRdEn is not in sensitivity list.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":79:1:79:2|Latch generated from always block for signal rRamRdAddr[8:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":67:1:67:2|Latch generated from always block for signal rRamWrAddr[8:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\RAM_Fifo\fifo_sync.v":90:1:90:2|Latch generated from always block for signal rDataCount[2:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":1:7:1:19|Synthesizing module ft2232h_async in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":2:7:2:21|Synthesizing module ftdi_fifo_async in library work.

	pTxFifoDepth=32'b00000000000000000000000000001000
	pRxFifoDepth=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_async_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":214:9:214:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:4:215:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":219:6:219:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":229:9:229:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":234:14:234:20|Referenced variable wRxData is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":230:4:230:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":233:6:233:13|Referenced variable wRxEmpty is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":61:17:61:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":85:11:85:21|Removing wire wRxFifoData, as there is no assignment to it.
@W: CG360 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":86:5:86:11|Removing wire oRxFlag, as there is no assignment to it.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|Latch generated from always block for signal rTxData[7:0]; possible missing assignment in an if or case statement.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 1 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 2 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 3 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 4 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 5 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 6 of rTxData[7:0] assign 1, register removed by optimization.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":215:1:215:2|All reachable assignments to bit 7 of rTxData[7:0] assign 0, register removed by optimization.
@W: CL177 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":128:0:128:5|Sharing sequential element rTxWrite. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:25:34:28|*Output P1A2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:13:34:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":34:19:34:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":33:14:33:17|Input BTN1 is unused.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Register bit rSiwu is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\ftdi_fifo\ft2232h_async.v":27:6:27:15|Input iTxRdEmpty is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 12:30:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 12:30:27 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 12:30:27 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Mar 30 12:30:29 2020

###########################################################]
Pre-mapping Report

# Mon Mar 30 12:30:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@W: BN132 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance fifo_inst.ft2232h_inst.rWrDelay because it is equivalent to instance fifo_inst.ft2232h_inst.rTxRdEn. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":86:5:86:11|Tristate driver P1A2 (in view: work.top(verilog)) on net P1A2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":215:1:215:2|Sequential instance rTxData_0[0] is reduced to a combinational gate by constant propagation.
@W: BN114 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":41:12:41:24|Removing instance ram512x8_inst (in view: work.fifo_sync_8bit_8s_0(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance rRxData[7:0] (in view: work.ft2232h_async(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                 Clock                     Clock
Clock                                   Frequency     Period        Type                                                  Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  282.1 MHz     3.545         system                                                system_clkgroup           18   
ft2232h_async|rRxWrEn_derived_clock     4.0 MHz       250.000       derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     12   
ft2232h_async|rTxRdEn_derived_clock     4.0 MHz       250.000       derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     27   
top_pll|PLLOUTGLOBAL_derived_clock      4.0 MHz       250.000       derived (from top|iClk)                               Autoconstr_clkgroup_0     131  
top|iClk                                1.0 MHz       1000.000      inferred                                              Autoconstr_clkgroup_0     0    
=========================================================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found signal identified as System clock which controls 18 sequential elements including fifo_inst.tx_fifo_inst.rRamWrAddr[8:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":86:5:86:11|Tristate driver P1A2 (in view: work.top(verilog)) on net P1A2 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 30 12:30:29 2020

###########################################################]
Map & Optimize Report

# Mon Mar 30 12:30:29 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:19:34:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":34:13:34:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\design_top.v":86:5:86:11|Tristate driver P1A2 (in view: work.top(verilog)) on net P1A2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Removing sequential instance rDataCount[2:0] (in view: work.fifo_sync_8bit_8s_1(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":79:1:79:2|Removing sequential instance rRamRdAddr[8:0] (in view: work.fifo_sync_8bit_8s_0(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Removing sequential instance rRamWrAddr[8:0] (in view: work.fifo_sync_8bit_8s_0(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[4:0] (in view: work.ft2232h_async(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Sequential instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[8] is reduced to a combinational gate by constant propagation.
Warning: Found 10 combinational loops!
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":72:17:72:65|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0]
1) instance fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[0]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[0] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[0]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[0]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_i[0]/I[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_i[0] (cell inv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_i[0]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr_i_3[0]
    input  pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0]/I[0]
    instance   fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0] (cell and)
    output pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0]/OUT
    net        fifo_inst.tx_fifo_inst.un24_rRamWrAddr[0]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":72:17:72:65|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i_4
2) instance fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i_4 (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i_4
    input  pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]/I[0]
    instance   fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3] (cell and)
    output pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]/OUT
    net        fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[3]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[3] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[3]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_1/I[0]
    instance   fifo_inst.tx_fifo_inst.un18_rRamWrAddr_1 (cell and)
    output pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_1/OUT
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_1
    input  pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5/I[0]
    instance   fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5 (cell and)
    output pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5/OUT
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5
    input  pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_7/I[0]
    instance   fifo_inst.tx_fifo_inst.un18_rRamWrAddr_7 (cell and)
    output pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_7/OUT
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_7
    input  pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr/I[1]
    instance   fifo_inst.tx_fifo_inst.un18_rRamWrAddr (cell and)
    output pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr/OUT
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i/I[0]
    instance   fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i (cell inv)
    output pin fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i/OUT[0]
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_i_4
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[1]
3) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[1] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[1]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[1]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[1]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[1]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[1]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[1] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[1]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[1]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[2]
4) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[2] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[2]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[2]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[2]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[2]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[2]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[2] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[2]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[2]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[3]
5) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[3] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[3] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[3]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[3]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[3]
    input  pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]/I[1]
    instance   fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3] (cell and)
    output pin fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]/OUT
    net        fifo_inst.tx_fifo_inst.un24_rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[3]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[3] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[3]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[3]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[4]
6) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[4] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[4] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[4]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[4]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[4]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[4]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[4]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[4] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[4]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[4]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[5]
7) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[5] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[5] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[5]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[5]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[5]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[5]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[5] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[5]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[6]
8) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[6] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[6] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[6]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[6]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[6]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[6]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[6]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[6] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[6]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[6]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[7]
9) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[7] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[7] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[7]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[7]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[7]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[7]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[7]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[7] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[7]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[7]
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":67:1:67:2|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[8]
10) instance fifo_inst.tx_fifo_inst.rRamWrAddr_0[8] (in view: work.top(verilog)), output net fifo_inst.tx_fifo_inst.rRamWrAddr[8] (in view: work.top(verilog))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[8]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/D0[8]
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0] (cell add)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8:0]/OUT[8]
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1[8]
    input  pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[8]/I0[0]
    instance   fifo_inst.tx_fifo_inst.rRamWrAddr_0[8] (cell andv)
    output pin fifo_inst.tx_fifo_inst.rRamWrAddr_0[8]/OUT[0]
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[8]
End of loops
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Removing sequential instance fifo_inst.ft2232h_inst.rRxWrEn (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Removing sequential instance fifo_inst.rx_fifo_inst.rDataCount[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Removing sequential instance fifo_inst.rx_fifo_inst.rDataCount[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ram_fifo\fifo_sync.v":90:1:90:2|Removing sequential instance fifo_inst.rx_fifo_inst.rDataCount[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.79ns		 312 /       192
   2		0h:00m:00s		    -3.79ns		 295 /       192
   3		0h:00m:00s		    -3.79ns		 295 /       192

   4		0h:00m:00s		    -2.72ns		 306 /       192
   5		0h:00m:00s		    -2.39ns		 307 /       192
   6		0h:00m:00s		    -2.07ns		 308 /       192
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\ftdi_fifo\ft2232h_async.v":92:0:92:5|Replicating instance fifo_inst.ft2232h_inst.rTxRdEn (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   7		0h:00m:00s		    -0.99ns		 309 /       193
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\dmm_trunk\fpga\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MT611 :|Automatically generated clock ft2232h_async|rRxWrEn_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ft2232h_async|rTxRdEn_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 195 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
9 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           195        rTxByte_esr[0] 
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 138MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\DMM_trunk\FPGA\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

Warning: Found 23 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[8]
1) instance rRamRdAddr_RNIFO7N[8] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[8] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[8]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_7_c_RNI7AH4/I0
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_7_c_RNI7AH4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_7_c_RNI7AH4/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_rst_7
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIFO7N[8]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIFO7N[8] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIFO7N[8]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[8]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[7]
2) instance rRamRdAddr_RNIDL6N[7] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[7] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[7]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6_c_RNIAQ52/I1
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6_c_RNIAQ52 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6_c_RNIAQ52/O
    net        fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_6_c_RNIAQ52
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIDL6N[7]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIDL6N[7] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIDL6N[7]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[7]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[6]
3) instance rRamRdAddr_RNIO1411[6] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[6] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[6]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5_c_RNI9O42/I1
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5_c_RNI9O42 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5_c_RNI9O42/O
    net        fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_5_c_RNI9O42
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIO1411[6]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIO1411[6] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIO1411[6]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[6]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[5]
4) instance rRamRdAddr_RNI9F4N[5] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[5] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[5]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_4_c_RNI44E4/I1
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_4_c_RNI44E4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_4_c_RNI44E4/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_rst_4
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9F4N[5]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9F4N[5] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI9F4N[5]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[5]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[4]
5) instance rRamRdAddr_RNIKR111[4] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[4] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[4]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3_c_RNI7K22/I1
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3_c_RNI7K22 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3_c_RNI7K22/O
    net        fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_3_c_RNI7K22
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIKR111[4]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIKR111[4] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIKR111[4]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[4]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[3]
6) instance rRamRdAddr_RNIIO011[3] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[3] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[3]
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8]/O
    net        fifo_inst.tx_fifo_inst.un15_rRamRdAddr_4
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1]/I2
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1]/O
    net        fifo_inst.tx_fifo_inst.un15_rRamRdAddr
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIIO011[3]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIIO011[3] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIIO011[3]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un15_rRamRdAddr
7) instance rRamRdAddr_RNIA4VU_3[1] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un15_rRamRdAddr (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un15_rRamRdAddr
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0]/I0
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_rst
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[0]
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8]/I2
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[8]/O
    net        fifo_inst.tx_fifo_inst.un15_rRamRdAddr_4
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1]/I2
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_3[1]/O
    net        fifo_inst.tx_fifo_inst.un15_rRamRdAddr
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[0]
8) instance rRamRdAddr_RNISJ0L[0] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[0] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[0]
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISDA2[0]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_rst
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNISJ0L[0]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1]
9) instance rRamRdAddr_RNI[1] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr_RNI[1] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1]
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_0[1]/I2
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_0[1] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_0[1]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_RNIA4VU_1[1]
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr_RNI[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamRdAddr[2]
10) instance rRamRdAddr_RNIGLV01[2] (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamRdAddr[2] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[2]
    input  pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1_c_RNI5G02/I1
    instance   fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1_c_RNI5G02 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1_c_RNI5G02/O
    net        fifo_inst.tx_fifo_inst.un17_rRamRdAddr_1_cry_1_c_RNI5G02
    input  pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIGLV01[2]/I1
    instance   fifo_inst.tx_fifo_inst.rRamRdAddr_RNIGLV01[2] (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.rRamRdAddr_RNIGLV01[2]/O
    net        fifo_inst.tx_fifo_inst.rRamRdAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[8]
11) instance un20_rRamWrAddr_1_cry_7_c_RNIKS57 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamWrAddr[8] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[8]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_7_c_RNIKS57/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_7_c_RNIKS57 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_7_c_RNIKS57/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[8]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_7
12) instance un20_rRamWrAddr_1_cry_6_c_RNISDA2_0 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_7 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_7
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_6
13) instance un20_rRamWrAddr_1_cry_5_c_RNISDA2_0 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_6 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_6
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[5]
14) instance un20_rRamWrAddr_1_cry_4_c_RNIHM27 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamWrAddr[5] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
15) instance un20_rRamWrAddr_1_cry_3_c_RNIGK17_0 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_4 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37
16) instance un20_rRamWrAddr_1_cry_5_c_RNIIO37 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_cry_5_c_RNIIO37 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[6]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47
17) instance un20_rRamWrAddr_1_cry_6_c_RNIJQ47 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_cry_6_c_RNIJQ47 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNISDA2/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[7]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_4_c_RNIHM27/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[5]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNIIO37
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_5_c_RNISDA2_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_6
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_6_c_RNIJQ47
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
18) instance un20_rRamWrAddr_1_cry_2_c_RNIFI07_0 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_3 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/I2
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_2
19) instance un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_2 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_2
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1
20) instance un20_rRamWrAddr_1_cry_1_c_RNISDA2_2 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_axb_1 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un18_rRamWrAddr
21) instance un20_rRamWrAddr_1_cry_1_c_RNI111S (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un18_rRamWrAddr (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[0]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2_2/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_1
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNII2L4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIEGV6_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_2
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIJ4M4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[3]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_2/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/I2
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.rRamWrAddr[0]
22) instance un20_rRamWrAddr_1_cry_1_c_RNISDA2 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net rRamWrAddr[0] (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[0]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNISDA2/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
23) instance un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (in view: work.fifo_sync_8bit_8s_1(netlist)), output net un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (in view: work.fifo_sync_8bit_8s_1(netlist))
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIGK17/O
    net        fifo_inst.tx_fifo_inst.rRamWrAddr[4]
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIQIBG/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIQIBG (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNIQIBG/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr_5
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_1_c_RNI111S/O
    net        fifo_inst.tx_fifo_inst.un18_rRamWrAddr
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/I1
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_2_c_RNIFI07_0/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_axb_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/I0
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c (cell SB_CARRY)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c/CO
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3
    input  pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/I3
    instance   fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4 (cell SB_LUT4)
    output pin fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4/O
    net        fifo_inst.tx_fifo_inst.un20_rRamWrAddr_1_cry_3_c_RNIK6N4
End of loops
@W: MT420 |Found inferred clock top|iClk with period 18.28ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 18.28ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Mar 30 12:30:31 2020
#


Top view:               top
Requested Frequency:    54.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.226

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     54.7 MHz      46.5 MHz      18.280        21.506        -3.226      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               54.7 MHz      NA            18.280        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  18.280      -3.226  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                           Arrival           
Instance                              Reference                              Type         Pin     Net                    Time        Slack 
                                      Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[9]      0.796       -3.226
DUT.uart_inst0.tx_clk_divider[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[10]     0.796       -3.154
DUT.uart_inst0.tx_clk_divider[11]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[11]     0.796       -3.123
DUT.uart_inst0.tx_clk_divider[6]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSS     Q       tx_clk_divider[6]      0.796       -1.514
DUT.uart_inst0.tx_clk_divider[2]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[2]      0.796       -1.483
DUT.uart_inst0.tx_clk_divider[7]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[7]      0.796       -1.442
DUT.uart_inst0.tx_clk_divider[3]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSS     Q       tx_clk_divider[3]      0.796       -1.411
DUT.uart_inst0.tx_clk_divider[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[12]     0.796       -1.411
DUT.uart_inst0.tx_clk_divider[0]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]      0.796       -1.390
DUT.uart_inst0.tx_clk_divider[4]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[4]      0.796       -1.379
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                              Type         Pin     Net                          Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining            18.125       -3.226
DUT.uart_inst0.tx_bits_remaining[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[2]     18.125       -1.066
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]     18.125       -0.866
DUT.uart_inst0.recv_state[1]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[1]            18.125       -0.180
DUT.uart_inst0.recv_state[5]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[5]            18.125       -0.159
DUT.uart_inst0.recv_state[2]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[2]            18.125       -0.149
DUT.uart_inst0.recv_state[3]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[3]            18.125       -0.149
DUT.uart_inst0.recv_state[4]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[4]            18.125       -0.149
DUT.uart_inst0.recv_state[6]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[6]            18.125       -0.149
DUT.uart_inst0.rx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rx_bits_remaining            18.125       -0.149
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.280
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.125

    - Propagation time:                      21.351
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.226

    Number of logic level(s):                17
    Starting point:                          DUT.uart_inst0.tx_clk_divider[9] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[9]                     SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[9]                                    Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_7                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      I3       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      O        Out     0.465     4.893       -         
un1_tx_clk_divider_10                                Net          -        -       1.371     -           8         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      I3       In      -         6.263       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      O        Out     0.465     6.729       -         
tx_countdown_3_cry_0_c_RNO                           Net          -        -       0.905     -           1         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     I0       In      -         7.634       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     CO       Out     0.380     8.013       -         
tx_countdown_3_cry_0                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CI       In      -         8.027       -         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CO       Out     0.186     8.213       -         
tx_countdown_3_cry_1                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CI       In      -         8.227       -         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CO       Out     0.186     8.413       -         
tx_countdown_3_cry_2                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CI       In      -         8.427       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CO       Out     0.186     8.613       -         
tx_countdown_3_cry_3                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CI       In      -         8.627       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CO       Out     0.186     8.813       -         
tx_countdown_3_cry_4                                 Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      I3       In      -         9.199       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      O        Out     0.465     9.664       -         
tx_countdown_3[5]                                    Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      I1       In      -         11.035      -         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      O        Out     0.589     11.624      -         
tx_state_RNI9DTT5[0]                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      I3       In      -         12.995      -         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      O        Out     0.465     13.461      -         
N_99                                                 Net          -        -       1.371     -           7         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      I2       In      -         14.832      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      O        Out     0.517     15.348      -         
un1_tx_bits_remaining_cry_0_c_RNO                    Net          -        -       0.905     -           1         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     I0       In      -         16.253      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     CO       Out     0.380     16.633      -         
un1_tx_bits_remaining_cry_0                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CI       In      -         16.647      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CO       Out     0.186     16.833      -         
un1_tx_bits_remaining_cry_1                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CI       In      -         16.847      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CO       Out     0.186     17.033      -         
un1_tx_bits_remaining_cry_2                          Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      I3       In      -         17.419      -         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      O        Out     0.465     17.884      -         
tx_bits_remaining_RNO_0[3]                           Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      I1       In      -         19.255      -         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      O        Out     0.589     19.844      -         
tx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[3]                  SB_DFF       D        In      -         21.351      -         
===================================================================================================================
Total path delay (propagation time + setup) of 21.506 is 7.508(34.9%) logic and 13.998(65.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      18.280
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.125

    - Propagation time:                      21.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.154

    Number of logic level(s):                17
    Starting point:                          DUT.uart_inst0.tx_clk_divider[10] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[10]                    SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[10]                                   Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      I1       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      O        Out     0.589     2.984       -         
un1_tx_clk_divider_7                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      I3       In      -         4.355       -         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      O        Out     0.465     4.820       -         
un1_tx_clk_divider_10                                Net          -        -       1.371     -           8         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      I3       In      -         6.191       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      O        Out     0.465     6.656       -         
tx_countdown_3_cry_0_c_RNO                           Net          -        -       0.905     -           1         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     I0       In      -         7.561       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     CO       Out     0.380     7.941       -         
tx_countdown_3_cry_0                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CI       In      -         7.955       -         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CO       Out     0.186     8.141       -         
tx_countdown_3_cry_1                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CI       In      -         8.155       -         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CO       Out     0.186     8.341       -         
tx_countdown_3_cry_2                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CI       In      -         8.355       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CO       Out     0.186     8.541       -         
tx_countdown_3_cry_3                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CI       In      -         8.555       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CO       Out     0.186     8.741       -         
tx_countdown_3_cry_4                                 Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      I3       In      -         9.127       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      O        Out     0.465     9.592       -         
tx_countdown_3[5]                                    Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      I1       In      -         10.963      -         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      O        Out     0.589     11.552      -         
tx_state_RNI9DTT5[0]                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      I3       In      -         12.923      -         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      O        Out     0.465     13.388      -         
N_99                                                 Net          -        -       1.371     -           7         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      I2       In      -         14.759      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      O        Out     0.517     15.276      -         
un1_tx_bits_remaining_cry_0_c_RNO                    Net          -        -       0.905     -           1         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     I0       In      -         16.181      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     CO       Out     0.380     16.561      -         
un1_tx_bits_remaining_cry_0                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CI       In      -         16.575      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CO       Out     0.186     16.761      -         
un1_tx_bits_remaining_cry_1                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CI       In      -         16.775      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CO       Out     0.186     16.961      -         
un1_tx_bits_remaining_cry_2                          Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      I3       In      -         17.346      -         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      O        Out     0.465     17.812      -         
tx_bits_remaining_RNO_0[3]                           Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      I1       In      -         19.183      -         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      O        Out     0.589     19.772      -         
tx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[3]                  SB_DFF       D        In      -         21.279      -         
===================================================================================================================
Total path delay (propagation time + setup) of 21.434 is 7.436(34.7%) logic and 13.998(65.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      18.280
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.125

    - Propagation time:                      21.248
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.122

    Number of logic level(s):                17
    Starting point:                          DUT.uart_inst0.tx_clk_divider[11] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[11]                    SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[11]                                   Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      I2       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      O        Out     0.558     2.953       -         
un1_tx_clk_divider_7                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      I3       In      -         4.324       -         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      O        Out     0.465     4.789       -         
un1_tx_clk_divider_10                                Net          -        -       1.371     -           8         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      I3       In      -         6.160       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      O        Out     0.465     6.625       -         
tx_countdown_3_cry_0_c_RNO                           Net          -        -       0.905     -           1         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     I0       In      -         7.530       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     CO       Out     0.380     7.910       -         
tx_countdown_3_cry_0                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CI       In      -         7.924       -         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CO       Out     0.186     8.110       -         
tx_countdown_3_cry_1                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CI       In      -         8.124       -         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CO       Out     0.186     8.310       -         
tx_countdown_3_cry_2                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CI       In      -         8.324       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CO       Out     0.186     8.510       -         
tx_countdown_3_cry_3                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CI       In      -         8.524       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CO       Out     0.186     8.710       -         
tx_countdown_3_cry_4                                 Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      I3       In      -         9.096       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      O        Out     0.465     9.561       -         
tx_countdown_3[5]                                    Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      I1       In      -         10.932      -         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      O        Out     0.589     11.521      -         
tx_state_RNI9DTT5[0]                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      I3       In      -         12.892      -         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      O        Out     0.465     13.357      -         
N_99                                                 Net          -        -       1.371     -           7         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      I2       In      -         14.728      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      O        Out     0.517     15.245      -         
un1_tx_bits_remaining_cry_0_c_RNO                    Net          -        -       0.905     -           1         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     I0       In      -         16.150      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     CO       Out     0.380     16.529      -         
un1_tx_bits_remaining_cry_0                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CI       In      -         16.543      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CO       Out     0.186     16.729      -         
un1_tx_bits_remaining_cry_1                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CI       In      -         16.743      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CO       Out     0.186     16.929      -         
un1_tx_bits_remaining_cry_2                          Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      I3       In      -         17.315      -         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      O        Out     0.465     17.781      -         
tx_bits_remaining_RNO_0[3]                           Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      I1       In      -         19.151      -         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      O        Out     0.589     19.741      -         
tx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[3]                  SB_DFF       D        In      -         21.248      -         
===================================================================================================================
Total path delay (propagation time + setup) of 21.403 is 7.405(34.6%) logic and 13.998(65.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      18.280
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.125

    - Propagation time:                      21.161
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.036

    Number of logic level(s):                16
    Starting point:                          DUT.uart_inst0.tx_clk_divider[9] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[9]                     SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[9]                                    Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_7                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      I3       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      O        Out     0.465     4.893       -         
un1_tx_clk_divider_10                                Net          -        -       1.371     -           8         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      I3       In      -         6.263       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c_RNO            SB_LUT4      O        Out     0.465     6.729       -         
tx_countdown_3_cry_0_c_RNO                           Net          -        -       0.905     -           1         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     I0       In      -         7.634       -         
DUT.uart_inst0.tx_countdown_3_cry_0_c                SB_CARRY     CO       Out     0.380     8.013       -         
tx_countdown_3_cry_0                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CI       In      -         8.027       -         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CO       Out     0.186     8.213       -         
tx_countdown_3_cry_1                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CI       In      -         8.227       -         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CO       Out     0.186     8.413       -         
tx_countdown_3_cry_2                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CI       In      -         8.427       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CO       Out     0.186     8.613       -         
tx_countdown_3_cry_3                                 Net          -        -       0.386     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c_RNI23J33       SB_LUT4      I3       In      -         8.999       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c_RNI23J33       SB_LUT4      O        Out     0.465     9.464       -         
tx_countdown_3[4]                                    Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_3_cry_2_c_RNIMJ5EC       SB_LUT4      I3       In      -         10.835      -         
DUT.uart_inst0.tx_countdown_3_cry_2_c_RNIMJ5EC       SB_LUT4      O        Out     0.465     11.300      -         
tx_countdown_3_cry_2_c_RNIMJ5EC                      Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      I2       In      -         12.671      -         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      O        Out     0.558     13.229      -         
N_99                                                 Net          -        -       1.371     -           7         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      I2       In      -         14.600      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      O        Out     0.558     15.159      -         
un1_tx_bits_remaining_cry_0_c_RNO                    Net          -        -       0.905     -           1         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     I0       In      -         16.064      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     CO       Out     0.380     16.443      -         
un1_tx_bits_remaining_cry_0                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CI       In      -         16.457      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CO       Out     0.186     16.643      -         
un1_tx_bits_remaining_cry_1                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CI       In      -         16.657      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CO       Out     0.186     16.843      -         
un1_tx_bits_remaining_cry_2                          Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      I3       In      -         17.229      -         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      O        Out     0.465     17.694      -         
tx_bits_remaining_RNO_0[3]                           Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      I1       In      -         19.065      -         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      O        Out     0.589     19.654      -         
tx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[3]                  SB_DFF       D        In      -         21.161      -         
===================================================================================================================
Total path delay (propagation time + setup) of 21.316 is 7.332(34.4%) logic and 13.984(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      18.280
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         18.125

    - Propagation time:                      21.151
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.026

    Number of logic level(s):                16
    Starting point:                          DUT.uart_inst0.tx_clk_divider[9] / Q
    Ending point:                            DUT.uart_inst0.tx_bits_remaining[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[9]                     SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[9]                                    Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIR5NO[9]             SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_7                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      I3       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNIJJMS[0]             SB_LUT4      O        Out     0.465     4.893       -         
un1_tx_clk_divider_10                                Net          -        -       1.371     -           8         
DUT.uart_inst0.tx_countdown_RNI4K692[1]              SB_LUT4      I3       In      -         6.263       -         
DUT.uart_inst0.tx_countdown_RNI4K692[1]              SB_LUT4      O        Out     0.465     6.729       -         
tx_countdown_RNI4K692[1]                             Net          -        -       0.905     -           2         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     I0       In      -         7.634       -         
DUT.uart_inst0.tx_countdown_3_cry_1_c                SB_CARRY     CO       Out     0.380     8.013       -         
tx_countdown_3_cry_1                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CI       In      -         8.027       -         
DUT.uart_inst0.tx_countdown_3_cry_2_c                SB_CARRY     CO       Out     0.186     8.213       -         
tx_countdown_3_cry_2                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CI       In      -         8.227       -         
DUT.uart_inst0.tx_countdown_3_cry_3_c                SB_CARRY     CO       Out     0.186     8.413       -         
tx_countdown_3_cry_3                                 Net          -        -       0.014     -           2         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CI       In      -         8.427       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c                SB_CARRY     CO       Out     0.186     8.613       -         
tx_countdown_3_cry_4                                 Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      I3       In      -         8.999       -         
DUT.uart_inst0.tx_countdown_3_cry_4_c_RNIQRFM2       SB_LUT4      O        Out     0.465     9.464       -         
tx_countdown_3[5]                                    Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      I1       In      -         10.835      -         
DUT.uart_inst0.tx_state_RNI9DTT5[0]                  SB_LUT4      O        Out     0.589     11.424      -         
tx_state_RNI9DTT5[0]                                 Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      I3       In      -         12.795      -         
DUT.uart_inst0.tx_state_RNIBV9AJ[0]                  SB_LUT4      O        Out     0.465     13.261      -         
N_99                                                 Net          -        -       1.371     -           7         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      I2       In      -         14.632      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c_RNO     SB_LUT4      O        Out     0.517     15.148      -         
un1_tx_bits_remaining_cry_0_c_RNO                    Net          -        -       0.905     -           1         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     I0       In      -         16.053      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_0_c         SB_CARRY     CO       Out     0.380     16.433      -         
un1_tx_bits_remaining_cry_0                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CI       In      -         16.447      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_1_c         SB_CARRY     CO       Out     0.186     16.633      -         
un1_tx_bits_remaining_cry_1                          Net          -        -       0.014     -           2         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CI       In      -         16.647      -         
DUT.uart_inst0.un1_tx_bits_remaining_cry_2_c         SB_CARRY     CO       Out     0.186     16.833      -         
un1_tx_bits_remaining_cry_2                          Net          -        -       0.386     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      I3       In      -         17.219      -         
DUT.uart_inst0.tx_bits_remaining_RNO_0[3]            SB_LUT4      O        Out     0.465     17.684      -         
tx_bits_remaining_RNO_0[3]                           Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      I1       In      -         19.055      -         
DUT.uart_inst0.tx_bits_remaining_RNO[3]              SB_LUT4      O        Out     0.589     19.644      -         
tx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_bits_remaining[3]                  SB_DFF       D        In      -         21.151      -         
===================================================================================================================
Total path delay (propagation time + setup) of 21.306 is 7.322(34.4%) logic and 13.984(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        61 uses
SB_DFF          22 uses
SB_DFFE         111 uses
SB_DFFER        9 uses
SB_DFFESR       8 uses
SB_DFFSR        37 uses
SB_DFFSS        6 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         304 uses

I/O ports: 22
I/O primitives: 21
SB_IO          20 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   193 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 195

@S |Mapping Summary:
Total  LUTs: 304 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 304 = 304 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Mar 30 12:30:31 2020

###########################################################]
