
led_blink_with_uart_console.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005678  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08005818  08005818  00006818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059d0  080059d0  000070a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080059d0  080059d0  000069d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059d8  080059d8  000070a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059d8  080059d8  000069d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080059dc  080059dc  000069dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  080059e0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200000a8  08005a88  000070a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  08005a88  000073dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000efba  00000000  00000000  000070d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002732  00000000  00000000  00016092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df8  00000000  00000000  000187c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000acc  00000000  00000000  000195c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c66  00000000  00000000  0001a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010d69  00000000  00000000  00031cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000905a5  00000000  00000000  00042a5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3000  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042b0  00000000  00000000  000d3044  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d72f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a8 	.word	0x200000a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005800 	.word	0x08005800

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	08005800 	.word	0x08005800

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <console_write>:
static char line_buf[LINE_BUF_SIZE];
static uint8_t line_len = 0;

static void console_process_bytes(uint8_t *data, uint16_t len);

static void console_write(const char *s) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s),
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f7ff fe05 	bl	80001f4 <strlen>
 80005ea:	4603      	mov	r3, r0
 80005ec:	b29a      	uxth	r2, r3
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
 80005f2:	6879      	ldr	r1, [r7, #4]
 80005f4:	4803      	ldr	r0, [pc, #12]	@ (8000604 <console_write+0x28>)
 80005f6:	f002 ff47 	bl	8003488 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200001e4 	.word	0x200001e4

08000608 <console_prompt>:

static void console_prompt(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*) "> ", 2,
 800060c:	f04f 33ff 	mov.w	r3, #4294967295
 8000610:	2202      	movs	r2, #2
 8000612:	4904      	ldr	r1, [pc, #16]	@ (8000624 <console_prompt+0x1c>)
 8000614:	4804      	ldr	r0, [pc, #16]	@ (8000628 <console_prompt+0x20>)
 8000616:	f002 ff37 	bl	8003488 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	console_write("\r\n");
 800061a:	4804      	ldr	r0, [pc, #16]	@ (800062c <console_prompt+0x24>)
 800061c:	f7ff ffde 	bl	80005dc <console_write>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	08005848 	.word	0x08005848
 8000628:	200001e4 	.word	0x200001e4
 800062c:	0800584c 	.word	0x0800584c

08000630 <console_handle_command>:

static void console_handle_command(char *cmd) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b08e      	sub	sp, #56	@ 0x38
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	char *argv[8];
	int argc = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	637b      	str	r3, [r7, #52]	@ 0x34

	char *token = strtok(cmd, " ");
 800063c:	4926      	ldr	r1, [pc, #152]	@ (80006d8 <console_handle_command+0xa8>)
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f004 f9f2 	bl	8004a28 <strtok>
 8000644:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8000646:	e00d      	b.n	8000664 <console_handle_command+0x34>
		argv[argc++] = token;
 8000648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	637a      	str	r2, [r7, #52]	@ 0x34
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	3338      	adds	r3, #56	@ 0x38
 8000652:	443b      	add	r3, r7
 8000654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000656:	f843 2c2c 	str.w	r2, [r3, #-44]
		token = strtok(NULL, " ");
 800065a:	491f      	ldr	r1, [pc, #124]	@ (80006d8 <console_handle_command+0xa8>)
 800065c:	2000      	movs	r0, #0
 800065e:	f004 f9e3 	bl	8004a28 <strtok>
 8000662:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8000664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000666:	2b00      	cmp	r3, #0
 8000668:	d002      	beq.n	8000670 <console_handle_command+0x40>
 800066a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800066c:	2b07      	cmp	r3, #7
 800066e:	ddeb      	ble.n	8000648 <console_handle_command+0x18>
	}

	if (argc == 0)
 8000670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000672:	2b00      	cmp	r3, #0
 8000674:	d02c      	beq.n	80006d0 <console_handle_command+0xa0>
		return;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 8000676:	2300      	movs	r3, #0
 8000678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800067a:	e020      	b.n	80006be <console_handle_command+0x8e>
		if (strcmp(argv[0], cmd_table[i].name) == 0) {
 800067c:	68f8      	ldr	r0, [r7, #12]
 800067e:	4917      	ldr	r1, [pc, #92]	@ (80006dc <console_handle_command+0xac>)
 8000680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000682:	4613      	mov	r3, r2
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	4413      	add	r3, r2
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	440b      	add	r3, r1
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	f7ff fda6 	bl	80001e0 <strcmp>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d10e      	bne.n	80006b8 <console_handle_command+0x88>
			cmd_table[i].fn(argc, argv);
 800069a:	4910      	ldr	r1, [pc, #64]	@ (80006dc <console_handle_command+0xac>)
 800069c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800069e:	4613      	mov	r3, r2
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	4413      	add	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	440b      	add	r3, r1
 80006a8:	3304      	adds	r3, #4
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f107 020c 	add.w	r2, r7, #12
 80006b0:	4611      	mov	r1, r2
 80006b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80006b4:	4798      	blx	r3
			return;
 80006b6:	e00c      	b.n	80006d2 <console_handle_command+0xa2>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 80006b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ba:	3301      	adds	r3, #1
 80006bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d9db      	bls.n	800067c <console_handle_command+0x4c>
		}
	}

	console_write("unknown command\r\n");
 80006c4:	4806      	ldr	r0, [pc, #24]	@ (80006e0 <console_handle_command+0xb0>)
 80006c6:	f7ff ff89 	bl	80005dc <console_write>
	console_prompt();
 80006ca:	f7ff ff9d 	bl	8000608 <console_prompt>
 80006ce:	e000      	b.n	80006d2 <console_handle_command+0xa2>
		return;
 80006d0:	bf00      	nop
}
 80006d2:	3738      	adds	r7, #56	@ 0x38
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	08005850 	.word	0x08005850
 80006dc:	080058b8 	.word	0x080058b8
 80006e0:	08005854 	.word	0x08005854

080006e4 <console_init>:

void console_init(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf,
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	4908      	ldr	r1, [pc, #32]	@ (800070c <console_init+0x28>)
 80006ec:	4808      	ldr	r0, [pc, #32]	@ (8000710 <console_init+0x2c>)
 80006ee:	f002 ff56 	bl	800359e <HAL_UART_Receive_DMA>
	UART_RX_DMA_BUF_SIZE);

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80006f2:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <console_init+0x2c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	68da      	ldr	r2, [r3, #12]
 80006f8:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <console_init+0x2c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f042 0210 	orr.w	r2, r2, #16
 8000700:	60da      	str	r2, [r3, #12]

	console_prompt();
 8000702:	f7ff ff81 	bl	8000608 <console_prompt>
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200000c4 	.word	0x200000c4
 8000710:	200001e4 	.word	0x200001e4

08000714 <task_console>:

void task_console(void) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
	if (!rx_pending)
 800071a:	4b23      	ldr	r3, [pc, #140]	@ (80007a8 <task_console+0x94>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	d03c      	beq.n	800079e <task_console+0x8a>
		return;

	rx_pending = 0;
 8000724:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <task_console+0x94>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]

	uint16_t dma_pos =
	UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800072a:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <task_console+0x98>)
 800072c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	b29b      	uxth	r3, r3
	uint16_t dma_pos =
 8000734:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000738:	80fb      	strh	r3, [r7, #6]

	if (dma_pos != dma_last_pos) {
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <task_console+0x9c>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	88fa      	ldrh	r2, [r7, #6]
 8000740:	429a      	cmp	r2, r3
 8000742:	d02d      	beq.n	80007a0 <task_console+0x8c>
		if (dma_pos > dma_last_pos) {
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <task_console+0x9c>)
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	88fa      	ldrh	r2, [r7, #6]
 800074a:	429a      	cmp	r2, r3
 800074c:	d90d      	bls.n	800076a <task_console+0x56>
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 800074e:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <task_console+0x9c>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	461a      	mov	r2, r3
 8000754:	4b17      	ldr	r3, [pc, #92]	@ (80007b4 <task_console+0xa0>)
 8000756:	18d0      	adds	r0, r2, r3
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <task_console+0x9c>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	88fa      	ldrh	r2, [r7, #6]
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	b29b      	uxth	r3, r3
 8000762:	4619      	mov	r1, r3
 8000764:	f000 f828 	bl	80007b8 <console_process_bytes>
 8000768:	e015      	b.n	8000796 <task_console+0x82>
					dma_pos - dma_last_pos);
		} else {
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <task_console+0x9c>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <task_console+0xa0>)
 8000772:	441a      	add	r2, r3
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <task_console+0x9c>)
 8000776:	881b      	ldrh	r3, [r3, #0]
 8000778:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800077c:	b29b      	uxth	r3, r3
 800077e:	4619      	mov	r1, r3
 8000780:	4610      	mov	r0, r2
 8000782:	f000 f819 	bl	80007b8 <console_process_bytes>
			UART_RX_DMA_BUF_SIZE - dma_last_pos);
			if (dma_pos > 0) {
 8000786:	88fb      	ldrh	r3, [r7, #6]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d004      	beq.n	8000796 <task_console+0x82>
				console_process_bytes(&uart_rx_dma_buf[0], dma_pos);
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	4619      	mov	r1, r3
 8000790:	4808      	ldr	r0, [pc, #32]	@ (80007b4 <task_console+0xa0>)
 8000792:	f000 f811 	bl	80007b8 <console_process_bytes>
			}
		}
		dma_last_pos = dma_pos;
 8000796:	4a06      	ldr	r2, [pc, #24]	@ (80007b0 <task_console+0x9c>)
 8000798:	88fb      	ldrh	r3, [r7, #6]
 800079a:	8013      	strh	r3, [r2, #0]
 800079c:	e000      	b.n	80007a0 <task_console+0x8c>
		return;
 800079e:	bf00      	nop
	}
}
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000146 	.word	0x20000146
 80007ac:	200001e4 	.word	0x200001e4
 80007b0:	20000144 	.word	0x20000144
 80007b4:	200000c4 	.word	0x200000c4

080007b8 <console_process_bytes>:

static void console_process_bytes(uint8_t *data, uint16_t len) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	81fb      	strh	r3, [r7, #14]
 80007c8:	e059      	b.n	800087e <console_process_bytes+0xc6>
		char c = data[i];
 80007ca:	89fb      	ldrh	r3, [r7, #14]
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	4413      	add	r3, r2
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	737b      	strb	r3, [r7, #13]

		/* ENTER */
		if (c == '\r' || c == '\n') {
 80007d4:	7b7b      	ldrb	r3, [r7, #13]
 80007d6:	2b0d      	cmp	r3, #13
 80007d8:	d002      	beq.n	80007e0 <console_process_bytes+0x28>
 80007da:	7b7b      	ldrb	r3, [r7, #13]
 80007dc:	2b0a      	cmp	r3, #10
 80007de:	d117      	bne.n	8000810 <console_process_bytes+0x58>
			HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2,
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
 80007e4:	2202      	movs	r2, #2
 80007e6:	492a      	ldr	r1, [pc, #168]	@ (8000890 <console_process_bytes+0xd8>)
 80007e8:	482a      	ldr	r0, [pc, #168]	@ (8000894 <console_process_bytes+0xdc>)
 80007ea:	f002 fe4d 	bl	8003488 <HAL_UART_Transmit>
			HAL_MAX_DELAY);

			if (line_len > 0) {
 80007ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000898 <console_process_bytes+0xe0>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d040      	beq.n	8000878 <console_process_bytes+0xc0>
				line_buf[line_len] = '\0';
 80007f6:	4b28      	ldr	r3, [pc, #160]	@ (8000898 <console_process_bytes+0xe0>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b27      	ldr	r3, [pc, #156]	@ (800089c <console_process_bytes+0xe4>)
 80007fe:	2100      	movs	r1, #0
 8000800:	5499      	strb	r1, [r3, r2]
				console_handle_command(line_buf);
 8000802:	4826      	ldr	r0, [pc, #152]	@ (800089c <console_process_bytes+0xe4>)
 8000804:	f7ff ff14 	bl	8000630 <console_handle_command>
				line_len = 0;
 8000808:	4b23      	ldr	r3, [pc, #140]	@ (8000898 <console_process_bytes+0xe0>)
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
			if (line_len > 0) {
 800080e:	e033      	b.n	8000878 <console_process_bytes+0xc0>
			}
		}

		/* BACKSPACE */
		else if (c == 0x08 || c == 0x7F) {
 8000810:	7b7b      	ldrb	r3, [r7, #13]
 8000812:	2b08      	cmp	r3, #8
 8000814:	d002      	beq.n	800081c <console_process_bytes+0x64>
 8000816:	7b7b      	ldrb	r3, [r7, #13]
 8000818:	2b7f      	cmp	r3, #127	@ 0x7f
 800081a:	d111      	bne.n	8000840 <console_process_bytes+0x88>
			if (line_len > 0) {
 800081c:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <console_process_bytes+0xe0>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d029      	beq.n	8000878 <console_process_bytes+0xc0>
				line_len--;
 8000824:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <console_process_bytes+0xe0>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	3b01      	subs	r3, #1
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <console_process_bytes+0xe0>)
 800082e:	701a      	strb	r2, [r3, #0]

				/* erase character on terminal */
				HAL_UART_Transmit(&huart2, (uint8_t*) "\b \b", 3,
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	2203      	movs	r2, #3
 8000836:	491a      	ldr	r1, [pc, #104]	@ (80008a0 <console_process_bytes+0xe8>)
 8000838:	4816      	ldr	r0, [pc, #88]	@ (8000894 <console_process_bytes+0xdc>)
 800083a:	f002 fe25 	bl	8003488 <HAL_UART_Transmit>
			if (line_len > 0) {
 800083e:	e01b      	b.n	8000878 <console_process_bytes+0xc0>
				HAL_MAX_DELAY);
			}
		}

		/* PRINTABLE CHARACTER */
		else if (c >= 0x20 && c <= 0x7E) {
 8000840:	7b7b      	ldrb	r3, [r7, #13]
 8000842:	2b1f      	cmp	r3, #31
 8000844:	d918      	bls.n	8000878 <console_process_bytes+0xc0>
 8000846:	7b7b      	ldrb	r3, [r7, #13]
 8000848:	2b7e      	cmp	r3, #126	@ 0x7e
 800084a:	d815      	bhi.n	8000878 <console_process_bytes+0xc0>
			if (line_len < LINE_BUF_SIZE - 1) {
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <console_process_bytes+0xe0>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b3e      	cmp	r3, #62	@ 0x3e
 8000852:	d811      	bhi.n	8000878 <console_process_bytes+0xc0>
				line_buf[line_len++] = c;
 8000854:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <console_process_bytes+0xe0>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	1c5a      	adds	r2, r3, #1
 800085a:	b2d1      	uxtb	r1, r2
 800085c:	4a0e      	ldr	r2, [pc, #56]	@ (8000898 <console_process_bytes+0xe0>)
 800085e:	7011      	strb	r1, [r2, #0]
 8000860:	461a      	mov	r2, r3
 8000862:	7b79      	ldrb	r1, [r7, #13]
 8000864:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <console_process_bytes+0xe4>)
 8000866:	5499      	strb	r1, [r3, r2]

				/* echo */
				HAL_UART_Transmit(&huart2, (uint8_t*) &c, 1,
 8000868:	f107 010d 	add.w	r1, r7, #13
 800086c:	f04f 33ff 	mov.w	r3, #4294967295
 8000870:	2201      	movs	r2, #1
 8000872:	4808      	ldr	r0, [pc, #32]	@ (8000894 <console_process_bytes+0xdc>)
 8000874:	f002 fe08 	bl	8003488 <HAL_UART_Transmit>
	for (uint16_t i = 0; i < len; i++) {
 8000878:	89fb      	ldrh	r3, [r7, #14]
 800087a:	3301      	adds	r3, #1
 800087c:	81fb      	strh	r3, [r7, #14]
 800087e:	89fa      	ldrh	r2, [r7, #14]
 8000880:	887b      	ldrh	r3, [r7, #2]
 8000882:	429a      	cmp	r2, r3
 8000884:	d3a1      	bcc.n	80007ca <console_process_bytes+0x12>
			} else {
				/* optional: bell or ignore */
			}
		}
	}
}
 8000886:	bf00      	nop
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	0800584c 	.word	0x0800584c
 8000894:	200001e4 	.word	0x200001e4
 8000898:	20000188 	.word	0x20000188
 800089c:	20000148 	.word	0x20000148
 80008a0:	08005868 	.word	0x08005868

080008a4 <cmd_led>:

static void cmd_led(int argc, char *argv[]) {
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	dc03      	bgt.n	80008bc <cmd_led+0x18>
		console_write("usage: led off|slow|fast\r\n");
 80008b4:	481c      	ldr	r0, [pc, #112]	@ (8000928 <cmd_led+0x84>)
 80008b6:	f7ff fe91 	bl	80005dc <console_write>
		return;
 80008ba:	e032      	b.n	8000922 <cmd_led+0x7e>
	}

	if (strcmp(argv[1], "off") == 0) {
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	3304      	adds	r3, #4
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	491a      	ldr	r1, [pc, #104]	@ (800092c <cmd_led+0x88>)
 80008c4:	4618      	mov	r0, r3
 80008c6:	f7ff fc8b 	bl	80001e0 <strcmp>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d103      	bne.n	80008d8 <cmd_led+0x34>
		led_set_mode(LED_MODE_OFF);
 80008d0:	2000      	movs	r0, #0
 80008d2:	f000 f9ff 	bl	8000cd4 <led_set_mode>
 80008d6:	e01f      	b.n	8000918 <cmd_led+0x74>
	} else if (strcmp(argv[1], "slow") == 0) {
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	3304      	adds	r3, #4
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4914      	ldr	r1, [pc, #80]	@ (8000930 <cmd_led+0x8c>)
 80008e0:	4618      	mov	r0, r3
 80008e2:	f7ff fc7d 	bl	80001e0 <strcmp>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d103      	bne.n	80008f4 <cmd_led+0x50>
		led_set_mode(LED_MODE_SLOW);
 80008ec:	2001      	movs	r0, #1
 80008ee:	f000 f9f1 	bl	8000cd4 <led_set_mode>
 80008f2:	e011      	b.n	8000918 <cmd_led+0x74>
	} else if (strcmp(argv[1], "fast") == 0) {
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	3304      	adds	r3, #4
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	490e      	ldr	r1, [pc, #56]	@ (8000934 <cmd_led+0x90>)
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fc6f 	bl	80001e0 <strcmp>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d103      	bne.n	8000910 <cmd_led+0x6c>
		led_set_mode(LED_MODE_FAST);
 8000908:	2002      	movs	r0, #2
 800090a:	f000 f9e3 	bl	8000cd4 <led_set_mode>
 800090e:	e003      	b.n	8000918 <cmd_led+0x74>
	} else {
		console_write("invalid mode\r\n");
 8000910:	4809      	ldr	r0, [pc, #36]	@ (8000938 <cmd_led+0x94>)
 8000912:	f7ff fe63 	bl	80005dc <console_write>
		return;
 8000916:	e004      	b.n	8000922 <cmd_led+0x7e>
	}

	console_write("ok\r\n");
 8000918:	4808      	ldr	r0, [pc, #32]	@ (800093c <cmd_led+0x98>)
 800091a:	f7ff fe5f 	bl	80005dc <console_write>
	console_prompt();
 800091e:	f7ff fe73 	bl	8000608 <console_prompt>
}
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	0800586c 	.word	0x0800586c
 800092c:	08005888 	.word	0x08005888
 8000930:	0800588c 	.word	0x0800588c
 8000934:	08005894 	.word	0x08005894
 8000938:	0800589c 	.word	0x0800589c
 800093c:	080058ac 	.word	0x080058ac

08000940 <cmd_help>:

static void cmd_help(int argc, char *argv[]) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	6039      	str	r1, [r7, #0]
	(void) argc;
	(void) argv;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	e01f      	b.n	8000990 <cmd_help+0x50>
		console_write(cmd_table[i].name);
 8000950:	4914      	ldr	r1, [pc, #80]	@ (80009a4 <cmd_help+0x64>)
 8000952:	68fa      	ldr	r2, [r7, #12]
 8000954:	4613      	mov	r3, r2
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	4413      	add	r3, r2
 800095a:	009b      	lsls	r3, r3, #2
 800095c:	440b      	add	r3, r1
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fe3b 	bl	80005dc <console_write>
		console_write(" - ");
 8000966:	4810      	ldr	r0, [pc, #64]	@ (80009a8 <cmd_help+0x68>)
 8000968:	f7ff fe38 	bl	80005dc <console_write>
		console_write(cmd_table[i].help);
 800096c:	490d      	ldr	r1, [pc, #52]	@ (80009a4 <cmd_help+0x64>)
 800096e:	68fa      	ldr	r2, [r7, #12]
 8000970:	4613      	mov	r3, r2
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	4413      	add	r3, r2
 8000976:	009b      	lsls	r3, r3, #2
 8000978:	440b      	add	r3, r1
 800097a:	3308      	adds	r3, #8
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff fe2c 	bl	80005dc <console_write>
		console_write("\r\n");
 8000984:	4809      	ldr	r0, [pc, #36]	@ (80009ac <cmd_help+0x6c>)
 8000986:	f7ff fe29 	bl	80005dc <console_write>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	3301      	adds	r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	2b01      	cmp	r3, #1
 8000994:	d9dc      	bls.n	8000950 <cmd_help+0x10>
	}

	console_prompt();
 8000996:	f7ff fe37 	bl	8000608 <console_prompt>
}
 800099a:	bf00      	nop
 800099c:	3710      	adds	r7, #16
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop
 80009a4:	080058b8 	.word	0x080058b8
 80009a8:	080058b4 	.word	0x080058b4
 80009ac:	0800584c 	.word	0x0800584c

080009b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	607b      	str	r3, [r7, #4]
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <MX_DMA_Init+0x3c>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009be:	4a0b      	ldr	r2, [pc, #44]	@ (80009ec <MX_DMA_Init+0x3c>)
 80009c0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_DMA_Init+0x3c>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ce:	607b      	str	r3, [r7, #4]
 80009d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2100      	movs	r1, #0
 80009d6:	2010      	movs	r0, #16
 80009d8:	f000 fe33 	bl	8001642 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80009dc:	2010      	movs	r0, #16
 80009de:	f000 fe4c 	bl	800167a <HAL_NVIC_EnableIRQ>

}
 80009e2:	bf00      	nop
 80009e4:	3708      	adds	r7, #8
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800

080009f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08a      	sub	sp, #40	@ 0x28
 80009f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0314 	add.w	r3, r7, #20
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	613b      	str	r3, [r7, #16]
 8000a0a:	4b31      	ldr	r3, [pc, #196]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a30      	ldr	r2, [pc, #192]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	613b      	str	r3, [r7, #16]
 8000a20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2a:	4a29      	ldr	r2, [pc, #164]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a32:	4b27      	ldr	r3, [pc, #156]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60bb      	str	r3, [r7, #8]
 8000a42:	4b23      	ldr	r3, [pc, #140]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	4a22      	ldr	r2, [pc, #136]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a4e:	4b20      	ldr	r3, [pc, #128]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
 8000a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a6a:	4b19      	ldr	r3, [pc, #100]	@ (8000ad0 <MX_GPIO_Init+0xe0>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	607b      	str	r3, [r7, #4]
 8000a74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2120      	movs	r1, #32
 8000a7a:	4816      	ldr	r0, [pc, #88]	@ (8000ad4 <MX_GPIO_Init+0xe4>)
 8000a7c:	f001 fbb6 	bl	80021ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a86:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a90:	f107 0314 	add.w	r3, r7, #20
 8000a94:	4619      	mov	r1, r3
 8000a96:	4810      	ldr	r0, [pc, #64]	@ (8000ad8 <MX_GPIO_Init+0xe8>)
 8000a98:	f001 fa0c 	bl	8001eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a9c:	2320      	movs	r3, #32
 8000a9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4808      	ldr	r0, [pc, #32]	@ (8000ad4 <MX_GPIO_Init+0xe4>)
 8000ab4:	f001 f9fe 	bl	8001eb4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2100      	movs	r1, #0
 8000abc:	2028      	movs	r0, #40	@ 0x28
 8000abe:	f000 fdc0 	bl	8001642 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000ac2:	2028      	movs	r0, #40	@ 0x28
 8000ac4:	f000 fdd9 	bl	800167a <HAL_NVIC_EnableIRQ>

}
 8000ac8:	bf00      	nop
 8000aca:	3728      	adds	r7, #40	@ 0x28
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40020000 	.word	0x40020000
 8000ad8:	40020800 	.word	0x40020800

08000adc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ae2:	f000 fc61 	bl	80013a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ae6:	f000 f855 	bl	8000b94 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000aea:	f7ff ff81 	bl	80009f0 <MX_GPIO_Init>
	MX_DMA_Init();
 8000aee:	f7ff ff5f 	bl	80009b0 <MX_DMA_Init>
	MX_TIM2_Init();
 8000af2:	f000 fb11 	bl	8001118 <MX_TIM2_Init>
	MX_USART2_UART_Init();
 8000af6:	f000 fb81 	bl	80011fc <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	console_init();
 8000afa:	f7ff fdf3 	bl	80006e4 <console_init>

	HAL_TIM_Base_Start_IT(&htim2);
 8000afe:	4822      	ldr	r0, [pc, #136]	@ (8000b88 <main+0xac>)
 8000b00:	f002 f88e 	bl	8002c20 <HAL_TIM_Base_Start_IT>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		uint32_t now = system_tick_ms;
 8000b04:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <main+0xb0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	603b      	str	r3, [r7, #0]

		for (int i = 0; i < TASK_COUNT; i++) {
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	607b      	str	r3, [r7, #4]
 8000b0e:	e036      	b.n	8000b7e <main+0xa2>
			if (tasks[i].period_ms == 0
 8000b10:	491f      	ldr	r1, [pc, #124]	@ (8000b90 <main+0xb4>)
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	4613      	mov	r3, r2
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	4413      	add	r3, r2
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	440b      	add	r3, r1
 8000b1e:	3304      	adds	r3, #4
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d015      	beq.n	8000b52 <main+0x76>
					|| (now - tasks[i].last_run_ms) >= tasks[i].period_ms) {
 8000b26:	491a      	ldr	r1, [pc, #104]	@ (8000b90 <main+0xb4>)
 8000b28:	687a      	ldr	r2, [r7, #4]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	4413      	add	r3, r2
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	440b      	add	r3, r1
 8000b34:	3308      	adds	r3, #8
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	683a      	ldr	r2, [r7, #0]
 8000b3a:	1ad1      	subs	r1, r2, r3
 8000b3c:	4814      	ldr	r0, [pc, #80]	@ (8000b90 <main+0xb4>)
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	4613      	mov	r3, r2
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	4413      	add	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	4403      	add	r3, r0
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4299      	cmp	r1, r3
 8000b50:	d312      	bcc.n	8000b78 <main+0x9c>
				tasks[i].last_run_ms = now;
 8000b52:	490f      	ldr	r1, [pc, #60]	@ (8000b90 <main+0xb4>)
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	4613      	mov	r3, r2
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	4413      	add	r3, r2
 8000b5c:	009b      	lsls	r3, r3, #2
 8000b5e:	440b      	add	r3, r1
 8000b60:	3308      	adds	r3, #8
 8000b62:	683a      	ldr	r2, [r7, #0]
 8000b64:	601a      	str	r2, [r3, #0]
				tasks[i].fn();
 8000b66:	490a      	ldr	r1, [pc, #40]	@ (8000b90 <main+0xb4>)
 8000b68:	687a      	ldr	r2, [r7, #4]
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	005b      	lsls	r3, r3, #1
 8000b6e:	4413      	add	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	440b      	add	r3, r1
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4798      	blx	r3
		for (int i = 0; i < TASK_COUNT; i++) {
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	607b      	str	r3, [r7, #4]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	ddc5      	ble.n	8000b10 <main+0x34>
	while (1) {
 8000b84:	e7be      	b.n	8000b04 <main+0x28>
 8000b86:	bf00      	nop
 8000b88:	2000019c 	.word	0x2000019c
 8000b8c:	20000194 	.word	0x20000194
 8000b90:	20000010 	.word	0x20000010

08000b94 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b094      	sub	sp, #80	@ 0x50
 8000b98:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000b9a:	f107 0320 	add.w	r3, r7, #32
 8000b9e:	2230      	movs	r2, #48	@ 0x30
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f003 ff37 	bl	8004a16 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60bb      	str	r3, [r7, #8]
 8000bbc:	4b28      	ldr	r3, [pc, #160]	@ (8000c60 <SystemClock_Config+0xcc>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	4a27      	ldr	r2, [pc, #156]	@ (8000c60 <SystemClock_Config+0xcc>)
 8000bc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bc8:	4b25      	ldr	r3, [pc, #148]	@ (8000c60 <SystemClock_Config+0xcc>)
 8000bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bd0:	60bb      	str	r3, [r7, #8]
 8000bd2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	4b22      	ldr	r3, [pc, #136]	@ (8000c64 <SystemClock_Config+0xd0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	4a21      	ldr	r2, [pc, #132]	@ (8000c64 <SystemClock_Config+0xd0>)
 8000bde:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000be2:	6013      	str	r3, [r2, #0]
 8000be4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c64 <SystemClock_Config+0xd0>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bec:	607b      	str	r3, [r7, #4]
 8000bee:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bf8:	2310      	movs	r3, #16
 8000bfa:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bfc:	2302      	movs	r3, #2
 8000bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c00:	2300      	movs	r3, #0
 8000c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8000c04:	2310      	movs	r3, #16
 8000c06:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000c08:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c0c:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000c0e:	2304      	movs	r3, #4
 8000c10:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c12:	2304      	movs	r3, #4
 8000c14:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000c16:	f107 0320 	add.w	r3, r7, #32
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fb18 	bl	8002250 <HAL_RCC_OscConfig>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <SystemClock_Config+0x96>
		Error_Handler();
 8000c26:	f000 f901 	bl	8000e2c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000c2a:	230f      	movs	r3, #15
 8000c2c:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c32:	2300      	movs	r3, #0
 8000c34:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c3a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	2102      	movs	r1, #2
 8000c46:	4618      	mov	r0, r3
 8000c48:	f001 fd7a 	bl	8002740 <HAL_RCC_ClockConfig>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <SystemClock_Config+0xc2>
		Error_Handler();
 8000c52:	f000 f8eb 	bl	8000e2c <Error_Handler>
	}
}
 8000c56:	bf00      	nop
 8000c58:	3750      	adds	r7, #80	@ 0x50
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800
 8000c64:	40007000 	.word	0x40007000

08000c68 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8000c72:	88fb      	ldrh	r3, [r7, #6]
 8000c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c78:	d10b      	bne.n	8000c92 <HAL_GPIO_EXTI_Callback+0x2a>
		if (!button.pending) {
 8000c7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <HAL_GPIO_EXTI_Callback+0x38>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d106      	bne.n	8000c92 <HAL_GPIO_EXTI_Callback+0x2a>
			button.pending = 1;
 8000c84:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <HAL_GPIO_EXTI_Callback+0x38>)
 8000c86:	2201      	movs	r2, #1
 8000c88:	701a      	strb	r2, [r3, #0]
			button.timestamp_ms = system_tick_ms;
 8000c8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <HAL_GPIO_EXTI_Callback+0x38>)
 8000c90:	6053      	str	r3, [r2, #4]
		}
	}
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	2000018c 	.word	0x2000018c
 8000ca4:	20000194 	.word	0x20000194

08000ca8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000cb8:	d104      	bne.n	8000cc4 <HAL_TIM_PeriodElapsedCallback+0x1c>
		system_tick_ms++;
 8000cba:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a03      	ldr	r2, [pc, #12]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000cc2:	6013      	str	r3, [r2, #0]
	}
}
 8000cc4:	bf00      	nop
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	20000194 	.word	0x20000194

08000cd4 <led_set_mode>:

void led_set_mode(led_mode_t mode)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    led.mode = mode;
 8000cde:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <led_set_mode+0x1c>)
 8000ce0:	79fb      	ldrb	r3, [r7, #7]
 8000ce2:	7013      	strb	r3, [r2, #0]
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr
 8000cf0:	20000000 	.word	0x20000000

08000cf4 <led_update>:
led_mode_t led_get_mode(void)
{
    return led.mode;
}

void led_update(led_ctrl_t *ctrl, uint32_t now_ms) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
	switch (ctrl->mode) {
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b02      	cmp	r3, #2
 8000d04:	d014      	beq.n	8000d30 <led_update+0x3c>
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	dc16      	bgt.n	8000d38 <led_update+0x44>
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d002      	beq.n	8000d14 <led_update+0x20>
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d009      	beq.n	8000d26 <led_update+0x32>
 8000d12:	e011      	b.n	8000d38 <led_update+0x44>
	case LED_MODE_OFF:
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d14:	2200      	movs	r2, #0
 8000d16:	2120      	movs	r1, #32
 8000d18:	481a      	ldr	r0, [pc, #104]	@ (8000d84 <led_update+0x90>)
 8000d1a:	f001 fa67 	bl	80021ec <HAL_GPIO_WritePin>
		ctrl->led_on = 0;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2200      	movs	r2, #0
 8000d22:	731a      	strb	r2, [r3, #12]
		break;
 8000d24:	e008      	b.n	8000d38 <led_update+0x44>

	case LED_MODE_SLOW:
		ctrl->interval_ms = 500;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000d2c:	609a      	str	r2, [r3, #8]
		break;
 8000d2e:	e003      	b.n	8000d38 <led_update+0x44>

	case LED_MODE_FAST:
		ctrl->interval_ms = 100;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2264      	movs	r2, #100	@ 0x64
 8000d34:	609a      	str	r2, [r3, #8]
		break;
 8000d36:	bf00      	nop
	}

	if (ctrl->mode != LED_MODE_OFF) {
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d01d      	beq.n	8000d7c <led_update+0x88>
		if ((now_ms - ctrl->last_toggle_ms) >= ctrl->interval_ms) {
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	683a      	ldr	r2, [r7, #0]
 8000d46:	1ad2      	subs	r2, r2, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d315      	bcc.n	8000d7c <led_update+0x88>
			ctrl->last_toggle_ms = now_ms;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	683a      	ldr	r2, [r7, #0]
 8000d54:	605a      	str	r2, [r3, #4]
			ctrl->led_on ^= 1;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	7b1b      	ldrb	r3, [r3, #12]
 8000d5a:	f083 0301 	eor.w	r3, r3, #1
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(
			LD2_GPIO_Port,
			LD2_Pin, ctrl->led_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	7b1b      	ldrb	r3, [r3, #12]
			HAL_GPIO_WritePin(
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	bf14      	ite	ne
 8000d6c:	2301      	movne	r3, #1
 8000d6e:	2300      	moveq	r3, #0
 8000d70:	b2db      	uxtb	r3, r3
 8000d72:	461a      	mov	r2, r3
 8000d74:	2120      	movs	r1, #32
 8000d76:	4803      	ldr	r0, [pc, #12]	@ (8000d84 <led_update+0x90>)
 8000d78:	f001 fa38 	bl	80021ec <HAL_GPIO_WritePin>
		}
	}
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	40020000 	.word	0x40020000

08000d88 <button_debounce_update>:

uint8_t button_debounce_update(void) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
	if (button.pending) {
 8000d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc4 <button_debounce_update+0x3c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	b2db      	uxtb	r3, r3
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d013      	beq.n	8000dbe <button_debounce_update+0x36>
		if ((system_tick_ms - button.timestamp_ms) >= DEBOUNCE_MS) {
 8000d96:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc8 <button_debounce_update+0x40>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <button_debounce_update+0x3c>)
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	1ad3      	subs	r3, r2, r3
 8000da0:	2b31      	cmp	r3, #49	@ 0x31
 8000da2:	d90c      	bls.n	8000dbe <button_debounce_update+0x36>
			button.pending = 0;
 8000da4:	4b07      	ldr	r3, [pc, #28]	@ (8000dc4 <button_debounce_update+0x3c>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	701a      	strb	r2, [r3, #0]

			if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8000daa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dae:	4807      	ldr	r0, [pc, #28]	@ (8000dcc <button_debounce_update+0x44>)
 8000db0:	f001 fa04 	bl	80021bc <HAL_GPIO_ReadPin>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d101      	bne.n	8000dbe <button_debounce_update+0x36>
				return 1;  // Valid press
 8000dba:	2301      	movs	r3, #1
 8000dbc:	e000      	b.n	8000dc0 <button_debounce_update+0x38>
			}
		}
	}
	return 0;
 8000dbe:	2300      	movs	r3, #0
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	2000018c 	.word	0x2000018c
 8000dc8:	20000194 	.word	0x20000194
 8000dcc:	40020800 	.word	0x40020800

08000dd0 <task_led>:

void task_led(void) {
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
	led_update(&led, system_tick_ms);
 8000dd4:	4b03      	ldr	r3, [pc, #12]	@ (8000de4 <task_led+0x14>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4619      	mov	r1, r3
 8000dda:	4803      	ldr	r0, [pc, #12]	@ (8000de8 <task_led+0x18>)
 8000ddc:	f7ff ff8a 	bl	8000cf4 <led_update>
}
 8000de0:	bf00      	nop
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	20000194 	.word	0x20000194
 8000de8:	20000000 	.word	0x20000000

08000dec <task_button>:

void task_button(void) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
	if (button_debounce_update()) {
 8000df0:	f7ff ffca 	bl	8000d88 <button_debounce_update>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d00c      	beq.n	8000e14 <task_button+0x28>
		led.mode++;
 8000dfa:	4b07      	ldr	r3, [pc, #28]	@ (8000e18 <task_button+0x2c>)
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	3301      	adds	r3, #1
 8000e00:	b2da      	uxtb	r2, r3
 8000e02:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <task_button+0x2c>)
 8000e04:	701a      	strb	r2, [r3, #0]
		if (led.mode > LED_MODE_FAST) {
 8000e06:	4b04      	ldr	r3, [pc, #16]	@ (8000e18 <task_button+0x2c>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d902      	bls.n	8000e14 <task_button+0x28>
			led.mode = LED_MODE_OFF;
 8000e0e:	4b02      	ldr	r3, [pc, #8]	@ (8000e18 <task_button+0x2c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20000000 	.word	0x20000000

08000e1c <task_idle>:

void task_idle(void) {
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
	__WFI();  // Sleep until next interrupt
 8000e20:	bf30      	wfi
}
 8000e22:	bf00      	nop
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e2c:	b480      	push	{r7}
 8000e2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e30:	b672      	cpsid	i
}
 8000e32:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <Error_Handler+0x8>

08000e38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	4b10      	ldr	r3, [pc, #64]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e46:	4a0f      	ldr	r2, [pc, #60]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e4c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	603b      	str	r3, [r7, #0]
 8000e5e:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e62:	4a08      	ldr	r2, [pc, #32]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e6a:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <HAL_MspInit+0x4c>)
 8000e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e76:	2007      	movs	r0, #7
 8000e78:	f000 fbd8 	bl	800162c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	3708      	adds	r7, #8
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40023800 	.word	0x40023800

08000e88 <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000e8c:	bf00      	nop
 8000e8e:	e7fd      	b.n	8000e8c <NMI_Handler+0x4>

08000e90 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8000e94:	bf00      	nop
 8000e96:	e7fd      	b.n	8000e94 <HardFault_Handler+0x4>

08000e98 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8000e9c:	bf00      	nop
 8000e9e:	e7fd      	b.n	8000e9c <MemManage_Handler+0x4>

08000ea0 <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <BusFault_Handler+0x4>

08000ea8 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <UsageFault_Handler+0x4>

08000eb0 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr

08000ebe <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000ebe:	b480      	push	{r7}
 8000ec0:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr

08000eda <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8000eda:	b580      	push	{r7, lr}
 8000edc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 8000ede:	f000 fab5 	bl	800144c <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000ee2:	bf00      	nop
 8000ee4:	bd80      	pop	{r7, pc}
	...

08000ee8 <DMA1_Stream5_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 stream5 global interrupt.
 */
void DMA1_Stream5_IRQHandler(void) {
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

	/* USER CODE END DMA1_Stream5_IRQn 0 */
	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000eec:	4802      	ldr	r0, [pc, #8]	@ (8000ef8 <DMA1_Stream5_IRQHandler+0x10>)
 8000eee:	f000 fd77 	bl	80019e0 <HAL_DMA_IRQHandler>
	/* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

	/* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	2000022c 	.word	0x2000022c

08000efc <TIM2_IRQHandler>:

/**
 * @brief This function handles TIM2 global interrupt.
 */
void TIM2_IRQHandler(void) {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM2_IRQn 0 */

	/* USER CODE END TIM2_IRQn 0 */
	HAL_TIM_IRQHandler(&htim2);
 8000f00:	4802      	ldr	r0, [pc, #8]	@ (8000f0c <TIM2_IRQHandler+0x10>)
 8000f02:	f001 feef 	bl	8002ce4 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM2_IRQn 1 */

	/* USER CODE END TIM2_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	2000019c 	.word	0x2000019c

08000f10 <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 8000f16:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <USART2_IRQHandler+0x40>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f003 0310 	and.w	r3, r3, #16
 8000f20:	2b10      	cmp	r3, #16
 8000f22:	d10d      	bne.n	8000f40 <USART2_IRQHandler+0x30>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8000f24:	2300      	movs	r3, #0
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <USART2_IRQHandler+0x40>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	4b07      	ldr	r3, [pc, #28]	@ (8000f50 <USART2_IRQHandler+0x40>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	607b      	str	r3, [r7, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
		rx_pending = 1;
 8000f3a:	4b06      	ldr	r3, [pc, #24]	@ (8000f54 <USART2_IRQHandler+0x44>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
	}

	/* USER CODE END USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 8000f40:	4803      	ldr	r0, [pc, #12]	@ (8000f50 <USART2_IRQHandler+0x40>)
 8000f42:	f002 fb51 	bl	80035e8 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200001e4 	.word	0x200001e4
 8000f54:	20000146 	.word	0x20000146

08000f58 <EXTI15_10_IRQHandler>:

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000f5c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f60:	f001 f95e 	bl	8002220 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  return 1;
 8000f6c:	2301      	movs	r3, #1
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <_kill>:

int _kill(int pid, int sig)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f82:	f003 fdf3 	bl	8004b6c <__errno>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2216      	movs	r2, #22
 8000f8a:	601a      	str	r2, [r3, #0]
  return -1;
 8000f8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <_exit>:

void _exit (int status)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fa0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f7ff ffe7 	bl	8000f78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000faa:	bf00      	nop
 8000fac:	e7fd      	b.n	8000faa <_exit+0x12>

08000fae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	60f8      	str	r0, [r7, #12]
 8000fb6:	60b9      	str	r1, [r7, #8]
 8000fb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	617b      	str	r3, [r7, #20]
 8000fbe:	e00a      	b.n	8000fd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fc0:	f3af 8000 	nop.w
 8000fc4:	4601      	mov	r1, r0
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	1c5a      	adds	r2, r3, #1
 8000fca:	60ba      	str	r2, [r7, #8]
 8000fcc:	b2ca      	uxtb	r2, r1
 8000fce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	617b      	str	r3, [r7, #20]
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	dbf0      	blt.n	8000fc0 <_read+0x12>
  }

  return len;
 8000fde:	687b      	ldr	r3, [r7, #4]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3718      	adds	r7, #24
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	60f8      	str	r0, [r7, #12]
 8000ff0:	60b9      	str	r1, [r7, #8]
 8000ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
 8000ff8:	e009      	b.n	800100e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	1c5a      	adds	r2, r3, #1
 8000ffe:	60ba      	str	r2, [r7, #8]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	3301      	adds	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
 800100e:	697a      	ldr	r2, [r7, #20]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	429a      	cmp	r2, r3
 8001014:	dbf1      	blt.n	8000ffa <_write+0x12>
  }
  return len;
 8001016:	687b      	ldr	r3, [r7, #4]
}
 8001018:	4618      	mov	r0, r3
 800101a:	3718      	adds	r7, #24
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <_close>:

int _close(int file)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001028:	f04f 33ff 	mov.w	r3, #4294967295
}
 800102c:	4618      	mov	r0, r3
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001048:	605a      	str	r2, [r3, #4]
  return 0;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	370c      	adds	r7, #12
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr

08001058 <_isatty>:

int _isatty(int file)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001060:	2301      	movs	r3, #1
}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr

0800106e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800106e:	b480      	push	{r7}
 8001070:	b085      	sub	sp, #20
 8001072:	af00      	add	r7, sp, #0
 8001074:	60f8      	str	r0, [r7, #12]
 8001076:	60b9      	str	r1, [r7, #8]
 8001078:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800107a:	2300      	movs	r3, #0
}
 800107c:	4618      	mov	r0, r3
 800107e:	3714      	adds	r7, #20
 8001080:	46bd      	mov	sp, r7
 8001082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001086:	4770      	bx	lr

08001088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001090:	4a14      	ldr	r2, [pc, #80]	@ (80010e4 <_sbrk+0x5c>)
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <_sbrk+0x60>)
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800109c:	4b13      	ldr	r3, [pc, #76]	@ (80010ec <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a4:	4b11      	ldr	r3, [pc, #68]	@ (80010ec <_sbrk+0x64>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <_sbrk+0x68>)
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010aa:	4b10      	ldr	r3, [pc, #64]	@ (80010ec <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d207      	bcs.n	80010c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b8:	f003 fd58 	bl	8004b6c <__errno>
 80010bc:	4603      	mov	r3, r0
 80010be:	220c      	movs	r2, #12
 80010c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	e009      	b.n	80010dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c8:	4b08      	ldr	r3, [pc, #32]	@ (80010ec <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ce:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <_sbrk+0x64>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <_sbrk+0x64>)
 80010d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20020000 	.word	0x20020000
 80010e8:	00000400 	.word	0x00000400
 80010ec:	20000198 	.word	0x20000198
 80010f0:	200003e0 	.word	0x200003e0

080010f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <SystemInit+0x20>)
 80010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <SystemInit+0x20>)
 8001100:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001104:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	2200      	movs	r2, #0
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	605a      	str	r2, [r3, #4]
 8001128:	609a      	str	r2, [r3, #8]
 800112a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800112c:	463b      	mov	r3, r7
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001134:	4b1d      	ldr	r3, [pc, #116]	@ (80011ac <MX_TIM2_Init+0x94>)
 8001136:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800113a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000 - 1;
 800113c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <MX_TIM2_Init+0x94>)
 800113e:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001142:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001144:	4b19      	ldr	r3, [pc, #100]	@ (80011ac <MX_TIM2_Init+0x94>)
 8001146:	2200      	movs	r2, #0
 8001148:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 800114a:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <MX_TIM2_Init+0x94>)
 800114c:	2209      	movs	r2, #9
 800114e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001150:	4b16      	ldr	r3, [pc, #88]	@ (80011ac <MX_TIM2_Init+0x94>)
 8001152:	2200      	movs	r2, #0
 8001154:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001156:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <MX_TIM2_Init+0x94>)
 8001158:	2280      	movs	r2, #128	@ 0x80
 800115a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800115c:	4813      	ldr	r0, [pc, #76]	@ (80011ac <MX_TIM2_Init+0x94>)
 800115e:	f001 fd0f 	bl	8002b80 <HAL_TIM_Base_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001168:	f7ff fe60 	bl	8000e2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800116c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001170:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001172:	f107 0308 	add.w	r3, r7, #8
 8001176:	4619      	mov	r1, r3
 8001178:	480c      	ldr	r0, [pc, #48]	@ (80011ac <MX_TIM2_Init+0x94>)
 800117a:	f001 fea3 	bl	8002ec4 <HAL_TIM_ConfigClockSource>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001184:	f7ff fe52 	bl	8000e2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001188:	2300      	movs	r3, #0
 800118a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800118c:	2300      	movs	r3, #0
 800118e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001190:	463b      	mov	r3, r7
 8001192:	4619      	mov	r1, r3
 8001194:	4805      	ldr	r0, [pc, #20]	@ (80011ac <MX_TIM2_Init+0x94>)
 8001196:	f002 f8a5 	bl	80032e4 <HAL_TIMEx_MasterConfigSynchronization>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011a0:	f7ff fe44 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011a4:	bf00      	nop
 80011a6:	3718      	adds	r7, #24
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	2000019c 	.word	0x2000019c

080011b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011c0:	d115      	bne.n	80011ee <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <HAL_TIM_Base_MspInit+0x48>)
 80011c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ca:	4a0b      	ldr	r2, [pc, #44]	@ (80011f8 <HAL_TIM_Base_MspInit+0x48>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <HAL_TIM_Base_MspInit+0x48>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011de:	2200      	movs	r2, #0
 80011e0:	2100      	movs	r1, #0
 80011e2:	201c      	movs	r0, #28
 80011e4:	f000 fa2d 	bl	8001642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011e8:	201c      	movs	r0, #28
 80011ea:	f000 fa46 	bl	800167a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800

080011fc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001200:	4b11      	ldr	r3, [pc, #68]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001202:	4a12      	ldr	r2, [pc, #72]	@ (800124c <MX_USART2_UART_Init+0x50>)
 8001204:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001206:	4b10      	ldr	r3, [pc, #64]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800120c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800120e:	4b0e      	ldr	r3, [pc, #56]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001214:	4b0c      	ldr	r3, [pc, #48]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001216:	2200      	movs	r2, #0
 8001218:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800121a:	4b0b      	ldr	r3, [pc, #44]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001220:	4b09      	ldr	r3, [pc, #36]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001222:	220c      	movs	r2, #12
 8001224:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001226:	4b08      	ldr	r3, [pc, #32]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800122c:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001232:	4805      	ldr	r0, [pc, #20]	@ (8001248 <MX_USART2_UART_Init+0x4c>)
 8001234:	f002 f8d8 	bl	80033e8 <HAL_UART_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800123e:	f7ff fdf5 	bl	8000e2c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	200001e4 	.word	0x200001e4
 800124c:	40004400 	.word	0x40004400

08001250 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b08a      	sub	sp, #40	@ 0x28
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a34      	ldr	r2, [pc, #208]	@ (8001340 <HAL_UART_MspInit+0xf0>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d162      	bne.n	8001338 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	613b      	str	r3, [r7, #16]
 8001276:	4b33      	ldr	r3, [pc, #204]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127a:	4a32      	ldr	r2, [pc, #200]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 800127c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001280:	6413      	str	r3, [r2, #64]	@ 0x40
 8001282:	4b30      	ldr	r3, [pc, #192]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128a:	613b      	str	r3, [r7, #16]
 800128c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b2c      	ldr	r3, [pc, #176]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 8001294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001296:	4a2b      	ldr	r2, [pc, #172]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 8001298:	f043 0301 	orr.w	r3, r3, #1
 800129c:	6313      	str	r3, [r2, #48]	@ 0x30
 800129e:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <HAL_UART_MspInit+0xf4>)
 80012a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80012aa:	230c      	movs	r3, #12
 80012ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b6:	2303      	movs	r3, #3
 80012b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012ba:	2307      	movs	r3, #7
 80012bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4619      	mov	r1, r3
 80012c4:	4820      	ldr	r0, [pc, #128]	@ (8001348 <HAL_UART_MspInit+0xf8>)
 80012c6:	f000 fdf5 	bl	8001eb4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80012ca:	4b20      	ldr	r3, [pc, #128]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012cc:	4a20      	ldr	r2, [pc, #128]	@ (8001350 <HAL_UART_MspInit+0x100>)
 80012ce:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80012d0:	4b1e      	ldr	r3, [pc, #120]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012d2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80012d6:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80012d8:	4b1c      	ldr	r3, [pc, #112]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012da:	2200      	movs	r2, #0
 80012dc:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012de:	4b1b      	ldr	r3, [pc, #108]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80012e4:	4b19      	ldr	r3, [pc, #100]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80012ea:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80012ec:	4b17      	ldr	r3, [pc, #92]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80012f8:	4b14      	ldr	r3, [pc, #80]	@ (800134c <HAL_UART_MspInit+0xfc>)
 80012fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012fe:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001300:	4b12      	ldr	r3, [pc, #72]	@ (800134c <HAL_UART_MspInit+0xfc>)
 8001302:	2200      	movs	r2, #0
 8001304:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001306:	4b11      	ldr	r3, [pc, #68]	@ (800134c <HAL_UART_MspInit+0xfc>)
 8001308:	2200      	movs	r2, #0
 800130a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800130c:	480f      	ldr	r0, [pc, #60]	@ (800134c <HAL_UART_MspInit+0xfc>)
 800130e:	f000 f9cf 	bl	80016b0 <HAL_DMA_Init>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001318:	f7ff fd88 	bl	8000e2c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4a0b      	ldr	r2, [pc, #44]	@ (800134c <HAL_UART_MspInit+0xfc>)
 8001320:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001322:	4a0a      	ldr	r2, [pc, #40]	@ (800134c <HAL_UART_MspInit+0xfc>)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2100      	movs	r1, #0
 800132c:	2026      	movs	r0, #38	@ 0x26
 800132e:	f000 f988 	bl	8001642 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001332:	2026      	movs	r0, #38	@ 0x26
 8001334:	f000 f9a1 	bl	800167a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001338:	bf00      	nop
 800133a:	3728      	adds	r7, #40	@ 0x28
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40004400 	.word	0x40004400
 8001344:	40023800 	.word	0x40023800
 8001348:	40020000 	.word	0x40020000
 800134c:	2000022c 	.word	0x2000022c
 8001350:	40026088 	.word	0x40026088

08001354 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800138c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001358:	f7ff fecc 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800135c:	480c      	ldr	r0, [pc, #48]	@ (8001390 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800135e:	490d      	ldr	r1, [pc, #52]	@ (8001394 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001360:	4a0d      	ldr	r2, [pc, #52]	@ (8001398 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001364:	e002      	b.n	800136c <LoopCopyDataInit>

08001366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800136a:	3304      	adds	r3, #4

0800136c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800136c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800136e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001370:	d3f9      	bcc.n	8001366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001372:	4a0a      	ldr	r2, [pc, #40]	@ (800139c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001374:	4c0a      	ldr	r4, [pc, #40]	@ (80013a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001378:	e001      	b.n	800137e <LoopFillZerobss>

0800137a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800137a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800137c:	3204      	adds	r2, #4

0800137e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800137e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001380:	d3fb      	bcc.n	800137a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001382:	f003 fbf9 	bl	8004b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001386:	f7ff fba9 	bl	8000adc <main>
  bx  lr    
 800138a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800138c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001394:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 8001398:	080059e0 	.word	0x080059e0
  ldr r2, =_sbss
 800139c:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 80013a0:	200003dc 	.word	0x200003dc

080013a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013a4:	e7fe      	b.n	80013a4 <ADC_IRQHandler>
	...

080013a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013ac:	4b0e      	ldr	r3, [pc, #56]	@ (80013e8 <HAL_Init+0x40>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a0d      	ldr	r2, [pc, #52]	@ (80013e8 <HAL_Init+0x40>)
 80013b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013b8:	4b0b      	ldr	r3, [pc, #44]	@ (80013e8 <HAL_Init+0x40>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	4a0a      	ldr	r2, [pc, #40]	@ (80013e8 <HAL_Init+0x40>)
 80013be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c4:	4b08      	ldr	r3, [pc, #32]	@ (80013e8 <HAL_Init+0x40>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a07      	ldr	r2, [pc, #28]	@ (80013e8 <HAL_Init+0x40>)
 80013ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d0:	2003      	movs	r0, #3
 80013d2:	f000 f92b 	bl	800162c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013d6:	2000      	movs	r0, #0
 80013d8:	f000 f808 	bl	80013ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013dc:	f7ff fd2c 	bl	8000e38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40023c00 	.word	0x40023c00

080013ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013f4:	4b12      	ldr	r3, [pc, #72]	@ (8001440 <HAL_InitTick+0x54>)
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	4b12      	ldr	r3, [pc, #72]	@ (8001444 <HAL_InitTick+0x58>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	4619      	mov	r1, r3
 80013fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001402:	fbb3 f3f1 	udiv	r3, r3, r1
 8001406:	fbb2 f3f3 	udiv	r3, r2, r3
 800140a:	4618      	mov	r0, r3
 800140c:	f000 f943 	bl	8001696 <HAL_SYSTICK_Config>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e00e      	b.n	8001438 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b0f      	cmp	r3, #15
 800141e:	d80a      	bhi.n	8001436 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001420:	2200      	movs	r2, #0
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	f04f 30ff 	mov.w	r0, #4294967295
 8001428:	f000 f90b 	bl	8001642 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800142c:	4a06      	ldr	r2, [pc, #24]	@ (8001448 <HAL_InitTick+0x5c>)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001432:	2300      	movs	r3, #0
 8001434:	e000      	b.n	8001438 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
}
 8001438:	4618      	mov	r0, r3
 800143a:	3708      	adds	r7, #8
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000040 	.word	0x20000040
 8001444:	20000048 	.word	0x20000048
 8001448:	20000044 	.word	0x20000044

0800144c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001450:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_IncTick+0x20>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x24>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4413      	add	r3, r2
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <HAL_IncTick+0x24>)
 800145e:	6013      	str	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000048 	.word	0x20000048
 8001470:	2000028c 	.word	0x2000028c

08001474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  return uwTick;
 8001478:	4b03      	ldr	r3, [pc, #12]	@ (8001488 <HAL_GetTick+0x14>)
 800147a:	681b      	ldr	r3, [r3, #0]
}
 800147c:	4618      	mov	r0, r3
 800147e:	46bd      	mov	sp, r7
 8001480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	2000028c 	.word	0x2000028c

0800148c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800148c:	b480      	push	{r7}
 800148e:	b085      	sub	sp, #20
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800149c:	4b0c      	ldr	r3, [pc, #48]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014a2:	68ba      	ldr	r2, [r7, #8]
 80014a4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014a8:	4013      	ands	r3, r2
 80014aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014b0:	68bb      	ldr	r3, [r7, #8]
 80014b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014b4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014be:	4a04      	ldr	r2, [pc, #16]	@ (80014d0 <__NVIC_SetPriorityGrouping+0x44>)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	60d3      	str	r3, [r2, #12]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00

080014d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014d8:	4b04      	ldr	r3, [pc, #16]	@ (80014ec <__NVIC_GetPriorityGrouping+0x18>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	f003 0307 	and.w	r3, r3, #7
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	db0b      	blt.n	800151a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	f003 021f 	and.w	r2, r3, #31
 8001508:	4907      	ldr	r1, [pc, #28]	@ (8001528 <__NVIC_EnableIRQ+0x38>)
 800150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150e:	095b      	lsrs	r3, r3, #5
 8001510:	2001      	movs	r0, #1
 8001512:	fa00 f202 	lsl.w	r2, r0, r2
 8001516:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	e000e100 	.word	0xe000e100

0800152c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	6039      	str	r1, [r7, #0]
 8001536:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001538:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153c:	2b00      	cmp	r3, #0
 800153e:	db0a      	blt.n	8001556 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	b2da      	uxtb	r2, r3
 8001544:	490c      	ldr	r1, [pc, #48]	@ (8001578 <__NVIC_SetPriority+0x4c>)
 8001546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800154a:	0112      	lsls	r2, r2, #4
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	440b      	add	r3, r1
 8001550:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001554:	e00a      	b.n	800156c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4908      	ldr	r1, [pc, #32]	@ (800157c <__NVIC_SetPriority+0x50>)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	f003 030f 	and.w	r3, r3, #15
 8001562:	3b04      	subs	r3, #4
 8001564:	0112      	lsls	r2, r2, #4
 8001566:	b2d2      	uxtb	r2, r2
 8001568:	440b      	add	r3, r1
 800156a:	761a      	strb	r2, [r3, #24]
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	e000e100 	.word	0xe000e100
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001580:	b480      	push	{r7}
 8001582:	b089      	sub	sp, #36	@ 0x24
 8001584:	af00      	add	r7, sp, #0
 8001586:	60f8      	str	r0, [r7, #12]
 8001588:	60b9      	str	r1, [r7, #8]
 800158a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	f1c3 0307 	rsb	r3, r3, #7
 800159a:	2b04      	cmp	r3, #4
 800159c:	bf28      	it	cs
 800159e:	2304      	movcs	r3, #4
 80015a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	3304      	adds	r3, #4
 80015a6:	2b06      	cmp	r3, #6
 80015a8:	d902      	bls.n	80015b0 <NVIC_EncodePriority+0x30>
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	3b03      	subs	r3, #3
 80015ae:	e000      	b.n	80015b2 <NVIC_EncodePriority+0x32>
 80015b0:	2300      	movs	r3, #0
 80015b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b4:	f04f 32ff 	mov.w	r2, #4294967295
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43da      	mvns	r2, r3
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	401a      	ands	r2, r3
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015c8:	f04f 31ff 	mov.w	r1, #4294967295
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	fa01 f303 	lsl.w	r3, r1, r3
 80015d2:	43d9      	mvns	r1, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015d8:	4313      	orrs	r3, r2
         );
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3724      	adds	r7, #36	@ 0x24
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015f8:	d301      	bcc.n	80015fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015fa:	2301      	movs	r3, #1
 80015fc:	e00f      	b.n	800161e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001628 <SysTick_Config+0x40>)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001606:	210f      	movs	r1, #15
 8001608:	f04f 30ff 	mov.w	r0, #4294967295
 800160c:	f7ff ff8e 	bl	800152c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001610:	4b05      	ldr	r3, [pc, #20]	@ (8001628 <SysTick_Config+0x40>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001616:	4b04      	ldr	r3, [pc, #16]	@ (8001628 <SysTick_Config+0x40>)
 8001618:	2207      	movs	r2, #7
 800161a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	e000e010 	.word	0xe000e010

0800162c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	b082      	sub	sp, #8
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7ff ff29 	bl	800148c <__NVIC_SetPriorityGrouping>
}
 800163a:	bf00      	nop
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001642:	b580      	push	{r7, lr}
 8001644:	b086      	sub	sp, #24
 8001646:	af00      	add	r7, sp, #0
 8001648:	4603      	mov	r3, r0
 800164a:	60b9      	str	r1, [r7, #8]
 800164c:	607a      	str	r2, [r7, #4]
 800164e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001654:	f7ff ff3e 	bl	80014d4 <__NVIC_GetPriorityGrouping>
 8001658:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	68b9      	ldr	r1, [r7, #8]
 800165e:	6978      	ldr	r0, [r7, #20]
 8001660:	f7ff ff8e 	bl	8001580 <NVIC_EncodePriority>
 8001664:	4602      	mov	r2, r0
 8001666:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800166a:	4611      	mov	r1, r2
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff ff5d 	bl	800152c <__NVIC_SetPriority>
}
 8001672:	bf00      	nop
 8001674:	3718      	adds	r7, #24
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	4603      	mov	r3, r0
 8001682:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff31 	bl	80014f0 <__NVIC_EnableIRQ>
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffa2 	bl	80015e8 <SysTick_Config>
 80016a4:	4603      	mov	r3, r0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
	...

080016b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80016bc:	f7ff feda 	bl	8001474 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d101      	bne.n	80016cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80016c8:	2301      	movs	r3, #1
 80016ca:	e099      	b.n	8001800 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2202      	movs	r2, #2
 80016d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	681a      	ldr	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0201 	bic.w	r2, r2, #1
 80016ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016ec:	e00f      	b.n	800170e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016ee:	f7ff fec1 	bl	8001474 <HAL_GetTick>
 80016f2:	4602      	mov	r2, r0
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	2b05      	cmp	r3, #5
 80016fa:	d908      	bls.n	800170e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2220      	movs	r2, #32
 8001700:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2203      	movs	r2, #3
 8001706:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e078      	b.n	8001800 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d1e8      	bne.n	80016ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	4b38      	ldr	r3, [pc, #224]	@ (8001808 <HAL_DMA_Init+0x158>)
 8001728:	4013      	ands	r3, r2
 800172a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800173a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001746:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	699b      	ldr	r3, [r3, #24]
 800174c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001752:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	4313      	orrs	r3, r2
 800175e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001764:	2b04      	cmp	r3, #4
 8001766:	d107      	bne.n	8001778 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001770:	4313      	orrs	r3, r2
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	4313      	orrs	r3, r2
 8001776:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	697a      	ldr	r2, [r7, #20]
 800177e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	f023 0307 	bic.w	r3, r3, #7
 800178e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001794:	697a      	ldr	r2, [r7, #20]
 8001796:	4313      	orrs	r3, r2
 8001798:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d117      	bne.n	80017d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00e      	beq.n	80017d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 fb01 	bl	8001dbc <DMA_CheckFifoParam>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d008      	beq.n	80017d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2240      	movs	r2, #64	@ 0x40
 80017c4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2201      	movs	r2, #1
 80017ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80017ce:	2301      	movs	r3, #1
 80017d0:	e016      	b.n	8001800 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f000 fab8 	bl	8001d50 <DMA_CalcBaseAndBitshift>
 80017e0:	4603      	mov	r3, r0
 80017e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017e8:	223f      	movs	r2, #63	@ 0x3f
 80017ea:	409a      	lsls	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2201      	movs	r2, #1
 80017fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	f010803f 	.word	0xf010803f

0800180c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
 8001818:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001822:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800182a:	2b01      	cmp	r3, #1
 800182c:	d101      	bne.n	8001832 <HAL_DMA_Start_IT+0x26>
 800182e:	2302      	movs	r3, #2
 8001830:	e040      	b.n	80018b4 <HAL_DMA_Start_IT+0xa8>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b01      	cmp	r3, #1
 8001844:	d12f      	bne.n	80018a6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	2202      	movs	r2, #2
 800184a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2200      	movs	r2, #0
 8001852:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	68b9      	ldr	r1, [r7, #8]
 800185a:	68f8      	ldr	r0, [r7, #12]
 800185c:	f000 fa4a 	bl	8001cf4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001864:	223f      	movs	r2, #63	@ 0x3f
 8001866:	409a      	lsls	r2, r3
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f042 0216 	orr.w	r2, r2, #22
 800187a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	2b00      	cmp	r3, #0
 8001882:	d007      	beq.n	8001894 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f042 0208 	orr.w	r2, r2, #8
 8001892:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0201 	orr.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
 80018a4:	e005      	b.n	80018b2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	2200      	movs	r2, #0
 80018aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80018ae:	2302      	movs	r3, #2
 80018b0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80018b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80018ca:	f7ff fdd3 	bl	8001474 <HAL_GetTick>
 80018ce:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018d6:	b2db      	uxtb	r3, r3
 80018d8:	2b02      	cmp	r3, #2
 80018da:	d008      	beq.n	80018ee <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2280      	movs	r2, #128	@ 0x80
 80018e0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2200      	movs	r2, #0
 80018e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e052      	b.n	8001994 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f022 0216 	bic.w	r2, r2, #22
 80018fc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800190c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001912:	2b00      	cmp	r3, #0
 8001914:	d103      	bne.n	800191e <HAL_DMA_Abort+0x62>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800191a:	2b00      	cmp	r3, #0
 800191c:	d007      	beq.n	800192e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f022 0208 	bic.w	r2, r2, #8
 800192c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f022 0201 	bic.w	r2, r2, #1
 800193c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800193e:	e013      	b.n	8001968 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001940:	f7ff fd98 	bl	8001474 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b05      	cmp	r3, #5
 800194c:	d90c      	bls.n	8001968 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2220      	movs	r2, #32
 8001952:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2203      	movs	r2, #3
 8001958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2200      	movs	r2, #0
 8001960:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001964:	2303      	movs	r3, #3
 8001966:	e015      	b.n	8001994 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1e4      	bne.n	8001940 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800197a:	223f      	movs	r2, #63	@ 0x3f
 800197c:	409a      	lsls	r2, r3
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3710      	adds	r7, #16
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b02      	cmp	r3, #2
 80019ae:	d004      	beq.n	80019ba <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e00c      	b.n	80019d4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2205      	movs	r2, #5
 80019be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0201 	bic.w	r2, r2, #1
 80019d0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80019d2:	2300      	movs	r3, #0
}
 80019d4:	4618      	mov	r0, r3
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80019ec:	4b8e      	ldr	r3, [pc, #568]	@ (8001c28 <HAL_DMA_IRQHandler+0x248>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a8e      	ldr	r2, [pc, #568]	@ (8001c2c <HAL_DMA_IRQHandler+0x24c>)
 80019f2:	fba2 2303 	umull	r2, r3, r2, r3
 80019f6:	0a9b      	lsrs	r3, r3, #10
 80019f8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019fe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a0a:	2208      	movs	r2, #8
 8001a0c:	409a      	lsls	r2, r3
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4013      	ands	r3, r2
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d01a      	beq.n	8001a4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d013      	beq.n	8001a4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0204 	bic.w	r2, r2, #4
 8001a32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a38:	2208      	movs	r2, #8
 8001a3a:	409a      	lsls	r2, r3
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a44:	f043 0201 	orr.w	r2, r3, #1
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a50:	2201      	movs	r2, #1
 8001a52:	409a      	lsls	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	4013      	ands	r3, r2
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d012      	beq.n	8001a82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00b      	beq.n	8001a82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a6e:	2201      	movs	r2, #1
 8001a70:	409a      	lsls	r2, r3
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a7a:	f043 0202 	orr.w	r2, r3, #2
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a86:	2204      	movs	r2, #4
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d012      	beq.n	8001ab8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d00b      	beq.n	8001ab8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	409a      	lsls	r2, r3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab0:	f043 0204 	orr.w	r2, r3, #4
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001abc:	2210      	movs	r2, #16
 8001abe:	409a      	lsls	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4013      	ands	r3, r2
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d043      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0308 	and.w	r3, r3, #8
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d03c      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ada:	2210      	movs	r2, #16
 8001adc:	409a      	lsls	r2, r3
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d018      	beq.n	8001b22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d108      	bne.n	8001b10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d024      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	4798      	blx	r3
 8001b0e:	e01f      	b.n	8001b50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d01b      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	4798      	blx	r3
 8001b20:	e016      	b.n	8001b50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d107      	bne.n	8001b40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 0208 	bic.w	r2, r2, #8
 8001b3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d003      	beq.n	8001b50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4c:	6878      	ldr	r0, [r7, #4]
 8001b4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b54:	2220      	movs	r2, #32
 8001b56:	409a      	lsls	r2, r3
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	f000 808f 	beq.w	8001c80 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0310 	and.w	r3, r3, #16
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 8087 	beq.w	8001c80 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b76:	2220      	movs	r2, #32
 8001b78:	409a      	lsls	r2, r3
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b05      	cmp	r3, #5
 8001b88:	d136      	bne.n	8001bf8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 0216 	bic.w	r2, r2, #22
 8001b98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	695a      	ldr	r2, [r3, #20]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001ba8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d103      	bne.n	8001bba <HAL_DMA_IRQHandler+0x1da>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d007      	beq.n	8001bca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0208 	bic.w	r2, r2, #8
 8001bc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bce:	223f      	movs	r2, #63	@ 0x3f
 8001bd0:	409a      	lsls	r2, r3
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d07e      	beq.n	8001cec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	4798      	blx	r3
        }
        return;
 8001bf6:	e079      	b.n	8001cec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d01d      	beq.n	8001c42 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10d      	bne.n	8001c30 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d031      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c20:	6878      	ldr	r0, [r7, #4]
 8001c22:	4798      	blx	r3
 8001c24:	e02c      	b.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
 8001c26:	bf00      	nop
 8001c28:	20000040 	.word	0x20000040
 8001c2c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d023      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	4798      	blx	r3
 8001c40:	e01e      	b.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d10f      	bne.n	8001c70 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f022 0210 	bic.w	r2, r2, #16
 8001c5e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d003      	beq.n	8001c80 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d032      	beq.n	8001cee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c8c:	f003 0301 	and.w	r3, r3, #1
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d022      	beq.n	8001cda <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2205      	movs	r2, #5
 8001c98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0201 	bic.w	r2, r2, #1
 8001caa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	60bb      	str	r3, [r7, #8]
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d307      	bcc.n	8001cc8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1f2      	bne.n	8001cac <HAL_DMA_IRQHandler+0x2cc>
 8001cc6:	e000      	b.n	8001cca <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001cc8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d005      	beq.n	8001cee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	4798      	blx	r3
 8001cea:	e000      	b.n	8001cee <HAL_DMA_IRQHandler+0x30e>
        return;
 8001cec:	bf00      	nop
    }
  }
}
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b085      	sub	sp, #20
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	683a      	ldr	r2, [r7, #0]
 8001d18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	2b40      	cmp	r3, #64	@ 0x40
 8001d20:	d108      	bne.n	8001d34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d32:	e007      	b.n	8001d44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68ba      	ldr	r2, [r7, #8]
 8001d3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	60da      	str	r2, [r3, #12]
}
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4e:	4770      	bx	lr

08001d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b085      	sub	sp, #20
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	3b10      	subs	r3, #16
 8001d60:	4a14      	ldr	r2, [pc, #80]	@ (8001db4 <DMA_CalcBaseAndBitshift+0x64>)
 8001d62:	fba2 2303 	umull	r2, r3, r2, r3
 8001d66:	091b      	lsrs	r3, r3, #4
 8001d68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d6a:	4a13      	ldr	r2, [pc, #76]	@ (8001db8 <DMA_CalcBaseAndBitshift+0x68>)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	4413      	add	r3, r2
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	461a      	mov	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2b03      	cmp	r3, #3
 8001d7c:	d909      	bls.n	8001d92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d86:	f023 0303 	bic.w	r3, r3, #3
 8001d8a:	1d1a      	adds	r2, r3, #4
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d90:	e007      	b.n	8001da2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d9a:	f023 0303 	bic.w	r3, r3, #3
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3714      	adds	r7, #20
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	aaaaaaab 	.word	0xaaaaaaab
 8001db8:	080058e8 	.word	0x080058e8

08001dbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b085      	sub	sp, #20
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	699b      	ldr	r3, [r3, #24]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d11f      	bne.n	8001e16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001dd6:	68bb      	ldr	r3, [r7, #8]
 8001dd8:	2b03      	cmp	r3, #3
 8001dda:	d856      	bhi.n	8001e8a <DMA_CheckFifoParam+0xce>
 8001ddc:	a201      	add	r2, pc, #4	@ (adr r2, 8001de4 <DMA_CheckFifoParam+0x28>)
 8001dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de2:	bf00      	nop
 8001de4:	08001df5 	.word	0x08001df5
 8001de8:	08001e07 	.word	0x08001e07
 8001dec:	08001df5 	.word	0x08001df5
 8001df0:	08001e8b 	.word	0x08001e8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001df8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d046      	beq.n	8001e8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e04:	e043      	b.n	8001e8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e0e:	d140      	bne.n	8001e92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e14:	e03d      	b.n	8001e92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	699b      	ldr	r3, [r3, #24]
 8001e1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e1e:	d121      	bne.n	8001e64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	2b03      	cmp	r3, #3
 8001e24:	d837      	bhi.n	8001e96 <DMA_CheckFifoParam+0xda>
 8001e26:	a201      	add	r2, pc, #4	@ (adr r2, 8001e2c <DMA_CheckFifoParam+0x70>)
 8001e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e2c:	08001e3d 	.word	0x08001e3d
 8001e30:	08001e43 	.word	0x08001e43
 8001e34:	08001e3d 	.word	0x08001e3d
 8001e38:	08001e55 	.word	0x08001e55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e40:	e030      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d025      	beq.n	8001e9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e52:	e022      	b.n	8001e9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e5c:	d11f      	bne.n	8001e9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e62:	e01c      	b.n	8001e9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d903      	bls.n	8001e72 <DMA_CheckFifoParam+0xb6>
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	2b03      	cmp	r3, #3
 8001e6e:	d003      	beq.n	8001e78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e70:	e018      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	73fb      	strb	r3, [r7, #15]
      break;
 8001e76:	e015      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00e      	beq.n	8001ea2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	73fb      	strb	r3, [r7, #15]
      break;
 8001e88:	e00b      	b.n	8001ea2 <DMA_CheckFifoParam+0xe6>
      break;
 8001e8a:	bf00      	nop
 8001e8c:	e00a      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8001e8e:	bf00      	nop
 8001e90:	e008      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8001e92:	bf00      	nop
 8001e94:	e006      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8001e96:	bf00      	nop
 8001e98:	e004      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8001e9a:	bf00      	nop
 8001e9c:	e002      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;   
 8001e9e:	bf00      	nop
 8001ea0:	e000      	b.n	8001ea4 <DMA_CheckFifoParam+0xe8>
      break;
 8001ea2:	bf00      	nop
    }
  } 
  
  return status; 
 8001ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3714      	adds	r7, #20
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop

08001eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b089      	sub	sp, #36	@ 0x24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
 8001ece:	e159      	b.n	8002184 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	697a      	ldr	r2, [r7, #20]
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	f040 8148 	bne.w	800217e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f003 0303 	and.w	r3, r3, #3
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d005      	beq.n	8001f06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d130      	bne.n	8001f68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	2203      	movs	r2, #3
 8001f12:	fa02 f303 	lsl.w	r3, r2, r3
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	43db      	mvns	r3, r3
 8001f46:	69ba      	ldr	r2, [r7, #24]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	091b      	lsrs	r3, r3, #4
 8001f52:	f003 0201 	and.w	r2, r3, #1
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f003 0303 	and.w	r3, r3, #3
 8001f70:	2b03      	cmp	r3, #3
 8001f72:	d017      	beq.n	8001fa4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	2203      	movs	r2, #3
 8001f80:	fa02 f303 	lsl.w	r3, r2, r3
 8001f84:	43db      	mvns	r3, r3
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	69fb      	ldr	r3, [r7, #28]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	fa02 f303 	lsl.w	r3, r2, r3
 8001f98:	69ba      	ldr	r2, [r7, #24]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	2b02      	cmp	r3, #2
 8001fae:	d123      	bne.n	8001ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	08da      	lsrs	r2, r3, #3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3208      	adds	r2, #8
 8001fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	f003 0307 	and.w	r3, r3, #7
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	220f      	movs	r2, #15
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	691a      	ldr	r2, [r3, #16]
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	f003 0307 	and.w	r3, r3, #7
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe4:	69ba      	ldr	r2, [r7, #24]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	08da      	lsrs	r2, r3, #3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	3208      	adds	r2, #8
 8001ff2:	69b9      	ldr	r1, [r7, #24]
 8001ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	005b      	lsls	r3, r3, #1
 8002002:	2203      	movs	r2, #3
 8002004:	fa02 f303 	lsl.w	r3, r2, r3
 8002008:	43db      	mvns	r3, r3
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	4013      	ands	r3, r2
 800200e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	f003 0203 	and.w	r2, r3, #3
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 80a2 	beq.w	800217e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203a:	2300      	movs	r3, #0
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	4b57      	ldr	r3, [pc, #348]	@ (800219c <HAL_GPIO_Init+0x2e8>)
 8002040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002042:	4a56      	ldr	r2, [pc, #344]	@ (800219c <HAL_GPIO_Init+0x2e8>)
 8002044:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002048:	6453      	str	r3, [r2, #68]	@ 0x44
 800204a:	4b54      	ldr	r3, [pc, #336]	@ (800219c <HAL_GPIO_Init+0x2e8>)
 800204c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800204e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002056:	4a52      	ldr	r2, [pc, #328]	@ (80021a0 <HAL_GPIO_Init+0x2ec>)
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	089b      	lsrs	r3, r3, #2
 800205c:	3302      	adds	r3, #2
 800205e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0303 	and.w	r3, r3, #3
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	220f      	movs	r2, #15
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a49      	ldr	r2, [pc, #292]	@ (80021a4 <HAL_GPIO_Init+0x2f0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d019      	beq.n	80020b6 <HAL_GPIO_Init+0x202>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a48      	ldr	r2, [pc, #288]	@ (80021a8 <HAL_GPIO_Init+0x2f4>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d013      	beq.n	80020b2 <HAL_GPIO_Init+0x1fe>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a47      	ldr	r2, [pc, #284]	@ (80021ac <HAL_GPIO_Init+0x2f8>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d00d      	beq.n	80020ae <HAL_GPIO_Init+0x1fa>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a46      	ldr	r2, [pc, #280]	@ (80021b0 <HAL_GPIO_Init+0x2fc>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d007      	beq.n	80020aa <HAL_GPIO_Init+0x1f6>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a45      	ldr	r2, [pc, #276]	@ (80021b4 <HAL_GPIO_Init+0x300>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d101      	bne.n	80020a6 <HAL_GPIO_Init+0x1f2>
 80020a2:	2304      	movs	r3, #4
 80020a4:	e008      	b.n	80020b8 <HAL_GPIO_Init+0x204>
 80020a6:	2307      	movs	r3, #7
 80020a8:	e006      	b.n	80020b8 <HAL_GPIO_Init+0x204>
 80020aa:	2303      	movs	r3, #3
 80020ac:	e004      	b.n	80020b8 <HAL_GPIO_Init+0x204>
 80020ae:	2302      	movs	r3, #2
 80020b0:	e002      	b.n	80020b8 <HAL_GPIO_Init+0x204>
 80020b2:	2301      	movs	r3, #1
 80020b4:	e000      	b.n	80020b8 <HAL_GPIO_Init+0x204>
 80020b6:	2300      	movs	r3, #0
 80020b8:	69fa      	ldr	r2, [r7, #28]
 80020ba:	f002 0203 	and.w	r2, r2, #3
 80020be:	0092      	lsls	r2, r2, #2
 80020c0:	4093      	lsls	r3, r2
 80020c2:	69ba      	ldr	r2, [r7, #24]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80020c8:	4935      	ldr	r1, [pc, #212]	@ (80021a0 <HAL_GPIO_Init+0x2ec>)
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	089b      	lsrs	r3, r3, #2
 80020ce:	3302      	adds	r3, #2
 80020d0:	69ba      	ldr	r2, [r7, #24]
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020d6:	4b38      	ldr	r3, [pc, #224]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	43db      	mvns	r3, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4013      	ands	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80020f2:	69ba      	ldr	r2, [r7, #24]
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020fa:	4a2f      	ldr	r2, [pc, #188]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002100:	4b2d      	ldr	r3, [pc, #180]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002124:	4a24      	ldr	r2, [pc, #144]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 8002126:	69bb      	ldr	r3, [r7, #24]
 8002128:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800212a:	4b23      	ldr	r3, [pc, #140]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	43db      	mvns	r3, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	4013      	ands	r3, r2
 8002138:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d003      	beq.n	800214e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800214e:	4a1a      	ldr	r2, [pc, #104]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002154:	4b18      	ldr	r3, [pc, #96]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800215a:	693b      	ldr	r3, [r7, #16]
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	693b      	ldr	r3, [r7, #16]
 8002174:	4313      	orrs	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002178:	4a0f      	ldr	r2, [pc, #60]	@ (80021b8 <HAL_GPIO_Init+0x304>)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3301      	adds	r3, #1
 8002182:	61fb      	str	r3, [r7, #28]
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	2b0f      	cmp	r3, #15
 8002188:	f67f aea2 	bls.w	8001ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800218c:	bf00      	nop
 800218e:	bf00      	nop
 8002190:	3724      	adds	r7, #36	@ 0x24
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800
 80021a0:	40013800 	.word	0x40013800
 80021a4:	40020000 	.word	0x40020000
 80021a8:	40020400 	.word	0x40020400
 80021ac:	40020800 	.word	0x40020800
 80021b0:	40020c00 	.word	0x40020c00
 80021b4:	40021000 	.word	0x40021000
 80021b8:	40013c00 	.word	0x40013c00

080021bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	460b      	mov	r3, r1
 80021c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	691a      	ldr	r2, [r3, #16]
 80021cc:	887b      	ldrh	r3, [r7, #2]
 80021ce:	4013      	ands	r3, r2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021d4:	2301      	movs	r3, #1
 80021d6:	73fb      	strb	r3, [r7, #15]
 80021d8:	e001      	b.n	80021de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021de:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	807b      	strh	r3, [r7, #2]
 80021f8:	4613      	mov	r3, r2
 80021fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021fc:	787b      	ldrb	r3, [r7, #1]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002202:	887a      	ldrh	r2, [r7, #2]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002208:	e003      	b.n	8002212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800220a:	887b      	ldrh	r3, [r7, #2]
 800220c:	041a      	lsls	r2, r3, #16
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	619a      	str	r2, [r3, #24]
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
	...

08002220 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800222a:	4b08      	ldr	r3, [pc, #32]	@ (800224c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800222c:	695a      	ldr	r2, [r3, #20]
 800222e:	88fb      	ldrh	r3, [r7, #6]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d006      	beq.n	8002244 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002236:	4a05      	ldr	r2, [pc, #20]	@ (800224c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002238:	88fb      	ldrh	r3, [r7, #6]
 800223a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800223c:	88fb      	ldrh	r3, [r7, #6]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe fd12 	bl	8000c68 <HAL_GPIO_EXTI_Callback>
  }
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40013c00 	.word	0x40013c00

08002250 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e267      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f003 0301 	and.w	r3, r3, #1
 800226a:	2b00      	cmp	r3, #0
 800226c:	d075      	beq.n	800235a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800226e:	4b88      	ldr	r3, [pc, #544]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	f003 030c 	and.w	r3, r3, #12
 8002276:	2b04      	cmp	r3, #4
 8002278:	d00c      	beq.n	8002294 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800227a:	4b85      	ldr	r3, [pc, #532]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002282:	2b08      	cmp	r3, #8
 8002284:	d112      	bne.n	80022ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002286:	4b82      	ldr	r3, [pc, #520]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800228e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002292:	d10b      	bne.n	80022ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002294:	4b7e      	ldr	r3, [pc, #504]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d05b      	beq.n	8002358 <HAL_RCC_OscConfig+0x108>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d157      	bne.n	8002358 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	e242      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022b4:	d106      	bne.n	80022c4 <HAL_RCC_OscConfig+0x74>
 80022b6:	4b76      	ldr	r3, [pc, #472]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a75      	ldr	r2, [pc, #468]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e01d      	b.n	8002300 <HAL_RCC_OscConfig+0xb0>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x98>
 80022ce:	4b70      	ldr	r3, [pc, #448]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a6f      	ldr	r2, [pc, #444]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022d8:	6013      	str	r3, [r2, #0]
 80022da:	4b6d      	ldr	r3, [pc, #436]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a6c      	ldr	r2, [pc, #432]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e4:	6013      	str	r3, [r2, #0]
 80022e6:	e00b      	b.n	8002300 <HAL_RCC_OscConfig+0xb0>
 80022e8:	4b69      	ldr	r3, [pc, #420]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a68      	ldr	r2, [pc, #416]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f2:	6013      	str	r3, [r2, #0]
 80022f4:	4b66      	ldr	r3, [pc, #408]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a65      	ldr	r2, [pc, #404]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80022fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d013      	beq.n	8002330 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7ff f8b4 	bl	8001474 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff f8b0 	bl	8001474 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e207      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002322:	4b5b      	ldr	r3, [pc, #364]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d0f0      	beq.n	8002310 <HAL_RCC_OscConfig+0xc0>
 800232e:	e014      	b.n	800235a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002330:	f7ff f8a0 	bl	8001474 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002336:	e008      	b.n	800234a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002338:	f7ff f89c 	bl	8001474 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b64      	cmp	r3, #100	@ 0x64
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e1f3      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234a:	4b51      	ldr	r3, [pc, #324]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1f0      	bne.n	8002338 <HAL_RCC_OscConfig+0xe8>
 8002356:	e000      	b.n	800235a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d063      	beq.n	800242e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002366:	4b4a      	ldr	r3, [pc, #296]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
 800236e:	2b00      	cmp	r3, #0
 8002370:	d00b      	beq.n	800238a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002372:	4b47      	ldr	r3, [pc, #284]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800237a:	2b08      	cmp	r3, #8
 800237c:	d11c      	bne.n	80023b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800237e:	4b44      	ldr	r3, [pc, #272]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d116      	bne.n	80023b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238a:	4b41      	ldr	r3, [pc, #260]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0302 	and.w	r3, r3, #2
 8002392:	2b00      	cmp	r3, #0
 8002394:	d005      	beq.n	80023a2 <HAL_RCC_OscConfig+0x152>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d001      	beq.n	80023a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e1c7      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	00db      	lsls	r3, r3, #3
 80023b0:	4937      	ldr	r1, [pc, #220]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023b6:	e03a      	b.n	800242e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d020      	beq.n	8002402 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023c0:	4b34      	ldr	r3, [pc, #208]	@ (8002494 <HAL_RCC_OscConfig+0x244>)
 80023c2:	2201      	movs	r2, #1
 80023c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c6:	f7ff f855 	bl	8001474 <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ce:	f7ff f851 	bl	8001474 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e1a8      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0302 	and.w	r3, r3, #2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d0f0      	beq.n	80023ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ec:	4b28      	ldr	r3, [pc, #160]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	4925      	ldr	r1, [pc, #148]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	600b      	str	r3, [r1, #0]
 8002400:	e015      	b.n	800242e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002402:	4b24      	ldr	r3, [pc, #144]	@ (8002494 <HAL_RCC_OscConfig+0x244>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002408:	f7ff f834 	bl	8001474 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002410:	f7ff f830 	bl	8001474 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e187      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002422:	4b1b      	ldr	r3, [pc, #108]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0308 	and.w	r3, r3, #8
 8002436:	2b00      	cmp	r3, #0
 8002438:	d036      	beq.n	80024a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d016      	beq.n	8002470 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002442:	4b15      	ldr	r3, [pc, #84]	@ (8002498 <HAL_RCC_OscConfig+0x248>)
 8002444:	2201      	movs	r2, #1
 8002446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002448:	f7ff f814 	bl	8001474 <HAL_GetTick>
 800244c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800244e:	e008      	b.n	8002462 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002450:	f7ff f810 	bl	8001474 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b02      	cmp	r3, #2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e167      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002462:	4b0b      	ldr	r3, [pc, #44]	@ (8002490 <HAL_RCC_OscConfig+0x240>)
 8002464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d0f0      	beq.n	8002450 <HAL_RCC_OscConfig+0x200>
 800246e:	e01b      	b.n	80024a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002470:	4b09      	ldr	r3, [pc, #36]	@ (8002498 <HAL_RCC_OscConfig+0x248>)
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002476:	f7fe fffd 	bl	8001474 <HAL_GetTick>
 800247a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800247c:	e00e      	b.n	800249c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800247e:	f7fe fff9 	bl	8001474 <HAL_GetTick>
 8002482:	4602      	mov	r2, r0
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	2b02      	cmp	r3, #2
 800248a:	d907      	bls.n	800249c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e150      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
 8002490:	40023800 	.word	0x40023800
 8002494:	42470000 	.word	0x42470000
 8002498:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800249c:	4b88      	ldr	r3, [pc, #544]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800249e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024a0:	f003 0302 	and.w	r3, r3, #2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1ea      	bne.n	800247e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f000 8097 	beq.w	80025e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024b6:	2300      	movs	r3, #0
 80024b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ba:	4b81      	ldr	r3, [pc, #516]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80024bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10f      	bne.n	80024e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c6:	2300      	movs	r3, #0
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	4b7d      	ldr	r3, [pc, #500]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ce:	4a7c      	ldr	r2, [pc, #496]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80024d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024d6:	4b7a      	ldr	r3, [pc, #488]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024de:	60bb      	str	r3, [r7, #8]
 80024e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024e2:	2301      	movs	r3, #1
 80024e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024e6:	4b77      	ldr	r3, [pc, #476]	@ (80026c4 <HAL_RCC_OscConfig+0x474>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d118      	bne.n	8002524 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f2:	4b74      	ldr	r3, [pc, #464]	@ (80026c4 <HAL_RCC_OscConfig+0x474>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4a73      	ldr	r2, [pc, #460]	@ (80026c4 <HAL_RCC_OscConfig+0x474>)
 80024f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024fe:	f7fe ffb9 	bl	8001474 <HAL_GetTick>
 8002502:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002504:	e008      	b.n	8002518 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002506:	f7fe ffb5 	bl	8001474 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e10c      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002518:	4b6a      	ldr	r3, [pc, #424]	@ (80026c4 <HAL_RCC_OscConfig+0x474>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002520:	2b00      	cmp	r3, #0
 8002522:	d0f0      	beq.n	8002506 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	2b01      	cmp	r3, #1
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x2ea>
 800252c:	4b64      	ldr	r3, [pc, #400]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800252e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002530:	4a63      	ldr	r2, [pc, #396]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	6713      	str	r3, [r2, #112]	@ 0x70
 8002538:	e01c      	b.n	8002574 <HAL_RCC_OscConfig+0x324>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2b05      	cmp	r3, #5
 8002540:	d10c      	bne.n	800255c <HAL_RCC_OscConfig+0x30c>
 8002542:	4b5f      	ldr	r3, [pc, #380]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002546:	4a5e      	ldr	r2, [pc, #376]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002548:	f043 0304 	orr.w	r3, r3, #4
 800254c:	6713      	str	r3, [r2, #112]	@ 0x70
 800254e:	4b5c      	ldr	r3, [pc, #368]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	4a5b      	ldr	r2, [pc, #364]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002554:	f043 0301 	orr.w	r3, r3, #1
 8002558:	6713      	str	r3, [r2, #112]	@ 0x70
 800255a:	e00b      	b.n	8002574 <HAL_RCC_OscConfig+0x324>
 800255c:	4b58      	ldr	r3, [pc, #352]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002560:	4a57      	ldr	r2, [pc, #348]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	6713      	str	r3, [r2, #112]	@ 0x70
 8002568:	4b55      	ldr	r3, [pc, #340]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800256a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800256c:	4a54      	ldr	r2, [pc, #336]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800256e:	f023 0304 	bic.w	r3, r3, #4
 8002572:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d015      	beq.n	80025a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257c:	f7fe ff7a 	bl	8001474 <HAL_GetTick>
 8002580:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002582:	e00a      	b.n	800259a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002584:	f7fe ff76 	bl	8001474 <HAL_GetTick>
 8002588:	4602      	mov	r2, r0
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002592:	4293      	cmp	r3, r2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e0cb      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800259a:	4b49      	ldr	r3, [pc, #292]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800259c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259e:	f003 0302 	and.w	r3, r3, #2
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d0ee      	beq.n	8002584 <HAL_RCC_OscConfig+0x334>
 80025a6:	e014      	b.n	80025d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a8:	f7fe ff64 	bl	8001474 <HAL_GetTick>
 80025ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ae:	e00a      	b.n	80025c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b0:	f7fe ff60 	bl	8001474 <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025be:	4293      	cmp	r3, r2
 80025c0:	d901      	bls.n	80025c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e0b5      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c6:	4b3e      	ldr	r3, [pc, #248]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80025c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025ca:	f003 0302 	and.w	r3, r3, #2
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1ee      	bne.n	80025b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025d2:	7dfb      	ldrb	r3, [r7, #23]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d105      	bne.n	80025e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d8:	4b39      	ldr	r3, [pc, #228]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	4a38      	ldr	r2, [pc, #224]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80025de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f000 80a1 	beq.w	8002730 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025ee:	4b34      	ldr	r3, [pc, #208]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 030c 	and.w	r3, r3, #12
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d05c      	beq.n	80026b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	2b02      	cmp	r3, #2
 8002600:	d141      	bne.n	8002686 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002602:	4b31      	ldr	r3, [pc, #196]	@ (80026c8 <HAL_RCC_OscConfig+0x478>)
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002608:	f7fe ff34 	bl	8001474 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002610:	f7fe ff30 	bl	8001474 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e087      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002622:	4b27      	ldr	r3, [pc, #156]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	69da      	ldr	r2, [r3, #28]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263c:	019b      	lsls	r3, r3, #6
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002644:	085b      	lsrs	r3, r3, #1
 8002646:	3b01      	subs	r3, #1
 8002648:	041b      	lsls	r3, r3, #16
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002650:	061b      	lsls	r3, r3, #24
 8002652:	491b      	ldr	r1, [pc, #108]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 8002654:	4313      	orrs	r3, r2
 8002656:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002658:	4b1b      	ldr	r3, [pc, #108]	@ (80026c8 <HAL_RCC_OscConfig+0x478>)
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265e:	f7fe ff09 	bl	8001474 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002666:	f7fe ff05 	bl	8001474 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e05c      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002678:	4b11      	ldr	r3, [pc, #68]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x416>
 8002684:	e054      	b.n	8002730 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002686:	4b10      	ldr	r3, [pc, #64]	@ (80026c8 <HAL_RCC_OscConfig+0x478>)
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268c:	f7fe fef2 	bl	8001474 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002694:	f7fe feee 	bl	8001474 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e045      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_RCC_OscConfig+0x470>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1f0      	bne.n	8002694 <HAL_RCC_OscConfig+0x444>
 80026b2:	e03d      	b.n	8002730 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	699b      	ldr	r3, [r3, #24]
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d107      	bne.n	80026cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e038      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
 80026c0:	40023800 	.word	0x40023800
 80026c4:	40007000 	.word	0x40007000
 80026c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026cc:	4b1b      	ldr	r3, [pc, #108]	@ (800273c <HAL_RCC_OscConfig+0x4ec>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b01      	cmp	r3, #1
 80026d8:	d028      	beq.n	800272c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d121      	bne.n	800272c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d11a      	bne.n	800272c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026fc:	4013      	ands	r3, r2
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002702:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002704:	4293      	cmp	r3, r2
 8002706:	d111      	bne.n	800272c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002712:	085b      	lsrs	r3, r3, #1
 8002714:	3b01      	subs	r3, #1
 8002716:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002718:	429a      	cmp	r2, r3
 800271a:	d107      	bne.n	800272c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002726:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002728:	429a      	cmp	r2, r3
 800272a:	d001      	beq.n	8002730 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	40023800 	.word	0x40023800

08002740 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0cc      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002754:	4b68      	ldr	r3, [pc, #416]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0307 	and.w	r3, r3, #7
 800275c:	683a      	ldr	r2, [r7, #0]
 800275e:	429a      	cmp	r2, r3
 8002760:	d90c      	bls.n	800277c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002762:	4b65      	ldr	r3, [pc, #404]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800276a:	4b63      	ldr	r3, [pc, #396]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	429a      	cmp	r2, r3
 8002776:	d001      	beq.n	800277c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0b8      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f003 0302 	and.w	r3, r3, #2
 8002784:	2b00      	cmp	r3, #0
 8002786:	d020      	beq.n	80027ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002794:	4b59      	ldr	r3, [pc, #356]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	4a58      	ldr	r2, [pc, #352]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800279e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 0308 	and.w	r3, r3, #8
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d005      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027ac:	4b53      	ldr	r3, [pc, #332]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	4a52      	ldr	r2, [pc, #328]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80027b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027b8:	4b50      	ldr	r3, [pc, #320]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	494d      	ldr	r1, [pc, #308]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d044      	beq.n	8002860 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d107      	bne.n	80027ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027de:	4b47      	ldr	r3, [pc, #284]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d119      	bne.n	800281e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e07f      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d003      	beq.n	80027fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027fa:	2b03      	cmp	r3, #3
 80027fc:	d107      	bne.n	800280e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027fe:	4b3f      	ldr	r3, [pc, #252]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d109      	bne.n	800281e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e06f      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280e:	4b3b      	ldr	r3, [pc, #236]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0302 	and.w	r3, r3, #2
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e067      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800281e:	4b37      	ldr	r3, [pc, #220]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f023 0203 	bic.w	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	4934      	ldr	r1, [pc, #208]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 800282c:	4313      	orrs	r3, r2
 800282e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002830:	f7fe fe20 	bl	8001474 <HAL_GetTick>
 8002834:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002836:	e00a      	b.n	800284e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002838:	f7fe fe1c 	bl	8001474 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002846:	4293      	cmp	r3, r2
 8002848:	d901      	bls.n	800284e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800284a:	2303      	movs	r3, #3
 800284c:	e04f      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800284e:	4b2b      	ldr	r3, [pc, #172]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002850:	689b      	ldr	r3, [r3, #8]
 8002852:	f003 020c 	and.w	r2, r3, #12
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	429a      	cmp	r2, r3
 800285e:	d1eb      	bne.n	8002838 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002860:	4b25      	ldr	r3, [pc, #148]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0307 	and.w	r3, r3, #7
 8002868:	683a      	ldr	r2, [r7, #0]
 800286a:	429a      	cmp	r2, r3
 800286c:	d20c      	bcs.n	8002888 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800286e:	4b22      	ldr	r3, [pc, #136]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002876:	4b20      	ldr	r3, [pc, #128]	@ (80028f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	429a      	cmp	r2, r3
 8002882:	d001      	beq.n	8002888 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	e032      	b.n	80028ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d008      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002894:	4b19      	ldr	r3, [pc, #100]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	4916      	ldr	r1, [pc, #88]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d009      	beq.n	80028c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028b2:	4b12      	ldr	r3, [pc, #72]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	691b      	ldr	r3, [r3, #16]
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	490e      	ldr	r1, [pc, #56]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028c6:	f000 f821 	bl	800290c <HAL_RCC_GetSysClockFreq>
 80028ca:	4602      	mov	r2, r0
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	091b      	lsrs	r3, r3, #4
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	490a      	ldr	r1, [pc, #40]	@ (8002900 <HAL_RCC_ClockConfig+0x1c0>)
 80028d8:	5ccb      	ldrb	r3, [r1, r3]
 80028da:	fa22 f303 	lsr.w	r3, r2, r3
 80028de:	4a09      	ldr	r2, [pc, #36]	@ (8002904 <HAL_RCC_ClockConfig+0x1c4>)
 80028e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80028e2:	4b09      	ldr	r3, [pc, #36]	@ (8002908 <HAL_RCC_ClockConfig+0x1c8>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fe fd80 	bl	80013ec <HAL_InitTick>

  return HAL_OK;
 80028ec:	2300      	movs	r3, #0
}
 80028ee:	4618      	mov	r0, r3
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40023c00 	.word	0x40023c00
 80028fc:	40023800 	.word	0x40023800
 8002900:	080058d0 	.word	0x080058d0
 8002904:	20000040 	.word	0x20000040
 8002908:	20000044 	.word	0x20000044

0800290c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800290c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002910:	b094      	sub	sp, #80	@ 0x50
 8002912:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002920:	2300      	movs	r3, #0
 8002922:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002924:	4b79      	ldr	r3, [pc, #484]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 030c 	and.w	r3, r3, #12
 800292c:	2b08      	cmp	r3, #8
 800292e:	d00d      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0x40>
 8002930:	2b08      	cmp	r3, #8
 8002932:	f200 80e1 	bhi.w	8002af8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002936:	2b00      	cmp	r3, #0
 8002938:	d002      	beq.n	8002940 <HAL_RCC_GetSysClockFreq+0x34>
 800293a:	2b04      	cmp	r3, #4
 800293c:	d003      	beq.n	8002946 <HAL_RCC_GetSysClockFreq+0x3a>
 800293e:	e0db      	b.n	8002af8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002940:	4b73      	ldr	r3, [pc, #460]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0x204>)
 8002942:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002944:	e0db      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002946:	4b73      	ldr	r3, [pc, #460]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0x208>)
 8002948:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800294a:	e0d8      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800294c:	4b6f      	ldr	r3, [pc, #444]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002954:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002956:	4b6d      	ldr	r3, [pc, #436]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d063      	beq.n	8002a2a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002962:	4b6a      	ldr	r3, [pc, #424]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	099b      	lsrs	r3, r3, #6
 8002968:	2200      	movs	r2, #0
 800296a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800296c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800296e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002974:	633b      	str	r3, [r7, #48]	@ 0x30
 8002976:	2300      	movs	r3, #0
 8002978:	637b      	str	r3, [r7, #52]	@ 0x34
 800297a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800297e:	4622      	mov	r2, r4
 8002980:	462b      	mov	r3, r5
 8002982:	f04f 0000 	mov.w	r0, #0
 8002986:	f04f 0100 	mov.w	r1, #0
 800298a:	0159      	lsls	r1, r3, #5
 800298c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002990:	0150      	lsls	r0, r2, #5
 8002992:	4602      	mov	r2, r0
 8002994:	460b      	mov	r3, r1
 8002996:	4621      	mov	r1, r4
 8002998:	1a51      	subs	r1, r2, r1
 800299a:	6139      	str	r1, [r7, #16]
 800299c:	4629      	mov	r1, r5
 800299e:	eb63 0301 	sbc.w	r3, r3, r1
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	f04f 0300 	mov.w	r3, #0
 80029ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029b0:	4659      	mov	r1, fp
 80029b2:	018b      	lsls	r3, r1, #6
 80029b4:	4651      	mov	r1, sl
 80029b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ba:	4651      	mov	r1, sl
 80029bc:	018a      	lsls	r2, r1, #6
 80029be:	4651      	mov	r1, sl
 80029c0:	ebb2 0801 	subs.w	r8, r2, r1
 80029c4:	4659      	mov	r1, fp
 80029c6:	eb63 0901 	sbc.w	r9, r3, r1
 80029ca:	f04f 0200 	mov.w	r2, #0
 80029ce:	f04f 0300 	mov.w	r3, #0
 80029d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80029d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80029da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80029de:	4690      	mov	r8, r2
 80029e0:	4699      	mov	r9, r3
 80029e2:	4623      	mov	r3, r4
 80029e4:	eb18 0303 	adds.w	r3, r8, r3
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	462b      	mov	r3, r5
 80029ec:	eb49 0303 	adc.w	r3, r9, r3
 80029f0:	60fb      	str	r3, [r7, #12]
 80029f2:	f04f 0200 	mov.w	r2, #0
 80029f6:	f04f 0300 	mov.w	r3, #0
 80029fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80029fe:	4629      	mov	r1, r5
 8002a00:	024b      	lsls	r3, r1, #9
 8002a02:	4621      	mov	r1, r4
 8002a04:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a08:	4621      	mov	r1, r4
 8002a0a:	024a      	lsls	r2, r1, #9
 8002a0c:	4610      	mov	r0, r2
 8002a0e:	4619      	mov	r1, r3
 8002a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a12:	2200      	movs	r2, #0
 8002a14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a1c:	f7fd fc48 	bl	80002b0 <__aeabi_uldivmod>
 8002a20:	4602      	mov	r2, r0
 8002a22:	460b      	mov	r3, r1
 8002a24:	4613      	mov	r3, r2
 8002a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a28:	e058      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a2a:	4b38      	ldr	r3, [pc, #224]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	099b      	lsrs	r3, r3, #6
 8002a30:	2200      	movs	r2, #0
 8002a32:	4618      	mov	r0, r3
 8002a34:	4611      	mov	r1, r2
 8002a36:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a3a:	623b      	str	r3, [r7, #32]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a40:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a44:	4642      	mov	r2, r8
 8002a46:	464b      	mov	r3, r9
 8002a48:	f04f 0000 	mov.w	r0, #0
 8002a4c:	f04f 0100 	mov.w	r1, #0
 8002a50:	0159      	lsls	r1, r3, #5
 8002a52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a56:	0150      	lsls	r0, r2, #5
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4641      	mov	r1, r8
 8002a5e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a62:	4649      	mov	r1, r9
 8002a64:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a68:	f04f 0200 	mov.w	r2, #0
 8002a6c:	f04f 0300 	mov.w	r3, #0
 8002a70:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a74:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a78:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a7c:	ebb2 040a 	subs.w	r4, r2, sl
 8002a80:	eb63 050b 	sbc.w	r5, r3, fp
 8002a84:	f04f 0200 	mov.w	r2, #0
 8002a88:	f04f 0300 	mov.w	r3, #0
 8002a8c:	00eb      	lsls	r3, r5, #3
 8002a8e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a92:	00e2      	lsls	r2, r4, #3
 8002a94:	4614      	mov	r4, r2
 8002a96:	461d      	mov	r5, r3
 8002a98:	4643      	mov	r3, r8
 8002a9a:	18e3      	adds	r3, r4, r3
 8002a9c:	603b      	str	r3, [r7, #0]
 8002a9e:	464b      	mov	r3, r9
 8002aa0:	eb45 0303 	adc.w	r3, r5, r3
 8002aa4:	607b      	str	r3, [r7, #4]
 8002aa6:	f04f 0200 	mov.w	r2, #0
 8002aaa:	f04f 0300 	mov.w	r3, #0
 8002aae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ab2:	4629      	mov	r1, r5
 8002ab4:	028b      	lsls	r3, r1, #10
 8002ab6:	4621      	mov	r1, r4
 8002ab8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002abc:	4621      	mov	r1, r4
 8002abe:	028a      	lsls	r2, r1, #10
 8002ac0:	4610      	mov	r0, r2
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	61bb      	str	r3, [r7, #24]
 8002aca:	61fa      	str	r2, [r7, #28]
 8002acc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ad0:	f7fd fbee 	bl	80002b0 <__aeabi_uldivmod>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4613      	mov	r3, r2
 8002ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002adc:	4b0b      	ldr	r3, [pc, #44]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x200>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	0c1b      	lsrs	r3, r3, #16
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002aec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002aee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002af0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002af6:	e002      	b.n	8002afe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002af8:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0x204>)
 8002afa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002afc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3750      	adds	r7, #80	@ 0x50
 8002b04:	46bd      	mov	sp, r7
 8002b06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	00f42400 	.word	0x00f42400
 8002b14:	007a1200 	.word	0x007a1200

08002b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b1c:	4b03      	ldr	r3, [pc, #12]	@ (8002b2c <HAL_RCC_GetHCLKFreq+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b28:	4770      	bx	lr
 8002b2a:	bf00      	nop
 8002b2c:	20000040 	.word	0x20000040

08002b30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b34:	f7ff fff0 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	0a9b      	lsrs	r3, r3, #10
 8002b40:	f003 0307 	and.w	r3, r3, #7
 8002b44:	4903      	ldr	r1, [pc, #12]	@ (8002b54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b46:	5ccb      	ldrb	r3, [r1, r3]
 8002b48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	40023800 	.word	0x40023800
 8002b54:	080058e0 	.word	0x080058e0

08002b58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b5c:	f7ff ffdc 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b60:	4602      	mov	r2, r0
 8002b62:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	0b5b      	lsrs	r3, r3, #13
 8002b68:	f003 0307 	and.w	r3, r3, #7
 8002b6c:	4903      	ldr	r1, [pc, #12]	@ (8002b7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b6e:	5ccb      	ldrb	r3, [r1, r3]
 8002b70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	080058e0 	.word	0x080058e0

08002b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d101      	bne.n	8002b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e041      	b.n	8002c16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d106      	bne.n	8002bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f7fe fb02 	bl	80011b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2202      	movs	r2, #2
 8002bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3304      	adds	r3, #4
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	4610      	mov	r0, r2
 8002bc0:	f000 fa70 	bl	80030a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2201      	movs	r2, #1
 8002bf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	4618      	mov	r0, r3
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
	...

08002c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d001      	beq.n	8002c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	e044      	b.n	8002cc2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a1e      	ldr	r2, [pc, #120]	@ (8002cd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d018      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x6c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c62:	d013      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x6c>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1a      	ldr	r2, [pc, #104]	@ (8002cd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d00e      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x6c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a19      	ldr	r2, [pc, #100]	@ (8002cd8 <HAL_TIM_Base_Start_IT+0xb8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d009      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x6c>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a17      	ldr	r2, [pc, #92]	@ (8002cdc <HAL_TIM_Base_Start_IT+0xbc>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d004      	beq.n	8002c8c <HAL_TIM_Base_Start_IT+0x6c>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a16      	ldr	r2, [pc, #88]	@ (8002ce0 <HAL_TIM_Base_Start_IT+0xc0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d111      	bne.n	8002cb0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 0307 	and.w	r3, r3, #7
 8002c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2b06      	cmp	r3, #6
 8002c9c:	d010      	beq.n	8002cc0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cae:	e007      	b.n	8002cc0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f042 0201 	orr.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40010000 	.word	0x40010000
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	40000800 	.word	0x40000800
 8002cdc:	40000c00 	.word	0x40000c00
 8002ce0:	40014000 	.word	0x40014000

08002ce4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b084      	sub	sp, #16
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	691b      	ldr	r3, [r3, #16]
 8002cfa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d020      	beq.n	8002d48 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01b      	beq.n	8002d48 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f06f 0202 	mvn.w	r2, #2
 8002d18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	f003 0303 	and.w	r3, r3, #3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f999 	bl	8003066 <HAL_TIM_IC_CaptureCallback>
 8002d34:	e005      	b.n	8002d42 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f98b 	bl	8003052 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 f99c 	bl	800307a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	f003 0304 	and.w	r3, r3, #4
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d020      	beq.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d01b      	beq.n	8002d94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f06f 0204 	mvn.w	r2, #4
 8002d64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d003      	beq.n	8002d82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 f973 	bl	8003066 <HAL_TIM_IC_CaptureCallback>
 8002d80:	e005      	b.n	8002d8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d82:	6878      	ldr	r0, [r7, #4]
 8002d84:	f000 f965 	bl	8003052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f000 f976 	bl	800307a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d020      	beq.n	8002de0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f003 0308 	and.w	r3, r3, #8
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d01b      	beq.n	8002de0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f06f 0208 	mvn.w	r2, #8
 8002db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2204      	movs	r2, #4
 8002db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	69db      	ldr	r3, [r3, #28]
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dc6:	6878      	ldr	r0, [r7, #4]
 8002dc8:	f000 f94d 	bl	8003066 <HAL_TIM_IC_CaptureCallback>
 8002dcc:	e005      	b.n	8002dda <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f93f 	bl	8003052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f950 	bl	800307a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	f003 0310 	and.w	r3, r3, #16
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d020      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f003 0310 	and.w	r3, r3, #16
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d01b      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f06f 0210 	mvn.w	r2, #16
 8002dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2208      	movs	r2, #8
 8002e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	69db      	ldr	r3, [r3, #28]
 8002e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f927 	bl	8003066 <HAL_TIM_IC_CaptureCallback>
 8002e18:	e005      	b.n	8002e26 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f919 	bl	8003052 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	f000 f92a 	bl	800307a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00c      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0201 	mvn.w	r2, #1
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fd ff2c 	bl	8000ca8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d00c      	beq.n	8002e74 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d007      	beq.n	8002e74 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f000 fab0 	bl	80033d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00c      	beq.n	8002e98 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d007      	beq.n	8002e98 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f8fb 	bl	800308e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	f003 0320 	and.w	r3, r3, #32
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d00c      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	f003 0320 	and.w	r3, r3, #32
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d007      	beq.n	8002ebc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f06f 0220 	mvn.w	r2, #32
 8002eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002eb6:	6878      	ldr	r0, [r7, #4]
 8002eb8:	f000 fa82 	bl	80033c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ebc:	bf00      	nop
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_TIM_ConfigClockSource+0x1c>
 8002edc:	2302      	movs	r3, #2
 8002ede:	e0b4      	b.n	800304a <HAL_TIM_ConfigClockSource+0x186>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2202      	movs	r2, #2
 8002eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002efe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f06:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f18:	d03e      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0xd4>
 8002f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f1e:	f200 8087 	bhi.w	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f26:	f000 8086 	beq.w	8003036 <HAL_TIM_ConfigClockSource+0x172>
 8002f2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f2e:	d87f      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f30:	2b70      	cmp	r3, #112	@ 0x70
 8002f32:	d01a      	beq.n	8002f6a <HAL_TIM_ConfigClockSource+0xa6>
 8002f34:	2b70      	cmp	r3, #112	@ 0x70
 8002f36:	d87b      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f38:	2b60      	cmp	r3, #96	@ 0x60
 8002f3a:	d050      	beq.n	8002fde <HAL_TIM_ConfigClockSource+0x11a>
 8002f3c:	2b60      	cmp	r3, #96	@ 0x60
 8002f3e:	d877      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f40:	2b50      	cmp	r3, #80	@ 0x50
 8002f42:	d03c      	beq.n	8002fbe <HAL_TIM_ConfigClockSource+0xfa>
 8002f44:	2b50      	cmp	r3, #80	@ 0x50
 8002f46:	d873      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f48:	2b40      	cmp	r3, #64	@ 0x40
 8002f4a:	d058      	beq.n	8002ffe <HAL_TIM_ConfigClockSource+0x13a>
 8002f4c:	2b40      	cmp	r3, #64	@ 0x40
 8002f4e:	d86f      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f50:	2b30      	cmp	r3, #48	@ 0x30
 8002f52:	d064      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x15a>
 8002f54:	2b30      	cmp	r3, #48	@ 0x30
 8002f56:	d86b      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f58:	2b20      	cmp	r3, #32
 8002f5a:	d060      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x15a>
 8002f5c:	2b20      	cmp	r3, #32
 8002f5e:	d867      	bhi.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d05c      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x15a>
 8002f64:	2b10      	cmp	r3, #16
 8002f66:	d05a      	beq.n	800301e <HAL_TIM_ConfigClockSource+0x15a>
 8002f68:	e062      	b.n	8003030 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f7a:	f000 f993 	bl	80032a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f8c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	609a      	str	r2, [r3, #8]
      break;
 8002f96:	e04f      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002fa8:	f000 f97c 	bl	80032a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002fba:	609a      	str	r2, [r3, #8]
      break;
 8002fbc:	e03c      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fca:	461a      	mov	r2, r3
 8002fcc:	f000 f8f0 	bl	80031b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2150      	movs	r1, #80	@ 0x50
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 f949 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 8002fdc:	e02c      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fea:	461a      	mov	r2, r3
 8002fec:	f000 f90f 	bl	800320e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2160      	movs	r1, #96	@ 0x60
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f000 f939 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 8002ffc:	e01c      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800300a:	461a      	mov	r2, r3
 800300c:	f000 f8d0 	bl	80031b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	2140      	movs	r1, #64	@ 0x40
 8003016:	4618      	mov	r0, r3
 8003018:	f000 f929 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800301c:	e00c      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4619      	mov	r1, r3
 8003028:	4610      	mov	r0, r2
 800302a:	f000 f920 	bl	800326e <TIM_ITRx_SetConfig>
      break;
 800302e:	e003      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	73fb      	strb	r3, [r7, #15]
      break;
 8003034:	e000      	b.n	8003038 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003036:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003048:	7bfb      	ldrb	r3, [r7, #15]
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003052:	b480      	push	{r7}
 8003054:	b083      	sub	sp, #12
 8003056:	af00      	add	r7, sp, #0
 8003058:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800305a:	bf00      	nop
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800306e:	bf00      	nop
 8003070:	370c      	adds	r7, #12
 8003072:	46bd      	mov	sp, r7
 8003074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003078:	4770      	bx	lr

0800307a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800307a:	b480      	push	{r7}
 800307c:	b083      	sub	sp, #12
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003082:	bf00      	nop
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr

0800308e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800308e:	b480      	push	{r7}
 8003090:	b083      	sub	sp, #12
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
	...

080030a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b085      	sub	sp, #20
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
 80030ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a37      	ldr	r2, [pc, #220]	@ (8003194 <TIM_Base_SetConfig+0xf0>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d00f      	beq.n	80030dc <TIM_Base_SetConfig+0x38>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030c2:	d00b      	beq.n	80030dc <TIM_Base_SetConfig+0x38>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a34      	ldr	r2, [pc, #208]	@ (8003198 <TIM_Base_SetConfig+0xf4>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d007      	beq.n	80030dc <TIM_Base_SetConfig+0x38>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a33      	ldr	r2, [pc, #204]	@ (800319c <TIM_Base_SetConfig+0xf8>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d003      	beq.n	80030dc <TIM_Base_SetConfig+0x38>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a32      	ldr	r2, [pc, #200]	@ (80031a0 <TIM_Base_SetConfig+0xfc>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d108      	bne.n	80030ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	4313      	orrs	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a28      	ldr	r2, [pc, #160]	@ (8003194 <TIM_Base_SetConfig+0xf0>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d01b      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030fc:	d017      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a25      	ldr	r2, [pc, #148]	@ (8003198 <TIM_Base_SetConfig+0xf4>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d013      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a24      	ldr	r2, [pc, #144]	@ (800319c <TIM_Base_SetConfig+0xf8>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d00f      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a23      	ldr	r2, [pc, #140]	@ (80031a0 <TIM_Base_SetConfig+0xfc>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d00b      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a22      	ldr	r2, [pc, #136]	@ (80031a4 <TIM_Base_SetConfig+0x100>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d007      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4a21      	ldr	r2, [pc, #132]	@ (80031a8 <TIM_Base_SetConfig+0x104>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d003      	beq.n	800312e <TIM_Base_SetConfig+0x8a>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4a20      	ldr	r2, [pc, #128]	@ (80031ac <TIM_Base_SetConfig+0x108>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d108      	bne.n	8003140 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003134:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	4313      	orrs	r3, r2
 800313e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a0c      	ldr	r2, [pc, #48]	@ (8003194 <TIM_Base_SetConfig+0xf0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d103      	bne.n	800316e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	691a      	ldr	r2, [r3, #16]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f043 0204 	orr.w	r2, r3, #4
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	601a      	str	r2, [r3, #0]
}
 8003186:	bf00      	nop
 8003188:	3714      	adds	r7, #20
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40010000 	.word	0x40010000
 8003198:	40000400 	.word	0x40000400
 800319c:	40000800 	.word	0x40000800
 80031a0:	40000c00 	.word	0x40000c00
 80031a4:	40014000 	.word	0x40014000
 80031a8:	40014400 	.word	0x40014400
 80031ac:	40014800 	.word	0x40014800

080031b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b087      	sub	sp, #28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6a1b      	ldr	r3, [r3, #32]
 80031c6:	f023 0201 	bic.w	r2, r3, #1
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f023 030a 	bic.w	r3, r3, #10
 80031ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	697a      	ldr	r2, [r7, #20]
 8003200:	621a      	str	r2, [r3, #32]
}
 8003202:	bf00      	nop
 8003204:	371c      	adds	r7, #28
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr

0800320e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800320e:	b480      	push	{r7}
 8003210:	b087      	sub	sp, #28
 8003212:	af00      	add	r7, sp, #0
 8003214:	60f8      	str	r0, [r7, #12]
 8003216:	60b9      	str	r1, [r7, #8]
 8003218:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a1b      	ldr	r3, [r3, #32]
 8003224:	f023 0210 	bic.w	r2, r3, #16
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003238:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	031b      	lsls	r3, r3, #12
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800324a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	697a      	ldr	r2, [r7, #20]
 8003252:	4313      	orrs	r3, r2
 8003254:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	621a      	str	r2, [r3, #32]
}
 8003262:	bf00      	nop
 8003264:	371c      	adds	r7, #28
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr

0800326e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800326e:	b480      	push	{r7}
 8003270:	b085      	sub	sp, #20
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
 8003276:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003284:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	4313      	orrs	r3, r2
 800328c:	f043 0307 	orr.w	r3, r3, #7
 8003290:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	609a      	str	r2, [r3, #8]
}
 8003298:	bf00      	nop
 800329a:	3714      	adds	r7, #20
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr

080032a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b087      	sub	sp, #28
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
 80032b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80032be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	021a      	lsls	r2, r3, #8
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	431a      	orrs	r2, r3
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	609a      	str	r2, [r3, #8]
}
 80032d8:	bf00      	nop
 80032da:	371c      	adds	r7, #28
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e050      	b.n	800339e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003322:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68fa      	ldr	r2, [r7, #12]
 800332a:	4313      	orrs	r3, r2
 800332c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68fa      	ldr	r2, [r7, #12]
 8003334:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a1c      	ldr	r2, [pc, #112]	@ (80033ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d018      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003348:	d013      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a18      	ldr	r2, [pc, #96]	@ (80033b0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d00e      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a16      	ldr	r2, [pc, #88]	@ (80033b4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d009      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a15      	ldr	r2, [pc, #84]	@ (80033b8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d004      	beq.n	8003372 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a13      	ldr	r2, [pc, #76]	@ (80033bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d10c      	bne.n	800338c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003378:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	4313      	orrs	r3, r2
 8003382:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3714      	adds	r7, #20
 80033a2:	46bd      	mov	sp, r7
 80033a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40010000 	.word	0x40010000
 80033b0:	40000400 	.word	0x40000400
 80033b4:	40000800 	.word	0x40000800
 80033b8:	40000c00 	.word	0x40000c00
 80033bc:	40014000 	.word	0x40014000

080033c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e042      	b.n	8003480 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d106      	bne.n	8003414 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fd ff1e 	bl	8001250 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2224      	movs	r2, #36	@ 0x24
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800342a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800342c:	6878      	ldr	r0, [r7, #4]
 800342e:	f000 ff79 	bl	8004324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	691a      	ldr	r2, [r3, #16]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003440:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695a      	ldr	r2, [r3, #20]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003450:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68da      	ldr	r2, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003460:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2200      	movs	r2, #0
 8003466:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2220      	movs	r2, #32
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2200      	movs	r2, #0
 800347c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800347e:	2300      	movs	r3, #0
}
 8003480:	4618      	mov	r0, r3
 8003482:	3708      	adds	r7, #8
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b08a      	sub	sp, #40	@ 0x28
 800348c:	af02      	add	r7, sp, #8
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	603b      	str	r3, [r7, #0]
 8003494:	4613      	mov	r3, r2
 8003496:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003498:	2300      	movs	r3, #0
 800349a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	2b20      	cmp	r3, #32
 80034a6:	d175      	bne.n	8003594 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d002      	beq.n	80034b4 <HAL_UART_Transmit+0x2c>
 80034ae:	88fb      	ldrh	r3, [r7, #6]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e06e      	b.n	8003596 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2221      	movs	r2, #33	@ 0x21
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034c6:	f7fd ffd5 	bl	8001474 <HAL_GetTick>
 80034ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	88fa      	ldrh	r2, [r7, #6]
 80034d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	88fa      	ldrh	r2, [r7, #6]
 80034d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	689b      	ldr	r3, [r3, #8]
 80034dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034e0:	d108      	bne.n	80034f4 <HAL_UART_Transmit+0x6c>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d104      	bne.n	80034f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	61bb      	str	r3, [r7, #24]
 80034f2:	e003      	b.n	80034fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034f8:	2300      	movs	r3, #0
 80034fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80034fc:	e02e      	b.n	800355c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	2200      	movs	r2, #0
 8003506:	2180      	movs	r1, #128	@ 0x80
 8003508:	68f8      	ldr	r0, [r7, #12]
 800350a:	f000 fc49 	bl	8003da0 <UART_WaitOnFlagUntilTimeout>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2220      	movs	r2, #32
 8003518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e03a      	b.n	8003596 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d10b      	bne.n	800353e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003526:	69bb      	ldr	r3, [r7, #24]
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	461a      	mov	r2, r3
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003534:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003536:	69bb      	ldr	r3, [r7, #24]
 8003538:	3302      	adds	r3, #2
 800353a:	61bb      	str	r3, [r7, #24]
 800353c:	e007      	b.n	800354e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	781a      	ldrb	r2, [r3, #0]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	3301      	adds	r3, #1
 800354c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003552:	b29b      	uxth	r3, r3
 8003554:	3b01      	subs	r3, #1
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003560:	b29b      	uxth	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1cb      	bne.n	80034fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	2200      	movs	r2, #0
 800356e:	2140      	movs	r1, #64	@ 0x40
 8003570:	68f8      	ldr	r0, [r7, #12]
 8003572:	f000 fc15 	bl	8003da0 <UART_WaitOnFlagUntilTimeout>
 8003576:	4603      	mov	r3, r0
 8003578:	2b00      	cmp	r3, #0
 800357a:	d005      	beq.n	8003588 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	2220      	movs	r2, #32
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003584:	2303      	movs	r3, #3
 8003586:	e006      	b.n	8003596 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	e000      	b.n	8003596 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	4618      	mov	r0, r3
 8003598:	3720      	adds	r7, #32
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}

0800359e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b084      	sub	sp, #16
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	4613      	mov	r3, r2
 80035aa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	2b20      	cmp	r3, #32
 80035b6:	d112      	bne.n	80035de <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d002      	beq.n	80035c4 <HAL_UART_Receive_DMA+0x26>
 80035be:	88fb      	ldrh	r3, [r7, #6]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e00b      	b.n	80035e0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2200      	movs	r2, #0
 80035cc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	461a      	mov	r2, r3
 80035d2:	68b9      	ldr	r1, [r7, #8]
 80035d4:	68f8      	ldr	r0, [r7, #12]
 80035d6:	f000 fc3d 	bl	8003e54 <UART_Start_Receive_DMA>
 80035da:	4603      	mov	r3, r0
 80035dc:	e000      	b.n	80035e0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80035de:	2302      	movs	r3, #2
  }
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b0ba      	sub	sp, #232	@ 0xe8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800360e:	2300      	movs	r3, #0
 8003610:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003614:	2300      	movs	r3, #0
 8003616:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800361a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800361e:	f003 030f 	and.w	r3, r3, #15
 8003622:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003626:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10f      	bne.n	800364e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800362e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003632:	f003 0320 	and.w	r3, r3, #32
 8003636:	2b00      	cmp	r3, #0
 8003638:	d009      	beq.n	800364e <HAL_UART_IRQHandler+0x66>
 800363a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800363e:	f003 0320 	and.w	r3, r3, #32
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fdae 	bl	80041a8 <UART_Receive_IT>
      return;
 800364c:	e273      	b.n	8003b36 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800364e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80de 	beq.w	8003814 <HAL_UART_IRQHandler+0x22c>
 8003658:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d106      	bne.n	8003672 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003668:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 80d1 	beq.w	8003814 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003676:	f003 0301 	and.w	r3, r3, #1
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00b      	beq.n	8003696 <HAL_UART_IRQHandler+0xae>
 800367e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003686:	2b00      	cmp	r3, #0
 8003688:	d005      	beq.n	8003696 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	f043 0201 	orr.w	r2, r3, #1
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800369a:	f003 0304 	and.w	r3, r3, #4
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00b      	beq.n	80036ba <HAL_UART_IRQHandler+0xd2>
 80036a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b2:	f043 0202 	orr.w	r2, r3, #2
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00b      	beq.n	80036de <HAL_UART_IRQHandler+0xf6>
 80036c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036ca:	f003 0301 	and.w	r3, r3, #1
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d005      	beq.n	80036de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036d6:	f043 0204 	orr.w	r2, r3, #4
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80036de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036e2:	f003 0308 	and.w	r3, r3, #8
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d011      	beq.n	800370e <HAL_UART_IRQHandler+0x126>
 80036ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036ee:	f003 0320 	and.w	r3, r3, #32
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d105      	bne.n	8003702 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80036f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d005      	beq.n	800370e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003706:	f043 0208 	orr.w	r2, r3, #8
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 820a 	beq.w	8003b2c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003718:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800371c:	f003 0320 	and.w	r3, r3, #32
 8003720:	2b00      	cmp	r3, #0
 8003722:	d008      	beq.n	8003736 <HAL_UART_IRQHandler+0x14e>
 8003724:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003728:	f003 0320 	and.w	r3, r3, #32
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f000 fd39 	bl	80041a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003740:	2b40      	cmp	r3, #64	@ 0x40
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d103      	bne.n	8003762 <HAL_UART_IRQHandler+0x17a>
 800375a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800375e:	2b00      	cmp	r3, #0
 8003760:	d04f      	beq.n	8003802 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fc44 	bl	8003ff0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003772:	2b40      	cmp	r3, #64	@ 0x40
 8003774:	d141      	bne.n	80037fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	3314      	adds	r3, #20
 800377c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003780:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003784:	e853 3f00 	ldrex	r3, [r3]
 8003788:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800378c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003794:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	3314      	adds	r3, #20
 800379e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037b2:	e841 2300 	strex	r3, r2, [r1]
 80037b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80037ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d1d9      	bne.n	8003776 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d013      	beq.n	80037f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037ce:	4a8a      	ldr	r2, [pc, #552]	@ (80039f8 <HAL_UART_IRQHandler+0x410>)
 80037d0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fe f8e0 	bl	800199c <HAL_DMA_Abort_IT>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d016      	beq.n	8003810 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80037ec:	4610      	mov	r0, r2
 80037ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f0:	e00e      	b.n	8003810 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 f9c0 	bl	8003b78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037f8:	e00a      	b.n	8003810 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f9bc 	bl	8003b78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003800:	e006      	b.n	8003810 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 f9b8 	bl	8003b78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800380e:	e18d      	b.n	8003b2c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003810:	bf00      	nop
    return;
 8003812:	e18b      	b.n	8003b2c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003818:	2b01      	cmp	r3, #1
 800381a:	f040 8167 	bne.w	8003aec <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800381e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003822:	f003 0310 	and.w	r3, r3, #16
 8003826:	2b00      	cmp	r3, #0
 8003828:	f000 8160 	beq.w	8003aec <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800382c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003830:	f003 0310 	and.w	r3, r3, #16
 8003834:	2b00      	cmp	r3, #0
 8003836:	f000 8159 	beq.w	8003aec <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800383a:	2300      	movs	r3, #0
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	60bb      	str	r3, [r7, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	60bb      	str	r3, [r7, #8]
 800384e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800385a:	2b40      	cmp	r3, #64	@ 0x40
 800385c:	f040 80ce 	bne.w	80039fc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800386c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 80a9 	beq.w	80039c8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800387a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800387e:	429a      	cmp	r2, r3
 8003880:	f080 80a2 	bcs.w	80039c8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800388a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003896:	f000 8088 	beq.w	80039aa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	330c      	adds	r3, #12
 80038a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038a8:	e853 3f00 	ldrex	r3, [r3]
 80038ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	330c      	adds	r3, #12
 80038c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80038c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80038d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80038d6:	e841 2300 	strex	r3, r2, [r1]
 80038da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80038de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1d9      	bne.n	800389a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	3314      	adds	r3, #20
 80038ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80038f0:	e853 3f00 	ldrex	r3, [r3]
 80038f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80038f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80038f8:	f023 0301 	bic.w	r3, r3, #1
 80038fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	3314      	adds	r3, #20
 8003906:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800390a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800390e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003910:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003912:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003916:	e841 2300 	strex	r3, r2, [r1]
 800391a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800391c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800391e:	2b00      	cmp	r3, #0
 8003920:	d1e1      	bne.n	80038e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	3314      	adds	r3, #20
 8003928:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800392c:	e853 3f00 	ldrex	r3, [r3]
 8003930:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003932:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003934:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003938:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	3314      	adds	r3, #20
 8003942:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003946:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003948:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800394c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800394e:	e841 2300 	strex	r3, r2, [r1]
 8003952:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003954:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1e3      	bne.n	8003922 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2220      	movs	r2, #32
 800395e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	330c      	adds	r3, #12
 800396e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003972:	e853 3f00 	ldrex	r3, [r3]
 8003976:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003978:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800397a:	f023 0310 	bic.w	r3, r3, #16
 800397e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	330c      	adds	r3, #12
 8003988:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800398c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800398e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003990:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003992:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003994:	e841 2300 	strex	r3, r2, [r1]
 8003998:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800399a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1e3      	bne.n	8003968 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039a4:	4618      	mov	r0, r3
 80039a6:	f7fd ff89 	bl	80018bc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2202      	movs	r2, #2
 80039ae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039b8:	b29b      	uxth	r3, r3
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	b29b      	uxth	r3, r3
 80039be:	4619      	mov	r1, r3
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f000 f8e3 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80039c6:	e0b3      	b.n	8003b30 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039d0:	429a      	cmp	r2, r3
 80039d2:	f040 80ad 	bne.w	8003b30 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039e0:	f040 80a6 	bne.w	8003b30 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039ee:	4619      	mov	r1, r3
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f000 f8cb 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
      return;
 80039f6:	e09b      	b.n	8003b30 <HAL_UART_IRQHandler+0x548>
 80039f8:	080040b7 	.word	0x080040b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	1ad3      	subs	r3, r2, r3
 8003a08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f000 808e 	beq.w	8003b34 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003a18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 8089 	beq.w	8003b34 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	330c      	adds	r3, #12
 8003a28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2c:	e853 3f00 	ldrex	r3, [r3]
 8003a30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	330c      	adds	r3, #12
 8003a42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a46:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e3      	bne.n	8003a22 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	3314      	adds	r3, #20
 8003a60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	e853 3f00 	ldrex	r3, [r3]
 8003a68:	623b      	str	r3, [r7, #32]
   return(result);
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	f023 0301 	bic.w	r3, r3, #1
 8003a70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3314      	adds	r3, #20
 8003a7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a86:	e841 2300 	strex	r3, r2, [r1]
 8003a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1e3      	bne.n	8003a5a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2220      	movs	r2, #32
 8003a96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	330c      	adds	r3, #12
 8003aa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	e853 3f00 	ldrex	r3, [r3]
 8003aae:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0310 	bic.w	r3, r3, #16
 8003ab6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	330c      	adds	r3, #12
 8003ac0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ac4:	61fa      	str	r2, [r7, #28]
 8003ac6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ac8:	69b9      	ldr	r1, [r7, #24]
 8003aca:	69fa      	ldr	r2, [r7, #28]
 8003acc:	e841 2300 	strex	r3, r2, [r1]
 8003ad0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e3      	bne.n	8003aa0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2202      	movs	r2, #2
 8003adc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003ade:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f000 f851 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003aea:	e023      	b.n	8003b34 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d009      	beq.n	8003b0c <HAL_UART_IRQHandler+0x524>
 8003af8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d003      	beq.n	8003b0c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 fae7 	bl	80040d8 <UART_Transmit_IT>
    return;
 8003b0a:	e014      	b.n	8003b36 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00e      	beq.n	8003b36 <HAL_UART_IRQHandler+0x54e>
 8003b18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d008      	beq.n	8003b36 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f000 fb27 	bl	8004178 <UART_EndTransmit_IT>
    return;
 8003b2a:	e004      	b.n	8003b36 <HAL_UART_IRQHandler+0x54e>
    return;
 8003b2c:	bf00      	nop
 8003b2e:	e002      	b.n	8003b36 <HAL_UART_IRQHandler+0x54e>
      return;
 8003b30:	bf00      	nop
 8003b32:	e000      	b.n	8003b36 <HAL_UART_IRQHandler+0x54e>
      return;
 8003b34:	bf00      	nop
  }
}
 8003b36:	37e8      	adds	r7, #232	@ 0xe8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b80:	bf00      	nop
 8003b82:	370c      	adds	r7, #12
 8003b84:	46bd      	mov	sp, r7
 8003b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8a:	4770      	bx	lr

08003b8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b083      	sub	sp, #12
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b09c      	sub	sp, #112	@ 0x70
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d172      	bne.n	8003ca6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	330c      	adds	r3, #12
 8003bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bd0:	e853 3f00 	ldrex	r3, [r3]
 8003bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003bd6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003bd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bdc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	330c      	adds	r3, #12
 8003be4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003be6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003be8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003bec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003bee:	e841 2300 	strex	r3, r2, [r1]
 8003bf2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003bf4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d1e5      	bne.n	8003bc6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	3314      	adds	r3, #20
 8003c00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c04:	e853 3f00 	ldrex	r3, [r3]
 8003c08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c0c:	f023 0301 	bic.w	r3, r3, #1
 8003c10:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	3314      	adds	r3, #20
 8003c18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c1a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003c1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c22:	e841 2300 	strex	r3, r2, [r1]
 8003c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1e5      	bne.n	8003bfa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3314      	adds	r3, #20
 8003c34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c38:	e853 3f00 	ldrex	r3, [r3]
 8003c3c:	623b      	str	r3, [r7, #32]
   return(result);
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c44:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3314      	adds	r3, #20
 8003c4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003c4e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c56:	e841 2300 	strex	r3, r2, [r1]
 8003c5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1e5      	bne.n	8003c2e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d119      	bne.n	8003ca6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	330c      	adds	r3, #12
 8003c78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	e853 3f00 	ldrex	r3, [r3]
 8003c80:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	f023 0310 	bic.w	r3, r3, #16
 8003c88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	330c      	adds	r3, #12
 8003c90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003c92:	61fa      	str	r2, [r7, #28]
 8003c94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c96:	69b9      	ldr	r1, [r7, #24]
 8003c98:	69fa      	ldr	r2, [r7, #28]
 8003c9a:	e841 2300 	strex	r3, r2, [r1]
 8003c9e:	617b      	str	r3, [r7, #20]
   return(result);
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1e5      	bne.n	8003c72 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ca6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ca8:	2200      	movs	r2, #0
 8003caa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d106      	bne.n	8003cc2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003cb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003cb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cb8:	4619      	mov	r1, r3
 8003cba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003cbc:	f7ff ff66 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cc0:	e002      	b.n	8003cc8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003cc2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003cc4:	f7ff ff44 	bl	8003b50 <HAL_UART_RxCpltCallback>
}
 8003cc8:	bf00      	nop
 8003cca:	3770      	adds	r7, #112	@ 0x70
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}

08003cd0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b084      	sub	sp, #16
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cdc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d108      	bne.n	8003cfe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003cf0:	085b      	lsrs	r3, r3, #1
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	68f8      	ldr	r0, [r7, #12]
 8003cf8:	f7ff ff48 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003cfc:	e002      	b.n	8003d04 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003cfe:	68f8      	ldr	r0, [r7, #12]
 8003d00:	f7ff ff30 	bl	8003b64 <HAL_UART_RxHalfCpltCallback>
}
 8003d04:	bf00      	nop
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d1c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d28:	2b80      	cmp	r3, #128	@ 0x80
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2301      	moveq	r3, #1
 8003d2e:	2300      	movne	r3, #0
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b21      	cmp	r3, #33	@ 0x21
 8003d3e:	d108      	bne.n	8003d52 <UART_DMAError+0x46>
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d005      	beq.n	8003d52 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003d4c:	68b8      	ldr	r0, [r7, #8]
 8003d4e:	f000 f927 	bl	8003fa0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5c:	2b40      	cmp	r3, #64	@ 0x40
 8003d5e:	bf0c      	ite	eq
 8003d60:	2301      	moveq	r3, #1
 8003d62:	2300      	movne	r3, #0
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	2b22      	cmp	r3, #34	@ 0x22
 8003d72:	d108      	bne.n	8003d86 <UART_DMAError+0x7a>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d005      	beq.n	8003d86 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003d80:	68b8      	ldr	r0, [r7, #8]
 8003d82:	f000 f935 	bl	8003ff0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d8a:	f043 0210 	orr.w	r2, r3, #16
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d92:	68b8      	ldr	r0, [r7, #8]
 8003d94:	f7ff fef0 	bl	8003b78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d98:	bf00      	nop
 8003d9a:	3710      	adds	r7, #16
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	603b      	str	r3, [r7, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003db0:	e03b      	b.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d037      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dba:	f7fd fb5b 	bl	8001474 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	6a3a      	ldr	r2, [r7, #32]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d302      	bcc.n	8003dd0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003dca:	6a3b      	ldr	r3, [r7, #32]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e03a      	b.n	8003e4a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f003 0304 	and.w	r3, r3, #4
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d023      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	2b80      	cmp	r3, #128	@ 0x80
 8003de6:	d020      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	2b40      	cmp	r3, #64	@ 0x40
 8003dec:	d01d      	beq.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b08      	cmp	r3, #8
 8003dfa:	d116      	bne.n	8003e2a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	617b      	str	r3, [r7, #20]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	617b      	str	r3, [r7, #20]
 8003e10:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	f000 f8ec 	bl	8003ff0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2208      	movs	r2, #8
 8003e1c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e00f      	b.n	8003e4a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	4013      	ands	r3, r2
 8003e34:	68ba      	ldr	r2, [r7, #8]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	bf0c      	ite	eq
 8003e3a:	2301      	moveq	r3, #1
 8003e3c:	2300      	movne	r3, #0
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	461a      	mov	r2, r3
 8003e42:	79fb      	ldrb	r3, [r7, #7]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d0b4      	beq.n	8003db2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e48:	2300      	movs	r3, #0
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	3718      	adds	r7, #24
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	bd80      	pop	{r7, pc}
	...

08003e54 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b098      	sub	sp, #96	@ 0x60
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	4613      	mov	r3, r2
 8003e60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	88fa      	ldrh	r2, [r7, #6]
 8003e6c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2222      	movs	r2, #34	@ 0x22
 8003e78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e80:	4a44      	ldr	r2, [pc, #272]	@ (8003f94 <UART_Start_Receive_DMA+0x140>)
 8003e82:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e88:	4a43      	ldr	r2, [pc, #268]	@ (8003f98 <UART_Start_Receive_DMA+0x144>)
 8003e8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e90:	4a42      	ldr	r2, [pc, #264]	@ (8003f9c <UART_Start_Receive_DMA+0x148>)
 8003e92:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e98:	2200      	movs	r2, #0
 8003e9a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003e9c:	f107 0308 	add.w	r3, r7, #8
 8003ea0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3304      	adds	r3, #4
 8003eac:	4619      	mov	r1, r3
 8003eae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	88fb      	ldrh	r3, [r7, #6]
 8003eb4:	f7fd fcaa 	bl	800180c <HAL_DMA_Start_IT>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d008      	beq.n	8003ed0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2210      	movs	r2, #16
 8003ec2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2220      	movs	r2, #32
 8003ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e05d      	b.n	8003f8c <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	613b      	str	r3, [r7, #16]
 8003ee4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d019      	beq.n	8003f22 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	330c      	adds	r3, #12
 8003ef4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ef8:	e853 3f00 	ldrex	r3, [r3]
 8003efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003efe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	330c      	adds	r3, #12
 8003f0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003f0e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003f10:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f12:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003f14:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f16:	e841 2300 	strex	r3, r2, [r1]
 8003f1a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1e5      	bne.n	8003eee <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	3314      	adds	r3, #20
 8003f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f34:	f043 0301 	orr.w	r3, r3, #1
 8003f38:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	3314      	adds	r3, #20
 8003f40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003f42:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003f44:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f46:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003f48:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f4a:	e841 2300 	strex	r3, r2, [r1]
 8003f4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1e5      	bne.n	8003f22 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	3314      	adds	r3, #20
 8003f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	e853 3f00 	ldrex	r3, [r3]
 8003f64:	617b      	str	r3, [r7, #20]
   return(result);
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3314      	adds	r3, #20
 8003f74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003f76:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f7a:	6a39      	ldr	r1, [r7, #32]
 8003f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f7e:	e841 2300 	strex	r3, r2, [r1]
 8003f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d1e5      	bne.n	8003f56 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3760      	adds	r7, #96	@ 0x60
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	08003ba5 	.word	0x08003ba5
 8003f98:	08003cd1 	.word	0x08003cd1
 8003f9c:	08003d0d 	.word	0x08003d0d

08003fa0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b089      	sub	sp, #36	@ 0x24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003fbe:	61fb      	str	r3, [r7, #28]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	69fa      	ldr	r2, [r7, #28]
 8003fc8:	61ba      	str	r2, [r7, #24]
 8003fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6979      	ldr	r1, [r7, #20]
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003fe4:	bf00      	nop
 8003fe6:	3724      	adds	r7, #36	@ 0x24
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b095      	sub	sp, #84	@ 0x54
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	330c      	adds	r3, #12
 8003ffe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004000:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004002:	e853 3f00 	ldrex	r3, [r3]
 8004006:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800400a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800400e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	330c      	adds	r3, #12
 8004016:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004018:	643a      	str	r2, [r7, #64]	@ 0x40
 800401a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800401c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800401e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004020:	e841 2300 	strex	r3, r2, [r1]
 8004024:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004028:	2b00      	cmp	r3, #0
 800402a:	d1e5      	bne.n	8003ff8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3314      	adds	r3, #20
 8004032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	e853 3f00 	ldrex	r3, [r3]
 800403a:	61fb      	str	r3, [r7, #28]
   return(result);
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f023 0301 	bic.w	r3, r3, #1
 8004042:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3314      	adds	r3, #20
 800404a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800404c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800404e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004050:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004052:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004054:	e841 2300 	strex	r3, r2, [r1]
 8004058:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800405a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405c:	2b00      	cmp	r3, #0
 800405e:	d1e5      	bne.n	800402c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004064:	2b01      	cmp	r3, #1
 8004066:	d119      	bne.n	800409c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	330c      	adds	r3, #12
 800406e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	e853 3f00 	ldrex	r3, [r3]
 8004076:	60bb      	str	r3, [r7, #8]
   return(result);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	f023 0310 	bic.w	r3, r3, #16
 800407e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	330c      	adds	r3, #12
 8004086:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004088:	61ba      	str	r2, [r7, #24]
 800408a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408c:	6979      	ldr	r1, [r7, #20]
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	e841 2300 	strex	r3, r2, [r1]
 8004094:	613b      	str	r3, [r7, #16]
   return(result);
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1e5      	bne.n	8004068 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2220      	movs	r2, #32
 80040a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80040aa:	bf00      	nop
 80040ac:	3754      	adds	r7, #84	@ 0x54
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b084      	sub	sp, #16
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2200      	movs	r2, #0
 80040c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80040ca:	68f8      	ldr	r0, [r7, #12]
 80040cc:	f7ff fd54 	bl	8003b78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80040d0:	bf00      	nop
 80040d2:	3710      	adds	r7, #16
 80040d4:	46bd      	mov	sp, r7
 80040d6:	bd80      	pop	{r7, pc}

080040d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	2b21      	cmp	r3, #33	@ 0x21
 80040ea:	d13e      	bne.n	800416a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040f4:	d114      	bne.n	8004120 <UART_Transmit_IT+0x48>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d110      	bne.n	8004120 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a1b      	ldr	r3, [r3, #32]
 8004102:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	881b      	ldrh	r3, [r3, #0]
 8004108:	461a      	mov	r2, r3
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004112:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a1b      	ldr	r3, [r3, #32]
 8004118:	1c9a      	adds	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	621a      	str	r2, [r3, #32]
 800411e:	e008      	b.n	8004132 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a1b      	ldr	r3, [r3, #32]
 8004124:	1c59      	adds	r1, r3, #1
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6211      	str	r1, [r2, #32]
 800412a:	781a      	ldrb	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29b      	uxth	r3, r3
 800413c:	687a      	ldr	r2, [r7, #4]
 800413e:	4619      	mov	r1, r3
 8004140:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10f      	bne.n	8004166 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68da      	ldr	r2, [r3, #12]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004154:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004164:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004166:	2300      	movs	r3, #0
 8004168:	e000      	b.n	800416c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800416a:	2302      	movs	r3, #2
  }
}
 800416c:	4618      	mov	r0, r3
 800416e:	3714      	adds	r7, #20
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800418e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2220      	movs	r2, #32
 8004194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	f7ff fccf 	bl	8003b3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800419e:	2300      	movs	r3, #0
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b08c      	sub	sp, #48	@ 0x30
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80041b0:	2300      	movs	r3, #0
 80041b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80041b4:	2300      	movs	r3, #0
 80041b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	2b22      	cmp	r3, #34	@ 0x22
 80041c2:	f040 80aa 	bne.w	800431a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ce:	d115      	bne.n	80041fc <UART_Receive_IT+0x54>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	691b      	ldr	r3, [r3, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d111      	bne.n	80041fc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ea:	b29a      	uxth	r2, r3
 80041ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041f4:	1c9a      	adds	r2, r3, #2
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80041fa:	e024      	b.n	8004246 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004200:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800420a:	d007      	beq.n	800421c <UART_Receive_IT+0x74>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <UART_Receive_IT+0x82>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d106      	bne.n	800422a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	b2da      	uxtb	r2, r3
 8004224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004226:	701a      	strb	r2, [r3, #0]
 8004228:	e008      	b.n	800423c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004236:	b2da      	uxtb	r2, r3
 8004238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800423a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800424a:	b29b      	uxth	r3, r3
 800424c:	3b01      	subs	r3, #1
 800424e:	b29b      	uxth	r3, r3
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	4619      	mov	r1, r3
 8004254:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004256:	2b00      	cmp	r3, #0
 8004258:	d15d      	bne.n	8004316 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	68da      	ldr	r2, [r3, #12]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 0220 	bic.w	r2, r2, #32
 8004268:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004278:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	695a      	ldr	r2, [r3, #20]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0201 	bic.w	r2, r2, #1
 8004288:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2220      	movs	r2, #32
 800428e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429c:	2b01      	cmp	r3, #1
 800429e:	d135      	bne.n	800430c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	330c      	adds	r3, #12
 80042ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	e853 3f00 	ldrex	r3, [r3]
 80042b4:	613b      	str	r3, [r7, #16]
   return(result);
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	f023 0310 	bic.w	r3, r3, #16
 80042bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	330c      	adds	r3, #12
 80042c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042c6:	623a      	str	r2, [r7, #32]
 80042c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ca:	69f9      	ldr	r1, [r7, #28]
 80042cc:	6a3a      	ldr	r2, [r7, #32]
 80042ce:	e841 2300 	strex	r3, r2, [r1]
 80042d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80042d4:	69bb      	ldr	r3, [r7, #24]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1e5      	bne.n	80042a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0310 	and.w	r3, r3, #16
 80042e4:	2b10      	cmp	r3, #16
 80042e6:	d10a      	bne.n	80042fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042e8:	2300      	movs	r3, #0
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	60fb      	str	r3, [r7, #12]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004302:	4619      	mov	r1, r3
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f7ff fc41 	bl	8003b8c <HAL_UARTEx_RxEventCallback>
 800430a:	e002      	b.n	8004312 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f7ff fc1f 	bl	8003b50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004312:	2300      	movs	r3, #0
 8004314:	e002      	b.n	800431c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	e000      	b.n	800431c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800431a:	2302      	movs	r3, #2
  }
}
 800431c:	4618      	mov	r0, r3
 800431e:	3730      	adds	r7, #48	@ 0x30
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004324:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004328:	b0c0      	sub	sp, #256	@ 0x100
 800432a:	af00      	add	r7, sp, #0
 800432c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	691b      	ldr	r3, [r3, #16]
 8004338:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800433c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004340:	68d9      	ldr	r1, [r3, #12]
 8004342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	ea40 0301 	orr.w	r3, r0, r1
 800434c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800434e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	431a      	orrs	r2, r3
 800435c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004360:	695b      	ldr	r3, [r3, #20]
 8004362:	431a      	orrs	r2, r3
 8004364:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	4313      	orrs	r3, r2
 800436c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800437c:	f021 010c 	bic.w	r1, r1, #12
 8004380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800438a:	430b      	orrs	r3, r1
 800438c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800438e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800439a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800439e:	6999      	ldr	r1, [r3, #24]
 80043a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	ea40 0301 	orr.w	r3, r0, r1
 80043aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	4b8f      	ldr	r3, [pc, #572]	@ (80045f0 <UART_SetConfig+0x2cc>)
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d005      	beq.n	80043c4 <UART_SetConfig+0xa0>
 80043b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	4b8d      	ldr	r3, [pc, #564]	@ (80045f4 <UART_SetConfig+0x2d0>)
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d104      	bne.n	80043ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043c4:	f7fe fbc8 	bl	8002b58 <HAL_RCC_GetPCLK2Freq>
 80043c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043cc:	e003      	b.n	80043d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ce:	f7fe fbaf 	bl	8002b30 <HAL_RCC_GetPCLK1Freq>
 80043d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043e0:	f040 810c 	bne.w	80045fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043e8:	2200      	movs	r2, #0
 80043ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043f6:	4622      	mov	r2, r4
 80043f8:	462b      	mov	r3, r5
 80043fa:	1891      	adds	r1, r2, r2
 80043fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043fe:	415b      	adcs	r3, r3
 8004400:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004402:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004406:	4621      	mov	r1, r4
 8004408:	eb12 0801 	adds.w	r8, r2, r1
 800440c:	4629      	mov	r1, r5
 800440e:	eb43 0901 	adc.w	r9, r3, r1
 8004412:	f04f 0200 	mov.w	r2, #0
 8004416:	f04f 0300 	mov.w	r3, #0
 800441a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800441e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004422:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004426:	4690      	mov	r8, r2
 8004428:	4699      	mov	r9, r3
 800442a:	4623      	mov	r3, r4
 800442c:	eb18 0303 	adds.w	r3, r8, r3
 8004430:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004434:	462b      	mov	r3, r5
 8004436:	eb49 0303 	adc.w	r3, r9, r3
 800443a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800443e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800444a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800444e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004452:	460b      	mov	r3, r1
 8004454:	18db      	adds	r3, r3, r3
 8004456:	653b      	str	r3, [r7, #80]	@ 0x50
 8004458:	4613      	mov	r3, r2
 800445a:	eb42 0303 	adc.w	r3, r2, r3
 800445e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004460:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004464:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004468:	f7fb ff22 	bl	80002b0 <__aeabi_uldivmod>
 800446c:	4602      	mov	r2, r0
 800446e:	460b      	mov	r3, r1
 8004470:	4b61      	ldr	r3, [pc, #388]	@ (80045f8 <UART_SetConfig+0x2d4>)
 8004472:	fba3 2302 	umull	r2, r3, r3, r2
 8004476:	095b      	lsrs	r3, r3, #5
 8004478:	011c      	lsls	r4, r3, #4
 800447a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800447e:	2200      	movs	r2, #0
 8004480:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004484:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004488:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800448c:	4642      	mov	r2, r8
 800448e:	464b      	mov	r3, r9
 8004490:	1891      	adds	r1, r2, r2
 8004492:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004494:	415b      	adcs	r3, r3
 8004496:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004498:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800449c:	4641      	mov	r1, r8
 800449e:	eb12 0a01 	adds.w	sl, r2, r1
 80044a2:	4649      	mov	r1, r9
 80044a4:	eb43 0b01 	adc.w	fp, r3, r1
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	f04f 0300 	mov.w	r3, #0
 80044b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044bc:	4692      	mov	sl, r2
 80044be:	469b      	mov	fp, r3
 80044c0:	4643      	mov	r3, r8
 80044c2:	eb1a 0303 	adds.w	r3, sl, r3
 80044c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044ca:	464b      	mov	r3, r9
 80044cc:	eb4b 0303 	adc.w	r3, fp, r3
 80044d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2200      	movs	r2, #0
 80044dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80044e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044e8:	460b      	mov	r3, r1
 80044ea:	18db      	adds	r3, r3, r3
 80044ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80044ee:	4613      	mov	r3, r2
 80044f0:	eb42 0303 	adc.w	r3, r2, r3
 80044f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80044f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044fe:	f7fb fed7 	bl	80002b0 <__aeabi_uldivmod>
 8004502:	4602      	mov	r2, r0
 8004504:	460b      	mov	r3, r1
 8004506:	4611      	mov	r1, r2
 8004508:	4b3b      	ldr	r3, [pc, #236]	@ (80045f8 <UART_SetConfig+0x2d4>)
 800450a:	fba3 2301 	umull	r2, r3, r3, r1
 800450e:	095b      	lsrs	r3, r3, #5
 8004510:	2264      	movs	r2, #100	@ 0x64
 8004512:	fb02 f303 	mul.w	r3, r2, r3
 8004516:	1acb      	subs	r3, r1, r3
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800451e:	4b36      	ldr	r3, [pc, #216]	@ (80045f8 <UART_SetConfig+0x2d4>)
 8004520:	fba3 2302 	umull	r2, r3, r3, r2
 8004524:	095b      	lsrs	r3, r3, #5
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800452c:	441c      	add	r4, r3
 800452e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004532:	2200      	movs	r2, #0
 8004534:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004538:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800453c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004540:	4642      	mov	r2, r8
 8004542:	464b      	mov	r3, r9
 8004544:	1891      	adds	r1, r2, r2
 8004546:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004548:	415b      	adcs	r3, r3
 800454a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800454c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004550:	4641      	mov	r1, r8
 8004552:	1851      	adds	r1, r2, r1
 8004554:	6339      	str	r1, [r7, #48]	@ 0x30
 8004556:	4649      	mov	r1, r9
 8004558:	414b      	adcs	r3, r1
 800455a:	637b      	str	r3, [r7, #52]	@ 0x34
 800455c:	f04f 0200 	mov.w	r2, #0
 8004560:	f04f 0300 	mov.w	r3, #0
 8004564:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004568:	4659      	mov	r1, fp
 800456a:	00cb      	lsls	r3, r1, #3
 800456c:	4651      	mov	r1, sl
 800456e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004572:	4651      	mov	r1, sl
 8004574:	00ca      	lsls	r2, r1, #3
 8004576:	4610      	mov	r0, r2
 8004578:	4619      	mov	r1, r3
 800457a:	4603      	mov	r3, r0
 800457c:	4642      	mov	r2, r8
 800457e:	189b      	adds	r3, r3, r2
 8004580:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004584:	464b      	mov	r3, r9
 8004586:	460a      	mov	r2, r1
 8004588:	eb42 0303 	adc.w	r3, r2, r3
 800458c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800459c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80045a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045a4:	460b      	mov	r3, r1
 80045a6:	18db      	adds	r3, r3, r3
 80045a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80045aa:	4613      	mov	r3, r2
 80045ac:	eb42 0303 	adc.w	r3, r2, r3
 80045b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80045b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045ba:	f7fb fe79 	bl	80002b0 <__aeabi_uldivmod>
 80045be:	4602      	mov	r2, r0
 80045c0:	460b      	mov	r3, r1
 80045c2:	4b0d      	ldr	r3, [pc, #52]	@ (80045f8 <UART_SetConfig+0x2d4>)
 80045c4:	fba3 1302 	umull	r1, r3, r3, r2
 80045c8:	095b      	lsrs	r3, r3, #5
 80045ca:	2164      	movs	r1, #100	@ 0x64
 80045cc:	fb01 f303 	mul.w	r3, r1, r3
 80045d0:	1ad3      	subs	r3, r2, r3
 80045d2:	00db      	lsls	r3, r3, #3
 80045d4:	3332      	adds	r3, #50	@ 0x32
 80045d6:	4a08      	ldr	r2, [pc, #32]	@ (80045f8 <UART_SetConfig+0x2d4>)
 80045d8:	fba2 2303 	umull	r2, r3, r2, r3
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	f003 0207 	and.w	r2, r3, #7
 80045e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4422      	add	r2, r4
 80045ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045ec:	e106      	b.n	80047fc <UART_SetConfig+0x4d8>
 80045ee:	bf00      	nop
 80045f0:	40011000 	.word	0x40011000
 80045f4:	40011400 	.word	0x40011400
 80045f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004600:	2200      	movs	r2, #0
 8004602:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004606:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800460a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800460e:	4642      	mov	r2, r8
 8004610:	464b      	mov	r3, r9
 8004612:	1891      	adds	r1, r2, r2
 8004614:	6239      	str	r1, [r7, #32]
 8004616:	415b      	adcs	r3, r3
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
 800461a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800461e:	4641      	mov	r1, r8
 8004620:	1854      	adds	r4, r2, r1
 8004622:	4649      	mov	r1, r9
 8004624:	eb43 0501 	adc.w	r5, r3, r1
 8004628:	f04f 0200 	mov.w	r2, #0
 800462c:	f04f 0300 	mov.w	r3, #0
 8004630:	00eb      	lsls	r3, r5, #3
 8004632:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004636:	00e2      	lsls	r2, r4, #3
 8004638:	4614      	mov	r4, r2
 800463a:	461d      	mov	r5, r3
 800463c:	4643      	mov	r3, r8
 800463e:	18e3      	adds	r3, r4, r3
 8004640:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004644:	464b      	mov	r3, r9
 8004646:	eb45 0303 	adc.w	r3, r5, r3
 800464a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800464e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800465a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800465e:	f04f 0200 	mov.w	r2, #0
 8004662:	f04f 0300 	mov.w	r3, #0
 8004666:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800466a:	4629      	mov	r1, r5
 800466c:	008b      	lsls	r3, r1, #2
 800466e:	4621      	mov	r1, r4
 8004670:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004674:	4621      	mov	r1, r4
 8004676:	008a      	lsls	r2, r1, #2
 8004678:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800467c:	f7fb fe18 	bl	80002b0 <__aeabi_uldivmod>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4b60      	ldr	r3, [pc, #384]	@ (8004808 <UART_SetConfig+0x4e4>)
 8004686:	fba3 2302 	umull	r2, r3, r3, r2
 800468a:	095b      	lsrs	r3, r3, #5
 800468c:	011c      	lsls	r4, r3, #4
 800468e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004692:	2200      	movs	r2, #0
 8004694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004698:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800469c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80046a0:	4642      	mov	r2, r8
 80046a2:	464b      	mov	r3, r9
 80046a4:	1891      	adds	r1, r2, r2
 80046a6:	61b9      	str	r1, [r7, #24]
 80046a8:	415b      	adcs	r3, r3
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046b0:	4641      	mov	r1, r8
 80046b2:	1851      	adds	r1, r2, r1
 80046b4:	6139      	str	r1, [r7, #16]
 80046b6:	4649      	mov	r1, r9
 80046b8:	414b      	adcs	r3, r1
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	f04f 0200 	mov.w	r2, #0
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046c8:	4659      	mov	r1, fp
 80046ca:	00cb      	lsls	r3, r1, #3
 80046cc:	4651      	mov	r1, sl
 80046ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046d2:	4651      	mov	r1, sl
 80046d4:	00ca      	lsls	r2, r1, #3
 80046d6:	4610      	mov	r0, r2
 80046d8:	4619      	mov	r1, r3
 80046da:	4603      	mov	r3, r0
 80046dc:	4642      	mov	r2, r8
 80046de:	189b      	adds	r3, r3, r2
 80046e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046e4:	464b      	mov	r3, r9
 80046e6:	460a      	mov	r2, r1
 80046e8:	eb42 0303 	adc.w	r3, r2, r3
 80046ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046fc:	f04f 0200 	mov.w	r2, #0
 8004700:	f04f 0300 	mov.w	r3, #0
 8004704:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004708:	4649      	mov	r1, r9
 800470a:	008b      	lsls	r3, r1, #2
 800470c:	4641      	mov	r1, r8
 800470e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004712:	4641      	mov	r1, r8
 8004714:	008a      	lsls	r2, r1, #2
 8004716:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800471a:	f7fb fdc9 	bl	80002b0 <__aeabi_uldivmod>
 800471e:	4602      	mov	r2, r0
 8004720:	460b      	mov	r3, r1
 8004722:	4611      	mov	r1, r2
 8004724:	4b38      	ldr	r3, [pc, #224]	@ (8004808 <UART_SetConfig+0x4e4>)
 8004726:	fba3 2301 	umull	r2, r3, r3, r1
 800472a:	095b      	lsrs	r3, r3, #5
 800472c:	2264      	movs	r2, #100	@ 0x64
 800472e:	fb02 f303 	mul.w	r3, r2, r3
 8004732:	1acb      	subs	r3, r1, r3
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	3332      	adds	r3, #50	@ 0x32
 8004738:	4a33      	ldr	r2, [pc, #204]	@ (8004808 <UART_SetConfig+0x4e4>)
 800473a:	fba2 2303 	umull	r2, r3, r2, r3
 800473e:	095b      	lsrs	r3, r3, #5
 8004740:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004744:	441c      	add	r4, r3
 8004746:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800474a:	2200      	movs	r2, #0
 800474c:	673b      	str	r3, [r7, #112]	@ 0x70
 800474e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004750:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004754:	4642      	mov	r2, r8
 8004756:	464b      	mov	r3, r9
 8004758:	1891      	adds	r1, r2, r2
 800475a:	60b9      	str	r1, [r7, #8]
 800475c:	415b      	adcs	r3, r3
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004764:	4641      	mov	r1, r8
 8004766:	1851      	adds	r1, r2, r1
 8004768:	6039      	str	r1, [r7, #0]
 800476a:	4649      	mov	r1, r9
 800476c:	414b      	adcs	r3, r1
 800476e:	607b      	str	r3, [r7, #4]
 8004770:	f04f 0200 	mov.w	r2, #0
 8004774:	f04f 0300 	mov.w	r3, #0
 8004778:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800477c:	4659      	mov	r1, fp
 800477e:	00cb      	lsls	r3, r1, #3
 8004780:	4651      	mov	r1, sl
 8004782:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004786:	4651      	mov	r1, sl
 8004788:	00ca      	lsls	r2, r1, #3
 800478a:	4610      	mov	r0, r2
 800478c:	4619      	mov	r1, r3
 800478e:	4603      	mov	r3, r0
 8004790:	4642      	mov	r2, r8
 8004792:	189b      	adds	r3, r3, r2
 8004794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004796:	464b      	mov	r3, r9
 8004798:	460a      	mov	r2, r1
 800479a:	eb42 0303 	adc.w	r3, r2, r3
 800479e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	2200      	movs	r2, #0
 80047a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80047aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047b8:	4649      	mov	r1, r9
 80047ba:	008b      	lsls	r3, r1, #2
 80047bc:	4641      	mov	r1, r8
 80047be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047c2:	4641      	mov	r1, r8
 80047c4:	008a      	lsls	r2, r1, #2
 80047c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047ca:	f7fb fd71 	bl	80002b0 <__aeabi_uldivmod>
 80047ce:	4602      	mov	r2, r0
 80047d0:	460b      	mov	r3, r1
 80047d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004808 <UART_SetConfig+0x4e4>)
 80047d4:	fba3 1302 	umull	r1, r3, r3, r2
 80047d8:	095b      	lsrs	r3, r3, #5
 80047da:	2164      	movs	r1, #100	@ 0x64
 80047dc:	fb01 f303 	mul.w	r3, r1, r3
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	011b      	lsls	r3, r3, #4
 80047e4:	3332      	adds	r3, #50	@ 0x32
 80047e6:	4a08      	ldr	r2, [pc, #32]	@ (8004808 <UART_SetConfig+0x4e4>)
 80047e8:	fba2 2303 	umull	r2, r3, r2, r3
 80047ec:	095b      	lsrs	r3, r3, #5
 80047ee:	f003 020f 	and.w	r2, r3, #15
 80047f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4422      	add	r2, r4
 80047fa:	609a      	str	r2, [r3, #8]
}
 80047fc:	bf00      	nop
 80047fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004802:	46bd      	mov	sp, r7
 8004804:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004808:	51eb851f 	.word	0x51eb851f

0800480c <std>:
 800480c:	2300      	movs	r3, #0
 800480e:	b510      	push	{r4, lr}
 8004810:	4604      	mov	r4, r0
 8004812:	e9c0 3300 	strd	r3, r3, [r0]
 8004816:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800481a:	6083      	str	r3, [r0, #8]
 800481c:	8181      	strh	r1, [r0, #12]
 800481e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004820:	81c2      	strh	r2, [r0, #14]
 8004822:	6183      	str	r3, [r0, #24]
 8004824:	4619      	mov	r1, r3
 8004826:	2208      	movs	r2, #8
 8004828:	305c      	adds	r0, #92	@ 0x5c
 800482a:	f000 f8f4 	bl	8004a16 <memset>
 800482e:	4b0d      	ldr	r3, [pc, #52]	@ (8004864 <std+0x58>)
 8004830:	6263      	str	r3, [r4, #36]	@ 0x24
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <std+0x5c>)
 8004834:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004836:	4b0d      	ldr	r3, [pc, #52]	@ (800486c <std+0x60>)
 8004838:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800483a:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <std+0x64>)
 800483c:	6323      	str	r3, [r4, #48]	@ 0x30
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <std+0x68>)
 8004840:	6224      	str	r4, [r4, #32]
 8004842:	429c      	cmp	r4, r3
 8004844:	d006      	beq.n	8004854 <std+0x48>
 8004846:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800484a:	4294      	cmp	r4, r2
 800484c:	d002      	beq.n	8004854 <std+0x48>
 800484e:	33d0      	adds	r3, #208	@ 0xd0
 8004850:	429c      	cmp	r4, r3
 8004852:	d105      	bne.n	8004860 <std+0x54>
 8004854:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004858:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800485c:	f000 b9b0 	b.w	8004bc0 <__retarget_lock_init_recursive>
 8004860:	bd10      	pop	{r4, pc}
 8004862:	bf00      	nop
 8004864:	08004991 	.word	0x08004991
 8004868:	080049b3 	.word	0x080049b3
 800486c:	080049eb 	.word	0x080049eb
 8004870:	08004a0f 	.word	0x08004a0f
 8004874:	20000290 	.word	0x20000290

08004878 <stdio_exit_handler>:
 8004878:	4a02      	ldr	r2, [pc, #8]	@ (8004884 <stdio_exit_handler+0xc>)
 800487a:	4903      	ldr	r1, [pc, #12]	@ (8004888 <stdio_exit_handler+0x10>)
 800487c:	4803      	ldr	r0, [pc, #12]	@ (800488c <stdio_exit_handler+0x14>)
 800487e:	f000 b869 	b.w	8004954 <_fwalk_sglue>
 8004882:	bf00      	nop
 8004884:	2000004c 	.word	0x2000004c
 8004888:	08004f0d 	.word	0x08004f0d
 800488c:	2000005c 	.word	0x2000005c

08004890 <cleanup_stdio>:
 8004890:	6841      	ldr	r1, [r0, #4]
 8004892:	4b0c      	ldr	r3, [pc, #48]	@ (80048c4 <cleanup_stdio+0x34>)
 8004894:	4299      	cmp	r1, r3
 8004896:	b510      	push	{r4, lr}
 8004898:	4604      	mov	r4, r0
 800489a:	d001      	beq.n	80048a0 <cleanup_stdio+0x10>
 800489c:	f000 fb36 	bl	8004f0c <_fflush_r>
 80048a0:	68a1      	ldr	r1, [r4, #8]
 80048a2:	4b09      	ldr	r3, [pc, #36]	@ (80048c8 <cleanup_stdio+0x38>)
 80048a4:	4299      	cmp	r1, r3
 80048a6:	d002      	beq.n	80048ae <cleanup_stdio+0x1e>
 80048a8:	4620      	mov	r0, r4
 80048aa:	f000 fb2f 	bl	8004f0c <_fflush_r>
 80048ae:	68e1      	ldr	r1, [r4, #12]
 80048b0:	4b06      	ldr	r3, [pc, #24]	@ (80048cc <cleanup_stdio+0x3c>)
 80048b2:	4299      	cmp	r1, r3
 80048b4:	d004      	beq.n	80048c0 <cleanup_stdio+0x30>
 80048b6:	4620      	mov	r0, r4
 80048b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048bc:	f000 bb26 	b.w	8004f0c <_fflush_r>
 80048c0:	bd10      	pop	{r4, pc}
 80048c2:	bf00      	nop
 80048c4:	20000290 	.word	0x20000290
 80048c8:	200002f8 	.word	0x200002f8
 80048cc:	20000360 	.word	0x20000360

080048d0 <global_stdio_init.part.0>:
 80048d0:	b510      	push	{r4, lr}
 80048d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004900 <global_stdio_init.part.0+0x30>)
 80048d4:	4c0b      	ldr	r4, [pc, #44]	@ (8004904 <global_stdio_init.part.0+0x34>)
 80048d6:	4a0c      	ldr	r2, [pc, #48]	@ (8004908 <global_stdio_init.part.0+0x38>)
 80048d8:	601a      	str	r2, [r3, #0]
 80048da:	4620      	mov	r0, r4
 80048dc:	2200      	movs	r2, #0
 80048de:	2104      	movs	r1, #4
 80048e0:	f7ff ff94 	bl	800480c <std>
 80048e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80048e8:	2201      	movs	r2, #1
 80048ea:	2109      	movs	r1, #9
 80048ec:	f7ff ff8e 	bl	800480c <std>
 80048f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80048f4:	2202      	movs	r2, #2
 80048f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048fa:	2112      	movs	r1, #18
 80048fc:	f7ff bf86 	b.w	800480c <std>
 8004900:	200003c8 	.word	0x200003c8
 8004904:	20000290 	.word	0x20000290
 8004908:	08004879 	.word	0x08004879

0800490c <__sfp_lock_acquire>:
 800490c:	4801      	ldr	r0, [pc, #4]	@ (8004914 <__sfp_lock_acquire+0x8>)
 800490e:	f000 b958 	b.w	8004bc2 <__retarget_lock_acquire_recursive>
 8004912:	bf00      	nop
 8004914:	200003d1 	.word	0x200003d1

08004918 <__sfp_lock_release>:
 8004918:	4801      	ldr	r0, [pc, #4]	@ (8004920 <__sfp_lock_release+0x8>)
 800491a:	f000 b953 	b.w	8004bc4 <__retarget_lock_release_recursive>
 800491e:	bf00      	nop
 8004920:	200003d1 	.word	0x200003d1

08004924 <__sinit>:
 8004924:	b510      	push	{r4, lr}
 8004926:	4604      	mov	r4, r0
 8004928:	f7ff fff0 	bl	800490c <__sfp_lock_acquire>
 800492c:	6a23      	ldr	r3, [r4, #32]
 800492e:	b11b      	cbz	r3, 8004938 <__sinit+0x14>
 8004930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004934:	f7ff bff0 	b.w	8004918 <__sfp_lock_release>
 8004938:	4b04      	ldr	r3, [pc, #16]	@ (800494c <__sinit+0x28>)
 800493a:	6223      	str	r3, [r4, #32]
 800493c:	4b04      	ldr	r3, [pc, #16]	@ (8004950 <__sinit+0x2c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f5      	bne.n	8004930 <__sinit+0xc>
 8004944:	f7ff ffc4 	bl	80048d0 <global_stdio_init.part.0>
 8004948:	e7f2      	b.n	8004930 <__sinit+0xc>
 800494a:	bf00      	nop
 800494c:	08004891 	.word	0x08004891
 8004950:	200003c8 	.word	0x200003c8

08004954 <_fwalk_sglue>:
 8004954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004958:	4607      	mov	r7, r0
 800495a:	4688      	mov	r8, r1
 800495c:	4614      	mov	r4, r2
 800495e:	2600      	movs	r6, #0
 8004960:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004964:	f1b9 0901 	subs.w	r9, r9, #1
 8004968:	d505      	bpl.n	8004976 <_fwalk_sglue+0x22>
 800496a:	6824      	ldr	r4, [r4, #0]
 800496c:	2c00      	cmp	r4, #0
 800496e:	d1f7      	bne.n	8004960 <_fwalk_sglue+0xc>
 8004970:	4630      	mov	r0, r6
 8004972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004976:	89ab      	ldrh	r3, [r5, #12]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d907      	bls.n	800498c <_fwalk_sglue+0x38>
 800497c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004980:	3301      	adds	r3, #1
 8004982:	d003      	beq.n	800498c <_fwalk_sglue+0x38>
 8004984:	4629      	mov	r1, r5
 8004986:	4638      	mov	r0, r7
 8004988:	47c0      	blx	r8
 800498a:	4306      	orrs	r6, r0
 800498c:	3568      	adds	r5, #104	@ 0x68
 800498e:	e7e9      	b.n	8004964 <_fwalk_sglue+0x10>

08004990 <__sread>:
 8004990:	b510      	push	{r4, lr}
 8004992:	460c      	mov	r4, r1
 8004994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004998:	f000 f8c4 	bl	8004b24 <_read_r>
 800499c:	2800      	cmp	r0, #0
 800499e:	bfab      	itete	ge
 80049a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80049a2:	89a3      	ldrhlt	r3, [r4, #12]
 80049a4:	181b      	addge	r3, r3, r0
 80049a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80049aa:	bfac      	ite	ge
 80049ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80049ae:	81a3      	strhlt	r3, [r4, #12]
 80049b0:	bd10      	pop	{r4, pc}

080049b2 <__swrite>:
 80049b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049b6:	461f      	mov	r7, r3
 80049b8:	898b      	ldrh	r3, [r1, #12]
 80049ba:	05db      	lsls	r3, r3, #23
 80049bc:	4605      	mov	r5, r0
 80049be:	460c      	mov	r4, r1
 80049c0:	4616      	mov	r6, r2
 80049c2:	d505      	bpl.n	80049d0 <__swrite+0x1e>
 80049c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049c8:	2302      	movs	r3, #2
 80049ca:	2200      	movs	r2, #0
 80049cc:	f000 f898 	bl	8004b00 <_lseek_r>
 80049d0:	89a3      	ldrh	r3, [r4, #12]
 80049d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80049da:	81a3      	strh	r3, [r4, #12]
 80049dc:	4632      	mov	r2, r6
 80049de:	463b      	mov	r3, r7
 80049e0:	4628      	mov	r0, r5
 80049e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049e6:	f000 b8af 	b.w	8004b48 <_write_r>

080049ea <__sseek>:
 80049ea:	b510      	push	{r4, lr}
 80049ec:	460c      	mov	r4, r1
 80049ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049f2:	f000 f885 	bl	8004b00 <_lseek_r>
 80049f6:	1c43      	adds	r3, r0, #1
 80049f8:	89a3      	ldrh	r3, [r4, #12]
 80049fa:	bf15      	itete	ne
 80049fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80049fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a06:	81a3      	strheq	r3, [r4, #12]
 8004a08:	bf18      	it	ne
 8004a0a:	81a3      	strhne	r3, [r4, #12]
 8004a0c:	bd10      	pop	{r4, pc}

08004a0e <__sclose>:
 8004a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a12:	f000 b865 	b.w	8004ae0 <_close_r>

08004a16 <memset>:
 8004a16:	4402      	add	r2, r0
 8004a18:	4603      	mov	r3, r0
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d100      	bne.n	8004a20 <memset+0xa>
 8004a1e:	4770      	bx	lr
 8004a20:	f803 1b01 	strb.w	r1, [r3], #1
 8004a24:	e7f9      	b.n	8004a1a <memset+0x4>
	...

08004a28 <strtok>:
 8004a28:	4b16      	ldr	r3, [pc, #88]	@ (8004a84 <strtok+0x5c>)
 8004a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a2e:	681f      	ldr	r7, [r3, #0]
 8004a30:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004a32:	4605      	mov	r5, r0
 8004a34:	460e      	mov	r6, r1
 8004a36:	b9ec      	cbnz	r4, 8004a74 <strtok+0x4c>
 8004a38:	2050      	movs	r0, #80	@ 0x50
 8004a3a:	f000 f92d 	bl	8004c98 <malloc>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	6478      	str	r0, [r7, #68]	@ 0x44
 8004a42:	b920      	cbnz	r0, 8004a4e <strtok+0x26>
 8004a44:	4b10      	ldr	r3, [pc, #64]	@ (8004a88 <strtok+0x60>)
 8004a46:	4811      	ldr	r0, [pc, #68]	@ (8004a8c <strtok+0x64>)
 8004a48:	215b      	movs	r1, #91	@ 0x5b
 8004a4a:	f000 f8bd 	bl	8004bc8 <__assert_func>
 8004a4e:	e9c0 4400 	strd	r4, r4, [r0]
 8004a52:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004a56:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004a5a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004a5e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004a62:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004a66:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004a6a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004a6e:	6184      	str	r4, [r0, #24]
 8004a70:	7704      	strb	r4, [r0, #28]
 8004a72:	6244      	str	r4, [r0, #36]	@ 0x24
 8004a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a76:	4631      	mov	r1, r6
 8004a78:	4628      	mov	r0, r5
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a80:	f000 b806 	b.w	8004a90 <__strtok_r>
 8004a84:	20000058 	.word	0x20000058
 8004a88:	080058f0 	.word	0x080058f0
 8004a8c:	08005907 	.word	0x08005907

08004a90 <__strtok_r>:
 8004a90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a92:	4604      	mov	r4, r0
 8004a94:	b908      	cbnz	r0, 8004a9a <__strtok_r+0xa>
 8004a96:	6814      	ldr	r4, [r2, #0]
 8004a98:	b144      	cbz	r4, 8004aac <__strtok_r+0x1c>
 8004a9a:	4620      	mov	r0, r4
 8004a9c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004aa0:	460f      	mov	r7, r1
 8004aa2:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004aa6:	b91e      	cbnz	r6, 8004ab0 <__strtok_r+0x20>
 8004aa8:	b965      	cbnz	r5, 8004ac4 <__strtok_r+0x34>
 8004aaa:	6015      	str	r5, [r2, #0]
 8004aac:	2000      	movs	r0, #0
 8004aae:	e005      	b.n	8004abc <__strtok_r+0x2c>
 8004ab0:	42b5      	cmp	r5, r6
 8004ab2:	d1f6      	bne.n	8004aa2 <__strtok_r+0x12>
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1f0      	bne.n	8004a9a <__strtok_r+0xa>
 8004ab8:	6014      	str	r4, [r2, #0]
 8004aba:	7003      	strb	r3, [r0, #0]
 8004abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004abe:	461c      	mov	r4, r3
 8004ac0:	e00c      	b.n	8004adc <__strtok_r+0x4c>
 8004ac2:	b91d      	cbnz	r5, 8004acc <__strtok_r+0x3c>
 8004ac4:	4627      	mov	r7, r4
 8004ac6:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004aca:	460e      	mov	r6, r1
 8004acc:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004ad0:	42ab      	cmp	r3, r5
 8004ad2:	d1f6      	bne.n	8004ac2 <__strtok_r+0x32>
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d0f2      	beq.n	8004abe <__strtok_r+0x2e>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	703b      	strb	r3, [r7, #0]
 8004adc:	6014      	str	r4, [r2, #0]
 8004ade:	e7ed      	b.n	8004abc <__strtok_r+0x2c>

08004ae0 <_close_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4d06      	ldr	r5, [pc, #24]	@ (8004afc <_close_r+0x1c>)
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	4604      	mov	r4, r0
 8004ae8:	4608      	mov	r0, r1
 8004aea:	602b      	str	r3, [r5, #0]
 8004aec:	f7fc fa98 	bl	8001020 <_close>
 8004af0:	1c43      	adds	r3, r0, #1
 8004af2:	d102      	bne.n	8004afa <_close_r+0x1a>
 8004af4:	682b      	ldr	r3, [r5, #0]
 8004af6:	b103      	cbz	r3, 8004afa <_close_r+0x1a>
 8004af8:	6023      	str	r3, [r4, #0]
 8004afa:	bd38      	pop	{r3, r4, r5, pc}
 8004afc:	200003cc 	.word	0x200003cc

08004b00 <_lseek_r>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	4d07      	ldr	r5, [pc, #28]	@ (8004b20 <_lseek_r+0x20>)
 8004b04:	4604      	mov	r4, r0
 8004b06:	4608      	mov	r0, r1
 8004b08:	4611      	mov	r1, r2
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	602a      	str	r2, [r5, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f7fc faad 	bl	800106e <_lseek>
 8004b14:	1c43      	adds	r3, r0, #1
 8004b16:	d102      	bne.n	8004b1e <_lseek_r+0x1e>
 8004b18:	682b      	ldr	r3, [r5, #0]
 8004b1a:	b103      	cbz	r3, 8004b1e <_lseek_r+0x1e>
 8004b1c:	6023      	str	r3, [r4, #0]
 8004b1e:	bd38      	pop	{r3, r4, r5, pc}
 8004b20:	200003cc 	.word	0x200003cc

08004b24 <_read_r>:
 8004b24:	b538      	push	{r3, r4, r5, lr}
 8004b26:	4d07      	ldr	r5, [pc, #28]	@ (8004b44 <_read_r+0x20>)
 8004b28:	4604      	mov	r4, r0
 8004b2a:	4608      	mov	r0, r1
 8004b2c:	4611      	mov	r1, r2
 8004b2e:	2200      	movs	r2, #0
 8004b30:	602a      	str	r2, [r5, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f7fc fa3b 	bl	8000fae <_read>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d102      	bne.n	8004b42 <_read_r+0x1e>
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	b103      	cbz	r3, 8004b42 <_read_r+0x1e>
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
 8004b44:	200003cc 	.word	0x200003cc

08004b48 <_write_r>:
 8004b48:	b538      	push	{r3, r4, r5, lr}
 8004b4a:	4d07      	ldr	r5, [pc, #28]	@ (8004b68 <_write_r+0x20>)
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	4608      	mov	r0, r1
 8004b50:	4611      	mov	r1, r2
 8004b52:	2200      	movs	r2, #0
 8004b54:	602a      	str	r2, [r5, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	f7fc fa46 	bl	8000fe8 <_write>
 8004b5c:	1c43      	adds	r3, r0, #1
 8004b5e:	d102      	bne.n	8004b66 <_write_r+0x1e>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	b103      	cbz	r3, 8004b66 <_write_r+0x1e>
 8004b64:	6023      	str	r3, [r4, #0]
 8004b66:	bd38      	pop	{r3, r4, r5, pc}
 8004b68:	200003cc 	.word	0x200003cc

08004b6c <__errno>:
 8004b6c:	4b01      	ldr	r3, [pc, #4]	@ (8004b74 <__errno+0x8>)
 8004b6e:	6818      	ldr	r0, [r3, #0]
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop
 8004b74:	20000058 	.word	0x20000058

08004b78 <__libc_init_array>:
 8004b78:	b570      	push	{r4, r5, r6, lr}
 8004b7a:	4d0d      	ldr	r5, [pc, #52]	@ (8004bb0 <__libc_init_array+0x38>)
 8004b7c:	4c0d      	ldr	r4, [pc, #52]	@ (8004bb4 <__libc_init_array+0x3c>)
 8004b7e:	1b64      	subs	r4, r4, r5
 8004b80:	10a4      	asrs	r4, r4, #2
 8004b82:	2600      	movs	r6, #0
 8004b84:	42a6      	cmp	r6, r4
 8004b86:	d109      	bne.n	8004b9c <__libc_init_array+0x24>
 8004b88:	4d0b      	ldr	r5, [pc, #44]	@ (8004bb8 <__libc_init_array+0x40>)
 8004b8a:	4c0c      	ldr	r4, [pc, #48]	@ (8004bbc <__libc_init_array+0x44>)
 8004b8c:	f000 fe38 	bl	8005800 <_init>
 8004b90:	1b64      	subs	r4, r4, r5
 8004b92:	10a4      	asrs	r4, r4, #2
 8004b94:	2600      	movs	r6, #0
 8004b96:	42a6      	cmp	r6, r4
 8004b98:	d105      	bne.n	8004ba6 <__libc_init_array+0x2e>
 8004b9a:	bd70      	pop	{r4, r5, r6, pc}
 8004b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ba0:	4798      	blx	r3
 8004ba2:	3601      	adds	r6, #1
 8004ba4:	e7ee      	b.n	8004b84 <__libc_init_array+0xc>
 8004ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004baa:	4798      	blx	r3
 8004bac:	3601      	adds	r6, #1
 8004bae:	e7f2      	b.n	8004b96 <__libc_init_array+0x1e>
 8004bb0:	080059d8 	.word	0x080059d8
 8004bb4:	080059d8 	.word	0x080059d8
 8004bb8:	080059d8 	.word	0x080059d8
 8004bbc:	080059dc 	.word	0x080059dc

08004bc0 <__retarget_lock_init_recursive>:
 8004bc0:	4770      	bx	lr

08004bc2 <__retarget_lock_acquire_recursive>:
 8004bc2:	4770      	bx	lr

08004bc4 <__retarget_lock_release_recursive>:
 8004bc4:	4770      	bx	lr
	...

08004bc8 <__assert_func>:
 8004bc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004bca:	4614      	mov	r4, r2
 8004bcc:	461a      	mov	r2, r3
 8004bce:	4b09      	ldr	r3, [pc, #36]	@ (8004bf4 <__assert_func+0x2c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	68d8      	ldr	r0, [r3, #12]
 8004bd6:	b14c      	cbz	r4, 8004bec <__assert_func+0x24>
 8004bd8:	4b07      	ldr	r3, [pc, #28]	@ (8004bf8 <__assert_func+0x30>)
 8004bda:	9100      	str	r1, [sp, #0]
 8004bdc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004be0:	4906      	ldr	r1, [pc, #24]	@ (8004bfc <__assert_func+0x34>)
 8004be2:	462b      	mov	r3, r5
 8004be4:	f000 f9ba 	bl	8004f5c <fiprintf>
 8004be8:	f000 f9da 	bl	8004fa0 <abort>
 8004bec:	4b04      	ldr	r3, [pc, #16]	@ (8004c00 <__assert_func+0x38>)
 8004bee:	461c      	mov	r4, r3
 8004bf0:	e7f3      	b.n	8004bda <__assert_func+0x12>
 8004bf2:	bf00      	nop
 8004bf4:	20000058 	.word	0x20000058
 8004bf8:	08005961 	.word	0x08005961
 8004bfc:	0800596e 	.word	0x0800596e
 8004c00:	0800599c 	.word	0x0800599c

08004c04 <_free_r>:
 8004c04:	b538      	push	{r3, r4, r5, lr}
 8004c06:	4605      	mov	r5, r0
 8004c08:	2900      	cmp	r1, #0
 8004c0a:	d041      	beq.n	8004c90 <_free_r+0x8c>
 8004c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c10:	1f0c      	subs	r4, r1, #4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bfb8      	it	lt
 8004c16:	18e4      	addlt	r4, r4, r3
 8004c18:	f000 f8e8 	bl	8004dec <__malloc_lock>
 8004c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004c94 <_free_r+0x90>)
 8004c1e:	6813      	ldr	r3, [r2, #0]
 8004c20:	b933      	cbnz	r3, 8004c30 <_free_r+0x2c>
 8004c22:	6063      	str	r3, [r4, #4]
 8004c24:	6014      	str	r4, [r2, #0]
 8004c26:	4628      	mov	r0, r5
 8004c28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c2c:	f000 b8e4 	b.w	8004df8 <__malloc_unlock>
 8004c30:	42a3      	cmp	r3, r4
 8004c32:	d908      	bls.n	8004c46 <_free_r+0x42>
 8004c34:	6820      	ldr	r0, [r4, #0]
 8004c36:	1821      	adds	r1, r4, r0
 8004c38:	428b      	cmp	r3, r1
 8004c3a:	bf01      	itttt	eq
 8004c3c:	6819      	ldreq	r1, [r3, #0]
 8004c3e:	685b      	ldreq	r3, [r3, #4]
 8004c40:	1809      	addeq	r1, r1, r0
 8004c42:	6021      	streq	r1, [r4, #0]
 8004c44:	e7ed      	b.n	8004c22 <_free_r+0x1e>
 8004c46:	461a      	mov	r2, r3
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	b10b      	cbz	r3, 8004c50 <_free_r+0x4c>
 8004c4c:	42a3      	cmp	r3, r4
 8004c4e:	d9fa      	bls.n	8004c46 <_free_r+0x42>
 8004c50:	6811      	ldr	r1, [r2, #0]
 8004c52:	1850      	adds	r0, r2, r1
 8004c54:	42a0      	cmp	r0, r4
 8004c56:	d10b      	bne.n	8004c70 <_free_r+0x6c>
 8004c58:	6820      	ldr	r0, [r4, #0]
 8004c5a:	4401      	add	r1, r0
 8004c5c:	1850      	adds	r0, r2, r1
 8004c5e:	4283      	cmp	r3, r0
 8004c60:	6011      	str	r1, [r2, #0]
 8004c62:	d1e0      	bne.n	8004c26 <_free_r+0x22>
 8004c64:	6818      	ldr	r0, [r3, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	6053      	str	r3, [r2, #4]
 8004c6a:	4408      	add	r0, r1
 8004c6c:	6010      	str	r0, [r2, #0]
 8004c6e:	e7da      	b.n	8004c26 <_free_r+0x22>
 8004c70:	d902      	bls.n	8004c78 <_free_r+0x74>
 8004c72:	230c      	movs	r3, #12
 8004c74:	602b      	str	r3, [r5, #0]
 8004c76:	e7d6      	b.n	8004c26 <_free_r+0x22>
 8004c78:	6820      	ldr	r0, [r4, #0]
 8004c7a:	1821      	adds	r1, r4, r0
 8004c7c:	428b      	cmp	r3, r1
 8004c7e:	bf04      	itt	eq
 8004c80:	6819      	ldreq	r1, [r3, #0]
 8004c82:	685b      	ldreq	r3, [r3, #4]
 8004c84:	6063      	str	r3, [r4, #4]
 8004c86:	bf04      	itt	eq
 8004c88:	1809      	addeq	r1, r1, r0
 8004c8a:	6021      	streq	r1, [r4, #0]
 8004c8c:	6054      	str	r4, [r2, #4]
 8004c8e:	e7ca      	b.n	8004c26 <_free_r+0x22>
 8004c90:	bd38      	pop	{r3, r4, r5, pc}
 8004c92:	bf00      	nop
 8004c94:	200003d8 	.word	0x200003d8

08004c98 <malloc>:
 8004c98:	4b02      	ldr	r3, [pc, #8]	@ (8004ca4 <malloc+0xc>)
 8004c9a:	4601      	mov	r1, r0
 8004c9c:	6818      	ldr	r0, [r3, #0]
 8004c9e:	f000 b825 	b.w	8004cec <_malloc_r>
 8004ca2:	bf00      	nop
 8004ca4:	20000058 	.word	0x20000058

08004ca8 <sbrk_aligned>:
 8004ca8:	b570      	push	{r4, r5, r6, lr}
 8004caa:	4e0f      	ldr	r6, [pc, #60]	@ (8004ce8 <sbrk_aligned+0x40>)
 8004cac:	460c      	mov	r4, r1
 8004cae:	6831      	ldr	r1, [r6, #0]
 8004cb0:	4605      	mov	r5, r0
 8004cb2:	b911      	cbnz	r1, 8004cba <sbrk_aligned+0x12>
 8004cb4:	f000 f964 	bl	8004f80 <_sbrk_r>
 8004cb8:	6030      	str	r0, [r6, #0]
 8004cba:	4621      	mov	r1, r4
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	f000 f95f 	bl	8004f80 <_sbrk_r>
 8004cc2:	1c43      	adds	r3, r0, #1
 8004cc4:	d103      	bne.n	8004cce <sbrk_aligned+0x26>
 8004cc6:	f04f 34ff 	mov.w	r4, #4294967295
 8004cca:	4620      	mov	r0, r4
 8004ccc:	bd70      	pop	{r4, r5, r6, pc}
 8004cce:	1cc4      	adds	r4, r0, #3
 8004cd0:	f024 0403 	bic.w	r4, r4, #3
 8004cd4:	42a0      	cmp	r0, r4
 8004cd6:	d0f8      	beq.n	8004cca <sbrk_aligned+0x22>
 8004cd8:	1a21      	subs	r1, r4, r0
 8004cda:	4628      	mov	r0, r5
 8004cdc:	f000 f950 	bl	8004f80 <_sbrk_r>
 8004ce0:	3001      	adds	r0, #1
 8004ce2:	d1f2      	bne.n	8004cca <sbrk_aligned+0x22>
 8004ce4:	e7ef      	b.n	8004cc6 <sbrk_aligned+0x1e>
 8004ce6:	bf00      	nop
 8004ce8:	200003d4 	.word	0x200003d4

08004cec <_malloc_r>:
 8004cec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cf0:	1ccd      	adds	r5, r1, #3
 8004cf2:	f025 0503 	bic.w	r5, r5, #3
 8004cf6:	3508      	adds	r5, #8
 8004cf8:	2d0c      	cmp	r5, #12
 8004cfa:	bf38      	it	cc
 8004cfc:	250c      	movcc	r5, #12
 8004cfe:	2d00      	cmp	r5, #0
 8004d00:	4606      	mov	r6, r0
 8004d02:	db01      	blt.n	8004d08 <_malloc_r+0x1c>
 8004d04:	42a9      	cmp	r1, r5
 8004d06:	d904      	bls.n	8004d12 <_malloc_r+0x26>
 8004d08:	230c      	movs	r3, #12
 8004d0a:	6033      	str	r3, [r6, #0]
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d12:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004de8 <_malloc_r+0xfc>
 8004d16:	f000 f869 	bl	8004dec <__malloc_lock>
 8004d1a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d1e:	461c      	mov	r4, r3
 8004d20:	bb44      	cbnz	r4, 8004d74 <_malloc_r+0x88>
 8004d22:	4629      	mov	r1, r5
 8004d24:	4630      	mov	r0, r6
 8004d26:	f7ff ffbf 	bl	8004ca8 <sbrk_aligned>
 8004d2a:	1c43      	adds	r3, r0, #1
 8004d2c:	4604      	mov	r4, r0
 8004d2e:	d158      	bne.n	8004de2 <_malloc_r+0xf6>
 8004d30:	f8d8 4000 	ldr.w	r4, [r8]
 8004d34:	4627      	mov	r7, r4
 8004d36:	2f00      	cmp	r7, #0
 8004d38:	d143      	bne.n	8004dc2 <_malloc_r+0xd6>
 8004d3a:	2c00      	cmp	r4, #0
 8004d3c:	d04b      	beq.n	8004dd6 <_malloc_r+0xea>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	4639      	mov	r1, r7
 8004d42:	4630      	mov	r0, r6
 8004d44:	eb04 0903 	add.w	r9, r4, r3
 8004d48:	f000 f91a 	bl	8004f80 <_sbrk_r>
 8004d4c:	4581      	cmp	r9, r0
 8004d4e:	d142      	bne.n	8004dd6 <_malloc_r+0xea>
 8004d50:	6821      	ldr	r1, [r4, #0]
 8004d52:	1a6d      	subs	r5, r5, r1
 8004d54:	4629      	mov	r1, r5
 8004d56:	4630      	mov	r0, r6
 8004d58:	f7ff ffa6 	bl	8004ca8 <sbrk_aligned>
 8004d5c:	3001      	adds	r0, #1
 8004d5e:	d03a      	beq.n	8004dd6 <_malloc_r+0xea>
 8004d60:	6823      	ldr	r3, [r4, #0]
 8004d62:	442b      	add	r3, r5
 8004d64:	6023      	str	r3, [r4, #0]
 8004d66:	f8d8 3000 	ldr.w	r3, [r8]
 8004d6a:	685a      	ldr	r2, [r3, #4]
 8004d6c:	bb62      	cbnz	r2, 8004dc8 <_malloc_r+0xdc>
 8004d6e:	f8c8 7000 	str.w	r7, [r8]
 8004d72:	e00f      	b.n	8004d94 <_malloc_r+0xa8>
 8004d74:	6822      	ldr	r2, [r4, #0]
 8004d76:	1b52      	subs	r2, r2, r5
 8004d78:	d420      	bmi.n	8004dbc <_malloc_r+0xd0>
 8004d7a:	2a0b      	cmp	r2, #11
 8004d7c:	d917      	bls.n	8004dae <_malloc_r+0xc2>
 8004d7e:	1961      	adds	r1, r4, r5
 8004d80:	42a3      	cmp	r3, r4
 8004d82:	6025      	str	r5, [r4, #0]
 8004d84:	bf18      	it	ne
 8004d86:	6059      	strne	r1, [r3, #4]
 8004d88:	6863      	ldr	r3, [r4, #4]
 8004d8a:	bf08      	it	eq
 8004d8c:	f8c8 1000 	streq.w	r1, [r8]
 8004d90:	5162      	str	r2, [r4, r5]
 8004d92:	604b      	str	r3, [r1, #4]
 8004d94:	4630      	mov	r0, r6
 8004d96:	f000 f82f 	bl	8004df8 <__malloc_unlock>
 8004d9a:	f104 000b 	add.w	r0, r4, #11
 8004d9e:	1d23      	adds	r3, r4, #4
 8004da0:	f020 0007 	bic.w	r0, r0, #7
 8004da4:	1ac2      	subs	r2, r0, r3
 8004da6:	bf1c      	itt	ne
 8004da8:	1a1b      	subne	r3, r3, r0
 8004daa:	50a3      	strne	r3, [r4, r2]
 8004dac:	e7af      	b.n	8004d0e <_malloc_r+0x22>
 8004dae:	6862      	ldr	r2, [r4, #4]
 8004db0:	42a3      	cmp	r3, r4
 8004db2:	bf0c      	ite	eq
 8004db4:	f8c8 2000 	streq.w	r2, [r8]
 8004db8:	605a      	strne	r2, [r3, #4]
 8004dba:	e7eb      	b.n	8004d94 <_malloc_r+0xa8>
 8004dbc:	4623      	mov	r3, r4
 8004dbe:	6864      	ldr	r4, [r4, #4]
 8004dc0:	e7ae      	b.n	8004d20 <_malloc_r+0x34>
 8004dc2:	463c      	mov	r4, r7
 8004dc4:	687f      	ldr	r7, [r7, #4]
 8004dc6:	e7b6      	b.n	8004d36 <_malloc_r+0x4a>
 8004dc8:	461a      	mov	r2, r3
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	42a3      	cmp	r3, r4
 8004dce:	d1fb      	bne.n	8004dc8 <_malloc_r+0xdc>
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	6053      	str	r3, [r2, #4]
 8004dd4:	e7de      	b.n	8004d94 <_malloc_r+0xa8>
 8004dd6:	230c      	movs	r3, #12
 8004dd8:	6033      	str	r3, [r6, #0]
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f000 f80c 	bl	8004df8 <__malloc_unlock>
 8004de0:	e794      	b.n	8004d0c <_malloc_r+0x20>
 8004de2:	6005      	str	r5, [r0, #0]
 8004de4:	e7d6      	b.n	8004d94 <_malloc_r+0xa8>
 8004de6:	bf00      	nop
 8004de8:	200003d8 	.word	0x200003d8

08004dec <__malloc_lock>:
 8004dec:	4801      	ldr	r0, [pc, #4]	@ (8004df4 <__malloc_lock+0x8>)
 8004dee:	f7ff bee8 	b.w	8004bc2 <__retarget_lock_acquire_recursive>
 8004df2:	bf00      	nop
 8004df4:	200003d0 	.word	0x200003d0

08004df8 <__malloc_unlock>:
 8004df8:	4801      	ldr	r0, [pc, #4]	@ (8004e00 <__malloc_unlock+0x8>)
 8004dfa:	f7ff bee3 	b.w	8004bc4 <__retarget_lock_release_recursive>
 8004dfe:	bf00      	nop
 8004e00:	200003d0 	.word	0x200003d0

08004e04 <__sflush_r>:
 8004e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e0c:	0716      	lsls	r6, r2, #28
 8004e0e:	4605      	mov	r5, r0
 8004e10:	460c      	mov	r4, r1
 8004e12:	d454      	bmi.n	8004ebe <__sflush_r+0xba>
 8004e14:	684b      	ldr	r3, [r1, #4]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	dc02      	bgt.n	8004e20 <__sflush_r+0x1c>
 8004e1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	dd48      	ble.n	8004eb2 <__sflush_r+0xae>
 8004e20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e22:	2e00      	cmp	r6, #0
 8004e24:	d045      	beq.n	8004eb2 <__sflush_r+0xae>
 8004e26:	2300      	movs	r3, #0
 8004e28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e2c:	682f      	ldr	r7, [r5, #0]
 8004e2e:	6a21      	ldr	r1, [r4, #32]
 8004e30:	602b      	str	r3, [r5, #0]
 8004e32:	d030      	beq.n	8004e96 <__sflush_r+0x92>
 8004e34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e36:	89a3      	ldrh	r3, [r4, #12]
 8004e38:	0759      	lsls	r1, r3, #29
 8004e3a:	d505      	bpl.n	8004e48 <__sflush_r+0x44>
 8004e3c:	6863      	ldr	r3, [r4, #4]
 8004e3e:	1ad2      	subs	r2, r2, r3
 8004e40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e42:	b10b      	cbz	r3, 8004e48 <__sflush_r+0x44>
 8004e44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e46:	1ad2      	subs	r2, r2, r3
 8004e48:	2300      	movs	r3, #0
 8004e4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e4c:	6a21      	ldr	r1, [r4, #32]
 8004e4e:	4628      	mov	r0, r5
 8004e50:	47b0      	blx	r6
 8004e52:	1c43      	adds	r3, r0, #1
 8004e54:	89a3      	ldrh	r3, [r4, #12]
 8004e56:	d106      	bne.n	8004e66 <__sflush_r+0x62>
 8004e58:	6829      	ldr	r1, [r5, #0]
 8004e5a:	291d      	cmp	r1, #29
 8004e5c:	d82b      	bhi.n	8004eb6 <__sflush_r+0xb2>
 8004e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f08 <__sflush_r+0x104>)
 8004e60:	40ca      	lsrs	r2, r1
 8004e62:	07d6      	lsls	r6, r2, #31
 8004e64:	d527      	bpl.n	8004eb6 <__sflush_r+0xb2>
 8004e66:	2200      	movs	r2, #0
 8004e68:	6062      	str	r2, [r4, #4]
 8004e6a:	04d9      	lsls	r1, r3, #19
 8004e6c:	6922      	ldr	r2, [r4, #16]
 8004e6e:	6022      	str	r2, [r4, #0]
 8004e70:	d504      	bpl.n	8004e7c <__sflush_r+0x78>
 8004e72:	1c42      	adds	r2, r0, #1
 8004e74:	d101      	bne.n	8004e7a <__sflush_r+0x76>
 8004e76:	682b      	ldr	r3, [r5, #0]
 8004e78:	b903      	cbnz	r3, 8004e7c <__sflush_r+0x78>
 8004e7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004e7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e7e:	602f      	str	r7, [r5, #0]
 8004e80:	b1b9      	cbz	r1, 8004eb2 <__sflush_r+0xae>
 8004e82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e86:	4299      	cmp	r1, r3
 8004e88:	d002      	beq.n	8004e90 <__sflush_r+0x8c>
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	f7ff feba 	bl	8004c04 <_free_r>
 8004e90:	2300      	movs	r3, #0
 8004e92:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e94:	e00d      	b.n	8004eb2 <__sflush_r+0xae>
 8004e96:	2301      	movs	r3, #1
 8004e98:	4628      	mov	r0, r5
 8004e9a:	47b0      	blx	r6
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	1c50      	adds	r0, r2, #1
 8004ea0:	d1c9      	bne.n	8004e36 <__sflush_r+0x32>
 8004ea2:	682b      	ldr	r3, [r5, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0c6      	beq.n	8004e36 <__sflush_r+0x32>
 8004ea8:	2b1d      	cmp	r3, #29
 8004eaa:	d001      	beq.n	8004eb0 <__sflush_r+0xac>
 8004eac:	2b16      	cmp	r3, #22
 8004eae:	d11e      	bne.n	8004eee <__sflush_r+0xea>
 8004eb0:	602f      	str	r7, [r5, #0]
 8004eb2:	2000      	movs	r0, #0
 8004eb4:	e022      	b.n	8004efc <__sflush_r+0xf8>
 8004eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eba:	b21b      	sxth	r3, r3
 8004ebc:	e01b      	b.n	8004ef6 <__sflush_r+0xf2>
 8004ebe:	690f      	ldr	r7, [r1, #16]
 8004ec0:	2f00      	cmp	r7, #0
 8004ec2:	d0f6      	beq.n	8004eb2 <__sflush_r+0xae>
 8004ec4:	0793      	lsls	r3, r2, #30
 8004ec6:	680e      	ldr	r6, [r1, #0]
 8004ec8:	bf08      	it	eq
 8004eca:	694b      	ldreq	r3, [r1, #20]
 8004ecc:	600f      	str	r7, [r1, #0]
 8004ece:	bf18      	it	ne
 8004ed0:	2300      	movne	r3, #0
 8004ed2:	eba6 0807 	sub.w	r8, r6, r7
 8004ed6:	608b      	str	r3, [r1, #8]
 8004ed8:	f1b8 0f00 	cmp.w	r8, #0
 8004edc:	dde9      	ble.n	8004eb2 <__sflush_r+0xae>
 8004ede:	6a21      	ldr	r1, [r4, #32]
 8004ee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004ee2:	4643      	mov	r3, r8
 8004ee4:	463a      	mov	r2, r7
 8004ee6:	4628      	mov	r0, r5
 8004ee8:	47b0      	blx	r6
 8004eea:	2800      	cmp	r0, #0
 8004eec:	dc08      	bgt.n	8004f00 <__sflush_r+0xfc>
 8004eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ef6:	81a3      	strh	r3, [r4, #12]
 8004ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8004efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f00:	4407      	add	r7, r0
 8004f02:	eba8 0800 	sub.w	r8, r8, r0
 8004f06:	e7e7      	b.n	8004ed8 <__sflush_r+0xd4>
 8004f08:	20400001 	.word	0x20400001

08004f0c <_fflush_r>:
 8004f0c:	b538      	push	{r3, r4, r5, lr}
 8004f0e:	690b      	ldr	r3, [r1, #16]
 8004f10:	4605      	mov	r5, r0
 8004f12:	460c      	mov	r4, r1
 8004f14:	b913      	cbnz	r3, 8004f1c <_fflush_r+0x10>
 8004f16:	2500      	movs	r5, #0
 8004f18:	4628      	mov	r0, r5
 8004f1a:	bd38      	pop	{r3, r4, r5, pc}
 8004f1c:	b118      	cbz	r0, 8004f26 <_fflush_r+0x1a>
 8004f1e:	6a03      	ldr	r3, [r0, #32]
 8004f20:	b90b      	cbnz	r3, 8004f26 <_fflush_r+0x1a>
 8004f22:	f7ff fcff 	bl	8004924 <__sinit>
 8004f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f3      	beq.n	8004f16 <_fflush_r+0xa>
 8004f2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004f30:	07d0      	lsls	r0, r2, #31
 8004f32:	d404      	bmi.n	8004f3e <_fflush_r+0x32>
 8004f34:	0599      	lsls	r1, r3, #22
 8004f36:	d402      	bmi.n	8004f3e <_fflush_r+0x32>
 8004f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f3a:	f7ff fe42 	bl	8004bc2 <__retarget_lock_acquire_recursive>
 8004f3e:	4628      	mov	r0, r5
 8004f40:	4621      	mov	r1, r4
 8004f42:	f7ff ff5f 	bl	8004e04 <__sflush_r>
 8004f46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f48:	07da      	lsls	r2, r3, #31
 8004f4a:	4605      	mov	r5, r0
 8004f4c:	d4e4      	bmi.n	8004f18 <_fflush_r+0xc>
 8004f4e:	89a3      	ldrh	r3, [r4, #12]
 8004f50:	059b      	lsls	r3, r3, #22
 8004f52:	d4e1      	bmi.n	8004f18 <_fflush_r+0xc>
 8004f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f56:	f7ff fe35 	bl	8004bc4 <__retarget_lock_release_recursive>
 8004f5a:	e7dd      	b.n	8004f18 <_fflush_r+0xc>

08004f5c <fiprintf>:
 8004f5c:	b40e      	push	{r1, r2, r3}
 8004f5e:	b503      	push	{r0, r1, lr}
 8004f60:	4601      	mov	r1, r0
 8004f62:	ab03      	add	r3, sp, #12
 8004f64:	4805      	ldr	r0, [pc, #20]	@ (8004f7c <fiprintf+0x20>)
 8004f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f6a:	6800      	ldr	r0, [r0, #0]
 8004f6c:	9301      	str	r3, [sp, #4]
 8004f6e:	f000 f847 	bl	8005000 <_vfiprintf_r>
 8004f72:	b002      	add	sp, #8
 8004f74:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f78:	b003      	add	sp, #12
 8004f7a:	4770      	bx	lr
 8004f7c:	20000058 	.word	0x20000058

08004f80 <_sbrk_r>:
 8004f80:	b538      	push	{r3, r4, r5, lr}
 8004f82:	4d06      	ldr	r5, [pc, #24]	@ (8004f9c <_sbrk_r+0x1c>)
 8004f84:	2300      	movs	r3, #0
 8004f86:	4604      	mov	r4, r0
 8004f88:	4608      	mov	r0, r1
 8004f8a:	602b      	str	r3, [r5, #0]
 8004f8c:	f7fc f87c 	bl	8001088 <_sbrk>
 8004f90:	1c43      	adds	r3, r0, #1
 8004f92:	d102      	bne.n	8004f9a <_sbrk_r+0x1a>
 8004f94:	682b      	ldr	r3, [r5, #0]
 8004f96:	b103      	cbz	r3, 8004f9a <_sbrk_r+0x1a>
 8004f98:	6023      	str	r3, [r4, #0]
 8004f9a:	bd38      	pop	{r3, r4, r5, pc}
 8004f9c:	200003cc 	.word	0x200003cc

08004fa0 <abort>:
 8004fa0:	b508      	push	{r3, lr}
 8004fa2:	2006      	movs	r0, #6
 8004fa4:	f000 fb8c 	bl	80056c0 <raise>
 8004fa8:	2001      	movs	r0, #1
 8004faa:	f7fb fff5 	bl	8000f98 <_exit>

08004fae <__sfputc_r>:
 8004fae:	6893      	ldr	r3, [r2, #8]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	b410      	push	{r4}
 8004fb6:	6093      	str	r3, [r2, #8]
 8004fb8:	da08      	bge.n	8004fcc <__sfputc_r+0x1e>
 8004fba:	6994      	ldr	r4, [r2, #24]
 8004fbc:	42a3      	cmp	r3, r4
 8004fbe:	db01      	blt.n	8004fc4 <__sfputc_r+0x16>
 8004fc0:	290a      	cmp	r1, #10
 8004fc2:	d103      	bne.n	8004fcc <__sfputc_r+0x1e>
 8004fc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fc8:	f000 babe 	b.w	8005548 <__swbuf_r>
 8004fcc:	6813      	ldr	r3, [r2, #0]
 8004fce:	1c58      	adds	r0, r3, #1
 8004fd0:	6010      	str	r0, [r2, #0]
 8004fd2:	7019      	strb	r1, [r3, #0]
 8004fd4:	4608      	mov	r0, r1
 8004fd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004fda:	4770      	bx	lr

08004fdc <__sfputs_r>:
 8004fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fde:	4606      	mov	r6, r0
 8004fe0:	460f      	mov	r7, r1
 8004fe2:	4614      	mov	r4, r2
 8004fe4:	18d5      	adds	r5, r2, r3
 8004fe6:	42ac      	cmp	r4, r5
 8004fe8:	d101      	bne.n	8004fee <__sfputs_r+0x12>
 8004fea:	2000      	movs	r0, #0
 8004fec:	e007      	b.n	8004ffe <__sfputs_r+0x22>
 8004fee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ff2:	463a      	mov	r2, r7
 8004ff4:	4630      	mov	r0, r6
 8004ff6:	f7ff ffda 	bl	8004fae <__sfputc_r>
 8004ffa:	1c43      	adds	r3, r0, #1
 8004ffc:	d1f3      	bne.n	8004fe6 <__sfputs_r+0xa>
 8004ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005000 <_vfiprintf_r>:
 8005000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005004:	460d      	mov	r5, r1
 8005006:	b09d      	sub	sp, #116	@ 0x74
 8005008:	4614      	mov	r4, r2
 800500a:	4698      	mov	r8, r3
 800500c:	4606      	mov	r6, r0
 800500e:	b118      	cbz	r0, 8005018 <_vfiprintf_r+0x18>
 8005010:	6a03      	ldr	r3, [r0, #32]
 8005012:	b90b      	cbnz	r3, 8005018 <_vfiprintf_r+0x18>
 8005014:	f7ff fc86 	bl	8004924 <__sinit>
 8005018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800501a:	07d9      	lsls	r1, r3, #31
 800501c:	d405      	bmi.n	800502a <_vfiprintf_r+0x2a>
 800501e:	89ab      	ldrh	r3, [r5, #12]
 8005020:	059a      	lsls	r2, r3, #22
 8005022:	d402      	bmi.n	800502a <_vfiprintf_r+0x2a>
 8005024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005026:	f7ff fdcc 	bl	8004bc2 <__retarget_lock_acquire_recursive>
 800502a:	89ab      	ldrh	r3, [r5, #12]
 800502c:	071b      	lsls	r3, r3, #28
 800502e:	d501      	bpl.n	8005034 <_vfiprintf_r+0x34>
 8005030:	692b      	ldr	r3, [r5, #16]
 8005032:	b99b      	cbnz	r3, 800505c <_vfiprintf_r+0x5c>
 8005034:	4629      	mov	r1, r5
 8005036:	4630      	mov	r0, r6
 8005038:	f000 fac4 	bl	80055c4 <__swsetup_r>
 800503c:	b170      	cbz	r0, 800505c <_vfiprintf_r+0x5c>
 800503e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005040:	07dc      	lsls	r4, r3, #31
 8005042:	d504      	bpl.n	800504e <_vfiprintf_r+0x4e>
 8005044:	f04f 30ff 	mov.w	r0, #4294967295
 8005048:	b01d      	add	sp, #116	@ 0x74
 800504a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	0598      	lsls	r0, r3, #22
 8005052:	d4f7      	bmi.n	8005044 <_vfiprintf_r+0x44>
 8005054:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005056:	f7ff fdb5 	bl	8004bc4 <__retarget_lock_release_recursive>
 800505a:	e7f3      	b.n	8005044 <_vfiprintf_r+0x44>
 800505c:	2300      	movs	r3, #0
 800505e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005060:	2320      	movs	r3, #32
 8005062:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005066:	f8cd 800c 	str.w	r8, [sp, #12]
 800506a:	2330      	movs	r3, #48	@ 0x30
 800506c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800521c <_vfiprintf_r+0x21c>
 8005070:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005074:	f04f 0901 	mov.w	r9, #1
 8005078:	4623      	mov	r3, r4
 800507a:	469a      	mov	sl, r3
 800507c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005080:	b10a      	cbz	r2, 8005086 <_vfiprintf_r+0x86>
 8005082:	2a25      	cmp	r2, #37	@ 0x25
 8005084:	d1f9      	bne.n	800507a <_vfiprintf_r+0x7a>
 8005086:	ebba 0b04 	subs.w	fp, sl, r4
 800508a:	d00b      	beq.n	80050a4 <_vfiprintf_r+0xa4>
 800508c:	465b      	mov	r3, fp
 800508e:	4622      	mov	r2, r4
 8005090:	4629      	mov	r1, r5
 8005092:	4630      	mov	r0, r6
 8005094:	f7ff ffa2 	bl	8004fdc <__sfputs_r>
 8005098:	3001      	adds	r0, #1
 800509a:	f000 80a7 	beq.w	80051ec <_vfiprintf_r+0x1ec>
 800509e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050a0:	445a      	add	r2, fp
 80050a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80050a4:	f89a 3000 	ldrb.w	r3, [sl]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	f000 809f 	beq.w	80051ec <_vfiprintf_r+0x1ec>
 80050ae:	2300      	movs	r3, #0
 80050b0:	f04f 32ff 	mov.w	r2, #4294967295
 80050b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050b8:	f10a 0a01 	add.w	sl, sl, #1
 80050bc:	9304      	str	r3, [sp, #16]
 80050be:	9307      	str	r3, [sp, #28]
 80050c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80050c6:	4654      	mov	r4, sl
 80050c8:	2205      	movs	r2, #5
 80050ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050ce:	4853      	ldr	r0, [pc, #332]	@ (800521c <_vfiprintf_r+0x21c>)
 80050d0:	f7fb f89e 	bl	8000210 <memchr>
 80050d4:	9a04      	ldr	r2, [sp, #16]
 80050d6:	b9d8      	cbnz	r0, 8005110 <_vfiprintf_r+0x110>
 80050d8:	06d1      	lsls	r1, r2, #27
 80050da:	bf44      	itt	mi
 80050dc:	2320      	movmi	r3, #32
 80050de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050e2:	0713      	lsls	r3, r2, #28
 80050e4:	bf44      	itt	mi
 80050e6:	232b      	movmi	r3, #43	@ 0x2b
 80050e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050ec:	f89a 3000 	ldrb.w	r3, [sl]
 80050f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80050f2:	d015      	beq.n	8005120 <_vfiprintf_r+0x120>
 80050f4:	9a07      	ldr	r2, [sp, #28]
 80050f6:	4654      	mov	r4, sl
 80050f8:	2000      	movs	r0, #0
 80050fa:	f04f 0c0a 	mov.w	ip, #10
 80050fe:	4621      	mov	r1, r4
 8005100:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005104:	3b30      	subs	r3, #48	@ 0x30
 8005106:	2b09      	cmp	r3, #9
 8005108:	d94b      	bls.n	80051a2 <_vfiprintf_r+0x1a2>
 800510a:	b1b0      	cbz	r0, 800513a <_vfiprintf_r+0x13a>
 800510c:	9207      	str	r2, [sp, #28]
 800510e:	e014      	b.n	800513a <_vfiprintf_r+0x13a>
 8005110:	eba0 0308 	sub.w	r3, r0, r8
 8005114:	fa09 f303 	lsl.w	r3, r9, r3
 8005118:	4313      	orrs	r3, r2
 800511a:	9304      	str	r3, [sp, #16]
 800511c:	46a2      	mov	sl, r4
 800511e:	e7d2      	b.n	80050c6 <_vfiprintf_r+0xc6>
 8005120:	9b03      	ldr	r3, [sp, #12]
 8005122:	1d19      	adds	r1, r3, #4
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	9103      	str	r1, [sp, #12]
 8005128:	2b00      	cmp	r3, #0
 800512a:	bfbb      	ittet	lt
 800512c:	425b      	neglt	r3, r3
 800512e:	f042 0202 	orrlt.w	r2, r2, #2
 8005132:	9307      	strge	r3, [sp, #28]
 8005134:	9307      	strlt	r3, [sp, #28]
 8005136:	bfb8      	it	lt
 8005138:	9204      	strlt	r2, [sp, #16]
 800513a:	7823      	ldrb	r3, [r4, #0]
 800513c:	2b2e      	cmp	r3, #46	@ 0x2e
 800513e:	d10a      	bne.n	8005156 <_vfiprintf_r+0x156>
 8005140:	7863      	ldrb	r3, [r4, #1]
 8005142:	2b2a      	cmp	r3, #42	@ 0x2a
 8005144:	d132      	bne.n	80051ac <_vfiprintf_r+0x1ac>
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	1d1a      	adds	r2, r3, #4
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	9203      	str	r2, [sp, #12]
 800514e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005152:	3402      	adds	r4, #2
 8005154:	9305      	str	r3, [sp, #20]
 8005156:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800522c <_vfiprintf_r+0x22c>
 800515a:	7821      	ldrb	r1, [r4, #0]
 800515c:	2203      	movs	r2, #3
 800515e:	4650      	mov	r0, sl
 8005160:	f7fb f856 	bl	8000210 <memchr>
 8005164:	b138      	cbz	r0, 8005176 <_vfiprintf_r+0x176>
 8005166:	9b04      	ldr	r3, [sp, #16]
 8005168:	eba0 000a 	sub.w	r0, r0, sl
 800516c:	2240      	movs	r2, #64	@ 0x40
 800516e:	4082      	lsls	r2, r0
 8005170:	4313      	orrs	r3, r2
 8005172:	3401      	adds	r4, #1
 8005174:	9304      	str	r3, [sp, #16]
 8005176:	f814 1b01 	ldrb.w	r1, [r4], #1
 800517a:	4829      	ldr	r0, [pc, #164]	@ (8005220 <_vfiprintf_r+0x220>)
 800517c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005180:	2206      	movs	r2, #6
 8005182:	f7fb f845 	bl	8000210 <memchr>
 8005186:	2800      	cmp	r0, #0
 8005188:	d03f      	beq.n	800520a <_vfiprintf_r+0x20a>
 800518a:	4b26      	ldr	r3, [pc, #152]	@ (8005224 <_vfiprintf_r+0x224>)
 800518c:	bb1b      	cbnz	r3, 80051d6 <_vfiprintf_r+0x1d6>
 800518e:	9b03      	ldr	r3, [sp, #12]
 8005190:	3307      	adds	r3, #7
 8005192:	f023 0307 	bic.w	r3, r3, #7
 8005196:	3308      	adds	r3, #8
 8005198:	9303      	str	r3, [sp, #12]
 800519a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800519c:	443b      	add	r3, r7
 800519e:	9309      	str	r3, [sp, #36]	@ 0x24
 80051a0:	e76a      	b.n	8005078 <_vfiprintf_r+0x78>
 80051a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80051a6:	460c      	mov	r4, r1
 80051a8:	2001      	movs	r0, #1
 80051aa:	e7a8      	b.n	80050fe <_vfiprintf_r+0xfe>
 80051ac:	2300      	movs	r3, #0
 80051ae:	3401      	adds	r4, #1
 80051b0:	9305      	str	r3, [sp, #20]
 80051b2:	4619      	mov	r1, r3
 80051b4:	f04f 0c0a 	mov.w	ip, #10
 80051b8:	4620      	mov	r0, r4
 80051ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051be:	3a30      	subs	r2, #48	@ 0x30
 80051c0:	2a09      	cmp	r2, #9
 80051c2:	d903      	bls.n	80051cc <_vfiprintf_r+0x1cc>
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d0c6      	beq.n	8005156 <_vfiprintf_r+0x156>
 80051c8:	9105      	str	r1, [sp, #20]
 80051ca:	e7c4      	b.n	8005156 <_vfiprintf_r+0x156>
 80051cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80051d0:	4604      	mov	r4, r0
 80051d2:	2301      	movs	r3, #1
 80051d4:	e7f0      	b.n	80051b8 <_vfiprintf_r+0x1b8>
 80051d6:	ab03      	add	r3, sp, #12
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	462a      	mov	r2, r5
 80051dc:	4b12      	ldr	r3, [pc, #72]	@ (8005228 <_vfiprintf_r+0x228>)
 80051de:	a904      	add	r1, sp, #16
 80051e0:	4630      	mov	r0, r6
 80051e2:	f3af 8000 	nop.w
 80051e6:	4607      	mov	r7, r0
 80051e8:	1c78      	adds	r0, r7, #1
 80051ea:	d1d6      	bne.n	800519a <_vfiprintf_r+0x19a>
 80051ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051ee:	07d9      	lsls	r1, r3, #31
 80051f0:	d405      	bmi.n	80051fe <_vfiprintf_r+0x1fe>
 80051f2:	89ab      	ldrh	r3, [r5, #12]
 80051f4:	059a      	lsls	r2, r3, #22
 80051f6:	d402      	bmi.n	80051fe <_vfiprintf_r+0x1fe>
 80051f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051fa:	f7ff fce3 	bl	8004bc4 <__retarget_lock_release_recursive>
 80051fe:	89ab      	ldrh	r3, [r5, #12]
 8005200:	065b      	lsls	r3, r3, #25
 8005202:	f53f af1f 	bmi.w	8005044 <_vfiprintf_r+0x44>
 8005206:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005208:	e71e      	b.n	8005048 <_vfiprintf_r+0x48>
 800520a:	ab03      	add	r3, sp, #12
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	462a      	mov	r2, r5
 8005210:	4b05      	ldr	r3, [pc, #20]	@ (8005228 <_vfiprintf_r+0x228>)
 8005212:	a904      	add	r1, sp, #16
 8005214:	4630      	mov	r0, r6
 8005216:	f000 f879 	bl	800530c <_printf_i>
 800521a:	e7e4      	b.n	80051e6 <_vfiprintf_r+0x1e6>
 800521c:	0800599d 	.word	0x0800599d
 8005220:	080059a7 	.word	0x080059a7
 8005224:	00000000 	.word	0x00000000
 8005228:	08004fdd 	.word	0x08004fdd
 800522c:	080059a3 	.word	0x080059a3

08005230 <_printf_common>:
 8005230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005234:	4616      	mov	r6, r2
 8005236:	4698      	mov	r8, r3
 8005238:	688a      	ldr	r2, [r1, #8]
 800523a:	690b      	ldr	r3, [r1, #16]
 800523c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005240:	4293      	cmp	r3, r2
 8005242:	bfb8      	it	lt
 8005244:	4613      	movlt	r3, r2
 8005246:	6033      	str	r3, [r6, #0]
 8005248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800524c:	4607      	mov	r7, r0
 800524e:	460c      	mov	r4, r1
 8005250:	b10a      	cbz	r2, 8005256 <_printf_common+0x26>
 8005252:	3301      	adds	r3, #1
 8005254:	6033      	str	r3, [r6, #0]
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	0699      	lsls	r1, r3, #26
 800525a:	bf42      	ittt	mi
 800525c:	6833      	ldrmi	r3, [r6, #0]
 800525e:	3302      	addmi	r3, #2
 8005260:	6033      	strmi	r3, [r6, #0]
 8005262:	6825      	ldr	r5, [r4, #0]
 8005264:	f015 0506 	ands.w	r5, r5, #6
 8005268:	d106      	bne.n	8005278 <_printf_common+0x48>
 800526a:	f104 0a19 	add.w	sl, r4, #25
 800526e:	68e3      	ldr	r3, [r4, #12]
 8005270:	6832      	ldr	r2, [r6, #0]
 8005272:	1a9b      	subs	r3, r3, r2
 8005274:	42ab      	cmp	r3, r5
 8005276:	dc26      	bgt.n	80052c6 <_printf_common+0x96>
 8005278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800527c:	6822      	ldr	r2, [r4, #0]
 800527e:	3b00      	subs	r3, #0
 8005280:	bf18      	it	ne
 8005282:	2301      	movne	r3, #1
 8005284:	0692      	lsls	r2, r2, #26
 8005286:	d42b      	bmi.n	80052e0 <_printf_common+0xb0>
 8005288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800528c:	4641      	mov	r1, r8
 800528e:	4638      	mov	r0, r7
 8005290:	47c8      	blx	r9
 8005292:	3001      	adds	r0, #1
 8005294:	d01e      	beq.n	80052d4 <_printf_common+0xa4>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	6922      	ldr	r2, [r4, #16]
 800529a:	f003 0306 	and.w	r3, r3, #6
 800529e:	2b04      	cmp	r3, #4
 80052a0:	bf02      	ittt	eq
 80052a2:	68e5      	ldreq	r5, [r4, #12]
 80052a4:	6833      	ldreq	r3, [r6, #0]
 80052a6:	1aed      	subeq	r5, r5, r3
 80052a8:	68a3      	ldr	r3, [r4, #8]
 80052aa:	bf0c      	ite	eq
 80052ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b0:	2500      	movne	r5, #0
 80052b2:	4293      	cmp	r3, r2
 80052b4:	bfc4      	itt	gt
 80052b6:	1a9b      	subgt	r3, r3, r2
 80052b8:	18ed      	addgt	r5, r5, r3
 80052ba:	2600      	movs	r6, #0
 80052bc:	341a      	adds	r4, #26
 80052be:	42b5      	cmp	r5, r6
 80052c0:	d11a      	bne.n	80052f8 <_printf_common+0xc8>
 80052c2:	2000      	movs	r0, #0
 80052c4:	e008      	b.n	80052d8 <_printf_common+0xa8>
 80052c6:	2301      	movs	r3, #1
 80052c8:	4652      	mov	r2, sl
 80052ca:	4641      	mov	r1, r8
 80052cc:	4638      	mov	r0, r7
 80052ce:	47c8      	blx	r9
 80052d0:	3001      	adds	r0, #1
 80052d2:	d103      	bne.n	80052dc <_printf_common+0xac>
 80052d4:	f04f 30ff 	mov.w	r0, #4294967295
 80052d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052dc:	3501      	adds	r5, #1
 80052de:	e7c6      	b.n	800526e <_printf_common+0x3e>
 80052e0:	18e1      	adds	r1, r4, r3
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	2030      	movs	r0, #48	@ 0x30
 80052e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052ea:	4422      	add	r2, r4
 80052ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052f4:	3302      	adds	r3, #2
 80052f6:	e7c7      	b.n	8005288 <_printf_common+0x58>
 80052f8:	2301      	movs	r3, #1
 80052fa:	4622      	mov	r2, r4
 80052fc:	4641      	mov	r1, r8
 80052fe:	4638      	mov	r0, r7
 8005300:	47c8      	blx	r9
 8005302:	3001      	adds	r0, #1
 8005304:	d0e6      	beq.n	80052d4 <_printf_common+0xa4>
 8005306:	3601      	adds	r6, #1
 8005308:	e7d9      	b.n	80052be <_printf_common+0x8e>
	...

0800530c <_printf_i>:
 800530c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005310:	7e0f      	ldrb	r7, [r1, #24]
 8005312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005314:	2f78      	cmp	r7, #120	@ 0x78
 8005316:	4691      	mov	r9, r2
 8005318:	4680      	mov	r8, r0
 800531a:	460c      	mov	r4, r1
 800531c:	469a      	mov	sl, r3
 800531e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005322:	d807      	bhi.n	8005334 <_printf_i+0x28>
 8005324:	2f62      	cmp	r7, #98	@ 0x62
 8005326:	d80a      	bhi.n	800533e <_printf_i+0x32>
 8005328:	2f00      	cmp	r7, #0
 800532a:	f000 80d1 	beq.w	80054d0 <_printf_i+0x1c4>
 800532e:	2f58      	cmp	r7, #88	@ 0x58
 8005330:	f000 80b8 	beq.w	80054a4 <_printf_i+0x198>
 8005334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800533c:	e03a      	b.n	80053b4 <_printf_i+0xa8>
 800533e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005342:	2b15      	cmp	r3, #21
 8005344:	d8f6      	bhi.n	8005334 <_printf_i+0x28>
 8005346:	a101      	add	r1, pc, #4	@ (adr r1, 800534c <_printf_i+0x40>)
 8005348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800534c:	080053a5 	.word	0x080053a5
 8005350:	080053b9 	.word	0x080053b9
 8005354:	08005335 	.word	0x08005335
 8005358:	08005335 	.word	0x08005335
 800535c:	08005335 	.word	0x08005335
 8005360:	08005335 	.word	0x08005335
 8005364:	080053b9 	.word	0x080053b9
 8005368:	08005335 	.word	0x08005335
 800536c:	08005335 	.word	0x08005335
 8005370:	08005335 	.word	0x08005335
 8005374:	08005335 	.word	0x08005335
 8005378:	080054b7 	.word	0x080054b7
 800537c:	080053e3 	.word	0x080053e3
 8005380:	08005471 	.word	0x08005471
 8005384:	08005335 	.word	0x08005335
 8005388:	08005335 	.word	0x08005335
 800538c:	080054d9 	.word	0x080054d9
 8005390:	08005335 	.word	0x08005335
 8005394:	080053e3 	.word	0x080053e3
 8005398:	08005335 	.word	0x08005335
 800539c:	08005335 	.word	0x08005335
 80053a0:	08005479 	.word	0x08005479
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	1d1a      	adds	r2, r3, #4
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6032      	str	r2, [r6, #0]
 80053ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053b4:	2301      	movs	r3, #1
 80053b6:	e09c      	b.n	80054f2 <_printf_i+0x1e6>
 80053b8:	6833      	ldr	r3, [r6, #0]
 80053ba:	6820      	ldr	r0, [r4, #0]
 80053bc:	1d19      	adds	r1, r3, #4
 80053be:	6031      	str	r1, [r6, #0]
 80053c0:	0606      	lsls	r6, r0, #24
 80053c2:	d501      	bpl.n	80053c8 <_printf_i+0xbc>
 80053c4:	681d      	ldr	r5, [r3, #0]
 80053c6:	e003      	b.n	80053d0 <_printf_i+0xc4>
 80053c8:	0645      	lsls	r5, r0, #25
 80053ca:	d5fb      	bpl.n	80053c4 <_printf_i+0xb8>
 80053cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053d0:	2d00      	cmp	r5, #0
 80053d2:	da03      	bge.n	80053dc <_printf_i+0xd0>
 80053d4:	232d      	movs	r3, #45	@ 0x2d
 80053d6:	426d      	negs	r5, r5
 80053d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053dc:	4858      	ldr	r0, [pc, #352]	@ (8005540 <_printf_i+0x234>)
 80053de:	230a      	movs	r3, #10
 80053e0:	e011      	b.n	8005406 <_printf_i+0xfa>
 80053e2:	6821      	ldr	r1, [r4, #0]
 80053e4:	6833      	ldr	r3, [r6, #0]
 80053e6:	0608      	lsls	r0, r1, #24
 80053e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80053ec:	d402      	bmi.n	80053f4 <_printf_i+0xe8>
 80053ee:	0649      	lsls	r1, r1, #25
 80053f0:	bf48      	it	mi
 80053f2:	b2ad      	uxthmi	r5, r5
 80053f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80053f6:	4852      	ldr	r0, [pc, #328]	@ (8005540 <_printf_i+0x234>)
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	bf14      	ite	ne
 80053fc:	230a      	movne	r3, #10
 80053fe:	2308      	moveq	r3, #8
 8005400:	2100      	movs	r1, #0
 8005402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005406:	6866      	ldr	r6, [r4, #4]
 8005408:	60a6      	str	r6, [r4, #8]
 800540a:	2e00      	cmp	r6, #0
 800540c:	db05      	blt.n	800541a <_printf_i+0x10e>
 800540e:	6821      	ldr	r1, [r4, #0]
 8005410:	432e      	orrs	r6, r5
 8005412:	f021 0104 	bic.w	r1, r1, #4
 8005416:	6021      	str	r1, [r4, #0]
 8005418:	d04b      	beq.n	80054b2 <_printf_i+0x1a6>
 800541a:	4616      	mov	r6, r2
 800541c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005420:	fb03 5711 	mls	r7, r3, r1, r5
 8005424:	5dc7      	ldrb	r7, [r0, r7]
 8005426:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800542a:	462f      	mov	r7, r5
 800542c:	42bb      	cmp	r3, r7
 800542e:	460d      	mov	r5, r1
 8005430:	d9f4      	bls.n	800541c <_printf_i+0x110>
 8005432:	2b08      	cmp	r3, #8
 8005434:	d10b      	bne.n	800544e <_printf_i+0x142>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	07df      	lsls	r7, r3, #31
 800543a:	d508      	bpl.n	800544e <_printf_i+0x142>
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	6861      	ldr	r1, [r4, #4]
 8005440:	4299      	cmp	r1, r3
 8005442:	bfde      	ittt	le
 8005444:	2330      	movle	r3, #48	@ 0x30
 8005446:	f806 3c01 	strble.w	r3, [r6, #-1]
 800544a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800544e:	1b92      	subs	r2, r2, r6
 8005450:	6122      	str	r2, [r4, #16]
 8005452:	f8cd a000 	str.w	sl, [sp]
 8005456:	464b      	mov	r3, r9
 8005458:	aa03      	add	r2, sp, #12
 800545a:	4621      	mov	r1, r4
 800545c:	4640      	mov	r0, r8
 800545e:	f7ff fee7 	bl	8005230 <_printf_common>
 8005462:	3001      	adds	r0, #1
 8005464:	d14a      	bne.n	80054fc <_printf_i+0x1f0>
 8005466:	f04f 30ff 	mov.w	r0, #4294967295
 800546a:	b004      	add	sp, #16
 800546c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	f043 0320 	orr.w	r3, r3, #32
 8005476:	6023      	str	r3, [r4, #0]
 8005478:	4832      	ldr	r0, [pc, #200]	@ (8005544 <_printf_i+0x238>)
 800547a:	2778      	movs	r7, #120	@ 0x78
 800547c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	6831      	ldr	r1, [r6, #0]
 8005484:	061f      	lsls	r7, r3, #24
 8005486:	f851 5b04 	ldr.w	r5, [r1], #4
 800548a:	d402      	bmi.n	8005492 <_printf_i+0x186>
 800548c:	065f      	lsls	r7, r3, #25
 800548e:	bf48      	it	mi
 8005490:	b2ad      	uxthmi	r5, r5
 8005492:	6031      	str	r1, [r6, #0]
 8005494:	07d9      	lsls	r1, r3, #31
 8005496:	bf44      	itt	mi
 8005498:	f043 0320 	orrmi.w	r3, r3, #32
 800549c:	6023      	strmi	r3, [r4, #0]
 800549e:	b11d      	cbz	r5, 80054a8 <_printf_i+0x19c>
 80054a0:	2310      	movs	r3, #16
 80054a2:	e7ad      	b.n	8005400 <_printf_i+0xf4>
 80054a4:	4826      	ldr	r0, [pc, #152]	@ (8005540 <_printf_i+0x234>)
 80054a6:	e7e9      	b.n	800547c <_printf_i+0x170>
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	f023 0320 	bic.w	r3, r3, #32
 80054ae:	6023      	str	r3, [r4, #0]
 80054b0:	e7f6      	b.n	80054a0 <_printf_i+0x194>
 80054b2:	4616      	mov	r6, r2
 80054b4:	e7bd      	b.n	8005432 <_printf_i+0x126>
 80054b6:	6833      	ldr	r3, [r6, #0]
 80054b8:	6825      	ldr	r5, [r4, #0]
 80054ba:	6961      	ldr	r1, [r4, #20]
 80054bc:	1d18      	adds	r0, r3, #4
 80054be:	6030      	str	r0, [r6, #0]
 80054c0:	062e      	lsls	r6, r5, #24
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	d501      	bpl.n	80054ca <_printf_i+0x1be>
 80054c6:	6019      	str	r1, [r3, #0]
 80054c8:	e002      	b.n	80054d0 <_printf_i+0x1c4>
 80054ca:	0668      	lsls	r0, r5, #25
 80054cc:	d5fb      	bpl.n	80054c6 <_printf_i+0x1ba>
 80054ce:	8019      	strh	r1, [r3, #0]
 80054d0:	2300      	movs	r3, #0
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	4616      	mov	r6, r2
 80054d6:	e7bc      	b.n	8005452 <_printf_i+0x146>
 80054d8:	6833      	ldr	r3, [r6, #0]
 80054da:	1d1a      	adds	r2, r3, #4
 80054dc:	6032      	str	r2, [r6, #0]
 80054de:	681e      	ldr	r6, [r3, #0]
 80054e0:	6862      	ldr	r2, [r4, #4]
 80054e2:	2100      	movs	r1, #0
 80054e4:	4630      	mov	r0, r6
 80054e6:	f7fa fe93 	bl	8000210 <memchr>
 80054ea:	b108      	cbz	r0, 80054f0 <_printf_i+0x1e4>
 80054ec:	1b80      	subs	r0, r0, r6
 80054ee:	6060      	str	r0, [r4, #4]
 80054f0:	6863      	ldr	r3, [r4, #4]
 80054f2:	6123      	str	r3, [r4, #16]
 80054f4:	2300      	movs	r3, #0
 80054f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054fa:	e7aa      	b.n	8005452 <_printf_i+0x146>
 80054fc:	6923      	ldr	r3, [r4, #16]
 80054fe:	4632      	mov	r2, r6
 8005500:	4649      	mov	r1, r9
 8005502:	4640      	mov	r0, r8
 8005504:	47d0      	blx	sl
 8005506:	3001      	adds	r0, #1
 8005508:	d0ad      	beq.n	8005466 <_printf_i+0x15a>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	079b      	lsls	r3, r3, #30
 800550e:	d413      	bmi.n	8005538 <_printf_i+0x22c>
 8005510:	68e0      	ldr	r0, [r4, #12]
 8005512:	9b03      	ldr	r3, [sp, #12]
 8005514:	4298      	cmp	r0, r3
 8005516:	bfb8      	it	lt
 8005518:	4618      	movlt	r0, r3
 800551a:	e7a6      	b.n	800546a <_printf_i+0x15e>
 800551c:	2301      	movs	r3, #1
 800551e:	4632      	mov	r2, r6
 8005520:	4649      	mov	r1, r9
 8005522:	4640      	mov	r0, r8
 8005524:	47d0      	blx	sl
 8005526:	3001      	adds	r0, #1
 8005528:	d09d      	beq.n	8005466 <_printf_i+0x15a>
 800552a:	3501      	adds	r5, #1
 800552c:	68e3      	ldr	r3, [r4, #12]
 800552e:	9903      	ldr	r1, [sp, #12]
 8005530:	1a5b      	subs	r3, r3, r1
 8005532:	42ab      	cmp	r3, r5
 8005534:	dcf2      	bgt.n	800551c <_printf_i+0x210>
 8005536:	e7eb      	b.n	8005510 <_printf_i+0x204>
 8005538:	2500      	movs	r5, #0
 800553a:	f104 0619 	add.w	r6, r4, #25
 800553e:	e7f5      	b.n	800552c <_printf_i+0x220>
 8005540:	080059ae 	.word	0x080059ae
 8005544:	080059bf 	.word	0x080059bf

08005548 <__swbuf_r>:
 8005548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800554a:	460e      	mov	r6, r1
 800554c:	4614      	mov	r4, r2
 800554e:	4605      	mov	r5, r0
 8005550:	b118      	cbz	r0, 800555a <__swbuf_r+0x12>
 8005552:	6a03      	ldr	r3, [r0, #32]
 8005554:	b90b      	cbnz	r3, 800555a <__swbuf_r+0x12>
 8005556:	f7ff f9e5 	bl	8004924 <__sinit>
 800555a:	69a3      	ldr	r3, [r4, #24]
 800555c:	60a3      	str	r3, [r4, #8]
 800555e:	89a3      	ldrh	r3, [r4, #12]
 8005560:	071a      	lsls	r2, r3, #28
 8005562:	d501      	bpl.n	8005568 <__swbuf_r+0x20>
 8005564:	6923      	ldr	r3, [r4, #16]
 8005566:	b943      	cbnz	r3, 800557a <__swbuf_r+0x32>
 8005568:	4621      	mov	r1, r4
 800556a:	4628      	mov	r0, r5
 800556c:	f000 f82a 	bl	80055c4 <__swsetup_r>
 8005570:	b118      	cbz	r0, 800557a <__swbuf_r+0x32>
 8005572:	f04f 37ff 	mov.w	r7, #4294967295
 8005576:	4638      	mov	r0, r7
 8005578:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	6922      	ldr	r2, [r4, #16]
 800557e:	1a98      	subs	r0, r3, r2
 8005580:	6963      	ldr	r3, [r4, #20]
 8005582:	b2f6      	uxtb	r6, r6
 8005584:	4283      	cmp	r3, r0
 8005586:	4637      	mov	r7, r6
 8005588:	dc05      	bgt.n	8005596 <__swbuf_r+0x4e>
 800558a:	4621      	mov	r1, r4
 800558c:	4628      	mov	r0, r5
 800558e:	f7ff fcbd 	bl	8004f0c <_fflush_r>
 8005592:	2800      	cmp	r0, #0
 8005594:	d1ed      	bne.n	8005572 <__swbuf_r+0x2a>
 8005596:	68a3      	ldr	r3, [r4, #8]
 8005598:	3b01      	subs	r3, #1
 800559a:	60a3      	str	r3, [r4, #8]
 800559c:	6823      	ldr	r3, [r4, #0]
 800559e:	1c5a      	adds	r2, r3, #1
 80055a0:	6022      	str	r2, [r4, #0]
 80055a2:	701e      	strb	r6, [r3, #0]
 80055a4:	6962      	ldr	r2, [r4, #20]
 80055a6:	1c43      	adds	r3, r0, #1
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d004      	beq.n	80055b6 <__swbuf_r+0x6e>
 80055ac:	89a3      	ldrh	r3, [r4, #12]
 80055ae:	07db      	lsls	r3, r3, #31
 80055b0:	d5e1      	bpl.n	8005576 <__swbuf_r+0x2e>
 80055b2:	2e0a      	cmp	r6, #10
 80055b4:	d1df      	bne.n	8005576 <__swbuf_r+0x2e>
 80055b6:	4621      	mov	r1, r4
 80055b8:	4628      	mov	r0, r5
 80055ba:	f7ff fca7 	bl	8004f0c <_fflush_r>
 80055be:	2800      	cmp	r0, #0
 80055c0:	d0d9      	beq.n	8005576 <__swbuf_r+0x2e>
 80055c2:	e7d6      	b.n	8005572 <__swbuf_r+0x2a>

080055c4 <__swsetup_r>:
 80055c4:	b538      	push	{r3, r4, r5, lr}
 80055c6:	4b29      	ldr	r3, [pc, #164]	@ (800566c <__swsetup_r+0xa8>)
 80055c8:	4605      	mov	r5, r0
 80055ca:	6818      	ldr	r0, [r3, #0]
 80055cc:	460c      	mov	r4, r1
 80055ce:	b118      	cbz	r0, 80055d8 <__swsetup_r+0x14>
 80055d0:	6a03      	ldr	r3, [r0, #32]
 80055d2:	b90b      	cbnz	r3, 80055d8 <__swsetup_r+0x14>
 80055d4:	f7ff f9a6 	bl	8004924 <__sinit>
 80055d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055dc:	0719      	lsls	r1, r3, #28
 80055de:	d422      	bmi.n	8005626 <__swsetup_r+0x62>
 80055e0:	06da      	lsls	r2, r3, #27
 80055e2:	d407      	bmi.n	80055f4 <__swsetup_r+0x30>
 80055e4:	2209      	movs	r2, #9
 80055e6:	602a      	str	r2, [r5, #0]
 80055e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055ec:	81a3      	strh	r3, [r4, #12]
 80055ee:	f04f 30ff 	mov.w	r0, #4294967295
 80055f2:	e033      	b.n	800565c <__swsetup_r+0x98>
 80055f4:	0758      	lsls	r0, r3, #29
 80055f6:	d512      	bpl.n	800561e <__swsetup_r+0x5a>
 80055f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055fa:	b141      	cbz	r1, 800560e <__swsetup_r+0x4a>
 80055fc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005600:	4299      	cmp	r1, r3
 8005602:	d002      	beq.n	800560a <__swsetup_r+0x46>
 8005604:	4628      	mov	r0, r5
 8005606:	f7ff fafd 	bl	8004c04 <_free_r>
 800560a:	2300      	movs	r3, #0
 800560c:	6363      	str	r3, [r4, #52]	@ 0x34
 800560e:	89a3      	ldrh	r3, [r4, #12]
 8005610:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005614:	81a3      	strh	r3, [r4, #12]
 8005616:	2300      	movs	r3, #0
 8005618:	6063      	str	r3, [r4, #4]
 800561a:	6923      	ldr	r3, [r4, #16]
 800561c:	6023      	str	r3, [r4, #0]
 800561e:	89a3      	ldrh	r3, [r4, #12]
 8005620:	f043 0308 	orr.w	r3, r3, #8
 8005624:	81a3      	strh	r3, [r4, #12]
 8005626:	6923      	ldr	r3, [r4, #16]
 8005628:	b94b      	cbnz	r3, 800563e <__swsetup_r+0x7a>
 800562a:	89a3      	ldrh	r3, [r4, #12]
 800562c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005634:	d003      	beq.n	800563e <__swsetup_r+0x7a>
 8005636:	4621      	mov	r1, r4
 8005638:	4628      	mov	r0, r5
 800563a:	f000 f883 	bl	8005744 <__smakebuf_r>
 800563e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005642:	f013 0201 	ands.w	r2, r3, #1
 8005646:	d00a      	beq.n	800565e <__swsetup_r+0x9a>
 8005648:	2200      	movs	r2, #0
 800564a:	60a2      	str	r2, [r4, #8]
 800564c:	6962      	ldr	r2, [r4, #20]
 800564e:	4252      	negs	r2, r2
 8005650:	61a2      	str	r2, [r4, #24]
 8005652:	6922      	ldr	r2, [r4, #16]
 8005654:	b942      	cbnz	r2, 8005668 <__swsetup_r+0xa4>
 8005656:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800565a:	d1c5      	bne.n	80055e8 <__swsetup_r+0x24>
 800565c:	bd38      	pop	{r3, r4, r5, pc}
 800565e:	0799      	lsls	r1, r3, #30
 8005660:	bf58      	it	pl
 8005662:	6962      	ldrpl	r2, [r4, #20]
 8005664:	60a2      	str	r2, [r4, #8]
 8005666:	e7f4      	b.n	8005652 <__swsetup_r+0x8e>
 8005668:	2000      	movs	r0, #0
 800566a:	e7f7      	b.n	800565c <__swsetup_r+0x98>
 800566c:	20000058 	.word	0x20000058

08005670 <_raise_r>:
 8005670:	291f      	cmp	r1, #31
 8005672:	b538      	push	{r3, r4, r5, lr}
 8005674:	4605      	mov	r5, r0
 8005676:	460c      	mov	r4, r1
 8005678:	d904      	bls.n	8005684 <_raise_r+0x14>
 800567a:	2316      	movs	r3, #22
 800567c:	6003      	str	r3, [r0, #0]
 800567e:	f04f 30ff 	mov.w	r0, #4294967295
 8005682:	bd38      	pop	{r3, r4, r5, pc}
 8005684:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005686:	b112      	cbz	r2, 800568e <_raise_r+0x1e>
 8005688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800568c:	b94b      	cbnz	r3, 80056a2 <_raise_r+0x32>
 800568e:	4628      	mov	r0, r5
 8005690:	f000 f830 	bl	80056f4 <_getpid_r>
 8005694:	4622      	mov	r2, r4
 8005696:	4601      	mov	r1, r0
 8005698:	4628      	mov	r0, r5
 800569a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800569e:	f000 b817 	b.w	80056d0 <_kill_r>
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d00a      	beq.n	80056bc <_raise_r+0x4c>
 80056a6:	1c59      	adds	r1, r3, #1
 80056a8:	d103      	bne.n	80056b2 <_raise_r+0x42>
 80056aa:	2316      	movs	r3, #22
 80056ac:	6003      	str	r3, [r0, #0]
 80056ae:	2001      	movs	r0, #1
 80056b0:	e7e7      	b.n	8005682 <_raise_r+0x12>
 80056b2:	2100      	movs	r1, #0
 80056b4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80056b8:	4620      	mov	r0, r4
 80056ba:	4798      	blx	r3
 80056bc:	2000      	movs	r0, #0
 80056be:	e7e0      	b.n	8005682 <_raise_r+0x12>

080056c0 <raise>:
 80056c0:	4b02      	ldr	r3, [pc, #8]	@ (80056cc <raise+0xc>)
 80056c2:	4601      	mov	r1, r0
 80056c4:	6818      	ldr	r0, [r3, #0]
 80056c6:	f7ff bfd3 	b.w	8005670 <_raise_r>
 80056ca:	bf00      	nop
 80056cc:	20000058 	.word	0x20000058

080056d0 <_kill_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4d07      	ldr	r5, [pc, #28]	@ (80056f0 <_kill_r+0x20>)
 80056d4:	2300      	movs	r3, #0
 80056d6:	4604      	mov	r4, r0
 80056d8:	4608      	mov	r0, r1
 80056da:	4611      	mov	r1, r2
 80056dc:	602b      	str	r3, [r5, #0]
 80056de:	f7fb fc4b 	bl	8000f78 <_kill>
 80056e2:	1c43      	adds	r3, r0, #1
 80056e4:	d102      	bne.n	80056ec <_kill_r+0x1c>
 80056e6:	682b      	ldr	r3, [r5, #0]
 80056e8:	b103      	cbz	r3, 80056ec <_kill_r+0x1c>
 80056ea:	6023      	str	r3, [r4, #0]
 80056ec:	bd38      	pop	{r3, r4, r5, pc}
 80056ee:	bf00      	nop
 80056f0:	200003cc 	.word	0x200003cc

080056f4 <_getpid_r>:
 80056f4:	f7fb bc38 	b.w	8000f68 <_getpid>

080056f8 <__swhatbuf_r>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	460c      	mov	r4, r1
 80056fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005700:	2900      	cmp	r1, #0
 8005702:	b096      	sub	sp, #88	@ 0x58
 8005704:	4615      	mov	r5, r2
 8005706:	461e      	mov	r6, r3
 8005708:	da0d      	bge.n	8005726 <__swhatbuf_r+0x2e>
 800570a:	89a3      	ldrh	r3, [r4, #12]
 800570c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005710:	f04f 0100 	mov.w	r1, #0
 8005714:	bf14      	ite	ne
 8005716:	2340      	movne	r3, #64	@ 0x40
 8005718:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800571c:	2000      	movs	r0, #0
 800571e:	6031      	str	r1, [r6, #0]
 8005720:	602b      	str	r3, [r5, #0]
 8005722:	b016      	add	sp, #88	@ 0x58
 8005724:	bd70      	pop	{r4, r5, r6, pc}
 8005726:	466a      	mov	r2, sp
 8005728:	f000 f848 	bl	80057bc <_fstat_r>
 800572c:	2800      	cmp	r0, #0
 800572e:	dbec      	blt.n	800570a <__swhatbuf_r+0x12>
 8005730:	9901      	ldr	r1, [sp, #4]
 8005732:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005736:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800573a:	4259      	negs	r1, r3
 800573c:	4159      	adcs	r1, r3
 800573e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005742:	e7eb      	b.n	800571c <__swhatbuf_r+0x24>

08005744 <__smakebuf_r>:
 8005744:	898b      	ldrh	r3, [r1, #12]
 8005746:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005748:	079d      	lsls	r5, r3, #30
 800574a:	4606      	mov	r6, r0
 800574c:	460c      	mov	r4, r1
 800574e:	d507      	bpl.n	8005760 <__smakebuf_r+0x1c>
 8005750:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005754:	6023      	str	r3, [r4, #0]
 8005756:	6123      	str	r3, [r4, #16]
 8005758:	2301      	movs	r3, #1
 800575a:	6163      	str	r3, [r4, #20]
 800575c:	b003      	add	sp, #12
 800575e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005760:	ab01      	add	r3, sp, #4
 8005762:	466a      	mov	r2, sp
 8005764:	f7ff ffc8 	bl	80056f8 <__swhatbuf_r>
 8005768:	9f00      	ldr	r7, [sp, #0]
 800576a:	4605      	mov	r5, r0
 800576c:	4639      	mov	r1, r7
 800576e:	4630      	mov	r0, r6
 8005770:	f7ff fabc 	bl	8004cec <_malloc_r>
 8005774:	b948      	cbnz	r0, 800578a <__smakebuf_r+0x46>
 8005776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800577a:	059a      	lsls	r2, r3, #22
 800577c:	d4ee      	bmi.n	800575c <__smakebuf_r+0x18>
 800577e:	f023 0303 	bic.w	r3, r3, #3
 8005782:	f043 0302 	orr.w	r3, r3, #2
 8005786:	81a3      	strh	r3, [r4, #12]
 8005788:	e7e2      	b.n	8005750 <__smakebuf_r+0xc>
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	6020      	str	r0, [r4, #0]
 800578e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005792:	81a3      	strh	r3, [r4, #12]
 8005794:	9b01      	ldr	r3, [sp, #4]
 8005796:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800579a:	b15b      	cbz	r3, 80057b4 <__smakebuf_r+0x70>
 800579c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057a0:	4630      	mov	r0, r6
 80057a2:	f000 f81d 	bl	80057e0 <_isatty_r>
 80057a6:	b128      	cbz	r0, 80057b4 <__smakebuf_r+0x70>
 80057a8:	89a3      	ldrh	r3, [r4, #12]
 80057aa:	f023 0303 	bic.w	r3, r3, #3
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	81a3      	strh	r3, [r4, #12]
 80057b4:	89a3      	ldrh	r3, [r4, #12]
 80057b6:	431d      	orrs	r5, r3
 80057b8:	81a5      	strh	r5, [r4, #12]
 80057ba:	e7cf      	b.n	800575c <__smakebuf_r+0x18>

080057bc <_fstat_r>:
 80057bc:	b538      	push	{r3, r4, r5, lr}
 80057be:	4d07      	ldr	r5, [pc, #28]	@ (80057dc <_fstat_r+0x20>)
 80057c0:	2300      	movs	r3, #0
 80057c2:	4604      	mov	r4, r0
 80057c4:	4608      	mov	r0, r1
 80057c6:	4611      	mov	r1, r2
 80057c8:	602b      	str	r3, [r5, #0]
 80057ca:	f7fb fc35 	bl	8001038 <_fstat>
 80057ce:	1c43      	adds	r3, r0, #1
 80057d0:	d102      	bne.n	80057d8 <_fstat_r+0x1c>
 80057d2:	682b      	ldr	r3, [r5, #0]
 80057d4:	b103      	cbz	r3, 80057d8 <_fstat_r+0x1c>
 80057d6:	6023      	str	r3, [r4, #0]
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
 80057da:	bf00      	nop
 80057dc:	200003cc 	.word	0x200003cc

080057e0 <_isatty_r>:
 80057e0:	b538      	push	{r3, r4, r5, lr}
 80057e2:	4d06      	ldr	r5, [pc, #24]	@ (80057fc <_isatty_r+0x1c>)
 80057e4:	2300      	movs	r3, #0
 80057e6:	4604      	mov	r4, r0
 80057e8:	4608      	mov	r0, r1
 80057ea:	602b      	str	r3, [r5, #0]
 80057ec:	f7fb fc34 	bl	8001058 <_isatty>
 80057f0:	1c43      	adds	r3, r0, #1
 80057f2:	d102      	bne.n	80057fa <_isatty_r+0x1a>
 80057f4:	682b      	ldr	r3, [r5, #0]
 80057f6:	b103      	cbz	r3, 80057fa <_isatty_r+0x1a>
 80057f8:	6023      	str	r3, [r4, #0]
 80057fa:	bd38      	pop	{r3, r4, r5, pc}
 80057fc:	200003cc 	.word	0x200003cc

08005800 <_init>:
 8005800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005802:	bf00      	nop
 8005804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005806:	bc08      	pop	{r3}
 8005808:	469e      	mov	lr, r3
 800580a:	4770      	bx	lr

0800580c <_fini>:
 800580c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580e:	bf00      	nop
 8005810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005812:	bc08      	pop	{r3}
 8005814:	469e      	mov	lr, r3
 8005816:	4770      	bx	lr
