$date
	Tue Sep 21 16:42:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ s $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1#
#10
1!
0#
1"
#15
1#
#20
0!
0#
0"
1$
#25
1!
1#
#30
0!
0#
1"
#35
1!
1#
#40
