<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd" xd:vendor="xilinx.com" xd:library="hls" xd:name="maxPool" xd:version="1.0">
    <xd:component xd:vendor="xilinx.com" xd:library="hls" xd:name="maxPool" xd:version="1.0" xd:type="accelerator">
        <xd:busInterface xd:name="s_axi_control" xd:busTypeRef="aximm" xd:mode="slave" xd:clockRef="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="ap_clk" xd:busTypeRef="clock" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="ap_rst_n" xd:busTypeRef="reset" xd:mode="slave" xd:direction="in" xd:library="signal" xd:port="ap_rst_n" xd:clockRef="ap_clk" xd:activeLevel="low"/>
        <xd:busInterface xd:name="event_done" xd:busTypeRef="data" xd:mode="master"/>
        <xd:busInterface xd:name="interrupt" xd:busTypeRef="interrupt" xd:mode="master" xd:direction="out" xd:library="signal" xd:port="interrupt"/>
        <xd:busInterface xd:name="event_start" xd:busTypeRef="data" xd:mode="master"/>
        <xd:busInterface xd:name="m_axi_gmem0" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:busInterface xd:name="m_axi_gmem1" xd:busTypeRef="aximm" xd:mode="master" xd:clockRef="ap_clk" xd:resetRef="ap_rst_n"/>
        <xd:port xd:name="stall_start_ext" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="stall_done_ext" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="stall_start_str" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="stall_done_str" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="stall_start_int" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
        <xd:port xd:name="stall_done_int" xd:direction="out" xd:busTypeRef="port" xd:mode="master"/>
    </xd:component>
</xd:repository>
