B. E. S. Akgul and V. J. Mooney III. 2002. The system-on-a-chip lock cache. Design Automation Embed. Syst. 7, 139--174.
Apple Inc. 2010. Grand Central Dispatch (GCD) reference. http://developer.apple.com.
K. Arvind , Rishiyur S. Nikhil, Executing a Program on the MIT Tagged-Token Dataflow Architecture, IEEE Transactions on Computers, v.39 n.3, p.300-318, March 1990[doi>10.1109/12.48862]
Cédric Augonnet , Samuel Thibault , Raymond Namyst , Pierre-André Wacrenier, StarPU: a unified platform for task scheduling on heterogeneous multicore architectures, Concurrency and Computation: Practice & Experience, v.23 n.2, p.187-198, February 2011[doi>10.1002/cpe.1631]
M. Bariani, P. Lambruschini, and M. Raggio. 2010. Vc-1 decoder on stmicroelectronics p2012 architecture. In Proceedings of the 8th International Workshop STreaming Day.
Luca Benini , Eric Flamand , Didier Fuin , Diego Melpignano, P2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Silas Boyd-Wickizer , Haibo Chen , Rong Chen , Yandong Mao , Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yuehua Dai , Yang Zhang , Zheng Zhang, Corey: an operating system for many cores, Proceedings of the 8th USENIX conference on Operating systems design and implementation, p.43-57, December 08-10, 2008, San Diego, California
Silas Boyd-Wickizer , Austin T. Clements , Yandong Mao , Aleksey Pesterev , M. Frans Kaashoek , Robert Morris , Nickolai Zeldovich, An analysis of Linux scalability to many cores, Proceedings of the 9th USENIX conference on Operating systems design and implementation, p.1-8, October 04-06, 2010, Vancouver, BC, Canada
Men-Chow Chiang, Memory system design for bus-based multiprocessors, University of Wisconsin at Madison, Madison, WI, 1992
E. V. Gutiérrez. 2010. Architectural support for parallel computers with fair reader/writer synchronization. Ph.D. thesis, University of Cantabria.
Maurice Herlihy , Nir Shavit, The Art of Multiprocessor Programming, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2008
Jim Holt , Anant Agarwal , Sven Brehmer , Max Domeika , Patrick Griffin , Frank Schirrmeister, Software Standards for the Multicore Era, IEEE Micro, v.29 n.3, p.40-51, May 2009[doi>10.1109/MM.2009.48]
Y. Lhuillier and D. Couroussé. 2012. Embedded system memory allocator optimization using dynamic code generation. In Proceedings of the Workshop Dynamic Compilation Everywhere, in Conjunction with the 7th HiPEAC Conference. H.-P. Charles, P. Clauss, and F. Pétrot, Eds.
S. F. Lundstrom and G. H. Barnes. 1980. A controllable MIMD architecture. In Proceedings of the International Conference on Parallel Processing. 19--27.
Giovanni Mariani , Gianluca Palermo , Cristina Silvano , Vittorio Zaccaria, ARTE: An Application-specific Run-Time management framework for multi-core systems, Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, p.86-93, June 05-06, 2011[doi>10.1109/SASP.2011.5941085]
Andrea Marongiu , Paolo Burgio , Luca Benini, Fast and lightweight support for nested parallelism on cluster-based embedded many-cores, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Ross McIlroy , Peter Dickman , Joe Sventek, Efficient dynamic heap allocation of scratch-pad memory, Proceedings of the 7th international symposium on Memory management, June 07-08, 2008, Tucson, AZ, USA[doi>10.1145/1375634.1375640]
John M. Mellor-Crummey , Michael L. Scott, Algorithms for scalable synchronization on shared-memory multiprocessors, ACM Transactions on Computer Systems (TOCS), v.9 n.1, p.21-65, Feb. 1991[doi>10.1145/103727.103729]
Diego Melpignano , Luca Benini , Eric Flamand , Bruno Jego , Thierry Lepley , Germain Haugou , Fabien Clermidy , Denis Dutoit, Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228568]
Matteo Monchiero , Gianluca Palermo , Cristina Silvano , Oreste Villa, Efficient synchronization for embedded on-chip multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.10, p.1049-1062, October 2006[doi>10.1109/TVLSI.2006.884147]
M. Ojail, R. David, K. Ben Chehida, Y. Lhuillier, and L. Benini. 2011. Synchronous reactive fine grain tasks management for homogeneous many-core architectures. In Proceedings of the 24th International Conference on Architecture of Computing Systems.
Maroun Ojail , Raphael David , Yves Lhuillier , Alexandre Guerre, ARTM: a lightweight fork-join framework for many-core embedded systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Plurality. 2012. Hypercore processor. http://plurality.com/hypercore.html.
A. Rahimi, I. Loi, M. Kakoee, and L. Benini. 2011. A fully-synthesizable single-cycle interconnection network for shared-l1 processor clusters. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe. 1--6.
S. Saez, J. Vila, A. Crespo, and A. Garcia. 1999. A hardware scheduler for complex real-time systems. In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE'99). Vol. 1. 43--48.
Bratin Saha , Ali-Reza Adl-Tabatabai , Anwar Ghuloum , Mohan Rajagopalan , Richard L. Hudson , Leaf Petersen , Vijay Menon , Brian Murphy , Tatiana Shpeisman , Eric Sprangle , Anwar Rohillah , Doug Carmean , Jesse Fang, Enabling scalability and performance in a large scale CMP environment, ACM SIGOPS Operating Systems Review, v.41 n.3, June 2007[doi>10.1145/1272998.1273006]
STMicroelectronics and CEA. 2010. Platform 2012: A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology. In Proceedings of the Research Workshop on STMicroelectronics Platform.
J. E. Stone , D. Gohara , Guochun Shi, OpenCL: A Parallel Programming Standard for Heterogeneous Computing Systems, Computing in Science and Engineering, v.12 n.3, p.66-73, May 2010[doi>10.1109/MCSE.2010.69]
Steven Swanson , Andrew Schwerin , Martha Mercaldi , Andrew Petersen , Andrew Putnam , Ken Michelson , Mark Oskin , Susan J. Eggers, The WaveScalar architecture, ACM Transactions on Computer Systems (TOCS), v.25 n.2, p.1-54, May 2007[doi>10.1145/1233307.1233308]
Farhat Thabet , Yves Lhuillier , Caaliph Andriamisaina , Jean-Marc Philippe , Raphaël David, An efficient and flexible hardware support for accelerating synchronization operations on the STHORM many-core architecture, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
William Thies , Michal Karczmarek , Saman P. Amarasinghe, StreamIt: A Language for Streaming Applications, Proceedings of the 11th International Conference on Compiler Construction, p.179-196, April 08-12, 2002
Enrique Vallejo , Ramon Beivide , Adrian Cristal , Tim Harris , Fernando Vallejo , Osman Unsal , Mateo Valero, Architectural Support for Fair Reader-Writer Locking, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.275-286, December 04-08, 2010[doi>10.1109/MICRO.2010.12]
P. Viola and M. Jones. 2001. Rapid object detection using a boosted cascade of simple features. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR'01). Vol. 1. I--511 -- I--518.
Chenjie Yu , Peter Petrov, Low-cost and energy-efficient distributed synchronization for embedded multiprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.8, p.1257-1261, August 2010[doi>10.1109/TVLSI.2009.2022361]
Weirong Zhu , Vugranam C Sreedhar , Ziang Hu , Guang R. Gao, Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250668]
