#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct 11 10:56:25 2023
# Process ID: 37288
# Current directory: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29608 C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.xpr
# Log file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/vivado.log
# Journal file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.xpr
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.129 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:audio_pipeline:1.0 - audio_pipeline_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file <C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.879 ; gain = 262.750
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1397.879 ; gain = 262.750
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 31.390 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 31.390 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 31.390 MB.
[Wed Oct 11 11:16:12 2023] Launched design_1_audio_pipeline_0_0_synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
[Wed Oct 11 11:16:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1676.859 ; gain = 259.770
launch_runs impl_1 -jobs 8
[Wed Oct 11 11:17:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 11 11:20:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
file mkdir C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/new
close [ open C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/new/i2s_testbench.vhd w ]
add_files C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/new/i2s_testbench.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 31.724 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 31.724 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 31.724 MB.
[Wed Oct 11 11:49:21 2023] Launched design_1_audio_pipeline_0_0_synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
[Wed Oct 11 11:49:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1735.578 ; gain = 0.000
launch_runs impl_1 -jobs 8
[Wed Oct 11 11:51:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/params.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/ctrl_bus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_bus'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/audio_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'audio_pipeline'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd, line 44. Unresolved signal "bit_count" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1749.867 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1749.867 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 32.058 MB.
[Wed Oct 11 11:54:19 2023] Launched design_1_audio_pipeline_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_audio_pipeline_0_0_synth_1: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
synth_1: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
[Wed Oct 11 11:54:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1766.762 ; gain = 16.895
reset_run design_1_audio_pipeline_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 32.058 MB.
[Wed Oct 11 11:56:18 2023] Launched design_1_audio_pipeline_0_0_synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
[Wed Oct 11 11:56:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1784.535 ; gain = 17.773
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
ERROR: [VRFC 10-2989] 'data_buffer' is not declared [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:125]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:35]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1784.535 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run design_1_audio_pipeline_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 32.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 32.058 MB.
[Wed Oct 11 11:58:13 2023] Launched design_1_audio_pipeline_0_0_synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
[Wed Oct 11 11:58:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1799.668 ; gain = 10.441
launch_runs impl_1 -jobs 8
[Wed Oct 11 12:00:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd, line 43. Unresolved signal "bit_count" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1805.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_run impl_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 2768.758 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.832 ; gain = 8.727
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2973.832 ; gain = 8.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3443.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 24 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3944.082 ; gain = 2138.906
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:66]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:66]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:66]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "process". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:66]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd:72]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1

update_module_reference design_1_audio_pipeline_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_audio_pipeline_0_0 from audio_pipeline_v1_0 1.0 to audio_pipeline_v1_0 1.0
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
launch_runs synth_1 -jobs 8
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 6cfbcb5f69238a27; cache size = 32.392 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 70dc2fbf8bbefb60; cache size = 32.392 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_0, cache-ID = f439565c6a42ba1e; cache size = 32.392 MB.
[Wed Oct 11 12:08:37 2023] Launched design_1_audio_pipeline_0_0_synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/design_1_audio_pipeline_0_0_synth_1/runme.log
[Wed Oct 11 12:08:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 5084.660 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd, line 43. Unresolved signal "bit_count" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 5084.660 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 8
[Wed Oct 11 12:16:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 11 12:19:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.runs/impl_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_audio_pipeline_0_0/design_1_audio_pipeline_0_0.dcp' for cell 'design_1_i/audio_pipeline_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 5084.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_0/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_in'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] SLEW is not a supported property on input port(s). Setting is ignored. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_bclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-4702] DRIVE is not a supported property on input port(s). Setting is ignored. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'pmod_i2s2_lrclk'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_dout'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw_din'. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/constrs_1/imports/COMP3601-Project/kria-constraints.xdc]
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 5084.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 24 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5084.660 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/audio_pipeline_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/audio_pipeline_func_synth.vhd
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/audio_pipeline_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_audio_pipeline_0_0_ctrl_bus'
INFO: [VRFC 10-3107] analyzing entity 'design_1_audio_pipeline_0_0_fifo'
INFO: [VRFC 10-3107] analyzing entity 'design_1_audio_pipeline_0_0_i2s_master'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_b_downsizer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_r_downsizer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_w_downsizer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_xpm_cdc_async_rst__3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_xpm_cdc_async_rst__4\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_incr_cmd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_incr_cmd_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_rd_cmd_fsm'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_simple_fifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_simple_fifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_wr_cmd_fsm'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_wrap_cmd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_wrap_cmd_3'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_register_slice_v2_1_24_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_register_slice_v2_1_24_axic_register_slice_0'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_pc_0_axi_register_slice_v2_1_24_axic_register_slice__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_pc_0_axi_register_slice_v2_1_24_axic_register_slice__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_fifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_ibttcc'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_reset'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_skid2mm_buf'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_skid_buf'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_lite_if'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_register_s2mm'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_reset'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_smple_sm'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_sofeof_gen'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_cdc_sync'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_cdc_sync_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_cntr_incr_decr_addn_f'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_cntr_incr_decr_addn_f_1'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_dynshreg_f'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_dynshreg_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_dynshreg_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_dynshreg_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_dynshreg_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_dynshreg_f__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_7\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_8\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_reg_bit'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_reg_bit_6'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_rst'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_rst_9'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_memory_base'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_memory_base__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_cdc_sync'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_upcnt_n'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_xpm_cdc_async_rst'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__6\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__7\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__8\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_cdc_async_rst__9\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_xpm_memory_base'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_memory_base__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_memory_base__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0_0_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_cdc_sync'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_cdc_sync_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_upcnt_n'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_crossbar_v2_1_25_addr_arbiter_sasd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_crossbar_v2_1_25_decerr_slave'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_crossbar_v2_1_25_splitter'
INFO: [VRFC 10-3107] analyzing entity '\design_1_xbar_0_axi_crossbar_v2_1_25_splitter__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_register_slice_v2_1_24_axic_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_zynq_ultra_ps_e_0_0_zynq_ultra_ps_e_v3_3_5_zynq_ultra_ps_e'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_axi2sc_v1_0_7_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_fi_regulator'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_si_handler'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_si_handler__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_si_handler__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_sc2axi_v1_0_7_top'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_axi_reg_stall__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter_4'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_counter_5'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_counter__parameterized0_6\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_pipeline__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_10'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_11'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_12'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_13'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_7'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_8'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_srl_rtl_9'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_dmem'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_dmem__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_dmem__parameterized0_10\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_bin_cntr_15'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_bin_cntr_6'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_fwft_13'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_fwft_4'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_status_flags_ss_14'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_status_flags_ss_5'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_bin_cntr_12'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_bin_cntr_3'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_status_flags_ss_11'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_status_flags_ss_2'
INFO: [VRFC 10-3107] analyzing entity 'design_1_audio_pipeline_0_0_audio_pipeline'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_b_channel'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_cmd_translator'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_cmd_translator_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_r_channel'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_register_slice_v2_1_24_axi_register_slice'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_cmd_status'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_reg_module'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_rst_module'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma_s2mm_mngr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_srl_fifo_rbu_f'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_base'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_fifo_base__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_m00s2a_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_s00a2s_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_lpf'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sequence_psr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_xpm_memory_sdpram'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_memory_sdpram__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_xpm_memory_sdpram__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_clk_wiz_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_lpf'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_sequence_psr'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_crossbar_v2_1_25_crossbar_sasd'
INFO: [VRFC 10-3107] analyzing entity 'design_1_zynq_ultra_ps_e_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_mmu_v1_0_10_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_upsizer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_transaction_regulator_v1_0_9_singleorder'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_memory'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_memory__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_memory__parameterized0_9\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_logic_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_rd_logic_7'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_reset_blk_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_reset_blk_ramfifo__xdcDup__2\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_logic_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_wr_logic_8'
INFO: [VRFC 10-3107] analyzing entity 'design_1_audio_pipeline_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_ar_channel'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s_aw_channel'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_srl_fifo_f'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_f__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_f__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_f__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_f__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_srl_fifo_f__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_xpm_fifo_sync'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_s00mmu_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_proc_sys_reset'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0_proc_sys_reset'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0_axi_crossbar_v2_1_25_axi_crossbar'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_exit_v1_0_11_exit'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_si_converter_v1_0_10_splitter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_transaction_regulator_v1_0_9_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_util_v1_0_4_xpm_memory_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_ramfifo__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_b2s'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_sync_fifo_fg'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_sync_fifo_fg__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_psr_aclk_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_s00tr_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_ps8_0_99M_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_xbar_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_exit_v1_0_11_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_fifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_fifo__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_si_converter_v1_0_10_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_top__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0_axi_protocol_converter_v2_1_24_axi_protocol_converter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_addr_cntl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_s2mm_scatter'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_sfifo_autord'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_wr_status_cntl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_wrdata_cntl'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_m00e_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_s00sic_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_clk_map_imp_5Y9LOC'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_mi_handler'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_mi_handler__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_mi_handler__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_fifo_generator_v13_2_5_synth'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_pc_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_indet_btt'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_s2mm_realign'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_m00_exit_pipeline_imp_1TZX5BB'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_s00_entry_pipeline_imp_USCCV8'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_sc_node_v1_0_13_top'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_top__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_axi_smc_0_sc_node_v1_0_13_top__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_fifo_generator_v13_2_5'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_fifo_generator_v13_2_5__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_data_fifo_v2_1_23_fifo_gen'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_axi_data_fifo_v2_1_23_fifo_gen__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_axi_data_fifo_v2_1_23_fifo_gen__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_sawn_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_sbn_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3_swn_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_data_fifo_v2_1_23_axic_fifo'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_axi_data_fifo_v2_1_23_axic_fifo__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_axi_data_fifo_v2_1_23_axic_fifo__parameterized0__xdcDup__1\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_datamover'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_s00_nodes_imp_Y7M43I'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_a_downsizer'
INFO: [VRFC 10-3107] analyzing entity '\design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_a_downsizer__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0_axi_dma'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0_bd_afc3'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_axi_downsizer'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_dma_0_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_smc_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0_axi_dwidth_converter_v2_1_24_top'
INFO: [VRFC 10-3107] analyzing entity 'design_1_auto_ds_0'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1A7ZMW4'
INFO: [VRFC 10-3107] analyzing entity 'design_1_ps8_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/params.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/ctrl_bus.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ctrl_bus'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/audio_pipeline.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'audio_pipeline'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 5087.508 ; gain = 2.848
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot audio_pipeline_func_synth xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot audio_pipeline_func_synth xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd, line 43. Unresolved signal "bit_count" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 5087.508 ; gain = 2.848
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd, line 43. Unresolved signal "bit_count" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 5087.508 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/imports/hdl/i2s_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'i2s_master'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.aud_param
Compiling module xil_defaultlib.glbl
Compiling architecture arch_imp of entity xil_defaultlib.ctrl_bus [ctrl_bus_default]
Compiling architecture behavioral of entity xil_defaultlib.i2s_master [i2s_master_default]
Compiling architecture arch of entity xil_defaultlib.fifo [\fifo(fifo_depth=12)\]
Compiling architecture behavioural of entity xil_defaultlib.audio_pipeline
Built simulation snapshot audio_pipeline_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/xsim.dir/audio_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 11 12:24:40 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 5087.508 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_pipeline_behav -key {Behavioral:sim_1:Functional:audio_pipeline} -tclbatch {audio_pipeline.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source audio_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 5111.211 ; gain = 23.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5111.441 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_pipeline_behav -key {Behavioral:sim_1:Functional:audio_pipeline} -tclbatch {audio_pipeline.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source audio_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 5122.340 ; gain = 10.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'audio_pipeline'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'audio_pipeline' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_10 -L smartconnect_v1_0 -L zynq_ultra_ps_e_vip_v1_0_10 -L xilinx_vip -prj audio_pipeline_vlog.prj"
"xvhdl --incr --relax -prj audio_pipeline_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
"xelab -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5fa353a2548a439dbdc429cac6c24b13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot audio_pipeline_behav xil_defaultlib.audio_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "audio_pipeline_behav -key {Behavioral:sim_1:Functional:audio_pipeline} -tclbatch {audio_pipeline.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_afc3.protoinst for the following reason(s):
There are no instances of module "bd_afc3" in the design.

INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
source audio_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'audio_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 6155.668 ; gain = 0.000
