#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x13a0830 .scope module, "thirtytwo_Mips_Testbench" "thirtytwo_Mips_Testbench" 2 5;
 .timescale -9 -12;
v0x141d1d0_0 .net "LEDs_out", 3 0, v0x14186e0_0;  1 drivers
v0x141d300_0 .var "clock", 0 0;
v0x141d3c0_0 .var "reset", 0 0;
S_0x13f5ee0 .scope module, "uut" "thirtytwo_Mips" 2 17, 3 12 0, S_0x13a0830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 4 "LEDs_out"
    .port_info 3 /INPUT 1 "SWITCH_in"
L_0x142d570 .functor NOT 32, L_0x142ddd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f43664060f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142e030 .functor XNOR 1, L_0x142e190, L_0x7f43664060f0, C4<0>, C4<0>;
L_0x142e700 .functor AND 1, v0x1415fc0_0, L_0x1430b60, C4<1>, C4<1>;
L_0x7f4366406138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142e860 .functor XNOR 1, L_0x142e700, L_0x7f4366406138, C4<0>, C4<0>;
L_0x142eaf0 .functor BUFZ 32, L_0x142e970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ebb0 .functor BUFZ 32, v0x141c390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x142ec20 .functor BUFZ 32, v0x1415030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x141a050_0 .net "ALU_Control", 2 0, v0x1415750_0;  1 drivers
v0x141a130_0 .net "LEDs_out", 3 0, v0x14186e0_0;  alias, 1 drivers
L_0x7f4366406690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x141a1f0_0 .net "SWITCH_in", 0 0, L_0x7f4366406690;  1 drivers
L_0x7f4366406018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x141a2c0_0 .net/2u *"_s0", 31 0, L_0x7f4366406018;  1 drivers
v0x141a380_0 .net *"_s13", 29 0, L_0x142dca0;  1 drivers
L_0x7f4366406060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141a4b0_0 .net/2u *"_s14", 1 0, L_0x7f4366406060;  1 drivers
v0x141a590_0 .net *"_s18", 31 0, L_0x142d570;  1 drivers
L_0x7f43664060a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x141a670_0 .net/2u *"_s20", 31 0, L_0x7f43664060a8;  1 drivers
v0x141a750_0 .net *"_s25", 0 0, L_0x142e190;  1 drivers
v0x141a8c0_0 .net/2u *"_s26", 0 0, L_0x7f43664060f0;  1 drivers
v0x141a9a0_0 .net *"_s28", 0 0, L_0x142e030;  1 drivers
v0x141aa60_0 .net *"_s30", 31 0, L_0x142e2d0;  1 drivers
v0x141ab40_0 .net *"_s32", 31 0, L_0x142e4e0;  1 drivers
v0x141ac20_0 .net/2u *"_s38", 0 0, L_0x7f4366406138;  1 drivers
v0x141ad00_0 .net *"_s40", 0 0, L_0x142e860;  1 drivers
v0x141adc0_0 .net *"_s5", 0 0, L_0x142d680;  1 drivers
L_0x7f4366406210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x141aea0_0 .net/2u *"_s52", 1 0, L_0x7f4366406210;  1 drivers
v0x141b050_0 .net *"_s54", 0 0, L_0x142f240;  1 drivers
v0x141b0f0_0 .net *"_s57", 4 0, L_0x142f380;  1 drivers
v0x141b1b0_0 .net *"_s59", 4 0, L_0x142f4b0;  1 drivers
v0x141b290_0 .net *"_s6", 15 0, L_0x142d770;  1 drivers
L_0x7f4366406570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x141b370_0 .net/2u *"_s70", 1 0, L_0x7f4366406570;  1 drivers
v0x141b450_0 .net *"_s72", 0 0, L_0x1430ca0;  1 drivers
v0x141b510_0 .net *"_s9", 15 0, L_0x142d8f0;  1 drivers
v0x141b5f0_0 .net "alu_Source", 0 0, v0x1415df0_0;  1 drivers
v0x141b690_0 .net "alu_out", 31 0, v0x1415030_0;  1 drivers
v0x141b730_0 .net "alu_result", 31 0, L_0x142ec20;  1 drivers
v0x141b810_0 .net "aluop", 1 0, v0x1415ed0_0;  1 drivers
v0x141b920_0 .net "beq_Control", 0 0, L_0x142e700;  1 drivers
v0x141b9e0_0 .net "branch", 0 0, v0x1415fc0_0;  1 drivers
v0x141ba80_0 .net "clock", 0 0, v0x141d300_0;  1 drivers
v0x141bb70_0 .net/s "imm_Shift_2", 31 0, L_0x142ddd0;  1 drivers
v0x141bc30_0 .net "instruct", 31 0, L_0x142ef50;  1 drivers
v0x141af60_0 .net "mem_Read", 0 0, v0x1416150_0;  1 drivers
v0x141bee0_0 .net "mem_Write", 0 0, v0x1416260_0;  1 drivers
v0x141bfd0_0 .net "mem_read_Data", 31 0, L_0x14312c0;  1 drivers
v0x141c070_0 .net "memtoReg", 1 0, v0x1416320_0;  1 drivers
v0x141c110_0 .net/s "no_sign_Ext", 31 0, L_0x142df60;  1 drivers
v0x141c1d0_0 .net/s "pc_4Beq", 31 0, L_0x142e970;  1 drivers
v0x141c2b0_0 .net/s "pc_Beq", 31 0, L_0x142e610;  1 drivers
v0x141c390_0 .var "pc_Current", 31 0;
v0x141c450_0 .net "pc_Next", 31 0, L_0x142eaf0;  1 drivers
v0x141c510_0 .net "pc_Plus4", 31 0, L_0x142d470;  1 drivers
v0x141c5f0_0 .net "pc_out", 31 0, L_0x142ebb0;  1 drivers
v0x141c6d0_0 .net "read_Data2", 31 0, L_0x14307c0;  1 drivers
v0x141c7c0_0 .net "reg_Dest", 1 0, v0x1416400_0;  1 drivers
v0x141c890_0 .net "reg_Write", 0 0, v0x14164e0_0;  1 drivers
v0x141c980_0 .net "reg_read_Addr_1", 4 0, L_0x142f780;  1 drivers
v0x141ca20_0 .net "reg_read_Addr_2", 4 0, L_0x142f980;  1 drivers
v0x141cae0_0 .net "reg_read_Data_1", 31 0, L_0x142fec0;  1 drivers
v0x141cbd0_0 .net "reg_read_Data_2", 31 0, L_0x14304f0;  1 drivers
v0x141cce0_0 .net "reg_write_Data", 31 0, L_0x1430de0;  1 drivers
v0x141cda0_0 .net "reg_write_Dest", 4 0, L_0x142f550;  1 drivers
v0x141ce40_0 .net "reset", 0 0, v0x141d3c0_0;  1 drivers
v0x141cf30_0 .net "sign_ext_Imm", 31 0, L_0x142d990;  1 drivers
v0x141cff0_0 .net "sign_or_zero", 0 0, v0x14166f0_0;  1 drivers
v0x141d090_0 .net "zero_flag", 0 0, L_0x1430b60;  1 drivers
L_0x142d470 .arith/sum 32, v0x141c390_0, L_0x7f4366406018;
L_0x142d680 .part L_0x142ef50, 15, 1;
LS_0x142d770_0_0 .concat [ 1 1 1 1], L_0x142d680, L_0x142d680, L_0x142d680, L_0x142d680;
LS_0x142d770_0_4 .concat [ 1 1 1 1], L_0x142d680, L_0x142d680, L_0x142d680, L_0x142d680;
LS_0x142d770_0_8 .concat [ 1 1 1 1], L_0x142d680, L_0x142d680, L_0x142d680, L_0x142d680;
LS_0x142d770_0_12 .concat [ 1 1 1 1], L_0x142d680, L_0x142d680, L_0x142d680, L_0x142d680;
L_0x142d770 .concat [ 4 4 4 4], LS_0x142d770_0_0, LS_0x142d770_0_4, LS_0x142d770_0_8, LS_0x142d770_0_12;
L_0x142d8f0 .part L_0x142ef50, 0, 16;
L_0x142d990 .concat [ 16 16 0 0], L_0x142d8f0, L_0x142d770;
L_0x142dca0 .part L_0x142d990, 0, 30;
L_0x142ddd0 .concat [ 2 30 0 0], L_0x7f4366406060, L_0x142dca0;
L_0x142df60 .arith/sum 32, L_0x142d570, L_0x7f43664060a8;
L_0x142e190 .part L_0x142ddd0, 15, 1;
L_0x142e2d0 .arith/sub 32, L_0x142d470, L_0x142df60;
L_0x142e4e0 .arith/sum 32, L_0x142d470, L_0x142ddd0;
L_0x142e610 .functor MUXZ 32, L_0x142e4e0, L_0x142e2d0, L_0x142e030, C4<>;
L_0x142e970 .functor MUXZ 32, L_0x142d470, L_0x142e610, L_0x142e860, C4<>;
L_0x142f120 .part L_0x142ef50, 26, 6;
L_0x142f240 .cmp/eq 2, v0x1416400_0, L_0x7f4366406210;
L_0x142f380 .part L_0x142ef50, 11, 5;
L_0x142f4b0 .part L_0x142ef50, 16, 5;
L_0x142f550 .functor MUXZ 5, L_0x142f4b0, L_0x142f380, L_0x142f240, C4<>;
L_0x142f780 .part L_0x142ef50, 21, 5;
L_0x142f980 .part L_0x142ef50, 16, 5;
L_0x14306d0 .part L_0x142ef50, 0, 6;
L_0x14307c0 .functor MUXZ 32, L_0x14304f0, L_0x142d990, v0x1415df0_0, C4<>;
L_0x1430ca0 .cmp/eq 2, v0x1416320_0, L_0x7f4366406570;
L_0x1430de0 .functor MUXZ 32, L_0x14312c0, v0x1415030_0, L_0x1430ca0, C4<>;
S_0x13e83f0 .scope module, "alu" "alu" 3 184, 4 5 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "firstValue"
    .port_info 1 /INPUT 32 "secondValue"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero_flag"
L_0x7f4366406498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13b55b0_0 .net/2u *"_s0", 31 0, L_0x7f4366406498;  1 drivers
v0x1414b90_0 .net *"_s2", 0 0, L_0x1430ac0;  1 drivers
L_0x7f43664064e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1414c50_0 .net/2u *"_s4", 0 0, L_0x7f43664064e0;  1 drivers
L_0x7f4366406528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1414d40_0 .net/2u *"_s6", 0 0, L_0x7f4366406528;  1 drivers
v0x1414e20_0 .net "alu_control", 2 0, v0x1415750_0;  alias, 1 drivers
v0x1414f50_0 .net "firstValue", 31 0, L_0x142fec0;  alias, 1 drivers
v0x1415030_0 .var "result", 31 0;
v0x1415110_0 .net "secondValue", 31 0, L_0x14307c0;  alias, 1 drivers
v0x14151f0_0 .net "zero_flag", 0 0, L_0x1430b60;  alias, 1 drivers
E_0x13f9d80 .event edge, v0x1414e20_0, v0x1414f50_0, v0x1415110_0;
L_0x1430ac0 .cmp/eq 32, v0x1415030_0, L_0x7f4366406498;
L_0x1430b60 .functor MUXZ 1, L_0x7f4366406528, L_0x7f43664064e0, L_0x1430ac0, C4<>;
S_0x14153e0 .scope module, "alu_control" "alu_control" 3 155, 5 5 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "Function"
    .port_info 2 /OUTPUT 3 "ALU_Control"
v0x1415650_0 .net "ALUControlInput", 7 0, L_0x1430630;  1 drivers
v0x1415750_0 .var "ALU_Control", 2 0;
v0x1415810_0 .net "Function", 5 0, L_0x14306d0;  1 drivers
v0x14158e0_0 .net "aluop", 1 0, v0x1415ed0_0;  alias, 1 drivers
E_0x14155d0 .event edge, v0x1415650_0;
L_0x1430630 .concat [ 6 2 0 0], L_0x14306d0, v0x1415ed0_0;
S_0x1415a40 .scope module, "control" "control" 3 108, 6 5 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 6 "control"
    .port_info 2 /OUTPUT 2 "reg_Dest"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_Read"
    .port_info 5 /OUTPUT 2 "memtoReg"
    .port_info 6 /OUTPUT 2 "aluop"
    .port_info 7 /OUTPUT 1 "mem_Write"
    .port_info 8 /OUTPUT 1 "reg_Write"
    .port_info 9 /OUTPUT 1 "alu_Source"
    .port_info 10 /OUTPUT 1 "sign_or_zero"
v0x1415df0_0 .var "alu_Source", 0 0;
v0x1415ed0_0 .var "aluop", 1 0;
v0x1415fc0_0 .var "branch", 0 0;
v0x1416090_0 .net "control", 5 0, L_0x142f120;  1 drivers
v0x1416150_0 .var "mem_Read", 0 0;
v0x1416260_0 .var "mem_Write", 0 0;
v0x1416320_0 .var "memtoReg", 1 0;
v0x1416400_0 .var "reg_Dest", 1 0;
v0x14164e0_0 .var "reg_Write", 0 0;
v0x1416630_0 .net "reset", 0 0, v0x141d3c0_0;  alias, 1 drivers
v0x14166f0_0 .var "sign_or_zero", 0 0;
E_0x1415db0 .event edge, v0x1416630_0, v0x1416090_0;
S_0x1416970 .scope module, "data_memory" "data_memory" 3 197, 7 5 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 32 "mem_write_Data"
    .port_info 2 /INPUT 32 "mem_access_Addr"
    .port_info 3 /INPUT 1 "mem_Read"
    .port_info 4 /INPUT 1 "mem_write_En"
    .port_info 5 /OUTPUT 32 "mem_read_Data"
L_0x7f43664065b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x142e370 .functor XNOR 1, v0x1416150_0, L_0x7f43664065b8, C4<0>, C4<0>;
L_0x7f4366406600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1416c50_0 .net *"_s11", 1 0, L_0x7f4366406600;  1 drivers
L_0x7f4366406648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1416d50_0 .net/2u *"_s12", 31 0, L_0x7f4366406648;  1 drivers
v0x1416e30_0 .net/2u *"_s2", 0 0, L_0x7f43664065b8;  1 drivers
v0x1416ef0_0 .net *"_s4", 0 0, L_0x142e370;  1 drivers
v0x1416fb0_0 .net *"_s6", 31 0, L_0x1431090;  1 drivers
v0x14170e0_0 .net *"_s8", 9 0, L_0x1431130;  1 drivers
v0x14171c0_0 .net "clock", 0 0, v0x141d300_0;  alias, 1 drivers
v0x1417280_0 .net "mem_Read", 0 0, v0x1416150_0;  alias, 1 drivers
v0x1417320_0 .net "mem_access_Addr", 31 0, v0x1415030_0;  alias, 1 drivers
v0x1417480_0 .net "mem_read_Data", 31 0, L_0x14312c0;  alias, 1 drivers
v0x1417540_0 .net "mem_write_Data", 31 0, L_0x14304f0;  alias, 1 drivers
v0x1417620_0 .net "mem_write_En", 0 0, v0x1416260_0;  alias, 1 drivers
v0x14176f0 .array "ram", 0 255, 31 0;
v0x1417790_0 .net "ram_Addr", 7 0, L_0x1430fa0;  1 drivers
v0x1417870_0 .var/i "x", 31 0;
E_0x1416bd0 .event posedge, v0x14171c0_0;
L_0x1430fa0 .part v0x1415030_0, 1, 8;
L_0x1431090 .array/port v0x14176f0, L_0x1431130;
L_0x1431130 .concat [ 8 2 0 0], L_0x1430fa0, L_0x7f4366406600;
L_0x14312c0 .functor MUXZ 32, L_0x7f4366406648, L_0x1431090, L_0x142e370, C4<>;
S_0x1417a50 .scope module, "instruction_memory" "instruction_memory" 3 81, 8 3 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "instruction"
L_0x7f4366406180 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x1417c40_0 .net/2u *"_s2", 31 0, L_0x7f4366406180;  1 drivers
v0x1417d40_0 .net *"_s4", 0 0, L_0x142edc0;  1 drivers
v0x1417e00_0 .net *"_s6", 31 0, L_0x142ee60;  1 drivers
L_0x7f43664061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1417ec0_0 .net/2u *"_s8", 31 0, L_0x7f43664061c8;  1 drivers
v0x1417fa0 .array "format", 0 3, 31 0;
v0x14180b0_0 .net "instruction", 31 0, L_0x142ef50;  alias, 1 drivers
v0x1418190_0 .net "pc", 31 0, v0x141c390_0;  1 drivers
v0x1418270_0 .net "rom_Addr", 3 0, L_0x142ec90;  1 drivers
L_0x142ec90 .part v0x141c390_0, 2, 4;
L_0x142edc0 .cmp/gt 32, L_0x7f4366406180, v0x141c390_0;
L_0x142ee60 .array/port v0x1417fa0, L_0x142ec90;
L_0x142ef50 .functor MUXZ 32, L_0x7f43664061c8, L_0x142ee60, L_0x142edc0, C4<>;
S_0x14183b0 .scope module, "register_file" "register_file" 3 145, 9 6 0, S_0x13f5ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "reg_read_Addr_1"
    .port_info 3 /OUTPUT 32 "reg_read_Data_1"
    .port_info 4 /INPUT 5 "reg_read_Addr_2"
    .port_info 5 /OUTPUT 32 "reg_read_Data_2"
    .port_info 6 /INPUT 1 "reg_write_En"
    .port_info 7 /INPUT 5 "reg_write_Dest"
    .port_info 8 /INPUT 32 "reg_write_Data"
    .port_info 9 /OUTPUT 4 "LED_state"
v0x14186e0_0 .var "LED_state", 3 0;
v0x14187e0_0 .net *"_s0", 5 0, L_0x142f5f0;  1 drivers
v0x14188c0_0 .net *"_s10", 31 0, L_0x142fca0;  1 drivers
v0x1418980_0 .net *"_s12", 5 0, L_0x142fd40;  1 drivers
L_0x7f4366406330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1418a60_0 .net *"_s15", 0 0, L_0x7f4366406330;  1 drivers
v0x1418b90_0 .net *"_s18", 5 0, L_0x1430050;  1 drivers
L_0x7f4366406378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1418c70_0 .net *"_s21", 0 0, L_0x7f4366406378;  1 drivers
L_0x7f43664063c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1418d50_0 .net/2u *"_s22", 5 0, L_0x7f43664063c0;  1 drivers
v0x1418e30_0 .net *"_s24", 0 0, L_0x1430140;  1 drivers
L_0x7f4366406408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1418f80_0 .net/2u *"_s26", 31 0, L_0x7f4366406408;  1 drivers
v0x1419060_0 .net *"_s28", 31 0, L_0x1430280;  1 drivers
L_0x7f4366406258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1419140_0 .net *"_s3", 0 0, L_0x7f4366406258;  1 drivers
v0x1419220_0 .net *"_s30", 5 0, L_0x1430370;  1 drivers
L_0x7f4366406450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1419300_0 .net *"_s33", 0 0, L_0x7f4366406450;  1 drivers
L_0x7f43664062a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14193e0_0 .net/2u *"_s4", 5 0, L_0x7f43664062a0;  1 drivers
v0x14194c0_0 .net *"_s6", 0 0, L_0x142fbb0;  1 drivers
L_0x7f43664062e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1419580_0 .net/2u *"_s8", 31 0, L_0x7f43664062e8;  1 drivers
v0x1419730_0 .net "clock", 0 0, v0x141d300_0;  alias, 1 drivers
v0x14197d0 .array "reg_Array", 0 18, 31 0;
v0x1419870_0 .net "reg_read_Addr_1", 4 0, L_0x142f780;  alias, 1 drivers
v0x1419910_0 .net "reg_read_Addr_2", 4 0, L_0x142f980;  alias, 1 drivers
v0x14199f0_0 .net "reg_read_Data_1", 31 0, L_0x142fec0;  alias, 1 drivers
v0x1419ae0_0 .net "reg_read_Data_2", 31 0, L_0x14304f0;  alias, 1 drivers
v0x1419bb0_0 .net "reg_write_Data", 31 0, L_0x1430de0;  alias, 1 drivers
v0x1419c70_0 .net "reg_write_Dest", 4 0, L_0x142f550;  alias, 1 drivers
v0x1419d50_0 .net "reg_write_En", 0 0, v0x14164e0_0;  alias, 1 drivers
v0x1419e20_0 .net "reset", 0 0, v0x141d3c0_0;  alias, 1 drivers
E_0x1418680 .event posedge, v0x1416630_0, v0x14171c0_0;
L_0x142f5f0 .concat [ 5 1 0 0], L_0x142f780, L_0x7f4366406258;
L_0x142fbb0 .cmp/eq 6, L_0x142f5f0, L_0x7f43664062a0;
L_0x142fca0 .array/port v0x14197d0, L_0x142fd40;
L_0x142fd40 .concat [ 5 1 0 0], L_0x142f780, L_0x7f4366406330;
L_0x142fec0 .functor MUXZ 32, L_0x142fca0, L_0x7f43664062e8, L_0x142fbb0, C4<>;
L_0x1430050 .concat [ 5 1 0 0], L_0x142f980, L_0x7f4366406378;
L_0x1430140 .cmp/eq 6, L_0x1430050, L_0x7f43664063c0;
L_0x1430280 .array/port v0x14197d0, L_0x1430370;
L_0x1430370 .concat [ 5 1 0 0], L_0x142f980, L_0x7f4366406450;
L_0x14304f0 .functor MUXZ 32, L_0x1430280, L_0x7f4366406408, L_0x1430140, C4<>;
    .scope S_0x1417a50;
T_0 ;
    %movi 8, 268288, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 0, 0;
    %set/av v0x1417fa0, 8, 32;
    %movi 8, 333824, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 1, 0;
    %set/av v0x1417fa0, 8, 32;
    %movi 8, 399360, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 2, 0;
    %set/av v0x1417fa0, 8, 32;
    %movi 8, 464896, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 3, 0;
    %set/av v0x1417fa0, 8, 32;
    %end;
    .thread T_0;
    .scope S_0x1415a40;
T_1 ;
    %wait E_0x1415db0;
    %load/v 8, v0x1416630_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.0, 4;
    %set/v v0x1416400_0, 0, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416320_0, 0, 2;
    %set/v v0x1415ed0_0, 0, 2;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x14164e0_0, 0, 1;
    %set/v v0x1415df0_0, 0, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1416090_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 5, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 6, 6;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 7, 6;
    %jmp/1 T_1.6, 6;
    %movi 8, 1, 2;
    %set/v v0x1416400_0, 8, 2;
    %set/v v0x1416320_0, 0, 2;
    %set/v v0x1415ed0_0, 0, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x1415df0_0, 0, 1;
    %set/v v0x14164e0_0, 1, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.2 ;
    %movi 8, 1, 2;
    %set/v v0x1416400_0, 8, 2;
    %set/v v0x1416320_0, 0, 2;
    %set/v v0x1415ed0_0, 0, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x1415df0_0, 0, 1;
    %set/v v0x14164e0_0, 1, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.3 ;
    %set/v v0x1416400_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1416320_0, 8, 2;
    %set/v v0x1415ed0_0, 1, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 1, 1;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x1415df0_0, 1, 1;
    %set/v v0x14164e0_0, 1, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.4 ;
    %set/v v0x1416400_0, 0, 2;
    %set/v v0x1416320_0, 0, 2;
    %set/v v0x1415ed0_0, 1, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416260_0, 1, 1;
    %set/v v0x1415df0_0, 1, 1;
    %set/v v0x14164e0_0, 0, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.5 ;
    %set/v v0x1416400_0, 0, 2;
    %set/v v0x1416320_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1415ed0_0, 8, 2;
    %set/v v0x1415fc0_0, 1, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x1415df0_0, 0, 1;
    %set/v v0x14164e0_0, 0, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.6 ;
    %set/v v0x1416400_0, 0, 2;
    %set/v v0x1416320_0, 0, 2;
    %set/v v0x1415ed0_0, 1, 2;
    %set/v v0x1415fc0_0, 0, 1;
    %set/v v0x1416150_0, 0, 1;
    %set/v v0x1416260_0, 0, 1;
    %set/v v0x1415df0_0, 1, 1;
    %set/v v0x14164e0_0, 1, 1;
    %set/v v0x14166f0_0, 1, 1;
    %jmp T_1.8;
T_1.8 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14183b0;
T_2 ;
    %wait E_0x1418680;
    %load/v 8, v0x1419e20_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %ix/load 1, 0, 0;
    %ix/load 3, 0, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 1, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 2, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 3, 0;
    %set/av v0x14197d0, 0, 32;
    %movi 8, 8, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 4, 0;
    %set/av v0x14197d0, 8, 32;
    %movi 8, 4, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 5, 0;
    %set/av v0x14197d0, 8, 32;
    %movi 8, 2, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 6, 0;
    %set/av v0x14197d0, 8, 32;
    %movi 8, 1, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 7, 0;
    %set/av v0x14197d0, 8, 32;
    %movi 8, 15, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 8, 0;
    %set/av v0x14197d0, 8, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 9, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 10, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 11, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 12, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 13, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 14, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 15, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 16, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 15, 0;
    %set/av v0x14197d0, 0, 32;
    %ix/load 1, 0, 0;
    %ix/load 3, 16, 0;
    %set/av v0x14197d0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.2, 4;
    %ix/get/s 0, 0, 2;
T_2.2 ;
    %load/avx.p 8, v0x14197d0, 0;
    %load/avx.p 9, v0x14197d0, 0;
    %load/avx.p 10, v0x14197d0, 0;
    %load/avx.p 11, v0x14197d0, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x14186e0_0, 0, 8;
    %load/v 8, v0x1419d50_0, 1;
    %jmp/0xz  T_2.3, 8;
    %load/v 8, v0x1419bb0_0, 32;
    %load/v 40, v0x1419c70_0, 5;
    %pad 45, 0, 1;
    %ix/get 3, 40, 6;
    %jmp/1 t_0, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x14197d0, 0, 8;
t_0 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14153e0;
T_3 ;
    %wait E_0x14155d0;
    %load/v 8, v0x1415650_0, 8;
    %cmpi/u 8, 0, 8;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 1, 8;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 2, 8;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 3, 8;
    %jmp/1 T_3.3, 6;
    %cmpi/u 8, 4, 8;
    %jmp/1 T_3.4, 6;
    %mov 16, 2, 4;
    %movi 20, 3, 4;
    %cmp/u 8, 16, 8;
    %jmp/1 T_3.5, 6;
    %mov 24, 2, 4;
    %movi 28, 3, 4;
    %cmp/u 8, 24, 8;
    %jmp/1 T_3.6, 6;
    %mov 32, 2, 4;
    %movi 36, 1, 4;
    %cmp/u 8, 32, 8;
    %jmp/1 T_3.7, 6;
    %set/v v0x1415750_0, 0, 3;
    %jmp T_3.9;
T_3.0 ;
    %set/v v0x1415750_0, 0, 3;
    %jmp T_3.9;
T_3.1 ;
    %movi 8, 1, 3;
    %set/v v0x1415750_0, 8, 3;
    %jmp T_3.9;
T_3.2 ;
    %movi 8, 2, 3;
    %set/v v0x1415750_0, 8, 3;
    %jmp T_3.9;
T_3.3 ;
    %movi 8, 3, 3;
    %set/v v0x1415750_0, 8, 3;
    %jmp T_3.9;
T_3.4 ;
    %movi 8, 4, 3;
    %set/v v0x1415750_0, 8, 3;
    %jmp T_3.9;
T_3.5 ;
    %set/v v0x1415750_0, 0, 3;
    %jmp T_3.9;
T_3.6 ;
    %set/v v0x1415750_0, 0, 3;
    %jmp T_3.9;
T_3.7 ;
    %movi 8, 1, 3;
    %set/v v0x1415750_0, 8, 3;
    %jmp T_3.9;
T_3.9 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13e83f0;
T_4 ;
    %wait E_0x13f9d80;
    %load/v 8, v0x1414e20_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_4.4, 6;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %add 8, 40, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.6;
T_4.0 ;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %add 8, 40, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.6;
T_4.1 ;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.6;
T_4.2 ;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %and 8, 40, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.6;
T_4.3 ;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %or 8, 40, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.6;
T_4.4 ;
    %load/v 8, v0x1414f50_0, 32;
    %load/v 40, v0x1415110_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_4.7, 5;
    %movi 8, 1, 32;
    %set/v v0x1415030_0, 8, 32;
    %jmp T_4.8;
T_4.7 ;
    %set/v v0x1415030_0, 0, 32;
T_4.8 ;
    %jmp T_4.6;
T_4.6 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1416970;
T_5 ;
    %set/v v0x1417870_0, 0, 32;
T_5.0 ;
    %load/v 8, v0x1417870_0, 32;
    %cmpi/s 8, 256, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 3, v0x1417870_0;
    %jmp/1 t_1, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x14176f0, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1417870_0, 32;
    %set/v v0x1417870_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1416970;
T_6 ;
    %wait E_0x1416bd0;
    %load/v 8, v0x1417620_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_6.0, 4;
    %load/v 8, v0x1417540_0, 32;
    %load/v 40, v0x1417790_0, 8;
    %pad 48, 0, 2;
    %ix/get 3, 40, 10;
    %jmp/1 t_2, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x14176f0, 0, 8;
t_2 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13f5ee0;
T_7 ;
    %wait E_0x1418680;
    %load/v 8, v0x141ce40_0, 1;
    %load/v 9, v0x141c390_0, 32;
    %cmpi/u 9, 12, 32;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x141c390_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x141a1f0_0, 1;
    %jmp/0xz  T_7.2, 8;
    %load/v 8, v0x141c390_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x141c390_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x141c450_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x141c390_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13a0830;
T_8 ;
    %set/v v0x141d300_0, 0, 1;
T_8.0 ;
    %delay 10000, 0;
    %load/v 8, v0x141d300_0, 1;
    %inv 8, 1;
    %set/v v0x141d300_0, 8, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x13a0830;
T_9 ;
    %vpi_call/w 2 29 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 30 "$dumpvars" {0 0};
    %end;
    .thread T_9;
    .scope S_0x13a0830;
T_10 ;
    %vpi_call/w 2 36 "$monitor", v0x141d300_0 {0 0};
    %set/v v0x141d3c0_0, 1, 1;
    %delay 5000, 0;
    %set/v v0x141d3c0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 2 42 "$finish" {0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./alu.v";
    "./alu_control.v";
    "./control.v";
    "./data_memory.v";
    "./instruction_memory.v";
    "./register_file.sv";
