{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 22:03:06 2021 " "Info: Processing started: Thu Jul 08 22:03:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HardwareBigHomework -c HardwareBigHomework " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HardwareBigHomework -c HardwareBigHomework" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|9 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|87 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "74161:inst1\|f74161:sub\|99 " "Info: Detected ripple clock \"74161:inst1\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "74161:inst1\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst116 " "Info: Detected gated clock \"inst116\" as buffer" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1216 1280 1344 1264 "inst116" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register 74161:inst1\|f74161:sub\|9 register 74161:inst1\|f74161:sub\|99 172.41 MHz 5.8 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 172.41 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|99\" (period= 5.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest register register " "Info: + Longest register to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LC7_E28 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns 74161:inst1\|f74161:sub\|81~2 2 COMB LC3_E28 2 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC3_E28; Fanout = 2; COMB Node = '74161:inst1\|f74161:sub\|81~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 3.400 ns 74161:inst1\|f74161:sub\|84 3 COMB LC5_E28 1 " "Info: 3: + IC(0.300 ns) + CELL(1.400 ns) = 3.400 ns; Loc. = LC5_E28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|84'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 74161:inst1|f74161:sub|81~2 74161:inst1|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.000 ns) 4.700 ns 74161:inst1\|f74161:sub\|99 4 REG LC4_E28 4 " "Info: 4: + IC(0.300 ns) + CELL(1.000 ns) = 4.700 ns; Loc. = LC4_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { 74161:inst1|f74161:sub|84 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 80.85 % ) " "Info: Total cell delay = 3.800 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 19.15 % ) " "Info: Total interconnect delay = 0.900 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81~2 74161:inst1|f74161:sub|84 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|81~2 {} 74161:inst1|f74161:sub|84 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.400 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_55 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74161:inst1\|f74161:sub\|99 2 REG LC4_E28 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC4_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_55 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74161:inst1\|f74161:sub\|9 2 REG LC7_E28 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81~2 74161:inst1|f74161:sub|84 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|81~2 {} 74161:inst1|f74161:sub|84 {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.300ns 0.300ns 0.300ns } { 0.000ns 1.400ns 1.400ns 1.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|99 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74161:inst1\|f74161:sub\|9 x0 CLK 7.000 ns register " "Info: tsu for register \"74161:inst1\|f74161:sub\|9\" (data pin = \"x0\", clock pin = \"CLK\") is 7.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.800 ns + Longest pin register " "Info: + Longest pin to register delay is 8.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns x0 1 PIN PIN_27 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_27; Fanout = 1; PIN Node = 'x0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x0 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1272 328 496 1288 "x0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.400 ns) 7.700 ns 74161:inst1\|f74161:sub\|75~0 2 COMB LC6_E28 1 " "Info: 2: + IC(1.400 ns) + CELL(1.400 ns) = 7.700 ns; Loc. = LC6_E28; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|75~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { x0 74161:inst1|f74161:sub|75~0 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.800 ns) 8.800 ns 74161:inst1\|f74161:sub\|9 3 REG LC7_E28 4 " "Info: 3: + IC(0.300 ns) + CELL(0.800 ns) = 8.800 ns; Loc. = LC7_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 80.68 % ) " "Info: Total cell delay = 7.100 ns ( 80.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 19.32 % ) " "Info: Total interconnect delay = 1.700 ns ( 19.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { x0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { x0 {} x0~out {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.400ns 0.300ns } { 0.000ns 4.900ns 1.400ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.600 ns + " "Info: + Micro setup delay of destination is 0.600 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.400 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_55 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74161:inst1\|f74161:sub\|9 2 REG LC7_E28 4 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC7_E28; Fanout = 4; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { x0 74161:inst1|f74161:sub|75~0 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.800 ns" { x0 {} x0~out {} 74161:inst1|f74161:sub|75~0 {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.400ns 0.300ns } { 0.000ns 4.900ns 1.400ns 0.800ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK y3 74161:inst67\|f74161:sub\|99 31.800 ns register " "Info: tco from clock \"CLK\" to destination pin \"y3\" through register \"74161:inst67\|f74161:sub\|99\" is 31.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.100 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_55 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.500 ns) 2.900 ns 74161:inst1\|f74161:sub\|87 2 REG LC1_E28 5 " "Info: 2: + IC(0.400 ns) + CELL(0.500 ns) = 2.900 ns; Loc. = LC1_E28; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.600 ns) 4.800 ns inst116 3 COMB LC2_E28 5 " "Info: 3: + IC(0.300 ns) + CELL(1.600 ns) = 4.800 ns; Loc. = LC2_E28; Fanout = 5; COMB Node = 'inst116'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { 74161:inst1|f74161:sub|87 inst116 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1216 1280 1344 1264 "inst116" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.000 ns) 6.100 ns 74161:inst67\|f74161:sub\|99 4 REG LC4_E35 2 " "Info: 4: + IC(1.300 ns) + CELL(0.000 ns) = 6.100 ns; Loc. = LC4_E35; Fanout = 2; REG Node = '74161:inst67\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst116 74161:inst67|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 67.21 % ) " "Info: Total cell delay = 4.100 ns ( 67.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 32.79 % ) " "Info: Total interconnect delay = 2.000 ns ( 32.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLK 74161:inst1|f74161:sub|87 inst116 74161:inst67|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|87 {} inst116 {} 74161:inst67|f74161:sub|99 {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.600ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.200 ns + Longest register pin " "Info: + Longest register to pin delay is 25.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst67\|f74161:sub\|99 1 REG LC4_E35 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E35; Fanout = 2; REG Node = '74161:inst67\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst67|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(1.400 ns) 1.700 ns inst115 2 COMB LC1_E35 8 " "Info: 2: + IC(0.300 ns) + CELL(1.400 ns) = 1.700 ns; Loc. = LC1_E35; Fanout = 8; COMB Node = 'inst115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { 74161:inst67|f74161:sub|99 inst115 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 400 352 416 448 "inst115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.600 ns) 5.700 ns 74138:inst\|22 3 COMB LC8_A23 8 " "Info: 3: + IC(2.400 ns) + CELL(1.600 ns) = 5.700 ns; Loc. = LC8_A23; Fanout = 8; COMB Node = '74138:inst\|22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst115 74138:inst|22 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.600 ns) 8.700 ns 74138:inst79\|18~0 4 COMB LC3_A32 2 " "Info: 4: + IC(1.400 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = LC3_A32; Fanout = 2; COMB Node = '74138:inst79\|18~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { 74138:inst|22 74138:inst79|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.600 ns) 11.500 ns inst100~4 5 COMB LC2_A31 1 " "Info: 5: + IC(1.200 ns) + CELL(1.600 ns) = 11.500 ns; Loc. = LC2_A31; Fanout = 1; COMB Node = 'inst100~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { 74138:inst79|18~0 inst100~4 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 13.900 ns inst100~11 6 COMB LC1_A28 1 " "Info: 6: + IC(1.300 ns) + CELL(1.100 ns) = 13.900 ns; Loc. = LC1_A28; Fanout = 1; COMB Node = 'inst100~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst100~4 inst100~11 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 15.500 ns inst100~7 7 COMB LC2_A28 1 " "Info: 7: + IC(0.000 ns) + CELL(1.600 ns) = 15.500 ns; Loc. = LC2_A28; Fanout = 1; COMB Node = 'inst100~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { inst100~11 inst100~7 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.400 ns) 18.200 ns y3~0 8 COMB LC2_A29 1 " "Info: 8: + IC(1.300 ns) + CELL(1.400 ns) = 18.200 ns; Loc. = LC2_A29; Fanout = 1; COMB Node = 'y3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst100~7 y3~0 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 312 1792 1968 328 "y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(6.300 ns) 25.200 ns y3 9 PIN PIN_137 0 " "Info: 9: + IC(0.700 ns) + CELL(6.300 ns) = 25.200 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'y3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { y3~0 y3 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 312 1792 1968 328 "y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.600 ns ( 65.87 % ) " "Info: Total cell delay = 16.600 ns ( 65.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 34.13 % ) " "Info: Total interconnect delay = 8.600 ns ( 34.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { 74161:inst67|f74161:sub|99 inst115 74138:inst|22 74138:inst79|18~0 inst100~4 inst100~11 inst100~7 y3~0 y3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { 74161:inst67|f74161:sub|99 {} inst115 {} 74138:inst|22 {} 74138:inst79|18~0 {} inst100~4 {} inst100~11 {} inst100~7 {} y3~0 {} y3 {} } { 0.000ns 0.300ns 2.400ns 1.400ns 1.200ns 1.300ns 0.000ns 1.300ns 0.700ns } { 0.000ns 1.400ns 1.600ns 1.600ns 1.600ns 1.100ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { CLK 74161:inst1|f74161:sub|87 inst116 74161:inst67|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|87 {} inst116 {} 74161:inst67|f74161:sub|99 {} } { 0.000ns 0.000ns 0.400ns 0.300ns 1.300ns } { 0.000ns 2.000ns 0.500ns 1.600ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.200 ns" { 74161:inst67|f74161:sub|99 inst115 74138:inst|22 74138:inst79|18~0 inst100~4 inst100~11 inst100~7 y3~0 y3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.200 ns" { 74161:inst67|f74161:sub|99 {} inst115 {} 74138:inst|22 {} 74138:inst79|18~0 {} inst100~4 {} inst100~11 {} inst100~7 {} y3~0 {} y3 {} } { 0.000ns 0.300ns 2.400ns 1.400ns 1.200ns 1.300ns 0.000ns 1.300ns 0.700ns } { 0.000ns 1.400ns 1.600ns 1.600ns 1.600ns 1.100ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "C y3 32.300 ns Longest " "Info: Longest tpd from source pin \"C\" to destination pin \"y3\" is 32.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns C 1 PIN PIN_133 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_133; Fanout = 1; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 400 136 304 416 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.600 ns) 8.800 ns inst115 2 COMB LC1_E35 8 " "Info: 2: + IC(2.300 ns) + CELL(1.600 ns) = 8.800 ns; Loc. = LC1_E35; Fanout = 8; COMB Node = 'inst115'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { C inst115 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 400 352 416 448 "inst115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.600 ns) 12.800 ns 74138:inst\|22 3 COMB LC8_A23 8 " "Info: 3: + IC(2.400 ns) + CELL(1.600 ns) = 12.800 ns; Loc. = LC8_A23; Fanout = 8; COMB Node = '74138:inst\|22'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { inst115 74138:inst|22 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74138.bdf" { { 520 568 632 592 "22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.600 ns) 15.800 ns 74138:inst79\|18~0 4 COMB LC3_A32 2 " "Info: 4: + IC(1.400 ns) + CELL(1.600 ns) = 15.800 ns; Loc. = LC3_A32; Fanout = 2; COMB Node = '74138:inst79\|18~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { 74138:inst|22 74138:inst79|18~0 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74138.bdf" { { 232 568 632 304 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.600 ns) 18.600 ns inst100~4 5 COMB LC2_A31 1 " "Info: 5: + IC(1.200 ns) + CELL(1.600 ns) = 18.600 ns; Loc. = LC2_A31; Fanout = 1; COMB Node = 'inst100~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { 74138:inst79|18~0 inst100~4 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 21.000 ns inst100~11 6 COMB LC1_A28 1 " "Info: 6: + IC(1.300 ns) + CELL(1.100 ns) = 21.000 ns; Loc. = LC1_A28; Fanout = 1; COMB Node = 'inst100~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { inst100~4 inst100~11 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 22.600 ns inst100~7 7 COMB LC2_A28 1 " "Info: 7: + IC(0.000 ns) + CELL(1.600 ns) = 22.600 ns; Loc. = LC2_A28; Fanout = 1; COMB Node = 'inst100~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { inst100~11 inst100~7 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 296 1728 1792 344 "inst100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.400 ns) 25.300 ns y3~0 8 COMB LC2_A29 1 " "Info: 8: + IC(1.300 ns) + CELL(1.400 ns) = 25.300 ns; Loc. = LC2_A29; Fanout = 1; COMB Node = 'y3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { inst100~7 y3~0 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 312 1792 1968 328 "y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(6.300 ns) 32.300 ns y3 9 PIN PIN_137 0 " "Info: 9: + IC(0.700 ns) + CELL(6.300 ns) = 32.300 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'y3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { y3~0 y3 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 312 1792 1968 328 "y3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.700 ns ( 67.18 % ) " "Info: Total cell delay = 21.700 ns ( 67.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 32.82 % ) " "Info: Total interconnect delay = 10.600 ns ( 32.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.300 ns" { C inst115 74138:inst|22 74138:inst79|18~0 inst100~4 inst100~11 inst100~7 y3~0 y3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.300 ns" { C {} C~out {} inst115 {} 74138:inst|22 {} 74138:inst79|18~0 {} inst100~4 {} inst100~11 {} inst100~7 {} y3~0 {} y3 {} } { 0.000ns 0.000ns 2.300ns 2.400ns 1.400ns 1.200ns 1.300ns 0.000ns 1.300ns 0.700ns } { 0.000ns 4.900ns 1.600ns 1.600ns 1.600ns 1.600ns 1.100ns 1.600ns 1.400ns 6.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|87 x1 CLK -3.400 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"x1\", clock pin = \"CLK\") is -3.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLK 1 CLK PIN_55 22 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_55; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 216 392 560 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.000 ns) 2.400 ns 74161:inst1\|f74161:sub\|87 2 REG LC1_E28 5 " "Info: 2: + IC(0.400 ns) + CELL(0.000 ns) = 2.400 ns; Loc. = LC1_E28; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 83.33 % ) " "Info: Total cell delay = 2.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.400 ns ( 16.67 % ) " "Info: Total interconnect delay = 0.400 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.900 ns) 4.900 ns x1 1 PIN PIN_29 1 " "Info: 1: + IC(0.000 ns) + CELL(4.900 ns) = 4.900 ns; Loc. = PIN_29; Fanout = 1; PIN Node = 'x1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x1 } "NODE_NAME" } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1304 328 496 1320 "x1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.800 ns) 7.100 ns 74161:inst1\|f74161:sub\|87 2 REG LC1_E28 5 " "Info: 2: + IC(1.400 ns) + CELL(0.800 ns) = 7.100 ns; Loc. = LC1_E28; Fanout = 5; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { x1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.700 ns ( 80.28 % ) " "Info: Total cell delay = 5.700 ns ( 80.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 19.72 % ) " "Info: Total interconnect delay = 1.400 ns ( 19.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { x1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { x1 {} x1~out {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 4.900ns 0.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { CLK 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.400 ns" { CLK {} CLK~out {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.400ns } { 0.000ns 2.000ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { x1 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.100 ns" { x1 {} x1~out {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 4.900ns 0.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 22:03:09 2021 " "Info: Processing ended: Thu Jul 08 22:03:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
