{"position": "Rtl Design Engineer", "company": "Intel Corporation", "profiles": ["Experience Senior Member of Technical Staff AMD August 2014  \u2013 Present (1 year 1 month) Sunnyvale Senior Hardware Engineer NVIDIA June 2012  \u2013  March 2014  (1 year 10 months) Performance Architect Intel November 2011  \u2013  June 2012  (8 months) Santa Clara, CA system architecture modeling with focus on power and performance of the CPU.  \n \nExperience with processor and cache architecture and design. RTL Design Engineer Intel Corporation December 2004  \u2013  October 2011  (6 years 11 months) santa clara ca Software Engineer Verizon August 2004  \u2013  December 2004  (5 months) I was working as Software Engineer for Web Appilcation based on Java, Java Script, Webspere etc. Senior Member of Technical Staff AMD August 2014  \u2013 Present (1 year 1 month) Sunnyvale Senior Member of Technical Staff AMD August 2014  \u2013 Present (1 year 1 month) Sunnyvale Senior Hardware Engineer NVIDIA June 2012  \u2013  March 2014  (1 year 10 months) Senior Hardware Engineer NVIDIA June 2012  \u2013  March 2014  (1 year 10 months) Performance Architect Intel November 2011  \u2013  June 2012  (8 months) Santa Clara, CA system architecture modeling with focus on power and performance of the CPU.  \n \nExperience with processor and cache architecture and design. Performance Architect Intel November 2011  \u2013  June 2012  (8 months) Santa Clara, CA system architecture modeling with focus on power and performance of the CPU.  \n \nExperience with processor and cache architecture and design. RTL Design Engineer Intel Corporation December 2004  \u2013  October 2011  (6 years 11 months) santa clara ca RTL Design Engineer Intel Corporation December 2004  \u2013  October 2011  (6 years 11 months) santa clara ca Software Engineer Verizon August 2004  \u2013  December 2004  (5 months) I was working as Software Engineer for Web Appilcation based on Java, Java Script, Webspere etc. Software Engineer Verizon August 2004  \u2013  December 2004  (5 months) I was working as Software Engineer for Web Appilcation based on Java, Java Script, Webspere etc. Languages English Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency English Full professional proficiency Hindi Full professional proficiency Full professional proficiency Full professional proficiency Skills C C++ Verilog TCL Perl Algorithms VLSI VHDL Linux Circuit Design SoC Java System Architecture RTL design Debugging ASIC Processors FPGA Computer Architecture SystemVerilog Microprocessors Hardware Architecture Static Timing Analysis Functional Verification EDA RTL Design See 11+ \u00a0 \u00a0 See less Skills  C C++ Verilog TCL Perl Algorithms VLSI VHDL Linux Circuit Design SoC Java System Architecture RTL design Debugging ASIC Processors FPGA Computer Architecture SystemVerilog Microprocessors Hardware Architecture Static Timing Analysis Functional Verification EDA RTL Design See 11+ \u00a0 \u00a0 See less C C++ Verilog TCL Perl Algorithms VLSI VHDL Linux Circuit Design SoC Java System Architecture RTL design Debugging ASIC Processors FPGA Computer Architecture SystemVerilog Microprocessors Hardware Architecture Static Timing Analysis Functional Verification EDA RTL Design See 11+ \u00a0 \u00a0 See less C C++ Verilog TCL Perl Algorithms VLSI VHDL Linux Circuit Design SoC Java System Architecture RTL design Debugging ASIC Processors FPGA Computer Architecture SystemVerilog Microprocessors Hardware Architecture Static Timing Analysis Functional Verification EDA RTL Design See 11+ \u00a0 \u00a0 See less Education Indian Institute of Technology, Kanpur B. Tech,  Electrical Engineering 2000  \u2013 2004 Specialization in Electronics Indian Institute of Technology, Kanpur B. Tech,  Electrical Engineering 2000  \u2013 2004 Specialization in Electronics Indian Institute of Technology, Kanpur B. Tech,  Electrical Engineering 2000  \u2013 2004 Specialization in Electronics Indian Institute of Technology, Kanpur B. Tech,  Electrical Engineering 2000  \u2013 2004 Specialization in Electronics ", "Experience RTL Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Shannon, Co. Clare RTL Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Shannon, Co. Clare RTL Design Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Shannon, Co. Clare Skills Verilog Perl SystemVerilog CVS Unix Shell Scripting Git Semiconductors Perforce PCIe Logic Design Unix Intel Programming Skills  Verilog Perl SystemVerilog CVS Unix Shell Scripting Git Semiconductors Perforce PCIe Logic Design Unix Intel Programming Verilog Perl SystemVerilog CVS Unix Shell Scripting Git Semiconductors Perforce PCIe Logic Design Unix Intel Programming Verilog Perl SystemVerilog CVS Unix Shell Scripting Git Semiconductors Perforce PCIe Logic Design Unix Intel Programming Education National University of Ireland, Galway Bachelor's Degree,  Computer and Electronic engineering 2007  \u2013 2011 Scoil Pol, Kilfinane 2002  \u2013 2007 National University of Ireland, Galway Bachelor's Degree,  Computer and Electronic engineering 2007  \u2013 2011 National University of Ireland, Galway Bachelor's Degree,  Computer and Electronic engineering 2007  \u2013 2011 National University of Ireland, Galway Bachelor's Degree,  Computer and Electronic engineering 2007  \u2013 2011 Scoil Pol, Kilfinane 2002  \u2013 2007 Scoil Pol, Kilfinane 2002  \u2013 2007 Scoil Pol, Kilfinane 2002  \u2013 2007 ", "Summary I have been professionally active as RTL Design Engineer at Intel Corporation.I have a strong inclination towards Digital VLSI and Computer Architecture. \n \nSkills: \nVerilog/VHDL coding in ModelSim/NC-Verilog,Logic Synthesis with Xilinx ISE/Synopsis Design Compiler, Design Implementation/testing, Schematic/Layout design in Cadence Virtuoso,C Programming, PERL Scripting, Writing Testbenches for DUT, Code Coverage \n \n\u2022 Languages: Verilog HDL, VHDL, C, Perl scripting, MIPS Assembly \n\u2022 Hardware Platforms: Xilinx ISE, NCVerilog, Cadence Virtuoso,ModelSim, PSpice, MATLAB Summary I have been professionally active as RTL Design Engineer at Intel Corporation.I have a strong inclination towards Digital VLSI and Computer Architecture. \n \nSkills: \nVerilog/VHDL coding in ModelSim/NC-Verilog,Logic Synthesis with Xilinx ISE/Synopsis Design Compiler, Design Implementation/testing, Schematic/Layout design in Cadence Virtuoso,C Programming, PERL Scripting, Writing Testbenches for DUT, Code Coverage \n \n\u2022 Languages: Verilog HDL, VHDL, C, Perl scripting, MIPS Assembly \n\u2022 Hardware Platforms: Xilinx ISE, NCVerilog, Cadence Virtuoso,ModelSim, PSpice, MATLAB I have been professionally active as RTL Design Engineer at Intel Corporation.I have a strong inclination towards Digital VLSI and Computer Architecture. \n \nSkills: \nVerilog/VHDL coding in ModelSim/NC-Verilog,Logic Synthesis with Xilinx ISE/Synopsis Design Compiler, Design Implementation/testing, Schematic/Layout design in Cadence Virtuoso,C Programming, PERL Scripting, Writing Testbenches for DUT, Code Coverage \n \n\u2022 Languages: Verilog HDL, VHDL, C, Perl scripting, MIPS Assembly \n\u2022 Hardware Platforms: Xilinx ISE, NCVerilog, Cadence Virtuoso,ModelSim, PSpice, MATLAB I have been professionally active as RTL Design Engineer at Intel Corporation.I have a strong inclination towards Digital VLSI and Computer Architecture. \n \nSkills: \nVerilog/VHDL coding in ModelSim/NC-Verilog,Logic Synthesis with Xilinx ISE/Synopsis Design Compiler, Design Implementation/testing, Schematic/Layout design in Cadence Virtuoso,C Programming, PERL Scripting, Writing Testbenches for DUT, Code Coverage \n \n\u2022 Languages: Verilog HDL, VHDL, C, Perl scripting, MIPS Assembly \n\u2022 Hardware Platforms: Xilinx ISE, NCVerilog, Cadence Virtuoso,ModelSim, PSpice, MATLAB Experience RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara, California Graduate Student Texas A&M University August 2013  \u2013  June 2015  (1 year 11 months) Bryan/College Station, Texas Area Graduate Assistant Texas A&M University January 2014  \u2013  May 2015  (1 year 5 months) Bryan/College Station, Texas Area Promoted multidisciplinary academic experiences for all college of engineering students, especially freshmen. Post Silicon Power Validation Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Santa Clara, California Area \u2022Characterized CPU cores for handheld platforms across different process, voltage and frequency conditions to optimize performance and power.  \n\u2022Analyzed power savings in Memory due to DVFS and developed a model for projecting memory power in future architectures Logic Design Intern Infinera January 2013  \u2013  June 2013  (6 months) Bangalore, India Worked on designing a Debug Module in Optical Transport Unit \n\u2022 Developed a logic and designed a debug module for an optical transport network chip \n\u2022 Performed timing analysis, lint checks and power analysis on the design developed using Quartus II and Spyglass \n\u2022 Enhanced automation of the power analysis tool-Spyglass Intern IGCAR May 2011  \u2013  July 2011  (3 months) Kalpakkam, India Developed Pump Speed Measurement Logic for the pump that cools the nuclear reactor \n\u2022Developed a RTL code for measuring the speed of the pump and triggering a safety alarm in case the pump speed goes below a minimum threshold RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara, California RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara, California Graduate Student Texas A&M University August 2013  \u2013  June 2015  (1 year 11 months) Bryan/College Station, Texas Area Graduate Student Texas A&M University August 2013  \u2013  June 2015  (1 year 11 months) Bryan/College Station, Texas Area Graduate Assistant Texas A&M University January 2014  \u2013  May 2015  (1 year 5 months) Bryan/College Station, Texas Area Promoted multidisciplinary academic experiences for all college of engineering students, especially freshmen. Graduate Assistant Texas A&M University January 2014  \u2013  May 2015  (1 year 5 months) Bryan/College Station, Texas Area Promoted multidisciplinary academic experiences for all college of engineering students, especially freshmen. Post Silicon Power Validation Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Santa Clara, California Area \u2022Characterized CPU cores for handheld platforms across different process, voltage and frequency conditions to optimize performance and power.  \n\u2022Analyzed power savings in Memory due to DVFS and developed a model for projecting memory power in future architectures Post Silicon Power Validation Intern Intel Corporation May 2014  \u2013  December 2014  (8 months) Santa Clara, California Area \u2022Characterized CPU cores for handheld platforms across different process, voltage and frequency conditions to optimize performance and power.  \n\u2022Analyzed power savings in Memory due to DVFS and developed a model for projecting memory power in future architectures Logic Design Intern Infinera January 2013  \u2013  June 2013  (6 months) Bangalore, India Worked on designing a Debug Module in Optical Transport Unit \n\u2022 Developed a logic and designed a debug module for an optical transport network chip \n\u2022 Performed timing analysis, lint checks and power analysis on the design developed using Quartus II and Spyglass \n\u2022 Enhanced automation of the power analysis tool-Spyglass Logic Design Intern Infinera January 2013  \u2013  June 2013  (6 months) Bangalore, India Worked on designing a Debug Module in Optical Transport Unit \n\u2022 Developed a logic and designed a debug module for an optical transport network chip \n\u2022 Performed timing analysis, lint checks and power analysis on the design developed using Quartus II and Spyglass \n\u2022 Enhanced automation of the power analysis tool-Spyglass Intern IGCAR May 2011  \u2013  July 2011  (3 months) Kalpakkam, India Developed Pump Speed Measurement Logic for the pump that cools the nuclear reactor \n\u2022Developed a RTL code for measuring the speed of the pump and triggering a safety alarm in case the pump speed goes below a minimum threshold Intern IGCAR May 2011  \u2013  July 2011  (3 months) Kalpakkam, India Developed Pump Speed Measurement Logic for the pump that cools the nuclear reactor \n\u2022Developed a RTL code for measuring the speed of the pump and triggering a safety alarm in case the pump speed goes below a minimum threshold Languages English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency English Full professional proficiency Telugu Native or bilingual proficiency Hindi Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Verilog Matlab C Pspice Embedded Systems VLSI Logic Design Algorithms Debugging Altera Quartus II Perl VHDL Xilinx ISE Static Timing Analysis Computer Architecture ModelSim Low Power Design Power Management Cadence Virtuoso FPGA Xilinx See 6+ \u00a0 \u00a0 See less Skills  Verilog Matlab C Pspice Embedded Systems VLSI Logic Design Algorithms Debugging Altera Quartus II Perl VHDL Xilinx ISE Static Timing Analysis Computer Architecture ModelSim Low Power Design Power Management Cadence Virtuoso FPGA Xilinx See 6+ \u00a0 \u00a0 See less Verilog Matlab C Pspice Embedded Systems VLSI Logic Design Algorithms Debugging Altera Quartus II Perl VHDL Xilinx ISE Static Timing Analysis Computer Architecture ModelSim Low Power Design Power Management Cadence Virtuoso FPGA Xilinx See 6+ \u00a0 \u00a0 See less Verilog Matlab C Pspice Embedded Systems VLSI Logic Design Algorithms Debugging Altera Quartus II Perl VHDL Xilinx ISE Static Timing Analysis Computer Architecture ModelSim Low Power Design Power Management Cadence Virtuoso FPGA Xilinx See 6+ \u00a0 \u00a0 See less Education Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Birla Institute of Technology and Science Bachelor of Engineering(Hons.),  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Texas A&M University Master's degree,  Computer Engineering 2013  \u2013 2015 Birla Institute of Technology and Science Bachelor of Engineering(Hons.),  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 Birla Institute of Technology and Science Bachelor of Engineering(Hons.),  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 Birla Institute of Technology and Science Bachelor of Engineering(Hons.),  Electrical , Electronics and Communications Engineering 2009  \u2013 2013 Honors & Awards Pratibha Scholarship Government of Andhra Pradesh, India June 2009 Intel Recognition Award Intel August 2014 Pratibha Scholarship Government of Andhra Pradesh, India June 2009 Pratibha Scholarship Government of Andhra Pradesh, India June 2009 Pratibha Scholarship Government of Andhra Pradesh, India June 2009 Intel Recognition Award Intel August 2014 Intel Recognition Award Intel August 2014 Intel Recognition Award Intel August 2014 ", "Experience Software Engineer (Intern) Quantcast June 2015  \u2013 Present (3 months) RTL Design Engineer Intel Corporation February 2014  \u2013  August 2014  (7 months) Physical Design Engineer Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Software Engineer (Intern) Quantcast June 2015  \u2013 Present (3 months) Software Engineer (Intern) Quantcast June 2015  \u2013 Present (3 months) RTL Design Engineer Intel Corporation February 2014  \u2013  August 2014  (7 months) RTL Design Engineer Intel Corporation February 2014  \u2013  August 2014  (7 months) Physical Design Engineer Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Physical Design Engineer Intel Corporation June 2011  \u2013  January 2014  (2 years 8 months) Languages   Skills Skills     Education Stanford University Master of Science (M.S.),  Electrical Engineering: Software Systems 2016 Franklin W. Olin College of Engineering Bachelor of Science (B.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Stanford University Master of Science (M.S.),  Electrical Engineering: Software Systems 2016 Stanford University Master of Science (M.S.),  Electrical Engineering: Software Systems 2016 Stanford University Master of Science (M.S.),  Electrical Engineering: Software Systems 2016 Franklin W. Olin College of Engineering Bachelor of Science (B.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Franklin W. Olin College of Engineering Bachelor of Science (B.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Franklin W. Olin College of Engineering Bachelor of Science (B.S.),  Electrical and Computer Engineering 2007  \u2013 2011 Honors & Awards ", "Experience Logic Designer Intel Corporation May 2015  \u2013 Present (4 months) Santa Clara CA RTL Design Engineer Intel Corporation January 2014  \u2013  August 2014  (8 months) San Francisco Bay Area Design and validation of RTL model of SkyLake Server. Design Engineer Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) Logic Designer Intel Corporation May 2015  \u2013 Present (4 months) Santa Clara CA Logic Designer Intel Corporation May 2015  \u2013 Present (4 months) Santa Clara CA RTL Design Engineer Intel Corporation January 2014  \u2013  August 2014  (8 months) San Francisco Bay Area Design and validation of RTL model of SkyLake Server. RTL Design Engineer Intel Corporation January 2014  \u2013  August 2014  (8 months) San Francisco Bay Area Design and validation of RTL model of SkyLake Server. Design Engineer Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) Design Engineer Intern Texas Instruments May 2013  \u2013  August 2013  (4 months) Skills Verilog Electronics Continuous Improvement Microsoft Office Manufacturing Microsoft Excel Microsoft Word Engineering Analog Circuit Design Digital Circuit Design Mixed Signal RTL coding RTL verification Cadence Virtuoso Matlab Java C++ Language System Verilog Verdi Python Scripting RTL design Circuit Design VHDL Cadence Synopsys tools Integrated Circuit... Oscilloscope Simulations CMOS C++ See 16+ \u00a0 \u00a0 See less Skills  Verilog Electronics Continuous Improvement Microsoft Office Manufacturing Microsoft Excel Microsoft Word Engineering Analog Circuit Design Digital Circuit Design Mixed Signal RTL coding RTL verification Cadence Virtuoso Matlab Java C++ Language System Verilog Verdi Python Scripting RTL design Circuit Design VHDL Cadence Synopsys tools Integrated Circuit... Oscilloscope Simulations CMOS C++ See 16+ \u00a0 \u00a0 See less Verilog Electronics Continuous Improvement Microsoft Office Manufacturing Microsoft Excel Microsoft Word Engineering Analog Circuit Design Digital Circuit Design Mixed Signal RTL coding RTL verification Cadence Virtuoso Matlab Java C++ Language System Verilog Verdi Python Scripting RTL design Circuit Design VHDL Cadence Synopsys tools Integrated Circuit... Oscilloscope Simulations CMOS C++ See 16+ \u00a0 \u00a0 See less Verilog Electronics Continuous Improvement Microsoft Office Manufacturing Microsoft Excel Microsoft Word Engineering Analog Circuit Design Digital Circuit Design Mixed Signal RTL coding RTL verification Cadence Virtuoso Matlab Java C++ Language System Verilog Verdi Python Scripting RTL design Circuit Design VHDL Cadence Synopsys tools Integrated Circuit... Oscilloscope Simulations CMOS C++ See 16+ \u00a0 \u00a0 See less Education UC Berkeley College of Engineering Master of Engineering (M.Eng.),  Electrical eng 2014  \u2013 2015 University of Maryland - A. James Clark School of Engineering Bachelor of Science,  Electrical Engineering 2010  \u2013 2013 UC Berkeley College of Engineering Master of Engineering (M.Eng.),  Electrical eng 2014  \u2013 2015 UC Berkeley College of Engineering Master of Engineering (M.Eng.),  Electrical eng 2014  \u2013 2015 UC Berkeley College of Engineering Master of Engineering (M.Eng.),  Electrical eng 2014  \u2013 2015 University of Maryland - A. James Clark School of Engineering Bachelor of Science,  Electrical Engineering 2010  \u2013 2013 University of Maryland - A. James Clark School of Engineering Bachelor of Science,  Electrical Engineering 2010  \u2013 2013 University of Maryland - A. James Clark School of Engineering Bachelor of Science,  Electrical Engineering 2010  \u2013 2013 ", "Summary - 10+ years of industry experience in x86 CPU design and system architecture \n- Strong background in x86 CPU Core and Northbridge verification \n- Expertise in pre and post-silicon debug, chip bring-up, as well as sustaining support \n- Comfortable working with cross-functional teams in the SoC environment \n- Proven track record of leading and resolving critical issues in a timely manner Summary - 10+ years of industry experience in x86 CPU design and system architecture \n- Strong background in x86 CPU Core and Northbridge verification \n- Expertise in pre and post-silicon debug, chip bring-up, as well as sustaining support \n- Comfortable working with cross-functional teams in the SoC environment \n- Proven track record of leading and resolving critical issues in a timely manner - 10+ years of industry experience in x86 CPU design and system architecture \n- Strong background in x86 CPU Core and Northbridge verification \n- Expertise in pre and post-silicon debug, chip bring-up, as well as sustaining support \n- Comfortable working with cross-functional teams in the SoC environment \n- Proven track record of leading and resolving critical issues in a timely manner - 10+ years of industry experience in x86 CPU design and system architecture \n- Strong background in x86 CPU Core and Northbridge verification \n- Expertise in pre and post-silicon debug, chip bring-up, as well as sustaining support \n- Comfortable working with cross-functional teams in the SoC environment \n- Proven track record of leading and resolving critical issues in a timely manner Experience SoC Staff RTL Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom. CA MTS Design Engineer AMD (Advanced Micro Devices) January 2001  \u2013  January 2013  (12 years 1 month) 7/2011 - Present - MTS Design Engineer \n- Bulldozer Verification - Core Debug \n- Responsible for pre-silicon verification, post-silicon bring up and sustaining support for all Bulldozer family based products. \n \n10/2008 - 7/2011 - MTS Design Engineer \n- Hypertransport Verification \n- Owned BIST related testing, Phy protocol checks, and C1e power management feature checker \n \n4/2008 - 10/2008 - MTS Design Engineer \n- Roadrunner Verification - Full-Chip Debug \n- Responsible for debugging all full-chip regression failures (pre-SoC methodology) including stalls, assertions, as well as mismatches.  \n \n8/2006 - 4/2008 - Sr. Design Engineer \n- Greyhound (Barcelona) and Ridgeback (Shanghai) Processor Silicon Debug \n- Served as a primary design contact for Greyhound based silicon debug work \n- Performed system-level scan debug analysis of any hardlock failures and developed the scan analysis infrastructure itself \n \n10/2005 - 8/2006 - Product Development Engineer 2 \n- Greyhound (Barcelona) Verification - Full-Chip Debug \n- Responsible for debugging assertions as well as stalls from the full-chip regression \n \n1/2001 - 10/2005 - Co-op, Product Development Engineer 1/2 \n- Systems Debug \n- Responsible for debug of a variety of issues across any system level component including OS, BIOS, cpu core, northbridge, southbridge, memory, and IO buses SoC Staff RTL Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom. CA SoC Staff RTL Design Engineer Intel Corporation January 2013  \u2013 Present (2 years 8 months) Folsom. CA MTS Design Engineer AMD (Advanced Micro Devices) January 2001  \u2013  January 2013  (12 years 1 month) 7/2011 - Present - MTS Design Engineer \n- Bulldozer Verification - Core Debug \n- Responsible for pre-silicon verification, post-silicon bring up and sustaining support for all Bulldozer family based products. \n \n10/2008 - 7/2011 - MTS Design Engineer \n- Hypertransport Verification \n- Owned BIST related testing, Phy protocol checks, and C1e power management feature checker \n \n4/2008 - 10/2008 - MTS Design Engineer \n- Roadrunner Verification - Full-Chip Debug \n- Responsible for debugging all full-chip regression failures (pre-SoC methodology) including stalls, assertions, as well as mismatches.  \n \n8/2006 - 4/2008 - Sr. Design Engineer \n- Greyhound (Barcelona) and Ridgeback (Shanghai) Processor Silicon Debug \n- Served as a primary design contact for Greyhound based silicon debug work \n- Performed system-level scan debug analysis of any hardlock failures and developed the scan analysis infrastructure itself \n \n10/2005 - 8/2006 - Product Development Engineer 2 \n- Greyhound (Barcelona) Verification - Full-Chip Debug \n- Responsible for debugging assertions as well as stalls from the full-chip regression \n \n1/2001 - 10/2005 - Co-op, Product Development Engineer 1/2 \n- Systems Debug \n- Responsible for debug of a variety of issues across any system level component including OS, BIOS, cpu core, northbridge, southbridge, memory, and IO buses MTS Design Engineer AMD (Advanced Micro Devices) January 2001  \u2013  January 2013  (12 years 1 month) 7/2011 - Present - MTS Design Engineer \n- Bulldozer Verification - Core Debug \n- Responsible for pre-silicon verification, post-silicon bring up and sustaining support for all Bulldozer family based products. \n \n10/2008 - 7/2011 - MTS Design Engineer \n- Hypertransport Verification \n- Owned BIST related testing, Phy protocol checks, and C1e power management feature checker \n \n4/2008 - 10/2008 - MTS Design Engineer \n- Roadrunner Verification - Full-Chip Debug \n- Responsible for debugging all full-chip regression failures (pre-SoC methodology) including stalls, assertions, as well as mismatches.  \n \n8/2006 - 4/2008 - Sr. Design Engineer \n- Greyhound (Barcelona) and Ridgeback (Shanghai) Processor Silicon Debug \n- Served as a primary design contact for Greyhound based silicon debug work \n- Performed system-level scan debug analysis of any hardlock failures and developed the scan analysis infrastructure itself \n \n10/2005 - 8/2006 - Product Development Engineer 2 \n- Greyhound (Barcelona) Verification - Full-Chip Debug \n- Responsible for debugging assertions as well as stalls from the full-chip regression \n \n1/2001 - 10/2005 - Co-op, Product Development Engineer 1/2 \n- Systems Debug \n- Responsible for debug of a variety of issues across any system level component including OS, BIOS, cpu core, northbridge, southbridge, memory, and IO buses Skills Computer Architecture SoC Processors Debugging Microprocessors Verilog X86 Testing Power Management System Architecture Firmware RTL design Functional Verification ASIC Logic Design PCIe SystemVerilog See 2+ \u00a0 \u00a0 See less Skills  Computer Architecture SoC Processors Debugging Microprocessors Verilog X86 Testing Power Management System Architecture Firmware RTL design Functional Verification ASIC Logic Design PCIe SystemVerilog See 2+ \u00a0 \u00a0 See less Computer Architecture SoC Processors Debugging Microprocessors Verilog X86 Testing Power Management System Architecture Firmware RTL design Functional Verification ASIC Logic Design PCIe SystemVerilog See 2+ \u00a0 \u00a0 See less Computer Architecture SoC Processors Debugging Microprocessors Verilog X86 Testing Power Management System Architecture Firmware RTL design Functional Verification ASIC Logic Design PCIe SystemVerilog See 2+ \u00a0 \u00a0 See less Education National Technological University Masters,  Computer Engineering 2003  \u2013 2006 University of Illinois at Urbana-Champaign Bachelors,  Electrical Engineering 1998  \u2013 2002 National Technological University Masters,  Computer Engineering 2003  \u2013 2006 National Technological University Masters,  Computer Engineering 2003  \u2013 2006 National Technological University Masters,  Computer Engineering 2003  \u2013 2006 University of Illinois at Urbana-Champaign Bachelors,  Electrical Engineering 1998  \u2013 2002 University of Illinois at Urbana-Champaign Bachelors,  Electrical Engineering 1998  \u2013 2002 University of Illinois at Urbana-Champaign Bachelors,  Electrical Engineering 1998  \u2013 2002 ", "Summary I have industry experience at almost all levels of silicon design and test as well as a diverse academic background spanning electrical engineering, software development and project management. I've worked at the top semiconductor and EDA companies in the world, and conducted research in the field and in academia. I enjoy tackling challenging problems and collaborating with groups across various geographies. \n \nIn my current position, I leverage my extensive experience in architecture, design and test to provide custom IP solutions for chip developers worldwide. I provide guidance to customers to ensure they achieve an optimized silicon solution utilizing design IP. By partnering with customers spanning the mobile, industrial, automotive and enterprise segments, I\u2019m able to leverage the experience from a variety of fields to tailor a customer\u2019s solution to fit their needs, driving multi-million dollar revenue growth. Summary I have industry experience at almost all levels of silicon design and test as well as a diverse academic background spanning electrical engineering, software development and project management. I've worked at the top semiconductor and EDA companies in the world, and conducted research in the field and in academia. I enjoy tackling challenging problems and collaborating with groups across various geographies. \n \nIn my current position, I leverage my extensive experience in architecture, design and test to provide custom IP solutions for chip developers worldwide. I provide guidance to customers to ensure they achieve an optimized silicon solution utilizing design IP. By partnering with customers spanning the mobile, industrial, automotive and enterprise segments, I\u2019m able to leverage the experience from a variety of fields to tailor a customer\u2019s solution to fit their needs, driving multi-million dollar revenue growth. I have industry experience at almost all levels of silicon design and test as well as a diverse academic background spanning electrical engineering, software development and project management. I've worked at the top semiconductor and EDA companies in the world, and conducted research in the field and in academia. I enjoy tackling challenging problems and collaborating with groups across various geographies. \n \nIn my current position, I leverage my extensive experience in architecture, design and test to provide custom IP solutions for chip developers worldwide. I provide guidance to customers to ensure they achieve an optimized silicon solution utilizing design IP. By partnering with customers spanning the mobile, industrial, automotive and enterprise segments, I\u2019m able to leverage the experience from a variety of fields to tailor a customer\u2019s solution to fit their needs, driving multi-million dollar revenue growth. I have industry experience at almost all levels of silicon design and test as well as a diverse academic background spanning electrical engineering, software development and project management. I've worked at the top semiconductor and EDA companies in the world, and conducted research in the field and in academia. I enjoy tackling challenging problems and collaborating with groups across various geographies. \n \nIn my current position, I leverage my extensive experience in architecture, design and test to provide custom IP solutions for chip developers worldwide. I provide guidance to customers to ensure they achieve an optimized silicon solution utilizing design IP. By partnering with customers spanning the mobile, industrial, automotive and enterprise segments, I\u2019m able to leverage the experience from a variety of fields to tailor a customer\u2019s solution to fit their needs, driving multi-million dollar revenue growth. Experience Staff Applications Engineer Cadence Design Systems July 2015  \u2013 Present (2 months) IP Solutions Group in San Jose, CA - Directly increasing IP revenue every quarter by spearheading strategic initiatives across product lines  \n- Grew the IP team by 400% YTD, continuing to recruit top talent from across the nation \n- Designed, developed and delivered comprehensive worldwide training for all application engineers \n- Continuing to lead national IP sessions as a committee member of the DAC IP Technical Program Committee \n Principal Applications Engineer Cadence Design Systems October 2013  \u2013  June 2015  (1 year 9 months) IP Solutions Group in San Jose, CA - Architected ASICs and SoCs on leading edge process nodes, matching customers\u2019 requirements with Cadence IP \n- Served as an expert technical advisor on DRAM, USB and MIPI protocols, and developed novel solutions for today\u2019s chips \n- Drove IP awareness and adoption across the nation as a committee member of the inaugural DAC IP Technical Program Committee Senior Applications Engineer and Technical Sales Leader Cadence Design Systems October 2012  \u2013  October 2013  (1 year 1 month) IP Solutions Group in San Jose, CA - Work with customers in the field to design and implement custom IP solutions for industry leading ASICs and SOCs \n- Architect state-of-the-art memory controllers and PHYs to drive high performance, low power and enterprise systems \n- Create tailored solutions for customers\u2019 sector specific needs (mobile, industrial, automotive, enterprise, etc.) \n- Collaborate with engineering teams nationwide to solve challenges unique to advanced architectures and process nodes \n- Partner with the sales team to aggressively drive IP revenue growth throughout North America Hardware Engineer Intel Corporation September 2010  \u2013  September 2012  (2 years 1 month) Mobile Wireless Group in Santa Clara, CA - Led architecture, design, validation, and post-Si efforts with all stakeholders (Intel, Infineon, Synopsys, Mentor, Cadence) \n- Coded, analyzed, and debugged process-independent C++ models for virtualized hardware \n- Defined Bluetooth DC schemes, as well as the MAC, PHY, modem, filter and USB architecture \n- Defined chip-level power usage, area, and memory architecture models to drive customer buy-in RTL Design Engineer Intel Corporation May 2010  \u2013  August 2010  (4 months) Mobile Wireless Group in Santa Clara, CA - Led RTL design, integration and verification of IC-USB IP for HD-SIM card and SIM card IP  \n- Analyzed power/cost tradeoff of a wireless chip to apportion it between 45, 65, and 90nm fabrication \n- Designed RTL to comply with multiple communication standards Software Engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) Performance Benchmarking and Competitive Analysis Group in Santa Clara, CA - Collaborated with marketing to target new Intel products towards previously unreachable market segments \n- Generated and analyzed the performance data from 50+ laptop and desktop systems, all custom built by myself \n- Partnered with the automation team to resolve multiple software bugs, pilot new features, and root-cause new issues Project Analyst Intel Corporation September 2009  \u2013  December 2009  (4 months) Corporate Program Office in Folsom, CA - Developed a centralized access portal for the Medfield Platform \n- Created and implemented a taxonomy for the backend document repository \n- Consulted for UMG architects, planners and designers engineers Graduate Teaching Assistant University of Minnesota September 2007  \u2013  May 2009  (1 year 9 months) - Lab instructor for digital design courses and advanced microprocessor systems courses \n- Created exams, graded lab work, and coordinated with the professor to ensure close tracking of lab and lecture Graduate Intern Technical Intel May 2008  \u2013  August 2008  (4 months) - Recoded Itanium RTL, making 96% of blocks synthesizable and reducing cache usage by 95% \n- Lowered the required number of FPGAs, translating to a potential $610,000 savings \n- Collaborated with multiple teams within and outside of Intel to achieve these goals Test Engineer Intern IBM May 2007  \u2013  August 2007  (4 months) - Used SAS and Dataview to analyze microprocessor test results and discern commonalities \n- Used a CTEWin API, Visual Basic, and an Operational Database to implement adaptive testing methodologies in order to reduce test time and increase yield learning Staff Applications Engineer Cadence Design Systems July 2015  \u2013 Present (2 months) IP Solutions Group in San Jose, CA - Directly increasing IP revenue every quarter by spearheading strategic initiatives across product lines  \n- Grew the IP team by 400% YTD, continuing to recruit top talent from across the nation \n- Designed, developed and delivered comprehensive worldwide training for all application engineers \n- Continuing to lead national IP sessions as a committee member of the DAC IP Technical Program Committee \n Staff Applications Engineer Cadence Design Systems July 2015  \u2013 Present (2 months) IP Solutions Group in San Jose, CA - Directly increasing IP revenue every quarter by spearheading strategic initiatives across product lines  \n- Grew the IP team by 400% YTD, continuing to recruit top talent from across the nation \n- Designed, developed and delivered comprehensive worldwide training for all application engineers \n- Continuing to lead national IP sessions as a committee member of the DAC IP Technical Program Committee \n Principal Applications Engineer Cadence Design Systems October 2013  \u2013  June 2015  (1 year 9 months) IP Solutions Group in San Jose, CA - Architected ASICs and SoCs on leading edge process nodes, matching customers\u2019 requirements with Cadence IP \n- Served as an expert technical advisor on DRAM, USB and MIPI protocols, and developed novel solutions for today\u2019s chips \n- Drove IP awareness and adoption across the nation as a committee member of the inaugural DAC IP Technical Program Committee Principal Applications Engineer Cadence Design Systems October 2013  \u2013  June 2015  (1 year 9 months) IP Solutions Group in San Jose, CA - Architected ASICs and SoCs on leading edge process nodes, matching customers\u2019 requirements with Cadence IP \n- Served as an expert technical advisor on DRAM, USB and MIPI protocols, and developed novel solutions for today\u2019s chips \n- Drove IP awareness and adoption across the nation as a committee member of the inaugural DAC IP Technical Program Committee Senior Applications Engineer and Technical Sales Leader Cadence Design Systems October 2012  \u2013  October 2013  (1 year 1 month) IP Solutions Group in San Jose, CA - Work with customers in the field to design and implement custom IP solutions for industry leading ASICs and SOCs \n- Architect state-of-the-art memory controllers and PHYs to drive high performance, low power and enterprise systems \n- Create tailored solutions for customers\u2019 sector specific needs (mobile, industrial, automotive, enterprise, etc.) \n- Collaborate with engineering teams nationwide to solve challenges unique to advanced architectures and process nodes \n- Partner with the sales team to aggressively drive IP revenue growth throughout North America Senior Applications Engineer and Technical Sales Leader Cadence Design Systems October 2012  \u2013  October 2013  (1 year 1 month) IP Solutions Group in San Jose, CA - Work with customers in the field to design and implement custom IP solutions for industry leading ASICs and SOCs \n- Architect state-of-the-art memory controllers and PHYs to drive high performance, low power and enterprise systems \n- Create tailored solutions for customers\u2019 sector specific needs (mobile, industrial, automotive, enterprise, etc.) \n- Collaborate with engineering teams nationwide to solve challenges unique to advanced architectures and process nodes \n- Partner with the sales team to aggressively drive IP revenue growth throughout North America Hardware Engineer Intel Corporation September 2010  \u2013  September 2012  (2 years 1 month) Mobile Wireless Group in Santa Clara, CA - Led architecture, design, validation, and post-Si efforts with all stakeholders (Intel, Infineon, Synopsys, Mentor, Cadence) \n- Coded, analyzed, and debugged process-independent C++ models for virtualized hardware \n- Defined Bluetooth DC schemes, as well as the MAC, PHY, modem, filter and USB architecture \n- Defined chip-level power usage, area, and memory architecture models to drive customer buy-in Hardware Engineer Intel Corporation September 2010  \u2013  September 2012  (2 years 1 month) Mobile Wireless Group in Santa Clara, CA - Led architecture, design, validation, and post-Si efforts with all stakeholders (Intel, Infineon, Synopsys, Mentor, Cadence) \n- Coded, analyzed, and debugged process-independent C++ models for virtualized hardware \n- Defined Bluetooth DC schemes, as well as the MAC, PHY, modem, filter and USB architecture \n- Defined chip-level power usage, area, and memory architecture models to drive customer buy-in RTL Design Engineer Intel Corporation May 2010  \u2013  August 2010  (4 months) Mobile Wireless Group in Santa Clara, CA - Led RTL design, integration and verification of IC-USB IP for HD-SIM card and SIM card IP  \n- Analyzed power/cost tradeoff of a wireless chip to apportion it between 45, 65, and 90nm fabrication \n- Designed RTL to comply with multiple communication standards RTL Design Engineer Intel Corporation May 2010  \u2013  August 2010  (4 months) Mobile Wireless Group in Santa Clara, CA - Led RTL design, integration and verification of IC-USB IP for HD-SIM card and SIM card IP  \n- Analyzed power/cost tradeoff of a wireless chip to apportion it between 45, 65, and 90nm fabrication \n- Designed RTL to comply with multiple communication standards Software Engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) Performance Benchmarking and Competitive Analysis Group in Santa Clara, CA - Collaborated with marketing to target new Intel products towards previously unreachable market segments \n- Generated and analyzed the performance data from 50+ laptop and desktop systems, all custom built by myself \n- Partnered with the automation team to resolve multiple software bugs, pilot new features, and root-cause new issues Software Engineer Intel Corporation January 2010  \u2013  April 2010  (4 months) Performance Benchmarking and Competitive Analysis Group in Santa Clara, CA - Collaborated with marketing to target new Intel products towards previously unreachable market segments \n- Generated and analyzed the performance data from 50+ laptop and desktop systems, all custom built by myself \n- Partnered with the automation team to resolve multiple software bugs, pilot new features, and root-cause new issues Project Analyst Intel Corporation September 2009  \u2013  December 2009  (4 months) Corporate Program Office in Folsom, CA - Developed a centralized access portal for the Medfield Platform \n- Created and implemented a taxonomy for the backend document repository \n- Consulted for UMG architects, planners and designers engineers Project Analyst Intel Corporation September 2009  \u2013  December 2009  (4 months) Corporate Program Office in Folsom, CA - Developed a centralized access portal for the Medfield Platform \n- Created and implemented a taxonomy for the backend document repository \n- Consulted for UMG architects, planners and designers engineers Graduate Teaching Assistant University of Minnesota September 2007  \u2013  May 2009  (1 year 9 months) - Lab instructor for digital design courses and advanced microprocessor systems courses \n- Created exams, graded lab work, and coordinated with the professor to ensure close tracking of lab and lecture Graduate Teaching Assistant University of Minnesota September 2007  \u2013  May 2009  (1 year 9 months) - Lab instructor for digital design courses and advanced microprocessor systems courses \n- Created exams, graded lab work, and coordinated with the professor to ensure close tracking of lab and lecture Graduate Intern Technical Intel May 2008  \u2013  August 2008  (4 months) - Recoded Itanium RTL, making 96% of blocks synthesizable and reducing cache usage by 95% \n- Lowered the required number of FPGAs, translating to a potential $610,000 savings \n- Collaborated with multiple teams within and outside of Intel to achieve these goals Graduate Intern Technical Intel May 2008  \u2013  August 2008  (4 months) - Recoded Itanium RTL, making 96% of blocks synthesizable and reducing cache usage by 95% \n- Lowered the required number of FPGAs, translating to a potential $610,000 savings \n- Collaborated with multiple teams within and outside of Intel to achieve these goals Test Engineer Intern IBM May 2007  \u2013  August 2007  (4 months) - Used SAS and Dataview to analyze microprocessor test results and discern commonalities \n- Used a CTEWin API, Visual Basic, and an Operational Database to implement adaptive testing methodologies in order to reduce test time and increase yield learning Test Engineer Intern IBM May 2007  \u2013  August 2007  (4 months) - Used SAS and Dataview to analyze microprocessor test results and discern commonalities \n- Used a CTEWin API, Visual Basic, and an Operational Database to implement adaptive testing methodologies in order to reduce test time and increase yield learning Skills Verilog Computer Architecture C++ FPGA VHDL Bluetooth USB Hardware Architecture Microprocessors Java C Cadence Virtuoso Virtualization x86 Assembly IA32 Lisp VBA Perl SPICE Mathematica Matlab Xilinx ISE DataView SAS ModelSim AIX Linux Mac OS Unix Solaris Windows Microsoft Office Photoshop Lotus Smartsuite Microsoft Office... DDR DDR2 DDR3 DRAM LPDDR DDR4 LPDDR2 LPDDR3 LPDDR4 MIPI HBM HMC See 32+ \u00a0 \u00a0 See less Skills  Verilog Computer Architecture C++ FPGA VHDL Bluetooth USB Hardware Architecture Microprocessors Java C Cadence Virtuoso Virtualization x86 Assembly IA32 Lisp VBA Perl SPICE Mathematica Matlab Xilinx ISE DataView SAS ModelSim AIX Linux Mac OS Unix Solaris Windows Microsoft Office Photoshop Lotus Smartsuite Microsoft Office... DDR DDR2 DDR3 DRAM LPDDR DDR4 LPDDR2 LPDDR3 LPDDR4 MIPI HBM HMC See 32+ \u00a0 \u00a0 See less Verilog Computer Architecture C++ FPGA VHDL Bluetooth USB Hardware Architecture Microprocessors Java C Cadence Virtuoso Virtualization x86 Assembly IA32 Lisp VBA Perl SPICE Mathematica Matlab Xilinx ISE DataView SAS ModelSim AIX Linux Mac OS Unix Solaris Windows Microsoft Office Photoshop Lotus Smartsuite Microsoft Office... DDR DDR2 DDR3 DRAM LPDDR DDR4 LPDDR2 LPDDR3 LPDDR4 MIPI HBM HMC See 32+ \u00a0 \u00a0 See less Verilog Computer Architecture C++ FPGA VHDL Bluetooth USB Hardware Architecture Microprocessors Java C Cadence Virtuoso Virtualization x86 Assembly IA32 Lisp VBA Perl SPICE Mathematica Matlab Xilinx ISE DataView SAS ModelSim AIX Linux Mac OS Unix Solaris Windows Microsoft Office Photoshop Lotus Smartsuite Microsoft Office... DDR DDR2 DDR3 DRAM LPDDR DDR4 LPDDR2 LPDDR3 LPDDR4 MIPI HBM HMC See 32+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Master of Science,  Electrical Engineering 2007  \u2013 2009 Selected Coursework: \n \nVLSI Design \nSemiconductor Physics Theory \nProject Management \nAdvanced Computer Architecture \nAnalog Design University of Minnesota-Twin Cities Bachelor of Science,  Electrical Engineering 2004  \u2013 2007 Selected Coursework: \n \nSemiconductor Devices \nMicroelectronic Fabrication \nDigital Signal Processing \nAdvanced Digital Design \nAdvanced Analog Design University of Minnesota-Twin Cities Bachelor of Science,  Computer Engineering 2004  \u2013 2007 Selected Coursework: \n \nObject Oriented Design \nOperating Systems \nMachine Architecture and Organization University of Minnesota-Twin Cities Bachelor of Science,  Mathematics 2004  \u2013 2007 Selected Coursework: \n \nAbstract Algebra \nGroup Theory \nFunctional Analysis \nComplex Analysis \nProbability and Statistics University of Minnesota-Twin Cities Master of Science,  Electrical Engineering 2007  \u2013 2009 Selected Coursework: \n \nVLSI Design \nSemiconductor Physics Theory \nProject Management \nAdvanced Computer Architecture \nAnalog Design University of Minnesota-Twin Cities Master of Science,  Electrical Engineering 2007  \u2013 2009 Selected Coursework: \n \nVLSI Design \nSemiconductor Physics Theory \nProject Management \nAdvanced Computer Architecture \nAnalog Design University of Minnesota-Twin Cities Master of Science,  Electrical Engineering 2007  \u2013 2009 Selected Coursework: \n \nVLSI Design \nSemiconductor Physics Theory \nProject Management \nAdvanced Computer Architecture \nAnalog Design University of Minnesota-Twin Cities Bachelor of Science,  Electrical Engineering 2004  \u2013 2007 Selected Coursework: \n \nSemiconductor Devices \nMicroelectronic Fabrication \nDigital Signal Processing \nAdvanced Digital Design \nAdvanced Analog Design University of Minnesota-Twin Cities Bachelor of Science,  Electrical Engineering 2004  \u2013 2007 Selected Coursework: \n \nSemiconductor Devices \nMicroelectronic Fabrication \nDigital Signal Processing \nAdvanced Digital Design \nAdvanced Analog Design University of Minnesota-Twin Cities Bachelor of Science,  Electrical Engineering 2004  \u2013 2007 Selected Coursework: \n \nSemiconductor Devices \nMicroelectronic Fabrication \nDigital Signal Processing \nAdvanced Digital Design \nAdvanced Analog Design University of Minnesota-Twin Cities Bachelor of Science,  Computer Engineering 2004  \u2013 2007 Selected Coursework: \n \nObject Oriented Design \nOperating Systems \nMachine Architecture and Organization University of Minnesota-Twin Cities Bachelor of Science,  Computer Engineering 2004  \u2013 2007 Selected Coursework: \n \nObject Oriented Design \nOperating Systems \nMachine Architecture and Organization University of Minnesota-Twin Cities Bachelor of Science,  Computer Engineering 2004  \u2013 2007 Selected Coursework: \n \nObject Oriented Design \nOperating Systems \nMachine Architecture and Organization University of Minnesota-Twin Cities Bachelor of Science,  Mathematics 2004  \u2013 2007 Selected Coursework: \n \nAbstract Algebra \nGroup Theory \nFunctional Analysis \nComplex Analysis \nProbability and Statistics University of Minnesota-Twin Cities Bachelor of Science,  Mathematics 2004  \u2013 2007 Selected Coursework: \n \nAbstract Algebra \nGroup Theory \nFunctional Analysis \nComplex Analysis \nProbability and Statistics University of Minnesota-Twin Cities Bachelor of Science,  Mathematics 2004  \u2013 2007 Selected Coursework: \n \nAbstract Algebra \nGroup Theory \nFunctional Analysis \nComplex Analysis \nProbability and Statistics ", "Experience RTL Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) Integration Team Leader IDF November 2009  \u2013  July 2010  (9 months) Hardware Engineer IDF November 2007  \u2013  October 2009  (2 years) * RT Embedded Systems \n* FPGA logic design System engineer / Physicist IDF November 2004  \u2013  October 2007  (3 years) RTL Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) RTL Design Engineer Intel Corporation May 2012  \u2013 Present (3 years 4 months) Integration Team Leader IDF November 2009  \u2013  July 2010  (9 months) Integration Team Leader IDF November 2009  \u2013  July 2010  (9 months) Hardware Engineer IDF November 2007  \u2013  October 2009  (2 years) * RT Embedded Systems \n* FPGA logic design Hardware Engineer IDF November 2007  \u2013  October 2009  (2 years) * RT Embedded Systems \n* FPGA logic design System engineer / Physicist IDF November 2004  \u2013  October 2007  (3 years) System engineer / Physicist IDF November 2004  \u2013  October 2007  (3 years) Skills FPGA Verilog Debugging C Embedded Systems Matlab Hardware C++ ModelSim Assembly RTL design Digital Design Orcad Hardware Design Simulation Logic Design Electrical Engineering Xilinx Firmware R&D Electronics Programming Hardware Architecture Signal Processing See 9+ \u00a0 \u00a0 See less Skills  FPGA Verilog Debugging C Embedded Systems Matlab Hardware C++ ModelSim Assembly RTL design Digital Design Orcad Hardware Design Simulation Logic Design Electrical Engineering Xilinx Firmware R&D Electronics Programming Hardware Architecture Signal Processing See 9+ \u00a0 \u00a0 See less FPGA Verilog Debugging C Embedded Systems Matlab Hardware C++ ModelSim Assembly RTL design Digital Design Orcad Hardware Design Simulation Logic Design Electrical Engineering Xilinx Firmware R&D Electronics Programming Hardware Architecture Signal Processing See 9+ \u00a0 \u00a0 See less FPGA Verilog Debugging C Embedded Systems Matlab Hardware C++ ModelSim Assembly RTL design Digital Design Orcad Hardware Design Simulation Logic Design Electrical Engineering Xilinx Firmware R&D Electronics Programming Hardware Architecture Signal Processing See 9+ \u00a0 \u00a0 See less Education Tel Aviv University M.Sc.,  Electrical engineering 2007  \u2013 2011 With honors \n \nOren Y. Sagiv ; Dror Arbel ; Yinon Katz ; Yossi Grotas and Avishay Eyal \n\" Dynamical strain sensing via discrete reflectors interrogated by optical frequency domain reflectometry \", Proc. SPIE 8421, OFS2012 22nd International Conference on Optical Fiber Sensors, 84218L (October 4, 2012); doi:10.1117/12.975184; http://dx.doi.org/10.1117/12.975184  \n. The Hebrew University B.Sc.,  Physics and Mathematics 2001  \u2013 2004 Activities and Societies:\u00a0 Talpiot Tel Aviv University M.Sc.,  Electrical engineering 2007  \u2013 2011 With honors \n \nOren Y. Sagiv ; Dror Arbel ; Yinon Katz ; Yossi Grotas and Avishay Eyal \n\" Dynamical strain sensing via discrete reflectors interrogated by optical frequency domain reflectometry \", Proc. SPIE 8421, OFS2012 22nd International Conference on Optical Fiber Sensors, 84218L (October 4, 2012); doi:10.1117/12.975184; http://dx.doi.org/10.1117/12.975184  \n. Tel Aviv University M.Sc.,  Electrical engineering 2007  \u2013 2011 With honors \n \nOren Y. Sagiv ; Dror Arbel ; Yinon Katz ; Yossi Grotas and Avishay Eyal \n\" Dynamical strain sensing via discrete reflectors interrogated by optical frequency domain reflectometry \", Proc. SPIE 8421, OFS2012 22nd International Conference on Optical Fiber Sensors, 84218L (October 4, 2012); doi:10.1117/12.975184; http://dx.doi.org/10.1117/12.975184  \n. Tel Aviv University M.Sc.,  Electrical engineering 2007  \u2013 2011 With honors \n \nOren Y. Sagiv ; Dror Arbel ; Yinon Katz ; Yossi Grotas and Avishay Eyal \n\" Dynamical strain sensing via discrete reflectors interrogated by optical frequency domain reflectometry \", Proc. SPIE 8421, OFS2012 22nd International Conference on Optical Fiber Sensors, 84218L (October 4, 2012); doi:10.1117/12.975184; http://dx.doi.org/10.1117/12.975184  \n. The Hebrew University B.Sc.,  Physics and Mathematics 2001  \u2013 2004 Activities and Societies:\u00a0 Talpiot The Hebrew University B.Sc.,  Physics and Mathematics 2001  \u2013 2004 Activities and Societies:\u00a0 Talpiot The Hebrew University B.Sc.,  Physics and Mathematics 2001  \u2013 2004 Activities and Societies:\u00a0 Talpiot ", "Summary RTL hardware design engineer with a strong background in SoC design for reuse and power management. \n \nSpecialties: VLSI ASIC Design Summary RTL hardware design engineer with a strong background in SoC design for reuse and power management. \n \nSpecialties: VLSI ASIC Design RTL hardware design engineer with a strong background in SoC design for reuse and power management. \n \nSpecialties: VLSI ASIC Design RTL hardware design engineer with a strong background in SoC design for reuse and power management. \n \nSpecialties: VLSI ASIC Design Experience IC Design Engineer Avago Technologies December 2014  \u2013 Present (9 months) Colorado Springs, Colorado System Verilog based RTL design for the I/O accelerator portion of a RAID on Chip design. I work closely with verification, firmware, emulation, and architecture to define and implement the micro-architectural specification on all next generations ROCs as well as supporting all previous generations. RTL Design Engineer Intel Corporation September 2013  \u2013  December 2014  (1 year 4 months) Austin, Texas Area System Verilog RTL design of the power management unit for Intel's low power SoCs. I worked closely with firmware designers, validation engineers, and SoC customers to design world class power management systems for next generation Intel products. Component Design Engineer Intel August 2010  \u2013  August 2013  (3 years 1 month) System Verilog based micro-architecture specification and design for the portion of an ASIC responsible for the power up sequencing, clock gating, and power gating of the phy layer of a high speed serial I/O controller. Worked closely with analog circuit designers to design, integrate and debug behavioral models within the RTL simulation environment. Worked with the validation team to prepare and execute unit level and system level test plans. Graduate Teaching Assistant University of Massachusetts Amherst September 2008  \u2013  May 2010  (1 year 9 months) United States Worked as a graduate teaching assistant in both Introduction to Digital Logic and Hardware Organization and Design holding weekly office hours to guide undergraduate students as well as grading homework and exams. IC Design Engineer Avago Technologies December 2014  \u2013 Present (9 months) Colorado Springs, Colorado System Verilog based RTL design for the I/O accelerator portion of a RAID on Chip design. I work closely with verification, firmware, emulation, and architecture to define and implement the micro-architectural specification on all next generations ROCs as well as supporting all previous generations. IC Design Engineer Avago Technologies December 2014  \u2013 Present (9 months) Colorado Springs, Colorado System Verilog based RTL design for the I/O accelerator portion of a RAID on Chip design. I work closely with verification, firmware, emulation, and architecture to define and implement the micro-architectural specification on all next generations ROCs as well as supporting all previous generations. RTL Design Engineer Intel Corporation September 2013  \u2013  December 2014  (1 year 4 months) Austin, Texas Area System Verilog RTL design of the power management unit for Intel's low power SoCs. I worked closely with firmware designers, validation engineers, and SoC customers to design world class power management systems for next generation Intel products. RTL Design Engineer Intel Corporation September 2013  \u2013  December 2014  (1 year 4 months) Austin, Texas Area System Verilog RTL design of the power management unit for Intel's low power SoCs. I worked closely with firmware designers, validation engineers, and SoC customers to design world class power management systems for next generation Intel products. Component Design Engineer Intel August 2010  \u2013  August 2013  (3 years 1 month) System Verilog based micro-architecture specification and design for the portion of an ASIC responsible for the power up sequencing, clock gating, and power gating of the phy layer of a high speed serial I/O controller. Worked closely with analog circuit designers to design, integrate and debug behavioral models within the RTL simulation environment. Worked with the validation team to prepare and execute unit level and system level test plans. Component Design Engineer Intel August 2010  \u2013  August 2013  (3 years 1 month) System Verilog based micro-architecture specification and design for the portion of an ASIC responsible for the power up sequencing, clock gating, and power gating of the phy layer of a high speed serial I/O controller. Worked closely with analog circuit designers to design, integrate and debug behavioral models within the RTL simulation environment. Worked with the validation team to prepare and execute unit level and system level test plans. Graduate Teaching Assistant University of Massachusetts Amherst September 2008  \u2013  May 2010  (1 year 9 months) United States Worked as a graduate teaching assistant in both Introduction to Digital Logic and Hardware Organization and Design holding weekly office hours to guide undergraduate students as well as grading homework and exams. Graduate Teaching Assistant University of Massachusetts Amherst September 2008  \u2013  May 2010  (1 year 9 months) United States Worked as a graduate teaching assistant in both Introduction to Digital Logic and Hardware Organization and Design holding weekly office hours to guide undergraduate students as well as grading homework and exams. Skills ASIC Verilog Debugging Computer Architecture Embedded Systems FPGA Simulations Perl System Verilog RTL design RTL coding SystemVerilog Microarchitecture SoC Hardware Architecture RTL Design See 1+ \u00a0 \u00a0 See less Skills  ASIC Verilog Debugging Computer Architecture Embedded Systems FPGA Simulations Perl System Verilog RTL design RTL coding SystemVerilog Microarchitecture SoC Hardware Architecture RTL Design See 1+ \u00a0 \u00a0 See less ASIC Verilog Debugging Computer Architecture Embedded Systems FPGA Simulations Perl System Verilog RTL design RTL coding SystemVerilog Microarchitecture SoC Hardware Architecture RTL Design See 1+ \u00a0 \u00a0 See less ASIC Verilog Debugging Computer Architecture Embedded Systems FPGA Simulations Perl System Verilog RTL design RTL coding SystemVerilog Microarchitecture SoC Hardware Architecture RTL Design See 1+ \u00a0 \u00a0 See less Education University of Massachusetts, Amherst M.S.E.C.E.,  Computer Engineering - VLSI , 3.9/4.0 2008  \u2013 2010 Graduate research in VLSI. Specifically related to advanced RFID chip design. University of Massachusetts, Amherst B.S.,  Electrical Engineering 2003  \u2013 2008 University of Massachusetts, Amherst M.S.E.C.E.,  Computer Engineering - VLSI , 3.9/4.0 2008  \u2013 2010 Graduate research in VLSI. Specifically related to advanced RFID chip design. University of Massachusetts, Amherst M.S.E.C.E.,  Computer Engineering - VLSI , 3.9/4.0 2008  \u2013 2010 Graduate research in VLSI. Specifically related to advanced RFID chip design. University of Massachusetts, Amherst M.S.E.C.E.,  Computer Engineering - VLSI , 3.9/4.0 2008  \u2013 2010 Graduate research in VLSI. Specifically related to advanced RFID chip design. University of Massachusetts, Amherst B.S.,  Electrical Engineering 2003  \u2013 2008 University of Massachusetts, Amherst B.S.,  Electrical Engineering 2003  \u2013 2008 University of Massachusetts, Amherst B.S.,  Electrical Engineering 2003  \u2013 2008 ", "Summary -Master of Engineering in Electrical and Computer Engineering - University of Wisconsin. \nComputer Architeture Summary -Master of Engineering in Electrical and Computer Engineering - University of Wisconsin. \nComputer Architeture -Master of Engineering in Electrical and Computer Engineering - University of Wisconsin. \nComputer Architeture -Master of Engineering in Electrical and Computer Engineering - University of Wisconsin. \nComputer Architeture Experience RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara SoC Design Verification Engineer Intel Corporation October 2011  \u2013  March 2014  (2 years 6 months) Folsom Pre-silicon Design Verification \n- Unit/Cluster level test environments and test development \n- Full-Chip/Higher level environment EDI Interface Analyst Epic September 2010  \u2013  August 2011  (1 year) Graduate Teaching Assistant University of Wisconsin-Madison January 2009  \u2013  May 2010  (1 year 5 months) TA for ECE/CS 252 and ECE 352. RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara RTL Design Engineer Intel Corporation July 2015  \u2013 Present (2 months) Santa Clara SoC Design Verification Engineer Intel Corporation October 2011  \u2013  March 2014  (2 years 6 months) Folsom Pre-silicon Design Verification \n- Unit/Cluster level test environments and test development \n- Full-Chip/Higher level environment SoC Design Verification Engineer Intel Corporation October 2011  \u2013  March 2014  (2 years 6 months) Folsom Pre-silicon Design Verification \n- Unit/Cluster level test environments and test development \n- Full-Chip/Higher level environment EDI Interface Analyst Epic September 2010  \u2013  August 2011  (1 year) EDI Interface Analyst Epic September 2010  \u2013  August 2011  (1 year) Graduate Teaching Assistant University of Wisconsin-Madison January 2009  \u2013  May 2010  (1 year 5 months) TA for ECE/CS 252 and ECE 352. Graduate Teaching Assistant University of Wisconsin-Madison January 2009  \u2013  May 2010  (1 year 5 months) TA for ECE/CS 252 and ECE 352. Skills Computer Architecture Verilog UVM/OVM System Verilog Perl scripting C/C++ DDR/LPDDR3 ModelSim Functional Verification Perl Simulations Java Skills  Computer Architecture Verilog UVM/OVM System Verilog Perl scripting C/C++ DDR/LPDDR3 ModelSim Functional Verification Perl Simulations Java Computer Architecture Verilog UVM/OVM System Verilog Perl scripting C/C++ DDR/LPDDR3 ModelSim Functional Verification Perl Simulations Java Computer Architecture Verilog UVM/OVM System Verilog Perl scripting C/C++ DDR/LPDDR3 ModelSim Functional Verification Perl Simulations Java Education University of Wisconsin-Madison Masters,  Electrical and Computer Engineering 2008  \u2013 2010 Computer Architecture. Jawaharlal Nehru Technological University B. Tech,  Electrical and Electronics Engg 2004  \u2013 2008 University of Wisconsin-Madison Masters,  Electrical and Computer Engineering 2008  \u2013 2010 Computer Architecture. University of Wisconsin-Madison Masters,  Electrical and Computer Engineering 2008  \u2013 2010 Computer Architecture. University of Wisconsin-Madison Masters,  Electrical and Computer Engineering 2008  \u2013 2010 Computer Architecture. Jawaharlal Nehru Technological University B. Tech,  Electrical and Electronics Engg 2004  \u2013 2008 Jawaharlal Nehru Technological University B. Tech,  Electrical and Electronics Engg 2004  \u2013 2008 Jawaharlal Nehru Technological University B. Tech,  Electrical and Electronics Engg 2004  \u2013 2008 ", "Experience IP Logic Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Component Design Engineer Intel Corporation February 2006  \u2013  November 2012  (6 years 10 months) IP Logic Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) IP Logic Design Engineer Intel Corporation November 2012  \u2013 Present (2 years 10 months) Component Design Engineer Intel Corporation February 2006  \u2013  November 2012  (6 years 10 months) Component Design Engineer Intel Corporation February 2006  \u2013  November 2012  (6 years 10 months) Skills ASIC RTL SoC Verilog Static Timing Analysis GPU Validation Formal Verification Perl SystemVerilog Skills  ASIC RTL SoC Verilog Static Timing Analysis GPU Validation Formal Verification Perl SystemVerilog ASIC RTL SoC Verilog Static Timing Analysis GPU Validation Formal Verification Perl SystemVerilog ASIC RTL SoC Verilog Static Timing Analysis GPU Validation Formal Verification Perl SystemVerilog Education UW-Madison MS 2003  \u2013 2005 University of Mumbai UW-Madison MS 2003  \u2013 2005 UW-Madison MS 2003  \u2013 2005 UW-Madison MS 2003  \u2013 2005 University of Mumbai University of Mumbai University of Mumbai ", "Experience Security Researcher Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area RTL Design Engineer Intel Corporation July 2012  \u2013  November 2013  (1 year 5 months) Phoenix, Arizona Area Ad Hoc Networking Systems Engineer General Dynamics C4 Systems January 2012  \u2013  July 2012  (7 months) Scottsdale, AZ ASIC Verification/Design Engineer General Dynamics C4 Systems April 2004  \u2013  December 2011  (7 years 9 months) VLSI Design Engineer Motorola SPS May 1998  \u2013  April 2004  (6 years) Security Researcher Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area Security Researcher Intel Corporation November 2013  \u2013 Present (1 year 10 months) Portland, Oregon Area RTL Design Engineer Intel Corporation July 2012  \u2013  November 2013  (1 year 5 months) Phoenix, Arizona Area RTL Design Engineer Intel Corporation July 2012  \u2013  November 2013  (1 year 5 months) Phoenix, Arizona Area Ad Hoc Networking Systems Engineer General Dynamics C4 Systems January 2012  \u2013  July 2012  (7 months) Scottsdale, AZ Ad Hoc Networking Systems Engineer General Dynamics C4 Systems January 2012  \u2013  July 2012  (7 months) Scottsdale, AZ ASIC Verification/Design Engineer General Dynamics C4 Systems April 2004  \u2013  December 2011  (7 years 9 months) ASIC Verification/Design Engineer General Dynamics C4 Systems April 2004  \u2013  December 2011  (7 years 9 months) VLSI Design Engineer Motorola SPS May 1998  \u2013  April 2004  (6 years) VLSI Design Engineer Motorola SPS May 1998  \u2013  April 2004  (6 years) Education Arizona State University Ph.D.,  Computer Science 2006  \u2013 2013 University of Waterloo MASc,  Electrical and Computer Engineering 2001  \u2013 2003 Arizona State University B.S.E.,  Electrical Engineering 1996  \u2013 2000 Arizona State University Ph.D.,  Computer Science 2006  \u2013 2013 Arizona State University Ph.D.,  Computer Science 2006  \u2013 2013 Arizona State University Ph.D.,  Computer Science 2006  \u2013 2013 University of Waterloo MASc,  Electrical and Computer Engineering 2001  \u2013 2003 University of Waterloo MASc,  Electrical and Computer Engineering 2001  \u2013 2003 University of Waterloo MASc,  Electrical and Computer Engineering 2001  \u2013 2003 Arizona State University B.S.E.,  Electrical Engineering 1996  \u2013 2000 Arizona State University B.S.E.,  Electrical Engineering 1996  \u2013 2000 Arizona State University B.S.E.,  Electrical Engineering 1996  \u2013 2000 ", "Summary Electronics Engineering Highlights \n\u2022 Verilog & VHDL RTL design. \n\u2022 FPGA & ASIC design.  \n\u2022 Simulation, synthesis, map, place and route, implementation and debug. \n\u2022 Lead and management experience. \n\u2022 Verification and test plan development. \n\u2022 Subsystem architecture, planning & design documentation. \n\u2022 Gate level simulation, netlist debug, scripting, silicon debug. \n \nLeadership/Management Highlights: \n* Over 7 years experience in team leadership. \n* Managed a 14 person, cross-global applications engineering team. \n* Project scheduling, goal setting, budget management, and cross-functional communications, and performance reviews. Summary Electronics Engineering Highlights \n\u2022 Verilog & VHDL RTL design. \n\u2022 FPGA & ASIC design.  \n\u2022 Simulation, synthesis, map, place and route, implementation and debug. \n\u2022 Lead and management experience. \n\u2022 Verification and test plan development. \n\u2022 Subsystem architecture, planning & design documentation. \n\u2022 Gate level simulation, netlist debug, scripting, silicon debug. \n \nLeadership/Management Highlights: \n* Over 7 years experience in team leadership. \n* Managed a 14 person, cross-global applications engineering team. \n* Project scheduling, goal setting, budget management, and cross-functional communications, and performance reviews. Electronics Engineering Highlights \n\u2022 Verilog & VHDL RTL design. \n\u2022 FPGA & ASIC design.  \n\u2022 Simulation, synthesis, map, place and route, implementation and debug. \n\u2022 Lead and management experience. \n\u2022 Verification and test plan development. \n\u2022 Subsystem architecture, planning & design documentation. \n\u2022 Gate level simulation, netlist debug, scripting, silicon debug. \n \nLeadership/Management Highlights: \n* Over 7 years experience in team leadership. \n* Managed a 14 person, cross-global applications engineering team. \n* Project scheduling, goal setting, budget management, and cross-functional communications, and performance reviews. Electronics Engineering Highlights \n\u2022 Verilog & VHDL RTL design. \n\u2022 FPGA & ASIC design.  \n\u2022 Simulation, synthesis, map, place and route, implementation and debug. \n\u2022 Lead and management experience. \n\u2022 Verification and test plan development. \n\u2022 Subsystem architecture, planning & design documentation. \n\u2022 Gate level simulation, netlist debug, scripting, silicon debug. \n \nLeadership/Management Highlights: \n* Over 7 years experience in team leadership. \n* Managed a 14 person, cross-global applications engineering team. \n* Project scheduling, goal setting, budget management, and cross-functional communications, and performance reviews. Experience IP Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR -QuickPath Interconnect (QPI) Link Layer Design  \n-Verilog design, synthesis and simulation. FPGA Design Contractor Intel Corporation 2013  \u2013 Present (2 years) \u2022 Designed link layer for next generation, QuickPath Interconnect (QPI) in Verilog. QPI link layer provides reliable, point-to-point cache coherent transfer of data between processors. \n\u2022 Design included full-duplex, high speed header & data processing, retry control, generation & \nservicing, control packet parsing & generation, credit usage & tracking, header & data pipelining, & CRC checking & generation.  \n\u2022 Developed link layer architecture, implemented Verilog RTL design, & performed unit level simulation. \n\u2022 Ran system level simulation/verification & debug. \n\u2022 Revised an existing LRU design for improved system performance. Wrote Verilog RTL. Performed high speed synthesis, place & route, & static timing targeting Altera & Xilinx FPGAs. \n\u2022 Also implemented Signaltap embedded logic analyzer for existing FPGA design. Lead FPGA IP Design Engineer Lattice Semiconductor 2010  \u2013  2012  (2 years) Hillsboro, OR Design & Verification of Platform Management Control Chipsets \n\u2022 Designed & verified fault logging buffer intellectual property (IP). Design buffered ingress data frames for storage to non-volatile memory when board fault is detected. Featured pre-emptive storage architecture, WISHBONE slave interface, interrupt & timestamp. Configurable user opcodes, frame width & memory implementation. Wrote specs, designed & implemented Verilog & unit level tested. \n\u2022 Designed & verified full-duplex, self-synchronous, chip-to-chip serial interface. IP was configurable per frame size, memory size & type & data length widths. Featured CRC & ACK checking & error counting. Designed, implemented & verified Verilog, wrote design & verification specs, & validated in hardware. \n\u2022 Both IPs were delivered ahead of schedule with no bugs found during system level verification. \n\u2022 Intellectual property lead engineer. Responsibilities included approving technical specifications, usage models & software GUIs. Provided project reports, attended project summits & status meetings. FPGA Engineering Manager Lattice Semiconductor 2008  \u2013  2010  (2 years) \u2022 Managed low density & mixed signal applications group, with locations in Hillsboro, Bangalore, & Shanghai, reporting to Corporate Vice President. \n\u2022 Set annual goals & gave reviews for 14 employees (13 engineers & one manager). \n\u2022 Directed the delivery of marketing collateral for three new Lattice products. This includes scheduling & approving reference designs, tech notes, usage models, evaluation boards, & eval board demos. \n\u2022 Increased number of reference designs from 8 to over 50 within two years. \n\u2022 Directed customer evaluation board design, debug & production for 10 new evaluation boards. \n\u2022 Started Bangalore low density applications team. FPGA Applications Engineer Lattice Semiconductor 2006  \u2013  2008  (2 years) \u25cf Supported Tier 1 customer FPGA projects: Verilog & VHDL RTL design work, simulation support, \nreference designs, & lab debug. \n\u25cf Wrote usage models, tech notes, blogs & magazine articles. \n\u25cf Worked tech support & ran tech support metrics. \n\u25cf Created reference designs & FAQs. \n\u25cf Wrote & presented customer & FAE training material & webcasts. \n\u25cf Visited customer sites & attended trade conferences. ASIC Design Engineer Intel 2001  \u2013  2006  (5 years) Hillsboro, OR Front end validation for enterprise chipsets: \n\u2022 Performed post layout gate level simulation (GLS) effort for a dual core, Xeon north bridge chip with PCI-Express & FBD support. \n\u2022 Built GLS environments, regressed test suites, wrote Perl automation scripts & debugged tests. \n\u2022 Performed first silicon functional testing on an Agilent tester. \n \nFront end ASIC design/verification for telecom edge termination equipment: \n\u2022 Designed & documented an HDLC framer & generator for an OC3 stream from a SONET Framer/Mapper. \n\u2022 Led the verification environment effort for an HDLC/ATM datalink controller. Wrote test plan, built Specman environment & wrote tests. \n\u2022 Architected queueing layer flow control for cell/packet store & forward buffering. ASIC Designer Nortel Networks 2000  \u2013  2001  (1 year) Raleigh, NC Front end design and product definition for network processors and metro area network devices. \n\u2022\tLed a 4 person team in a feasibility assessment of producing a 10 Gbps WAN mode Ethernet to OC192 SONET bridge ASIC. \n\u2022\tDesigned a high performance, pipelined policer and statistics manager for a 40 Gbps IP network processor. \n\u2022\tDesigned a frame buffer pointer queueing system for a 10 Gbps IP network processor. \n\u2022\tTeam was acquired by Intel. ASIC Design Consultant Mentor Graphics 1996  \u2013  2000  (4 years) Raleigh, NC \u2022 Provided on-site design, test and implementation consulting for tier 1 customer engagements. \n\u2022 Assisted with sales calls, statements of work, & consulting estimates. \n\u2022 Designed (Verilog) the receive side of an ATM based set-top-box ASIC, connected to a fiber-to-the-curb broadband network. Also wrote test plan. \n\u2022 Implemented a cable modem board verification environment, resulting in full customer adoption. \n\u2022 Performed static timing for customers. \n\u2022 Converted LSSD PowerPC microprocessor VHDL design to a rising edge, flip flop implementation with gated clocks & muxed feedback. IP Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR -QuickPath Interconnect (QPI) Link Layer Design  \n-Verilog design, synthesis and simulation. IP Design Engineer Intel Corporation January 2015  \u2013 Present (8 months) Hillsboro, OR -QuickPath Interconnect (QPI) Link Layer Design  \n-Verilog design, synthesis and simulation. FPGA Design Contractor Intel Corporation 2013  \u2013 Present (2 years) \u2022 Designed link layer for next generation, QuickPath Interconnect (QPI) in Verilog. QPI link layer provides reliable, point-to-point cache coherent transfer of data between processors. \n\u2022 Design included full-duplex, high speed header & data processing, retry control, generation & \nservicing, control packet parsing & generation, credit usage & tracking, header & data pipelining, & CRC checking & generation.  \n\u2022 Developed link layer architecture, implemented Verilog RTL design, & performed unit level simulation. \n\u2022 Ran system level simulation/verification & debug. \n\u2022 Revised an existing LRU design for improved system performance. Wrote Verilog RTL. Performed high speed synthesis, place & route, & static timing targeting Altera & Xilinx FPGAs. \n\u2022 Also implemented Signaltap embedded logic analyzer for existing FPGA design. FPGA Design Contractor Intel Corporation 2013  \u2013 Present (2 years) \u2022 Designed link layer for next generation, QuickPath Interconnect (QPI) in Verilog. QPI link layer provides reliable, point-to-point cache coherent transfer of data between processors. \n\u2022 Design included full-duplex, high speed header & data processing, retry control, generation & \nservicing, control packet parsing & generation, credit usage & tracking, header & data pipelining, & CRC checking & generation.  \n\u2022 Developed link layer architecture, implemented Verilog RTL design, & performed unit level simulation. \n\u2022 Ran system level simulation/verification & debug. \n\u2022 Revised an existing LRU design for improved system performance. Wrote Verilog RTL. Performed high speed synthesis, place & route, & static timing targeting Altera & Xilinx FPGAs. \n\u2022 Also implemented Signaltap embedded logic analyzer for existing FPGA design. Lead FPGA IP Design Engineer Lattice Semiconductor 2010  \u2013  2012  (2 years) Hillsboro, OR Design & Verification of Platform Management Control Chipsets \n\u2022 Designed & verified fault logging buffer intellectual property (IP). Design buffered ingress data frames for storage to non-volatile memory when board fault is detected. Featured pre-emptive storage architecture, WISHBONE slave interface, interrupt & timestamp. Configurable user opcodes, frame width & memory implementation. Wrote specs, designed & implemented Verilog & unit level tested. \n\u2022 Designed & verified full-duplex, self-synchronous, chip-to-chip serial interface. IP was configurable per frame size, memory size & type & data length widths. Featured CRC & ACK checking & error counting. Designed, implemented & verified Verilog, wrote design & verification specs, & validated in hardware. \n\u2022 Both IPs were delivered ahead of schedule with no bugs found during system level verification. \n\u2022 Intellectual property lead engineer. Responsibilities included approving technical specifications, usage models & software GUIs. Provided project reports, attended project summits & status meetings. Lead FPGA IP Design Engineer Lattice Semiconductor 2010  \u2013  2012  (2 years) Hillsboro, OR Design & Verification of Platform Management Control Chipsets \n\u2022 Designed & verified fault logging buffer intellectual property (IP). Design buffered ingress data frames for storage to non-volatile memory when board fault is detected. Featured pre-emptive storage architecture, WISHBONE slave interface, interrupt & timestamp. Configurable user opcodes, frame width & memory implementation. Wrote specs, designed & implemented Verilog & unit level tested. \n\u2022 Designed & verified full-duplex, self-synchronous, chip-to-chip serial interface. IP was configurable per frame size, memory size & type & data length widths. Featured CRC & ACK checking & error counting. Designed, implemented & verified Verilog, wrote design & verification specs, & validated in hardware. \n\u2022 Both IPs were delivered ahead of schedule with no bugs found during system level verification. \n\u2022 Intellectual property lead engineer. Responsibilities included approving technical specifications, usage models & software GUIs. Provided project reports, attended project summits & status meetings. FPGA Engineering Manager Lattice Semiconductor 2008  \u2013  2010  (2 years) \u2022 Managed low density & mixed signal applications group, with locations in Hillsboro, Bangalore, & Shanghai, reporting to Corporate Vice President. \n\u2022 Set annual goals & gave reviews for 14 employees (13 engineers & one manager). \n\u2022 Directed the delivery of marketing collateral for three new Lattice products. This includes scheduling & approving reference designs, tech notes, usage models, evaluation boards, & eval board demos. \n\u2022 Increased number of reference designs from 8 to over 50 within two years. \n\u2022 Directed customer evaluation board design, debug & production for 10 new evaluation boards. \n\u2022 Started Bangalore low density applications team. FPGA Engineering Manager Lattice Semiconductor 2008  \u2013  2010  (2 years) \u2022 Managed low density & mixed signal applications group, with locations in Hillsboro, Bangalore, & Shanghai, reporting to Corporate Vice President. \n\u2022 Set annual goals & gave reviews for 14 employees (13 engineers & one manager). \n\u2022 Directed the delivery of marketing collateral for three new Lattice products. This includes scheduling & approving reference designs, tech notes, usage models, evaluation boards, & eval board demos. \n\u2022 Increased number of reference designs from 8 to over 50 within two years. \n\u2022 Directed customer evaluation board design, debug & production for 10 new evaluation boards. \n\u2022 Started Bangalore low density applications team. FPGA Applications Engineer Lattice Semiconductor 2006  \u2013  2008  (2 years) \u25cf Supported Tier 1 customer FPGA projects: Verilog & VHDL RTL design work, simulation support, \nreference designs, & lab debug. \n\u25cf Wrote usage models, tech notes, blogs & magazine articles. \n\u25cf Worked tech support & ran tech support metrics. \n\u25cf Created reference designs & FAQs. \n\u25cf Wrote & presented customer & FAE training material & webcasts. \n\u25cf Visited customer sites & attended trade conferences. FPGA Applications Engineer Lattice Semiconductor 2006  \u2013  2008  (2 years) \u25cf Supported Tier 1 customer FPGA projects: Verilog & VHDL RTL design work, simulation support, \nreference designs, & lab debug. \n\u25cf Wrote usage models, tech notes, blogs & magazine articles. \n\u25cf Worked tech support & ran tech support metrics. \n\u25cf Created reference designs & FAQs. \n\u25cf Wrote & presented customer & FAE training material & webcasts. \n\u25cf Visited customer sites & attended trade conferences. ASIC Design Engineer Intel 2001  \u2013  2006  (5 years) Hillsboro, OR Front end validation for enterprise chipsets: \n\u2022 Performed post layout gate level simulation (GLS) effort for a dual core, Xeon north bridge chip with PCI-Express & FBD support. \n\u2022 Built GLS environments, regressed test suites, wrote Perl automation scripts & debugged tests. \n\u2022 Performed first silicon functional testing on an Agilent tester. \n \nFront end ASIC design/verification for telecom edge termination equipment: \n\u2022 Designed & documented an HDLC framer & generator for an OC3 stream from a SONET Framer/Mapper. \n\u2022 Led the verification environment effort for an HDLC/ATM datalink controller. Wrote test plan, built Specman environment & wrote tests. \n\u2022 Architected queueing layer flow control for cell/packet store & forward buffering. ASIC Design Engineer Intel 2001  \u2013  2006  (5 years) Hillsboro, OR Front end validation for enterprise chipsets: \n\u2022 Performed post layout gate level simulation (GLS) effort for a dual core, Xeon north bridge chip with PCI-Express & FBD support. \n\u2022 Built GLS environments, regressed test suites, wrote Perl automation scripts & debugged tests. \n\u2022 Performed first silicon functional testing on an Agilent tester. \n \nFront end ASIC design/verification for telecom edge termination equipment: \n\u2022 Designed & documented an HDLC framer & generator for an OC3 stream from a SONET Framer/Mapper. \n\u2022 Led the verification environment effort for an HDLC/ATM datalink controller. Wrote test plan, built Specman environment & wrote tests. \n\u2022 Architected queueing layer flow control for cell/packet store & forward buffering. ASIC Designer Nortel Networks 2000  \u2013  2001  (1 year) Raleigh, NC Front end design and product definition for network processors and metro area network devices. \n\u2022\tLed a 4 person team in a feasibility assessment of producing a 10 Gbps WAN mode Ethernet to OC192 SONET bridge ASIC. \n\u2022\tDesigned a high performance, pipelined policer and statistics manager for a 40 Gbps IP network processor. \n\u2022\tDesigned a frame buffer pointer queueing system for a 10 Gbps IP network processor. \n\u2022\tTeam was acquired by Intel. ASIC Designer Nortel Networks 2000  \u2013  2001  (1 year) Raleigh, NC Front end design and product definition for network processors and metro area network devices. \n\u2022\tLed a 4 person team in a feasibility assessment of producing a 10 Gbps WAN mode Ethernet to OC192 SONET bridge ASIC. \n\u2022\tDesigned a high performance, pipelined policer and statistics manager for a 40 Gbps IP network processor. \n\u2022\tDesigned a frame buffer pointer queueing system for a 10 Gbps IP network processor. \n\u2022\tTeam was acquired by Intel. ASIC Design Consultant Mentor Graphics 1996  \u2013  2000  (4 years) Raleigh, NC \u2022 Provided on-site design, test and implementation consulting for tier 1 customer engagements. \n\u2022 Assisted with sales calls, statements of work, & consulting estimates. \n\u2022 Designed (Verilog) the receive side of an ATM based set-top-box ASIC, connected to a fiber-to-the-curb broadband network. Also wrote test plan. \n\u2022 Implemented a cable modem board verification environment, resulting in full customer adoption. \n\u2022 Performed static timing for customers. \n\u2022 Converted LSSD PowerPC microprocessor VHDL design to a rising edge, flip flop implementation with gated clocks & muxed feedback. ASIC Design Consultant Mentor Graphics 1996  \u2013  2000  (4 years) Raleigh, NC \u2022 Provided on-site design, test and implementation consulting for tier 1 customer engagements. \n\u2022 Assisted with sales calls, statements of work, & consulting estimates. \n\u2022 Designed (Verilog) the receive side of an ATM based set-top-box ASIC, connected to a fiber-to-the-curb broadband network. Also wrote test plan. \n\u2022 Implemented a cable modem board verification environment, resulting in full customer adoption. \n\u2022 Performed static timing for customers. \n\u2022 Converted LSSD PowerPC microprocessor VHDL design to a rising edge, flip flop implementation with gated clocks & muxed feedback. Skills FPGA ASIC Verilog Timing Closure Semiconductors Logic Design Embedded Systems Simulations DFT VHDL Synthesis Static Timing Analysis Functional Verification Engineering Management Technical Writing Debugging Gate Level Simulation SoC Mixed Signal Hardware Logic Synthesis Product Specification Technical Documentation See 8+ \u00a0 \u00a0 See less Skills  FPGA ASIC Verilog Timing Closure Semiconductors Logic Design Embedded Systems Simulations DFT VHDL Synthesis Static Timing Analysis Functional Verification Engineering Management Technical Writing Debugging Gate Level Simulation SoC Mixed Signal Hardware Logic Synthesis Product Specification Technical Documentation See 8+ \u00a0 \u00a0 See less FPGA ASIC Verilog Timing Closure Semiconductors Logic Design Embedded Systems Simulations DFT VHDL Synthesis Static Timing Analysis Functional Verification Engineering Management Technical Writing Debugging Gate Level Simulation SoC Mixed Signal Hardware Logic Synthesis Product Specification Technical Documentation See 8+ \u00a0 \u00a0 See less FPGA ASIC Verilog Timing Closure Semiconductors Logic Design Embedded Systems Simulations DFT VHDL Synthesis Static Timing Analysis Functional Verification Engineering Management Technical Writing Debugging Gate Level Simulation SoC Mixed Signal Hardware Logic Synthesis Product Specification Technical Documentation See 8+ \u00a0 \u00a0 See less Education University of North Carolina at Charlotte MS,  Electrical Engineering Berea College Bachelor's degree,  Mathematics University of North Carolina at Charlotte MS,  Electrical Engineering University of North Carolina at Charlotte MS,  Electrical Engineering University of North Carolina at Charlotte MS,  Electrical Engineering Berea College Bachelor's degree,  Mathematics Berea College Bachelor's degree,  Mathematics Berea College Bachelor's degree,  Mathematics ", "Summary Professional  \n========= \n \no\t4 years of experience in front end Design  \no\tu-Arch implementation of logic block including spec development and implementation \no\tWorked on Intel QPI and PCIE phy layer development \no\tExperienced in High Speed IO phy layer design \no\tPlatform level debug of critical issues \n \nAwards \n====== \n \no\tIntel: Team appreciation award for driving Fub commonality between derivatives  \no\tIntel: Department Award for post launch customer platform debug interface  \no\tIntel: Spontaneous Award for enabling debug of launch gating customer issue to root-cause \n \n \nPublication \n=========== \n \no\tOEM Debug: Shift left opportunities \u2013 Intel Design Test Technology Conference. \no\tSubmitted two inventions in Intel Summary Professional  \n========= \n \no\t4 years of experience in front end Design  \no\tu-Arch implementation of logic block including spec development and implementation \no\tWorked on Intel QPI and PCIE phy layer development \no\tExperienced in High Speed IO phy layer design \no\tPlatform level debug of critical issues \n \nAwards \n====== \n \no\tIntel: Team appreciation award for driving Fub commonality between derivatives  \no\tIntel: Department Award for post launch customer platform debug interface  \no\tIntel: Spontaneous Award for enabling debug of launch gating customer issue to root-cause \n \n \nPublication \n=========== \n \no\tOEM Debug: Shift left opportunities \u2013 Intel Design Test Technology Conference. \no\tSubmitted two inventions in Intel Professional  \n========= \n \no\t4 years of experience in front end Design  \no\tu-Arch implementation of logic block including spec development and implementation \no\tWorked on Intel QPI and PCIE phy layer development \no\tExperienced in High Speed IO phy layer design \no\tPlatform level debug of critical issues \n \nAwards \n====== \n \no\tIntel: Team appreciation award for driving Fub commonality between derivatives  \no\tIntel: Department Award for post launch customer platform debug interface  \no\tIntel: Spontaneous Award for enabling debug of launch gating customer issue to root-cause \n \n \nPublication \n=========== \n \no\tOEM Debug: Shift left opportunities \u2013 Intel Design Test Technology Conference. \no\tSubmitted two inventions in Intel Professional  \n========= \n \no\t4 years of experience in front end Design  \no\tu-Arch implementation of logic block including spec development and implementation \no\tWorked on Intel QPI and PCIE phy layer development \no\tExperienced in High Speed IO phy layer design \no\tPlatform level debug of critical issues \n \nAwards \n====== \n \no\tIntel: Team appreciation award for driving Fub commonality between derivatives  \no\tIntel: Department Award for post launch customer platform debug interface  \no\tIntel: Spontaneous Award for enabling debug of launch gating customer issue to root-cause \n \n \nPublication \n=========== \n \no\tOEM Debug: Shift left opportunities \u2013 Intel Design Test Technology Conference. \no\tSubmitted two inventions in Intel Experience RTL design engineer Intel India October 2010  \u2013 Present (4 years 11 months) Bangaon Area, India RTL design engineer at Intel India \n \n- Design of High speed Interconnect phy layer \n- Architecture definition and Implementation \n- RTL implementation of new blocks \n- Bug fixes and support for tape-in \n- well versed in pre-silicon Waveform based debug Design engineer Canon 2014  \u2013  2014  (less than a year) Verification Engineer Intel India January 2009  \u2013  September 2010  (1 year 9 months) Bangalore Pre-Silicon Verification engineer \n \n- Test plan development, planning, execution \n- Regression, failure triaging, pre-slicon debug to Root cause RTL issue \n- Verification environment enabling Analog Engineer Intel June 2007  \u2013  December 2008  (1 year 7 months) Bangalore High speed IO circuit characterization \n \n- Responsible for high speed serial IO design characterization \n- Develop testplan , execute and make strategies to find corner case analog bugs \n- Expertise in post silicon characterization and debug and usage of high bandwidth oscilloscopes RTL design engineer Intel India October 2010  \u2013 Present (4 years 11 months) Bangaon Area, India RTL design engineer at Intel India \n \n- Design of High speed Interconnect phy layer \n- Architecture definition and Implementation \n- RTL implementation of new blocks \n- Bug fixes and support for tape-in \n- well versed in pre-silicon Waveform based debug RTL design engineer Intel India October 2010  \u2013 Present (4 years 11 months) Bangaon Area, India RTL design engineer at Intel India \n \n- Design of High speed Interconnect phy layer \n- Architecture definition and Implementation \n- RTL implementation of new blocks \n- Bug fixes and support for tape-in \n- well versed in pre-silicon Waveform based debug Design engineer Canon 2014  \u2013  2014  (less than a year) Design engineer Canon 2014  \u2013  2014  (less than a year) Verification Engineer Intel India January 2009  \u2013  September 2010  (1 year 9 months) Bangalore Pre-Silicon Verification engineer \n \n- Test plan development, planning, execution \n- Regression, failure triaging, pre-slicon debug to Root cause RTL issue \n- Verification environment enabling Verification Engineer Intel India January 2009  \u2013  September 2010  (1 year 9 months) Bangalore Pre-Silicon Verification engineer \n \n- Test plan development, planning, execution \n- Regression, failure triaging, pre-slicon debug to Root cause RTL issue \n- Verification environment enabling Analog Engineer Intel June 2007  \u2013  December 2008  (1 year 7 months) Bangalore High speed IO circuit characterization \n \n- Responsible for high speed serial IO design characterization \n- Develop testplan , execute and make strategies to find corner case analog bugs \n- Expertise in post silicon characterization and debug and usage of high bandwidth oscilloscopes Analog Engineer Intel June 2007  \u2013  December 2008  (1 year 7 months) Bangalore High speed IO circuit characterization \n \n- Responsible for high speed serial IO design characterization \n- Develop testplan , execute and make strategies to find corner case analog bugs \n- Expertise in post silicon characterization and debug and usage of high bandwidth oscilloscopes Languages Tamil English Tamil English Tamil English Skills Debugging Processors VLSI ASIC Verilog SystemVerilog Functional Verification RTL design Analog Intel Testing SoC EDA ModelSim Static Timing Analysis RTL Design See 1+ \u00a0 \u00a0 See less Skills  Debugging Processors VLSI ASIC Verilog SystemVerilog Functional Verification RTL design Analog Intel Testing SoC EDA ModelSim Static Timing Analysis RTL Design See 1+ \u00a0 \u00a0 See less Debugging Processors VLSI ASIC Verilog SystemVerilog Functional Verification RTL design Analog Intel Testing SoC EDA ModelSim Static Timing Analysis RTL Design See 1+ \u00a0 \u00a0 See less Debugging Processors VLSI ASIC Verilog SystemVerilog Functional Verification RTL design Analog Intel Testing SoC EDA ModelSim Static Timing Analysis RTL Design See 1+ \u00a0 \u00a0 See less Education PSG College of Technology ME,  VLSI design 2005  \u2013 2007 Madurai Kamaraj University 2000  \u2013 2004 TVS Lakshmi Matriculation and Higher secondary school 1998  \u2013 2000 Sarada balamandir 1993  \u2013 1998 PSG College of Technology ME,  VLSI design 2005  \u2013 2007 PSG College of Technology ME,  VLSI design 2005  \u2013 2007 PSG College of Technology ME,  VLSI design 2005  \u2013 2007 Madurai Kamaraj University 2000  \u2013 2004 Madurai Kamaraj University 2000  \u2013 2004 Madurai Kamaraj University 2000  \u2013 2004 TVS Lakshmi Matriculation and Higher secondary school 1998  \u2013 2000 TVS Lakshmi Matriculation and Higher secondary school 1998  \u2013 2000 TVS Lakshmi Matriculation and Higher secondary school 1998  \u2013 2000 Sarada balamandir 1993  \u2013 1998 Sarada balamandir 1993  \u2013 1998 Sarada balamandir 1993  \u2013 1998 ", "Experience IOS Software Engineer Idiome 2013  \u2013 Present (2 years) System Validation Engineer Intel 2004  \u2013  2012  (8 years) RTL Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) IOS Software Engineer Idiome 2013  \u2013 Present (2 years) IOS Software Engineer Idiome 2013  \u2013 Present (2 years) System Validation Engineer Intel 2004  \u2013  2012  (8 years) System Validation Engineer Intel 2004  \u2013  2012  (8 years) RTL Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) RTL Design Engineer Intel Corporation 2001  \u2013  2004  (3 years) Skills iOS Objective-C Computer Architecture Semiconductors Microprocessors SoC Embedded Systems Computer System... Perl Bash Linux Verilog C++ Embedded Software Embedded Linux Firmware Linux Kernel FPGA device drivers Sata PCIe I2C H.264 Debugging See 9+ \u00a0 \u00a0 See less Skills  iOS Objective-C Computer Architecture Semiconductors Microprocessors SoC Embedded Systems Computer System... Perl Bash Linux Verilog C++ Embedded Software Embedded Linux Firmware Linux Kernel FPGA device drivers Sata PCIe I2C H.264 Debugging See 9+ \u00a0 \u00a0 See less iOS Objective-C Computer Architecture Semiconductors Microprocessors SoC Embedded Systems Computer System... Perl Bash Linux Verilog C++ Embedded Software Embedded Linux Firmware Linux Kernel FPGA device drivers Sata PCIe I2C H.264 Debugging See 9+ \u00a0 \u00a0 See less iOS Objective-C Computer Architecture Semiconductors Microprocessors SoC Embedded Systems Computer System... Perl Bash Linux Verilog C++ Embedded Software Embedded Linux Firmware Linux Kernel FPGA device drivers Sata PCIe I2C H.264 Debugging See 9+ \u00a0 \u00a0 See less Education Oregon State University BSEE,  Electrical Engineering 1984  \u2013 1988 Oregon State University BSEE,  Electrical Engineering 1984  \u2013 1988 Oregon State University BSEE,  Electrical Engineering 1984  \u2013 1988 Oregon State University BSEE,  Electrical Engineering 1984  \u2013 1988 ", "Experience SoC RTL Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Verification Intern ARM June 2013  \u2013  December 2013  (7 months) Austin, Texas Area Functional coverage in verilog for ARM's V7 memory architecture. General purpose scripting (with SQLite3 and Excel). Undergrad Intern Intel Corporation May 2012  \u2013  June 2013  (1 year 2 months) Austin, Texas Area Data tracking and general purpose scripting SoC RTL Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) SoC RTL Design Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Verification Intern ARM June 2013  \u2013  December 2013  (7 months) Austin, Texas Area Functional coverage in verilog for ARM's V7 memory architecture. General purpose scripting (with SQLite3 and Excel). Verification Intern ARM June 2013  \u2013  December 2013  (7 months) Austin, Texas Area Functional coverage in verilog for ARM's V7 memory architecture. General purpose scripting (with SQLite3 and Excel). Undergrad Intern Intel Corporation May 2012  \u2013  June 2013  (1 year 2 months) Austin, Texas Area Data tracking and general purpose scripting Undergrad Intern Intel Corporation May 2012  \u2013  June 2013  (1 year 2 months) Austin, Texas Area Data tracking and general purpose scripting Skills Semiconductors Verilog Embedded Systems SoC IC Debugging VLSI VHDL FPGA Electronics Analog Perl Python SQLite Skills  Semiconductors Verilog Embedded Systems SoC IC Debugging VLSI VHDL FPGA Electronics Analog Perl Python SQLite Semiconductors Verilog Embedded Systems SoC IC Debugging VLSI VHDL FPGA Electronics Analog Perl Python SQLite Semiconductors Verilog Embedded Systems SoC IC Debugging VLSI VHDL FPGA Electronics Analog Perl Python SQLite Education The University of Texas at Austin BSEE 2009  \u2013 2013 The University of Texas at Austin BSEE 2009  \u2013 2013 The University of Texas at Austin BSEE 2009  \u2013 2013 The University of Texas at Austin BSEE 2009  \u2013 2013 ", "Experience Staff RTL Design Engineer Intel Microelectronics Sdn Bhd May 2011  \u2013 Present (4 years 4 months) Senior Corporate Applications Engineer Synopsys India Pvt Ltd March 2004  \u2013  April 2011  (7 years 2 months) Senior CAE Synopsys 2004  \u2013  2011  (7 years) Staff RTL Design Engineer Intel Microelectronics Sdn Bhd May 2011  \u2013 Present (4 years 4 months) Staff RTL Design Engineer Intel Microelectronics Sdn Bhd May 2011  \u2013 Present (4 years 4 months) Senior Corporate Applications Engineer Synopsys India Pvt Ltd March 2004  \u2013  April 2011  (7 years 2 months) Senior Corporate Applications Engineer Synopsys India Pvt Ltd March 2004  \u2013  April 2011  (7 years 2 months) Senior CAE Synopsys 2004  \u2013  2011  (7 years) Senior CAE Synopsys 2004  \u2013  2011  (7 years) Education Southern Illinois University, Edwardsville 2000  \u2013 2003 Southern Illinois University, Edwardsville 2000  \u2013 2003 Southern Illinois University, Edwardsville 2000  \u2013 2003 Southern Illinois University, Edwardsville 2000  \u2013 2003 ", "Experience SoC RTL Design Intel Corporation September 2013  \u2013 Present (2 years) Austin, Texas Area Atom Processor Development \nRTL Design Intern Polynex December 2009  \u2013  January 2010  (2 months) Bangalore, India \u2022\tManufactured precision components for the aviation industry using 3D CAM and CNC operators Intern Consul Consolidated Private Ltd July 2009  \u2013  August 2009  (2 months) Chennai Area, India \u2022\tWorked with engineers in the production of UPS\u2019s and consumer stabilizers by fitting appropriate high voltage circuit breakers \n \n\u2022\tAssisted the project team to develop the companies\u2019 inaugural 4000 KVA stabilizer by re-designing high power variacs Intern Sinanics Pvt Ltd June 2009  \u2013  July 2009  (2 months) Chennai Area, India \u2022\tExperimented with various electronic components including SMPS, power transformers, linearity coils and RF transformers  \n \n\u2022\tCollaborated with manufacturing engineers to produce communication transformers SoC RTL Design Intel Corporation September 2013  \u2013 Present (2 years) Austin, Texas Area Atom Processor Development \nRTL Design SoC RTL Design Intel Corporation September 2013  \u2013 Present (2 years) Austin, Texas Area Atom Processor Development \nRTL Design Intern Polynex December 2009  \u2013  January 2010  (2 months) Bangalore, India \u2022\tManufactured precision components for the aviation industry using 3D CAM and CNC operators Intern Polynex December 2009  \u2013  January 2010  (2 months) Bangalore, India \u2022\tManufactured precision components for the aviation industry using 3D CAM and CNC operators Intern Consul Consolidated Private Ltd July 2009  \u2013  August 2009  (2 months) Chennai Area, India \u2022\tWorked with engineers in the production of UPS\u2019s and consumer stabilizers by fitting appropriate high voltage circuit breakers \n \n\u2022\tAssisted the project team to develop the companies\u2019 inaugural 4000 KVA stabilizer by re-designing high power variacs Intern Consul Consolidated Private Ltd July 2009  \u2013  August 2009  (2 months) Chennai Area, India \u2022\tWorked with engineers in the production of UPS\u2019s and consumer stabilizers by fitting appropriate high voltage circuit breakers \n \n\u2022\tAssisted the project team to develop the companies\u2019 inaugural 4000 KVA stabilizer by re-designing high power variacs Intern Sinanics Pvt Ltd June 2009  \u2013  July 2009  (2 months) Chennai Area, India \u2022\tExperimented with various electronic components including SMPS, power transformers, linearity coils and RF transformers  \n \n\u2022\tCollaborated with manufacturing engineers to produce communication transformers Intern Sinanics Pvt Ltd June 2009  \u2013  July 2009  (2 months) Chennai Area, India \u2022\tExperimented with various electronic components including SMPS, power transformers, linearity coils and RF transformers  \n \n\u2022\tCollaborated with manufacturing engineers to produce communication transformers Languages   Skills Analog Circuit Design AutoCAD ANSYS Cadence VLSI MEMS Machining Labview Matlab Cadence Virtuoso Manufacturing... Verilog RF C Pspice Simulink NI LabVIEW Simulations Multisim Xilinx VHDL SPICE Microprocessors ModelSim See 9+ \u00a0 \u00a0 See less Skills  Analog Circuit Design AutoCAD ANSYS Cadence VLSI MEMS Machining Labview Matlab Cadence Virtuoso Manufacturing... Verilog RF C Pspice Simulink NI LabVIEW Simulations Multisim Xilinx VHDL SPICE Microprocessors ModelSim See 9+ \u00a0 \u00a0 See less Analog Circuit Design AutoCAD ANSYS Cadence VLSI MEMS Machining Labview Matlab Cadence Virtuoso Manufacturing... Verilog RF C Pspice Simulink NI LabVIEW Simulations Multisim Xilinx VHDL SPICE Microprocessors ModelSim See 9+ \u00a0 \u00a0 See less Analog Circuit Design AutoCAD ANSYS Cadence VLSI MEMS Machining Labview Matlab Cadence Virtuoso Manufacturing... Verilog RF C Pspice Simulink NI LabVIEW Simulations Multisim Xilinx VHDL SPICE Microprocessors ModelSim See 9+ \u00a0 \u00a0 See less Education Texas Tech University Master of Science (MS),  Electrical and Computer Engineering , 3.75 2011  \u2013 2013 Activities and Societies:\u00a0 IEEE Visvesvaraya Technological University Bachelor of Engineering (B.Eng.),  Electrical , Electronics and Communications Engineering , First Class with Distinction 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE Texas Tech University Master of Science (MS),  Electrical and Computer Engineering , 3.75 2011  \u2013 2013 Activities and Societies:\u00a0 IEEE Texas Tech University Master of Science (MS),  Electrical and Computer Engineering , 3.75 2011  \u2013 2013 Activities and Societies:\u00a0 IEEE Texas Tech University Master of Science (MS),  Electrical and Computer Engineering , 3.75 2011  \u2013 2013 Activities and Societies:\u00a0 IEEE Visvesvaraya Technological University Bachelor of Engineering (B.Eng.),  Electrical , Electronics and Communications Engineering , First Class with Distinction 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE Visvesvaraya Technological University Bachelor of Engineering (B.Eng.),  Electrical , Electronics and Communications Engineering , First Class with Distinction 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE Visvesvaraya Technological University Bachelor of Engineering (B.Eng.),  Electrical , Electronics and Communications Engineering , First Class with Distinction 2007  \u2013 2011 Activities and Societies:\u00a0 IEEE Honors & Awards ", "Skills Microprocessors Simulations RTL design Verilog Computer Architecture VLSI Circuit Design Logic Design Microarchitecture SystemVerilog Static Timing Analysis Digital Circuit Design Digital Electronics Leadership Algorithms Processors RTL Design See 2+ \u00a0 \u00a0 See less Skills  Microprocessors Simulations RTL design Verilog Computer Architecture VLSI Circuit Design Logic Design Microarchitecture SystemVerilog Static Timing Analysis Digital Circuit Design Digital Electronics Leadership Algorithms Processors RTL Design See 2+ \u00a0 \u00a0 See less Microprocessors Simulations RTL design Verilog Computer Architecture VLSI Circuit Design Logic Design Microarchitecture SystemVerilog Static Timing Analysis Digital Circuit Design Digital Electronics Leadership Algorithms Processors RTL Design See 2+ \u00a0 \u00a0 See less Microprocessors Simulations RTL design Verilog Computer Architecture VLSI Circuit Design Logic Design Microarchitecture SystemVerilog Static Timing Analysis Digital Circuit Design Digital Electronics Leadership Algorithms Processors RTL Design See 2+ \u00a0 \u00a0 See less ", "Summary A highly accomplished hardware engineer with a track record of delivering 6 of industry\u2019s best Intel SOC\u2019s over 7 years of industry experience. Strong technical leader and mentor with expertise in micro-architecture, RTL design and Low Power. Holistic approach to engineering with an in-depth knowledge in Physical Design, Validation, Software interaction and Low Power Techniques. Proven technical writing skills with multiple patents and papers published. Summary A highly accomplished hardware engineer with a track record of delivering 6 of industry\u2019s best Intel SOC\u2019s over 7 years of industry experience. Strong technical leader and mentor with expertise in micro-architecture, RTL design and Low Power. Holistic approach to engineering with an in-depth knowledge in Physical Design, Validation, Software interaction and Low Power Techniques. Proven technical writing skills with multiple patents and papers published. A highly accomplished hardware engineer with a track record of delivering 6 of industry\u2019s best Intel SOC\u2019s over 7 years of industry experience. Strong technical leader and mentor with expertise in micro-architecture, RTL design and Low Power. Holistic approach to engineering with an in-depth knowledge in Physical Design, Validation, Software interaction and Low Power Techniques. Proven technical writing skills with multiple patents and papers published. A highly accomplished hardware engineer with a track record of delivering 6 of industry\u2019s best Intel SOC\u2019s over 7 years of industry experience. Strong technical leader and mentor with expertise in micro-architecture, RTL design and Low Power. Holistic approach to engineering with an in-depth knowledge in Physical Design, Validation, Software interaction and Low Power Techniques. Proven technical writing skills with multiple patents and papers published. Experience Sr. RTL Design Engineer II Intel Corporation June 2012  \u2013 Present (3 years 3 months) Folsom, CA \u2022\tSuccessfully delivered a complex micro-architecture for power, clock and reset management for next generation Display Graphics chip. Developed an efficient micro-architecture and RTL design for a new industry standard bus protocol for High Definition audio between graphics SOC and PCH. \n\u2022\tDemonstrated strong RTL design skills in VHDL/Verilog/System Verilog which included high speed, crossclock, SOC interface, memory interface, wireless protocols etc.  \n\u2022\tOrchestrated Floorplan/IO placement analysis with design Engineers, DFT, physical design, IO, power and architecture teams to deliver a robust design of the chip.  \n\u2022\tLed hardware and software teams to define software programming sequence and restrictions. Defined the new graphics display chip flow of bring up, safe shutdown and reset. Drove collaboration between design, audio driver and graphics driver to develop the new HD audio software architecture programming.  \n\u2022\tSpearheaded a team of twenty to analyze complete display architecture and made recommendations on design changes, code parameterization to further improve power and efficiency. Managed multi-disciplinary engineers to create a team to develop a new FPGA based validation platform to validate and deliver a robust design to customer. \n\u2022\tDevelop well detailed technical documents for micro-architecture, design, testplan, and execution to deliver projects on schedule.  \n\u2022\tPerformed static timing analysis and cross clock analysis on next generation Intel display graphics Chip. Successfully trained, mentored and guided new design owners on this. Sr. RTL Design Engineer I Intel Corporation August 2011  \u2013  May 2012  (10 months) Bengaluru Area, India \u2022\tDeveloped micro-architecture and design for thread dispatcher in 3D Graphics pipeline. Led validation team to develop coverage based testing to find more bugs in design.  \n\u2022\tExtensively worked with architects to define requirements for new features. Successfully designed and delivered the chip on time.  \n\u2022\tDebugged complex system issues for Intel graphics chips in 3D pipeline. Collaboratively worked with software, system validation, and design team to root cause problems. RTL Design Engineer Intel Corporation August 2008  \u2013  July 2011  (3 years) Folsom, CA \u2022\tSuccessfully designed and tested a new audio DMA controller as per the HD audio specifications which had memory arbitration and new interface to HD audio codec. \n\u2022\tDeveloped a new HDMI/DP industry standard digital audio codec RTL in System Verilog as per the HD audio specifications.  \n\u2003 \n\u2022\tOutstanding achievement in Integrating Blue Ray audio DVD codec for the first time in Intel integrated graphics.  \n\u2022\tAutomated testbench creation, maintenance for design at ULT and cluster levels.  \n\u2022\tPerformed timing analysis and cross clock analysis on audio design \n\u2022\tResolved many silicon issues during System level validation, and emulation \n\u2022\tPerformed complex Engineering Change Order (ECO\u2019s) and verified with FV tools for late design bugs \n\u2022\tAutomated validation with Perl scripting, created complex checkers based on DPI and owned test tools Graduate Technical Intern Intel Corporation June 2008  \u2013  August 2008  (3 months) Folsom, CA \u2022\tCreated validation components for Ibxpeak chipset project.  \n\u2022\tResponsibilities included Perl scripting, complex Checker conversion based on DPI, ownership of checkers. Graduate Technical Intern Intel Corporation May 2007  \u2013  December 2007  (8 months) Folsom, CA \u2022\tWorked on industry standard HDMI Port for audio unit.  \n\u2022\tResponsibilities included creating cluster level testbench, validation and debug. \n\u2022\tCreated scripts for automated testbench building and test running.  \n\u2022\tDebugged various design and environment issues. Sr. RTL Design Engineer II Intel Corporation June 2012  \u2013 Present (3 years 3 months) Folsom, CA \u2022\tSuccessfully delivered a complex micro-architecture for power, clock and reset management for next generation Display Graphics chip. Developed an efficient micro-architecture and RTL design for a new industry standard bus protocol for High Definition audio between graphics SOC and PCH. \n\u2022\tDemonstrated strong RTL design skills in VHDL/Verilog/System Verilog which included high speed, crossclock, SOC interface, memory interface, wireless protocols etc.  \n\u2022\tOrchestrated Floorplan/IO placement analysis with design Engineers, DFT, physical design, IO, power and architecture teams to deliver a robust design of the chip.  \n\u2022\tLed hardware and software teams to define software programming sequence and restrictions. Defined the new graphics display chip flow of bring up, safe shutdown and reset. Drove collaboration between design, audio driver and graphics driver to develop the new HD audio software architecture programming.  \n\u2022\tSpearheaded a team of twenty to analyze complete display architecture and made recommendations on design changes, code parameterization to further improve power and efficiency. Managed multi-disciplinary engineers to create a team to develop a new FPGA based validation platform to validate and deliver a robust design to customer. \n\u2022\tDevelop well detailed technical documents for micro-architecture, design, testplan, and execution to deliver projects on schedule.  \n\u2022\tPerformed static timing analysis and cross clock analysis on next generation Intel display graphics Chip. Successfully trained, mentored and guided new design owners on this. Sr. RTL Design Engineer II Intel Corporation June 2012  \u2013 Present (3 years 3 months) Folsom, CA \u2022\tSuccessfully delivered a complex micro-architecture for power, clock and reset management for next generation Display Graphics chip. Developed an efficient micro-architecture and RTL design for a new industry standard bus protocol for High Definition audio between graphics SOC and PCH. \n\u2022\tDemonstrated strong RTL design skills in VHDL/Verilog/System Verilog which included high speed, crossclock, SOC interface, memory interface, wireless protocols etc.  \n\u2022\tOrchestrated Floorplan/IO placement analysis with design Engineers, DFT, physical design, IO, power and architecture teams to deliver a robust design of the chip.  \n\u2022\tLed hardware and software teams to define software programming sequence and restrictions. Defined the new graphics display chip flow of bring up, safe shutdown and reset. Drove collaboration between design, audio driver and graphics driver to develop the new HD audio software architecture programming.  \n\u2022\tSpearheaded a team of twenty to analyze complete display architecture and made recommendations on design changes, code parameterization to further improve power and efficiency. Managed multi-disciplinary engineers to create a team to develop a new FPGA based validation platform to validate and deliver a robust design to customer. \n\u2022\tDevelop well detailed technical documents for micro-architecture, design, testplan, and execution to deliver projects on schedule.  \n\u2022\tPerformed static timing analysis and cross clock analysis on next generation Intel display graphics Chip. Successfully trained, mentored and guided new design owners on this. Sr. RTL Design Engineer I Intel Corporation August 2011  \u2013  May 2012  (10 months) Bengaluru Area, India \u2022\tDeveloped micro-architecture and design for thread dispatcher in 3D Graphics pipeline. Led validation team to develop coverage based testing to find more bugs in design.  \n\u2022\tExtensively worked with architects to define requirements for new features. Successfully designed and delivered the chip on time.  \n\u2022\tDebugged complex system issues for Intel graphics chips in 3D pipeline. Collaboratively worked with software, system validation, and design team to root cause problems. Sr. RTL Design Engineer I Intel Corporation August 2011  \u2013  May 2012  (10 months) Bengaluru Area, India \u2022\tDeveloped micro-architecture and design for thread dispatcher in 3D Graphics pipeline. Led validation team to develop coverage based testing to find more bugs in design.  \n\u2022\tExtensively worked with architects to define requirements for new features. Successfully designed and delivered the chip on time.  \n\u2022\tDebugged complex system issues for Intel graphics chips in 3D pipeline. Collaboratively worked with software, system validation, and design team to root cause problems. RTL Design Engineer Intel Corporation August 2008  \u2013  July 2011  (3 years) Folsom, CA \u2022\tSuccessfully designed and tested a new audio DMA controller as per the HD audio specifications which had memory arbitration and new interface to HD audio codec. \n\u2022\tDeveloped a new HDMI/DP industry standard digital audio codec RTL in System Verilog as per the HD audio specifications.  \n\u2003 \n\u2022\tOutstanding achievement in Integrating Blue Ray audio DVD codec for the first time in Intel integrated graphics.  \n\u2022\tAutomated testbench creation, maintenance for design at ULT and cluster levels.  \n\u2022\tPerformed timing analysis and cross clock analysis on audio design \n\u2022\tResolved many silicon issues during System level validation, and emulation \n\u2022\tPerformed complex Engineering Change Order (ECO\u2019s) and verified with FV tools for late design bugs \n\u2022\tAutomated validation with Perl scripting, created complex checkers based on DPI and owned test tools RTL Design Engineer Intel Corporation August 2008  \u2013  July 2011  (3 years) Folsom, CA \u2022\tSuccessfully designed and tested a new audio DMA controller as per the HD audio specifications which had memory arbitration and new interface to HD audio codec. \n\u2022\tDeveloped a new HDMI/DP industry standard digital audio codec RTL in System Verilog as per the HD audio specifications.  \n\u2003 \n\u2022\tOutstanding achievement in Integrating Blue Ray audio DVD codec for the first time in Intel integrated graphics.  \n\u2022\tAutomated testbench creation, maintenance for design at ULT and cluster levels.  \n\u2022\tPerformed timing analysis and cross clock analysis on audio design \n\u2022\tResolved many silicon issues during System level validation, and emulation \n\u2022\tPerformed complex Engineering Change Order (ECO\u2019s) and verified with FV tools for late design bugs \n\u2022\tAutomated validation with Perl scripting, created complex checkers based on DPI and owned test tools Graduate Technical Intern Intel Corporation June 2008  \u2013  August 2008  (3 months) Folsom, CA \u2022\tCreated validation components for Ibxpeak chipset project.  \n\u2022\tResponsibilities included Perl scripting, complex Checker conversion based on DPI, ownership of checkers. Graduate Technical Intern Intel Corporation June 2008  \u2013  August 2008  (3 months) Folsom, CA \u2022\tCreated validation components for Ibxpeak chipset project.  \n\u2022\tResponsibilities included Perl scripting, complex Checker conversion based on DPI, ownership of checkers. Graduate Technical Intern Intel Corporation May 2007  \u2013  December 2007  (8 months) Folsom, CA \u2022\tWorked on industry standard HDMI Port for audio unit.  \n\u2022\tResponsibilities included creating cluster level testbench, validation and debug. \n\u2022\tCreated scripts for automated testbench building and test running.  \n\u2022\tDebugged various design and environment issues. Graduate Technical Intern Intel Corporation May 2007  \u2013  December 2007  (8 months) Folsom, CA \u2022\tWorked on industry standard HDMI Port for audio unit.  \n\u2022\tResponsibilities included creating cluster level testbench, validation and debug. \n\u2022\tCreated scripts for automated testbench building and test running.  \n\u2022\tDebugged various design and environment issues. Languages Hindi Telugu Hindi Telugu Hindi Telugu Skills Verilog SystemVerilog ASIC RTL design VHDL VLSI ModelSim SoC Computer Architecture Static Timing Analysis Debugging Logic Design Embedded Systems Synopsys tools SPICE Cadence Virtuoso Processors FPGA Microprocessors TCL Functional Verification Perl Hardware Architecture Low-power Design Microarchitecture RTL Design Testing See 12+ \u00a0 \u00a0 See less Skills  Verilog SystemVerilog ASIC RTL design VHDL VLSI ModelSim SoC Computer Architecture Static Timing Analysis Debugging Logic Design Embedded Systems Synopsys tools SPICE Cadence Virtuoso Processors FPGA Microprocessors TCL Functional Verification Perl Hardware Architecture Low-power Design Microarchitecture RTL Design Testing See 12+ \u00a0 \u00a0 See less Verilog SystemVerilog ASIC RTL design VHDL VLSI ModelSim SoC Computer Architecture Static Timing Analysis Debugging Logic Design Embedded Systems Synopsys tools SPICE Cadence Virtuoso Processors FPGA Microprocessors TCL Functional Verification Perl Hardware Architecture Low-power Design Microarchitecture RTL Design Testing See 12+ \u00a0 \u00a0 See less Verilog SystemVerilog ASIC RTL design VHDL VLSI ModelSim SoC Computer Architecture Static Timing Analysis Debugging Logic Design Embedded Systems Synopsys tools SPICE Cadence Virtuoso Processors FPGA Microprocessors TCL Functional Verification Perl Hardware Architecture Low-power Design Microarchitecture RTL Design Testing See 12+ \u00a0 \u00a0 See less Education University of Missouri-Rolla Masters,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 President of India Association at University of Missouri-Rolla. Visvesvaraya Technological University B-Tech,  Electronics 2002  \u2013 2006 Activities and Societies:\u00a0 Member of International student Organization. Volunteered for many activities. University of Missouri-Rolla Masters,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 President of India Association at University of Missouri-Rolla. University of Missouri-Rolla Masters,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 President of India Association at University of Missouri-Rolla. University of Missouri-Rolla Masters,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 President of India Association at University of Missouri-Rolla. Visvesvaraya Technological University B-Tech,  Electronics 2002  \u2013 2006 Activities and Societies:\u00a0 Member of International student Organization. Volunteered for many activities. Visvesvaraya Technological University B-Tech,  Electronics 2002  \u2013 2006 Activities and Societies:\u00a0 Member of International student Organization. Volunteered for many activities. Visvesvaraya Technological University B-Tech,  Electronics 2002  \u2013 2006 Activities and Societies:\u00a0 Member of International student Organization. Volunteered for many activities. ", "Experience Senior RTL design engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Perceptual Computing VP of Engineering / Board of directors Strauss Technology, Inc April 2010  \u2013  July 2013  (3 years 4 months) Santa Clara, CA Strauss Technology, Inc closed business in 2013. \n--------------------------- \nApplause Technologies, Inc is renamed to Strauss Technology, Inc. as of April 2010. \nWe are developing high performance graphics engine core as IP or ASIC. VP of Engineering / Board of directors Applause Technologies, Inc. June 2002  \u2013  March 2010  (7 years 10 months) Sunnyvale, CA. Co-Founded graphics processor design company. Design Manager Arcadia Design Systems April 1999  \u2013  June 2002  (3 years 3 months) San Francisco Bay Area Group leader & Senior design engineer GigaLex Co., Ltd April 1997  \u2013  April 1999  (2 years 1 month) Osaka, Japan Digital signal processor ASIC design Project Manager Trans Cosmos Co., Ltd. August 1996  \u2013  April 1997  (9 months) Tokyo, Japan Project manager for Real Audio Technical support engineer KLA-Tencor December 1994  \u2013  August 1996  (1 year 9 months) Yokohama, Kanagawa, Japan Staff engineer Panasonic April 1985  \u2013  December 1994  (9 years 9 months) Osaka, Japan Developed Digital Audio Tape recorder and Professional Digital Video Tape recorder (D-3, D-5) at Audio Video Research Laboratory. Senior RTL design engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Perceptual Computing Senior RTL design engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) San Francisco Bay Area Perceptual Computing VP of Engineering / Board of directors Strauss Technology, Inc April 2010  \u2013  July 2013  (3 years 4 months) Santa Clara, CA Strauss Technology, Inc closed business in 2013. \n--------------------------- \nApplause Technologies, Inc is renamed to Strauss Technology, Inc. as of April 2010. \nWe are developing high performance graphics engine core as IP or ASIC. VP of Engineering / Board of directors Strauss Technology, Inc April 2010  \u2013  July 2013  (3 years 4 months) Santa Clara, CA Strauss Technology, Inc closed business in 2013. \n--------------------------- \nApplause Technologies, Inc is renamed to Strauss Technology, Inc. as of April 2010. \nWe are developing high performance graphics engine core as IP or ASIC. VP of Engineering / Board of directors Applause Technologies, Inc. June 2002  \u2013  March 2010  (7 years 10 months) Sunnyvale, CA. Co-Founded graphics processor design company. VP of Engineering / Board of directors Applause Technologies, Inc. June 2002  \u2013  March 2010  (7 years 10 months) Sunnyvale, CA. Co-Founded graphics processor design company. Design Manager Arcadia Design Systems April 1999  \u2013  June 2002  (3 years 3 months) San Francisco Bay Area Design Manager Arcadia Design Systems April 1999  \u2013  June 2002  (3 years 3 months) San Francisco Bay Area Group leader & Senior design engineer GigaLex Co., Ltd April 1997  \u2013  April 1999  (2 years 1 month) Osaka, Japan Digital signal processor ASIC design Group leader & Senior design engineer GigaLex Co., Ltd April 1997  \u2013  April 1999  (2 years 1 month) Osaka, Japan Digital signal processor ASIC design Project Manager Trans Cosmos Co., Ltd. August 1996  \u2013  April 1997  (9 months) Tokyo, Japan Project manager for Real Audio Project Manager Trans Cosmos Co., Ltd. August 1996  \u2013  April 1997  (9 months) Tokyo, Japan Project manager for Real Audio Technical support engineer KLA-Tencor December 1994  \u2013  August 1996  (1 year 9 months) Yokohama, Kanagawa, Japan Technical support engineer KLA-Tencor December 1994  \u2013  August 1996  (1 year 9 months) Yokohama, Kanagawa, Japan Staff engineer Panasonic April 1985  \u2013  December 1994  (9 years 9 months) Osaka, Japan Developed Digital Audio Tape recorder and Professional Digital Video Tape recorder (D-3, D-5) at Audio Video Research Laboratory. Staff engineer Panasonic April 1985  \u2013  December 1994  (9 years 9 months) Osaka, Japan Developed Digital Audio Tape recorder and Professional Digital Video Tape recorder (D-3, D-5) at Audio Video Research Laboratory. Skills ASIC FPGA SoC VLSI Verilog RTL design Logic Synthesis AMBA AHB AXI Functional Verification Mixed Signal Integrated Circuit... Static Timing Analysis ARM SystemVerilog RTL Design See 1+ \u00a0 \u00a0 See less Skills  ASIC FPGA SoC VLSI Verilog RTL design Logic Synthesis AMBA AHB AXI Functional Verification Mixed Signal Integrated Circuit... Static Timing Analysis ARM SystemVerilog RTL Design See 1+ \u00a0 \u00a0 See less ASIC FPGA SoC VLSI Verilog RTL design Logic Synthesis AMBA AHB AXI Functional Verification Mixed Signal Integrated Circuit... Static Timing Analysis ARM SystemVerilog RTL Design See 1+ \u00a0 \u00a0 See less ASIC FPGA SoC VLSI Verilog RTL design Logic Synthesis AMBA AHB AXI Functional Verification Mixed Signal Integrated Circuit... Static Timing Analysis ARM SystemVerilog RTL Design See 1+ \u00a0 \u00a0 See less Education \u6176\u5fdc\u7fa9\u587e\u5927\u5b66 EE,  Digital Signal Processing 1981  \u2013 1985 Ibaraki High \u6176\u5fdc\u7fa9\u587e\u5927\u5b66 EE,  Digital Signal Processing 1981  \u2013 1985 \u6176\u5fdc\u7fa9\u587e\u5927\u5b66 EE,  Digital Signal Processing 1981  \u2013 1985 \u6176\u5fdc\u7fa9\u587e\u5927\u5b66 EE,  Digital Signal Processing 1981  \u2013 1985 Ibaraki High Ibaraki High Ibaraki High "]}