// Seed: 355587514
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  assign id_3 = 1;
  logic id_4 = (id_0);
  logic id_5;
  assign id_3 = 1'b0;
  assign id_4 = id_5;
  type_13(
      id_4, 1
  ); defparam id_6.id_7 = 1;
  assign id_5 = 1;
  logic id_8;
  logic id_9;
endmodule
