Fitter Route Stage Report for afu_default
Tue Aug 17 23:23:21 2021
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. PLL Delay Chain Settings
  3. Delay Chain Summary
  4. Routing Usage Summary
  5. Route Messages
  6. Estimated Delay Added for Hold Timing Summary
  7. Estimated Delay Added for Hold Timing Details
  8. Global Router Wire Utilization Map
  9. Peak Wire Utilization Summary
 10. Peak Wire Utilization Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------+
; PLL Delay Chain Settings                                            ;
+---------------------------------------------------------------+-----+
;                                                               ;     ;
+---------------------------------------------------------------+-----+
; u0|dcp_iopll|dcp_iopll|altera_iopll_i|twentynm_pll|iopll_inst ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst              ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;     -- PLL Output Counter 0                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 1                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 2                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 3                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;             -- LVDS Delay Chain Setting                       ; 0   ;
;     -- PLL Output Counter 4                                   ;     ;
;             -- C Counter Delay Chain Setting                  ; 0   ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4b|ddr4b|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate   ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
; mem|ddr4a|ddr4a|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1 ;     ;
;     -- Delay Chain Setting                                    ; N/A ;
;                                                               ;     ;
+---------------------------------------------------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; Name              ; Pin Type ; Input Delay Chain 0 ; Output Delay Chain ; OE Delay Chain ; IO_12_LANE Input Data Delay Chain ; IO_12_LANE Input Strobe Delay Chain ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+
; DDR4A_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_RESET_L     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[0]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[1]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[2]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[3]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[4]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[5]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[6]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[7]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[8]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[9]        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[10]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[11]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[12]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[13]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[14]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[15]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_A[16]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ACT_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[0]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BA[1]       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_BG          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CKE         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CS_L        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_ODT         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_P        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_CK_N        ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4B_PAR         ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4      ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_0           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_1           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_2           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; LED_L_3           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; FPGA_I2C_MASTER_L ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_WP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_LP          ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_RST_L       ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; fcomp_l           ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SCL         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; MACID_SDA         ; Bidir    ; 0                   ; 0                  ; 0              ; --                                ; --                                  ;
; DDR4A_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4A_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4A_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[0]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[1]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[2]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[3]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[4]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[5]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[6]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[7]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[8]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[9]       ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[10]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[11]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[12]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[13]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[14]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[15]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[16]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[17]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[18]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[19]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[20]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[21]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[22]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[23]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[24]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[25]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[26]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[27]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[28]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[29]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[30]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[31]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[32]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[33]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[34]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[35]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[36]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[37]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[38]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[39]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[40]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[41]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[42]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[43]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[44]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[45]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[46]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[47]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[48]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[49]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[50]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[51]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[52]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[53]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[54]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[55]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[56]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[57]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[58]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[59]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[60]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[61]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[62]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQ[63]      ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DQS_P[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_P[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DQS_N[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; 0                                   ;
; DDR4B_DBI_L[0]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[1]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[2]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[3]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[4]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[5]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[6]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; DDR4B_DBI_L[7]    ; Bidir    ; 0                   ; 0                  ; 0              ; 0                                 ; --                                  ;
; fspi_miso         ; Bidir    ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4A_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; DDR4B_ALERT_L     ; Input    ; 0                   ; --                 ; --             ; 0                                 ; --                                  ;
; RZQ_3C            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; RZQ_3F            ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RESET_N      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7]        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4      ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk        ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_cs_l         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_sclk         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_INT_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_PRS_L       ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; fspi_mosi         ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_TX[0](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[1](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[2](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[3](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[4](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[5](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[6](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; PCIE_TX[7](n)     ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_1(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_2(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_3(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; QSFP1_TX_P_4(n)   ; Output   ; --                  ; 0                  ; 0              ; --                                ; --                                  ;
; SYS_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[0](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[1](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[2](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[3](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[4](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[5](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[6](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_RX[7](n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; PCIE_REFCLK(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_1(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_2(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_3(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; QSFP1_RX_P_4(n)   ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; DDR4_RefClk(n)    ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
; ETH_RefClk(n)     ; Input    ; 0                   ; --                 ; --             ; --                                ; --                                  ;
+-------------------+----------+---------------------+--------------------+----------------+-----------------------------------+-------------------------------------+


+-------------------------------------------------------------+
; Routing Usage Summary                                       ;
+------------------------------+------------------------------+
; Routing Resource Type        ; Usage                        ;
+------------------------------+------------------------------+
; Block interconnects          ; 161,562 / 3,375,986 ( 5 % )  ;
; C27 interconnects            ; 6,773 / 56,741 ( 12 % )      ;
; C4 interconnects             ; 143,913 / 2,570,048 ( 6 % )  ;
; Direct links                 ; 22,193 / 3,375,986 ( < 1 % ) ;
; Global clocks                ; 17 / 32 ( 53 % )             ;
; Periphery clocks             ; 4 / 910 ( < 1 % )            ;
; R3 interconnects             ; 69,009 / 1,214,760 ( 6 % )   ;
; R32 interconnects            ; 6,885 / 99,472 ( 7 % )       ;
; R32/C27 interconnect drivers ; 8,366 / 385,136 ( 2 % )      ;
; R6 interconnects             ; 115,051 / 2,336,152 ( 5 % )  ;
; Regional clock lefts         ; 3 / 16 ( 19 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )               ;
; Regional clock out tops      ; 3 / 16 ( 19 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )               ;
; Regional clocks              ; 3 / 16 ( 19 % )              ;
; Spine buffers                ; 193 / 704 ( 27 % )           ;
; Spine clocks                 ; 379 / 1,056 ( 36 % )         ;
; Spine feedthroughs           ; 4 / 1,024 ( < 1 % )          ;
+------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Tue Aug 17 23:07:19 2021
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: qfit2_default_script.tcl version: #1
Info: Project  = dcp
Info: Revision = afu_default
Info (170193): Fitter routing operations beginning
Info (170089): 1e+04 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (20215): Router estimated peak short interconnect utilization : 100% of right directional wire in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short right directional wire utilization : 100% in region X0_Y77 to X7_Y83
    Info (20265): Estimated peak short left directional wire utilization : 100% in region X8_Y77 to X15_Y83
    Info (20265): Estimated peak short up directional wire utilization : 68% in region X0_Y56 to X7_Y62
    Info (20265): Estimated peak short down directional wire utilization : 100% in region X0_Y77 to X7_Y83
Info (20215): Router estimated peak long high speed interconnect utilization : 112% of left directional wire in region X48_Y175 to X55_Y181
    Info (20265): Estimated peak long high speed right directional wire utilization : 103% in region X56_Y175 to X63_Y181
    Info (20265): Estimated peak long high speed left directional wire utilization : 112% in region X48_Y175 to X55_Y181
    Info (20265): Estimated peak long high speed up directional wire utilization : 100% in region X0_Y14 to X7_Y20
    Info (20265): Estimated peak long high speed down directional wire utilization : 100% in region X16_Y35 to X23_Y41
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 61.96 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Critical Warning: get_entity_instances : Could not find any instances of entity ofs_plat_utils_mf_dcfifo
Info: Using default user clock frequencies.
Info (11888): Total time spent on timing analysis during Routing is 23.70 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:05:47


+-----------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                     ;
+-------------------------------+-------------------------------+-------------------+
; Source Clock(s)               ; Destination Clock(s)          ; Delay Added in ns ;
+-------------------------------+-------------------------------+-------------------+
; u0|dcp_iopll|dcp_iopll|clk100 ; u0|dcp_iopll|dcp_iopll|clk1x  ; 8381.8            ;
; u0|dcp_iopll|dcp_iopll|clk1x  ; u0|dcp_iopll|dcp_iopll|clk1x  ; 3818.7            ;
; u0|dcp_iopll|dcp_iopll|clk100 ; u0|dcp_iopll|dcp_iopll|clk100 ; 1847.9            ;
+-------------------------------+-------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                   ; Destination Register                                                                                                                                                                                                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg[2]                                           ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out[2]                                                                                                  ; 1.387             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg[1]                                           ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out[1]                                                                                                  ; 1.377             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg[0]                                           ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out[0]                                                                                                  ; 1.373             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg[4]                                           ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out[4]                                                                                                  ; 1.357             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                          ; 1.230             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4567] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1522:sm1|regoutff ; 1.226             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|status_valid_level_acq                                              ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|status_valid_level_r1_tck                                                                                               ; 1.224             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                          ; 1.224             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                         ; 1.222             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                         ; 1.222             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                         ; 1.220             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                         ; 1.220             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                          ; 1.220             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6579] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2193:sm1|regoutff ; 1.218             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[216]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|regoutff   ; 1.216             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4648] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1549:sm1|regoutff ; 1.216             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4281] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1427:sm1|regoutff ; 1.216             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3777] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1259:sm1|regoutff ; 1.216             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                          ; 1.216             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                         ; 1.215             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                         ; 1.214             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1209] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|regoutff  ; 1.214             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1834] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|regoutff  ; 1.214             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1734] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:578:sm1|regoutff  ; 1.212             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6198] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2066:sm1|regoutff ; 1.212             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[534]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|regoutff  ; 1.212             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6204] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2068:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6966] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2322:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6585] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2195:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[379]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|regoutff  ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4552] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1517:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1551] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:517:sm1|regoutff  ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[207]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff   ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4596] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1532:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[537]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|regoutff  ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1941] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:647:sm1|regoutff  ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5232] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1744:sm1|regoutff ; 1.210             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4647] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1549:sm1|regoutff ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2211] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:737:sm1|regoutff  ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6141] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2047:sm1|regoutff ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5458] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1819:sm1|regoutff ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4476] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1492:sm1|regoutff ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5199] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1733:sm1|regoutff ; 1.208             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1206] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|regoutff  ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7098] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2366:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3969] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1323:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4938] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1646:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2220] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:740:sm1|regoutff  ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3456] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1152:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4996] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1665:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7035] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2345:sm1|regoutff ; 1.206             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4698] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1566:sm1|regoutff ; 1.205             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3598] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1199:sm1|regoutff ; 1.205             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                         ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                         ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                          ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4962] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1654:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3024] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1008:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4818] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1606:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4477] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1492:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4440] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1480:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3498] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1166:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6972] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2324:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3457] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1152:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7071] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2357:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5667] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1889:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5098] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1699:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4770] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1590:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6339] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2113:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1833] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:611:sm1|regoutff  ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1203] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|regoutff  ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4636] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1545:sm1|regoutff ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                          ; 1.204             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                         ; 1.203             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                               ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                         ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                          ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1218] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3018] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1006:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[546]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3564] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1188:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1744] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:581:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1281] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:427:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4578] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1526:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[589]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6433] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2144:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6355] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2118:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2169] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:723:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1065] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3897] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1299:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1674] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:558:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6078] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2026:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1548] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:516:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6030] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2010:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3606] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1202:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3577] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:1192:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[433]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|regoutff  ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7122] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2374:sm1|regoutff ; 1.202             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7182] ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:2394:sm1|regoutff ; 1.200             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]   ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff   ; 1.200             ;
; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[547]  ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|regoutff  ; 1.200             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


This report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Peak Wire Utilization Summary                                                      ;
+-----------------+-----------+-----------------------------------+------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Utilization ;
+-----------------+-----------+-----------------------------------+------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %        ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %         ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %        ;
; long high speed ; right     ; [(56, 175), (63, 181)]            ; 103.448 %        ;
; long high speed ; left      ; [(48, 175), (55, 181)]            ; 112.500 %        ;
; long high speed ; up        ; [(0, 14), (7, 20)]                ; 100.000 %        ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %        ;
+-----------------+-----------+-----------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Utilization Details                                                                                                                                                                                                                                                                                                   ;
+-----------------+-----------+-----------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Wire Utilization ; Net Names                                                                                                                                                                                                                             ;
+-----------------+-----------+-----------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_valid_reg                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_we~0                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[73]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[74]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[72]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[77]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_sop_reg                                                                                                                                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]~DUPLICATE                                                                                                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                               ;
; short           ; right     ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[7]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~O_AVMMBUSY               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[6]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_rxpll_lock                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[1]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[3]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_pfdmode_lock                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_rx_prbs_done                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[4]                                                       ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub~DUPLICATE                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                               ;
; short           ; left      ; [(8, 77), (15, 83)]               ; 100.000 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|clkpld_pcie_reset_status_r                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tx_rd_vf_num                                                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[194]                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending_data_sub_val[1]                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_cpl_vf_active                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[16]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[8]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[7]                                                                                                               ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %              ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_001                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|altpcie_sriov2_cfg_fn0_regset_inst|header_log_reg[30]~5                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_pf0                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_prbs_reg_en.r_prbs_reset                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_req_pf0_vf_sel_reg                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|i1029                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|compl_timeout_without_recovery_pf0                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[75]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.lmi_burst_intf|hip_lmi_ack_r                                                                                                                      ;
; short           ; up        ; [(0, 56), (7, 62)]                ; 68.119 %              ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[1]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_address[3]                                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_prbs_reg_en.r_prbs_reset                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~O_AVMMBUSY               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|out_pld_pma_pfdmode_lock                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[2]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_readdata[3]                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|atx0|altera_xcvr_atx_pll_ip_inst|a10_xcvr_avmm_inst|avmm_readdata[3]                                                                                                                             ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg_pre[75]                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|ntv0|xcvr_native_a10_0|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_clk_prbs_reset_sync|resync_chains[0].sync_r[2] ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[17]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[14]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[11]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[13]                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[5]                                                                                                               ;
; short           ; down      ; [(0, 77), (7, 83)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_hssi_ctrl|reconfig_writedata[5]                                                                                                                                                                            ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|LessThan_39~2                                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[76]                                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[169]                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[194]                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[3]                                                                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|rx_data_reg[221]                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[0]                                                                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|cpl_pending                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|tr_cci_tags_reqs|inst_gram_sdp|ram_rtl_0|auto_generated|q_b[18]                                                                                                              ;
; long high speed ; right     ; [(56, 175), (63, 181)]            ; 103.448 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|decode_RegFilePlugin_regFileReadAddress2[0]~2                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~5                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~54                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~7                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~56                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~58                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~60                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~62                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|memory_arbitration_isStuck~0                                                                                                                          ;
; long high speed ; right     ; [(56, 175), (63, 181)]            ; 103.448 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|inst_tcm|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[21]                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|csr_reg[13][2][0]                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_fme_top|inst_fme_csr|csr_reg[13][2][1]                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                    ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_cache|lineLoader_address[7]                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|execute_RS2[28]                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_cache|lineLoader_address[5]                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|RegFilePlugin_regFile~834                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|execute_RS2[25]                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|internal_out_payload[8]~24                                                                                                      ;
; long high speed ; left      ; [(48, 175), (55, 181)]            ; 112.500 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|decode_RegFilePlugin_regFileReadAddress2[1]~3                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|decode_RegFilePlugin_regFileReadAddress2[2]~4                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_iBusRsp_stages_1_output_ready                                                                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~5                                                                                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_cache|lineLoader_address[8]                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|mm_interconnect_0|rsp_demux|src3_valid                                                                                                                                              ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|mm_interconnect_0|onchip_memory_s1_agent|m0_write~1                                                                                                                                 ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~51                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_fetchPc_pc[2]~45                                                                                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_cache|_zz_10_[2]                                                                                                                     ;
; long high speed ; left      ; [(48, 175), (55, 181)]            ; 112.500 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; mem|u0|ram_2port_0|altera_syncram_component|auto_generated|altsyncram1|dataout_reg[27]                                                                                                                                                ;
;     --          ;           ;                                   ;                       ; MACID_SDA~input                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|IBusCachedPlugin_cache|lineLoader_address[8]                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|RegFilePlugin_regFile~686                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|RegFilePlugin_regFile~695                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|mm_interconnect_0|onchip_memory_s1_agent_rdata_fifo|internal_out_payload[8]~3                                                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|RegFilePlugin_regFile~681                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_bram_afu|sld_signaltap_inst|acq_data_in_reg[714]                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|RegFilePlugin_regFile~106                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_green_bs|ofs_plat_afu|afu|mmio_bram|vexriscvaxi4_0|vexriscvaxi4_0|_zz_69_[27]                                                                                                                                           ;
; long high speed ; up        ; [(0, 14), (7, 20)]                ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[71]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[72]                                                     ;
; long high speed ; up        ; [(0, 14), (7, 20)]                ; 100.000 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[72]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_data_bridge_inst|out_data_reg[71]                                                     ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %             ; High Routing Fan-Out                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[1]                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[2]                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|rstn_001                                                               ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[383]~13                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[511]~14                                                                                                                                                          ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_be[3]                                                        ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_data[0]                                                      ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|cfg_write_data[27]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_cfg_dataflow_inst|altpcie_sriov2_cfg_fn0_regset_inst|sr_iov_ctl_reg_vf_enable            ;
; long high speed ; down      ; [(16, 35), (23, 41)]              ; 100.000 %             ; Long Distance                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[143]                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|fifo_ram|q_b[386]                                                                ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[1]                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|rdptr_g1p|counter1a0~_wirecell                                                   ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|inst_pcie0_cdc|inst_async_C0Rx_fifo|C0Rx_fifo.inst_async_C0Rx_fifo|fifo_0|dcfifo_component|auto_generated|wrptr_g[2]                                                                       ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|avl_cci_bridge|b2c_rx_data[143]                                                                                                                                                             ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[94]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[91]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_pcie0_ccib_top|pcie_hip0|pcie_a10_hip_0|g_sriov_2.sriov2.sriov_bridge|altpcie_pcie_sriov2_top_inst|altpcie_sriov2_rx_bar_check_inst|RxStData_app_o[93]                                                     ;
;     --          ;           ;                                   ;                       ; fpga_top|inst_fiu_top|inst_ccip_fabric_top|c16ui_xy2cvl_RxPort.C0Data[320]                                                                                                                                                            ;
+-----------------+-----------+-----------------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


