Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5bccde80565f4766a0a40a3532eaa4b3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_IC74138_behav xil_defaultlib.tb_IC74138 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder3to8
Compiling module xil_defaultlib.IC74138
Compiling module xil_defaultlib.tb_IC74138
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_IC74138_behav
