# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ** Warning: (vish-164) Directory 'D:/PhotonUser/AppData/Local/Temp' specified with environment variable $TMPDIR does not exist.
# Invalid argument. (errno = EINVAL)
# ** Warning: (vsim-164) Directory 'D:/PhotonUser/AppData/Local/Temp' specified with environment variable $TMPDIR does not exist.
# No such file or directory. (errno = ENOENT)
# do Lab2_140L_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/PhotonUser/My\ Files/Home\ Folder/Lab2 {D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:16 on May 01,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/PhotonUser/My Files/Home Folder/Lab2" D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v 
# -- Compiling module Lab2_140L
# -- Compiling module sigDelay
# -- Compiling module fu_adder
# -- Compiling module fb_adder
# 
# Top level modules:
# 	Lab2_140L
# End time: 03:17:18 on May 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/buart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:29 on May 01,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/My Files/Home Folder/Lab2/buart.v 
# -- Compiling module baudgen
# -- Compiling module baudgen2
# -- Compiling module uart
# -- Compiling module rxuart
# -- Compiling module buart
# 
# Top level modules:
# 	buart
# End time: 03:17:31 on May 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/fake_buart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:31 on May 01,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/My Files/Home Folder/Lab2/fake_buart.v 
# -- Compiling module fake_buart
# 
# Top level modules:
# 	fake_buart
# End time: 03:17:32 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/fake_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:32 on May 01,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/My Files/Home Folder/Lab2/fake_pll.v 
# -- Compiling module fake_pll
# 
# Top level modules:
# 	fake_pll
# End time: 03:17:33 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:33 on May 01,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v 
# -- Compiling module Lab2_140L
# -- Compiling module sigDelay
# -- Compiling module fu_adder
# -- Compiling module fb_adder
# 
# Top level modules:
# 	Lab2_140L
# End time: 03:17:34 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:34 on May 01,2019
# vlog -reportprogress 300 -work work D:/PhotonUser/My Files/Home Folder/Lab2/latticehx1k.v 
# -- Compiling module decodeKeys
# -- Compiling module gl_fsm
# -- Compiling module Glue_Lab2
# -- Compiling module latticehx1k
# 
# Top level modules:
# 	latticehx1k
# End time: 03:17:36 on May 01,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/tb_sft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:36 on May 01,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/My Files/Home Folder/Lab2/tb_sft.v 
# -- Compiling module tb_sft
# 
# Top level modules:
# 	tb_sft
# End time: 03:17:37 on May 01,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work {D:/PhotonUser/My Files/Home Folder/Lab2/top_sft.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:17:37 on May 01,2019
# vlog -reportprogress 30 -work work D:/PhotonUser/My Files/Home Folder/Lab2/top_sft.v 
# -- Compiling module top_sft
# 
# Top level modules:
# 	top_sft
# End time: 03:17:37 on May 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.top_sft
# vsim work.top_sft 
# Start time: 03:17:46 on May 01,2019
# Loading work.top_sft
# Loading work.latticehx1k
# Loading work.fake_pll
# Loading work.fake_buart
# Loading work.Glue_Lab2
# Loading work.decodeKeys
# Loading work.gl_fsm
# Loading work.Lab2_140L
# Loading work.sigDelay
# Loading work.fb_adder
# Loading work.fu_adder
# Loading work.tb_sft
# ** Warning: (vsim-3015) D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v(49): [PCDPC] - Port size (8) does not match connection size (1) for port 'cout'. The port definition is at: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v(107).
#    Time: 0 ps  Iteration: 0  Instance: /top_sft/latticehx1k/Lab_UT/fb_adder1 File: D:/PhotonUser/My Files/Home Folder/Lab2/Lab2_140L.v
# End time: 03:22:31 on May 01,2019, Elapsed time: 0:04:45
# Errors: 0, Warnings: 1
