{"vcs1":{"timestamp_begin":1684261279.376258357, "rt":1.25, "ut":0.38, "st":0.20}}
{"vcselab":{"timestamp_begin":1684261280.715758269, "rt":1.17, "ut":0.45, "st":0.14}}
{"link":{"timestamp_begin":1684261281.954499782, "rt":0.42, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261278.742771938}
{"VCS_COMP_START_TIME": 1684261278.742771938}
{"VCS_COMP_END_TIME": 1684261283.880656788}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330304}}
{"stitch_vcselab": {"peak_mem": 211968}}
