Info Session started: Sat Nov 11 20:09:28 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vi
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:09:28 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x000007ac 0x000007ac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x800025e0
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002de0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x800025e0 size 2048 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x800025e0
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002de0
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Adding CSR fcsr
Adding CSR fflags
Adding CSR frm
Adding CSR mstatus
Adding CSR sstatus
Adding CSR vcsr
Adding CSR vl
Adding CSR vlenb
Adding CSR vstart
Adding CSR vtype
Adding CSR vxrm
Adding CSR vxsat
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/vxrm
Adding CSR field fcsr/frm
Adding CSR field fcsr/fflags
Adding CSR field fcsr/vxsat
Adding CSR field fcsr/vxsat
Adding CSR field sstatus/spie
Adding CSR field sstatus/sie
Adding CSR field sstatus/ube
Adding CSR field sstatus/fs
Adding CSR field sstatus/vs
Adding CSR field sstatus/vs
Adding CSR field sstatus/mxr
Adding CSR field sstatus/sd
Adding CSR field sstatus/sum
Adding CSR field sstatus/xs
Adding CSR field sstatus/spp
Adding CSR field vxrm/vxrm
Adding CSR field frm/frm
Adding CSR field vtype/vlmul
Adding CSR field vtype/vill
Adding CSR field vtype/vsew
Adding CSR field vtype/vma
Adding CSR field vtype/vta
Adding CSR field fflags/fflags
Adding CSR field mstatus/vs
Adding CSR field mstatus/vs
Adding CSR field enum fcsr/fflags/DZ
Adding CSR field enum fcsr/fflags/NV
Adding CSR field enum fcsr/fflags/NX
Adding CSR field enum fcsr/fflags/OF
Adding CSR field enum fcsr/fflags/UF
Adding CSR field enum fcsr/frm/illegal
Adding CSR field enum fcsr/frm/rdn
Adding CSR field enum fcsr/frm/rmm
Adding CSR field enum fcsr/frm/rne
Adding CSR field enum fcsr/frm/rtz
Adding CSR field enum fcsr/frm/rup
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rdn
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rne
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rnu
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxrm/rod
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/one
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fcsr/vxsat/zero
Adding CSR field enum fflags/fflags/DZ
Adding CSR field enum fflags/fflags/NV
Adding CSR field enum fflags/fflags/NX
Adding CSR field enum fflags/fflags/OF
Adding CSR field enum fflags/fflags/UF
Adding CSR field enum frm/frm/illegal
Adding CSR field enum frm/frm/rdn
Adding CSR field enum frm/frm/rmm
Adding CSR field enum frm/frm/rne
Adding CSR field enum frm/frm/rtz
Adding CSR field enum frm/frm/rup
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/_initial
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/clean
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/dirty
Adding CSR field enum mstatus/vs/off
Adding CSR field enum mstatus/vs/off
Adding CSR field enum sstatus/fs/_initial
Adding CSR field enum sstatus/fs/clean
Adding CSR field enum sstatus/fs/dirty
Adding CSR field enum sstatus/fs/off
Adding CSR field enum sstatus/mxr/one
Adding CSR field enum sstatus/mxr/zero
Adding CSR field enum sstatus/sd/one
Adding CSR field enum sstatus/sd/zero
Adding CSR field enum sstatus/sie/one
Adding CSR field enum sstatus/sie/zero
Adding CSR field enum sstatus/spie/one
Adding CSR field enum sstatus/spie/zero
Adding CSR field enum sstatus/spp/one
Adding CSR field enum sstatus/spp/zero
Adding CSR field enum sstatus/sum/one
Adding CSR field enum sstatus/sum/zero
Adding CSR field enum sstatus/ube/one
Adding CSR field enum sstatus/ube/zero
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/_initial
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/clean
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/dirty
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/vs/off
Adding CSR field enum sstatus/xs/nonedcso
Adding CSR field enum sstatus/xs/nonedsc
Adding CSR field enum sstatus/xs/off
Adding CSR field enum sstatus/xs/somed
Adding CSR field enum vtype/vill/one
Adding CSR field enum vtype/vill/zero
Adding CSR field enum vtype/vlmul/1-32
Adding CSR field enum vtype/vlmul/1/2-32
Adding CSR field enum vtype/vlmul/1/4-32
Adding CSR field enum vtype/vlmul/1/8-32
Adding CSR field enum vtype/vlmul/2-16
Adding CSR field enum vtype/vlmul/4-8
Adding CSR field enum vtype/vlmul/8-4
Adding CSR field enum vtype/vma/one
Adding CSR field enum vtype/vma/zero
Adding CSR field enum vtype/vsew/_1024
Adding CSR field enum vtype/vsew/_128
Adding CSR field enum vtype/vsew/_16
Adding CSR field enum vtype/vsew/_256
Adding CSR field enum vtype/vsew/_32
Adding CSR field enum vtype/vsew/_512
Adding CSR field enum vtype/vsew/_64
Adding CSR field enum vtype/vsew/_8
Adding CSR field enum vtype/vta/one
Adding CSR field enum vtype/vta/zero
Adding CSR field enum vxrm/vxrm/rdn
Adding CSR field enum vxrm/vxrm/rne
Adding CSR field enum vxrm/vxrm/rnu
Adding CSR field enum vxrm/vxrm/rod
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x800025e0 bytes 2 0x9d27
Info (ICV_FN) Finishing coverage at 0x80000790
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vi/VNSRA-WI-SEW16_LMUL4.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vi
Info   Threshold             : 1
Info   Instructions counted  : 16
Info   Unique instructions   : 1/137 :   0.73%
Info   Coverage points hit   : 12/12404 :   0.10%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
de3d9d27
d5fd9a51
250fd5fd
ad3afa64
04668c1e
e31ffa64
c737ad3a
e54c8c1e
7ad960db
3492dadf
2c63663e
fbba7ae7
195b3650
f6004071
34b87dd8
3aef5ff4
c1a2f8a5
68148621
4c523492
b02d663e
b2d3ed8c
848feeb5
5233cd04
8dfb3650
3d5288d5
37bfe156
c83b81d4
d1bc6678
bce8a97f
62f62532
5b086787
ad15f8a5
6c65d5fd
fa64250f
8c1ead3a
dadf60db
7ae7c847
a3d162bf
5ff40fd4
54c07ad9
663e3492
39aef1c5
3650a4dd
407188d5
7dd83c30
cb6da97f
f8a56787
8621c1a2
7ba89378
081b4c52
ed8cfb1a
eeb505f6
cd04848f
96868042
092c8dfb
e1563d52
81d4003d
66786484
3ddcd6c8
2532bce8
38747b52
6075c1a2
951e8621
4ff09378
c737ad3a
e54c460f
7ca66d6f
b15f3d73
07ea51e8
3d6caffa
195b62bf
f600a3d1
34b80fd4
446a5ff4
9e18a038
54bf54c0
67dd3492
b02d7c52
49bc4310
824d39ae
5233a4dd
d49876c6
c247775a
4021e682
c83b4b43
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
2dad660d
a7ae3c84
0a3db62b
f5ff80fd
454c67ad
d663d349
d39a3f1c
83653a4d
f407c88d
c7ddb3c3
6cb68a97
4f8a8678
e8625c1a
27ba0937
5081a4c5
6ed82fb1
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
5b62ba7a
f60000a3
34b80fd4
dd345ff4
d3f12d66
68144d39
fc883492
b02dbf40
b2d3f1c5
086739ae
5233a4dd
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
00000000
00000000
ffff0000
ffffffff
ffff0000
00000000
ffffffff
0000ffff
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
67dd6814
b2d3663e
5233824d
18fcd498
523337bf
d4983650
18fc88d5
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
9cd7f8e2
1b28d26e
a038446a
3eec9e18
37bf4071
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
18fc3650
37bf4071
c83b7dd8
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
7dd83c30
cb6da97f
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
5b0865b6
3874f8a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
e0e9092c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
2a4c4c52
03d5081b
4605fb1a
9d84ed8c
484605f6
b5ae4c96
323d848f
8dd5b3e1
2b648042
c9d6b066
426b9b3d
e0e92525
f632cbe5
73b30565
5da81181
86b081d4
f22be910
93b07c5d
0cc9d6c8
3b9bd868
169daa96
0525652e
a2167b52
9fcbbcd8
45123308
9705e223
e3c7ad15
604881e9
445d0a8d
ea35b11e
527ea745
031510dd
00000000
ffff0000
ffffffff
ffffffff
ffff0000
0000ffff
ffff0000
ffffffff
00000000
00000000
ffffffff
ffffffff
0000ffff
ffff0000
00000000
ffff0000
00000000
0000ffff
0000ffff
0000ffff
0000ffff
ffff0000
00000000
ffff0000
ffffffff
ffff0000
0000ffff
00000000
79e90000
0be793b3
c47c5d71
24e0658c
fc9d848f
9b1acd04
9b1a8042
da4ce0e9
426b8dfb
e0e986b0
f63293b0
169de156
4bfb003d
86b081d4
f22b6484
445d6678
0cc9ea35
3b9b3ddc
169dbce8
c3a247c6
a2167b52
9fcb4daa
dfca6665
69153be0
8bfcf1bc
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
4b434021
8496c6fd
f0ab1ea9
40ea801e
333cb242
9eeeeb64
9299de74
f2bf3da9
b2c9b3a5
c0f4568a
ff0cd466
886e40f1
2eb8c9d9
7b1c32c6
34331757
4b6a508e
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
0be793b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 474
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.05 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.11 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:09:28 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:09:28 2023

