Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug  2 15:57:16 2021
| Host         : LAPTOP-9SUCMO01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LittleNetAccAxi_control_sets_placed.rpt
| Design       : LittleNetAccAxi
| Device       : xczu3eg
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   747 |
|    Minimum number of control sets                        |   747 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1274 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   747 |
| >= 0 to < 4        |   295 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |    74 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    73 |
| >= 14 to < 16      |    43 |
| >= 16              |   203 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           46 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |           21253 |         2528 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           10323 |         2166 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal     |                                                     Enable Signal                                                     |                                         Set/Reset Signal                                         | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_3_1_reset_reg_reg                        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_1_0/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]_0[0]                        |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/is_streaming1_out                           | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[1]    |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  m_axis_clk_IBUF_BUFG | sender/send_packages_cntr5_out                                                                                        | sender/send_packages_cntr7_out                                                                   |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_2_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_4_1/mwu/delay_of_finish/genblk1[3].r/SR[0]                                           |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/delay_line_of_is_finished/genblk1[2].r/fully_complete                                                 | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/delay_line_of_is_finished/genblk1[2].r/fully_complete                                                 | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/ram_1_1_sleep_reg_i_1_n_0                                                                                          |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_2_reset_reg_reg                        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/is_streaming1_out                           | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_2_reset_reg_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/ram_3_1_sleep_reg_i_1_n_0                                                                                          |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_3_0_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_1_2/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]_0[0]                        |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/delay_line_of_is_finished/genblk1[2].r/fully_complete                                                 | ln/dw_3_0_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_3_0/mwu/delay_of_finish/genblk1[4].r/SR[0]                                           |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_0_reset_reg_reg                        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_2_1/mwu/delay_of_finish/genblk1[3].r/SR[0]                                           |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/delay_line_of_is_finished/genblk1[1].r/fully_complete                                                 | ln/dw_2_1_reset_reg                                                                              |                1 |              1 |
|  m_axis_clk_IBUF_BUFG | sender/sending_status                                                                                                 | sender/sending_status_i_1_n_0                                                                    |                1 |              1 |
|  m_axis_clk_IBUF_BUFG | sender/is_last_i_1_n_0                                                                                                | reset_IBUF_inst/O                                                                                |                1 |              1 |
|  m_axis_clk_IBUF_BUFG | sender/is_valid_i_1_n_0                                                                                               | reset_IBUF_inst/O                                                                                |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  m_axis_clk_IBUF_BUFG |                                                                                                                       | reset_IBUF_inst/O                                                                                |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  s_axis_clk_IBUF_BUFG | receiver/available_to_write_i_1_n_0                                                                                   | reset_IBUF_inst/O                                                                                |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  s_axis_clk_IBUF_BUFG |                                                                                                                       | reset_IBUF_inst/O                                                                                |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/is_streaming_reg_CE_cooolgate_en_sig_445                                       | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_2_2_reset_reg_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/is_streaming_reg_CE_cooolgate_en_sig_447                                       | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_0_reset_reg_reg_0 |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/is_streaming_reg_CE_cooolgate_en_sig_443                                       | ln/layer_pw_2_0/data_point_streamer/delay_of_state/genblk1[6].r/pw_2_0_reset_reg_reg             |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/all_data_in_stream_reg_CE_cooolgate_en_sig_439                                                        | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/is_streaming_reg_CE_cooolgate_en_sig_441                                       | ln/layer_pw_1_1/data_point_streamer/delay_of_state/genblk1[6].r/pw_1_1_reset_reg_reg             |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_CE_cooolgate_en_sig_437 | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_CE_cooolgate_en_sig_425 | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_CE_cooolgate_en_sig_427 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_CE_cooolgate_en_sig_423 | ln/pw_1_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/search_mode_reg_CE_cooolgate_en_sig_421                                                           | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/is_streaming1_out                           | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_5_0_reset_reg_reg   |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1                       | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_2_2_reset_reg_reg                        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_3_1_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/counter1                                 | ln/pw_2_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/delay_line_of_is_finished/genblk1[2].r/fully_complete                                                 | ln/dw_3_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/delay_line_of_is_counter_end/genblk1[1].r/is_loading0_out                                         | ln/layer_dw_3_2/mwu/delay_of_finish/genblk1[4].r/SR[0]                                           |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream0                          | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_3_2_reset_reg                                                                              |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/delay_line_of_is_finished/genblk1[1].r/fully_complete                                                 | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/p_1_in                                                                                            | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/out_data                                                                                          |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/is_finished2_out                                                                                  | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                 | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter1                                       | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/counter1                                       | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/counter1                                       | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/counter1                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_1_1_reset_reg_reg                        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/ram_4_1_sleep_reg_i_1_n_0                                                                                          |                                                                                                  |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/counter1                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              1 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_8[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_6[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_10[0]                            | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_12[0]                            | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_1[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_0[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/local_memory_reg[6]_0[0]                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_13[0]                            | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg[0]                               | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/SW_unit/counter_pass_reg[0]_CE_cooolgate_en_sig_413                                                   | ln/dw_3_0_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_11[0]                            | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/SW_unit/counter_pass_reg[0]_CE_cooolgate_en_sig_411                                                   | ln/dw_2_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | receiver/E[0]                                                                                                         | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/SW_unit/counter_pass_reg[0]_CE_cooolgate_en_sig_409                                                   | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/ram_2_1_sleep_reg_i_1_n_0                                                                                          |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/iw_0_0_enable_reg_reg_0                                                                                            | ln/iv_0_0/mwu/selector_cntr[1]_i_1__2_n_0                                                        |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_3_0_enable_reg                                                                                                  |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_8[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_10[0]                            | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg[0]                               | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_5[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_1_0_enable_reg_reg_n_0                                                                                          |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_12[0]                            | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_2_1_enable_reg                                                                                                  |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_0[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_1_2_enable_reg_reg_n_0                                                                                          |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_9[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_3_2_enable_reg                                                                                                  |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_7[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/dw_4_1_enable_reg_reg_n_0                                                                                          |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_13[0]                            | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/delay_line_of_is_counter_end/genblk1[0].r/is_loading_reg                                          |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_11[0]                            | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_6[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_11[0]                            | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_4[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_13[0]                            | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_1[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_4[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_2[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_12[0]                            | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_9[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_12[0]                            | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_13[0]                            | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_3[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/mwu/delay_of_finish/genblk1[4].r/dw_3_0_reset_reg_reg                                                 |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_2[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_2[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_0[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_3[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg[0]                               | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_7[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_4[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_1[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_5[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_3_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_5[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_3_0_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_6[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_8[0]                             | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_10[0]                            | ln/pw_3_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_3[0]                             | ln/pw_2_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_6[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/SW_unit/counter_channel                                                                               | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/mwu/delay_of_finish/genblk1[4].r/dw_3_2_reset_reg_reg                                                 |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_7[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/SW_unit/counter_pass                                                                                  | ln/dw_3_2_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/mwu/delay_of_finish/genblk1[4].r/ena                                                                  |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_8[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/mwu/delay_of_finish/genblk1[3].r/dw_2_1_reset_reg_reg                                                 |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_9[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_0[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg[0]                               | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/dw_2_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/mwu/delay_of_finish/genblk1[3].r/dw_4_1_reset_reg_reg                                                 |                                                                                                  |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_1[0]                             | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/SW_unit/counter_pass                                                                                  | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_10[0]                            | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_5[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_11[0]                            | ln/pw_1_1_reset_reg                                                                              |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_7[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_3[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_9[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_2[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_4[0]                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                1 |              2 |
|  clk_IBUF_BUFG        | ln/rom_dw_3_0_sleep_reg_i_1_n_0                                                                                       |                                                                                                  |                2 |              3 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/send_cntr_1                                                                                       | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_407                                   | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/SW_unit/counter_row_reg[0]_CE_cooolgate_en_sig_405                                                    | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/SW_unit/counter_row_reg[0]_CE_cooolgate_en_sig_403                                                    | ln/dw_3_2_reset_reg                                                                              |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/SW_unit/counter_pass_reg[0]_CE_cooolgate_en_sig_401                                                   | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/state_reg[0]                                                                                          |                                                                                                  |                1 |              3 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/delay_of_finish/genblk1[4].r/pw_2_0_enable_reg                                                    |                                                                                                  |                1 |              3 |
|  clk_IBUF_BUFG        | ln/dw_1_2_reset_reg                                                                                                   |                                                                                                  |                1 |              3 |
|  clk_IBUF_BUFG        | ln/pw_3_1_reset_reg_i_1_n_0                                                                                           |                                                                                                  |                3 |              3 |
|  clk_IBUF_BUFG        | ln/rom_pw_3_1_sleep_reg_i_1_n_0                                                                                       |                                                                                                  |                3 |              3 |
|  clk_IBUF_BUFG        | ln/rom_pw_1_1_sleep_reg_i_1_n_0                                                                                       |                                                                                                  |                2 |              3 |
|  clk_IBUF_BUFG        |                                                                                                                       | reset_IBUF_inst/O                                                                                |                2 |              4 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/pw_2_0_enable_reg_reg                                                                             |                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/pw_3_1_enable_reg_reg[0]                            | ln/layer_pw_3_1/mp2d/counter_row[3]_i_1__4_n_0                                                   |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/reg_selected_data_validity_reg                                                                    |                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG        | ln/iw_0_0_reset_reg                                                                                                   |                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/counter_local_weights_reg[0]_CE_cooolgate_en_sig_397                                              | ln/layer_dw_3_2/mwu/delay_of_finish/genblk1[4].r/SR[0]                                           |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/state_reg[2]_0                                                                                        |                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/counter_local_weights_reg[0]_CE_cooolgate_en_sig_399                                              | ln/layer_dw_4_1/mwu/delay_of_finish/genblk1[3].r/SR[0]                                           |                1 |              4 |
|  clk_IBUF_BUFG        | ln/pw_3_1_enable_reg                                                                                                  | ln/layer_pw_3_1/genblk3[10].grouping/SR[0]                                                       |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ena                                         |                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG        | ln/iv_0_0/delay_of_finish/genblk1[1].r/state_reg[3]                                                                   | ln/iv_0_0/delay_of_finish/genblk1[1].r/state_reg[3]_0                                            |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/SW_unit/counter_row_reg[0]_CE_cooolgate_en_sig_385                                                    | ln/dw_3_0_reset_reg                                                                              |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/counter_local_weights_reg[0]_CE_cooolgate_en_sig_395                                              | ln/layer_dw_3_0/mwu/delay_of_finish/genblk1[4].r/SR[0]                                           |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/SW_unit/counter_channel_reg[0]_CE_cooolgate_en_sig_383                                                | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/counter_local_weights[3]_i_1__4_n_0                                                               | ln/layer_dw_2_1/mwu/delay_of_finish/genblk1[3].r/SR[0]                                           |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_2[0]                    |                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/counter_local_weights[3]_i_1__0_n_0                                                               | ln/layer_dw_1_2/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]_0[0]                        |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/counter_local_weights[3]_i_1_n_0                                                                  | ln/layer_dw_1_0/mwu/delay_of_finish/genblk1[4].r/local_memory_reg[0]_0[0]                        |                1 |              4 |
|  clk_IBUF_BUFG        | ln/rom_dw_1_0_sleep_reg_i_2_n_0                                                                                       | ln/rom_dw_1_0_sleep_reg_i_1_n_0                                                                  |                2 |              4 |
|  clk_IBUF_BUFG        | ln/pw_4_0_enable_reg_reg_n_0                                                                                          | ln/layer_pw_4_0/genblk3[10].grouping/SR[0]                                                       |                1 |              4 |
|  clk_IBUF_BUFG        | ln/dw_1_0_reset_reg                                                                                                   | ln/pw_5_0_reset_reg_i_1_n_0                                                                      |                1 |              4 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/E[0]                                                                                              | ln/dw_2_1_reset_reg                                                                              |                3 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_2_0_reset_reg_reg                         | ln/layer_pw_2_0/data_point_streamer/counter_points[5]_i_1__0_n_0                                 |                2 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/all_data_in_stream_reg                      | ln/layer_pw_2_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                2 |              5 |
|  clk_IBUF_BUFG        | ln/pw_4_2_enable_reg_reg_n_0                                                                                          | ln/layer_pw_4_2/genblk3[10].grouping/SR[0]                                                       |                1 |              5 |
|  clk_IBUF_BUFG        | ln/awakening_cntr_reg[0]_CE_cooolgate_en_sig_377                                                                      |                                                                                                  |                1 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/cycle_begin_address_reg[0]_CE_cooolgate_en_sig_375                             | ln/pw_1_1_reset_reg                                                                              |                3 |              5 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/SW_unit/counter_channel_reg[0]_CE_cooolgate_en_sig_373                                                | ln/dw_2_1_reset_reg                                                                              |                1 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_381                                   | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                2 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/data_point_streamer/counter_channels_reg[0]_CE_cooolgate_en_sig_379                                   |                                                                                                  |                3 |              5 |
|  clk_IBUF_BUFG        | ln/pw_2_2_enable_reg                                                                                                  | ln/layer_pw_2_2/genblk3[10].grouping/SR[0]                                                       |                2 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/pw_2_2_enable_reg_reg[0]                            | ln/layer_pw_2_2/mp2d/counter_row[4]_i_1__1_n_0                                                   |                1 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/E[0]                                                | ln/layer_pw_3_1/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/SR[0]                          |                1 |              5 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         |                                                                                                  |                3 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_3_0_read_enable[1]_787                  |                                                                                                  |                2 |              6 |
|  clk_IBUF_BUFG        | ln/ram_1_0_write_selector/reg_out_data_address_reg[11]_CE_cooolgate_en_sig_371                                        |                                                                                                  |                3 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ena                                         |                                                                                                  |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/pw_1_1_enable_reg_reg                  | ln/layer_pw_1_1/genblk3[10].grouping/SR[0]                                                       |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/in_data_memory_read_enable                  |                                                                                                  |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/SW_unit/counter_row_reg[0]_CE_cooolgate_en_sig_366                                                    | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                2 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/E[0]                                                | ln/layer_pw_2_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/SR[0]                          |                2 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_370                                   | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                3 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/point_streamer_enable                       |                                                                                                  |                2 |              6 |
|  clk_IBUF_BUFG        | ln/pw_2_0_enable_reg_reg_n_0                                                                                          | ln/layer_pw_2_0/mwu/selector_cntr[3]_i_1__0_n_0                                                  |                2 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_3_0_read_enable[0]_591                  |                                                                                                  |                2 |              6 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/SW_unit/counter_channel_reg[0]_CE_cooolgate_en_sig_364                                                | ln/dw_3_0_reset_reg                                                                              |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/counter_row_reg[0]_CE_cooolgate_en_sig_368                                                       | ln/layer_pw_2_0/mp2d/counter_row[5]_i_1__0_n_0                                                   |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1[0]                    |                                                                                                  |                1 |              6 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[14].grouping/cache/registers[0][6]_i_1__0_n_0                            |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[3].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_1_0/grouping/cache/registers[0][6]_i_1_n_0                                           |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[4].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[5].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[6].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_4_0/genblk3[0].grouping/cache/registers[0][6]_i_1__1_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[7].grouping/cache/registers[0][6]_i_1_n_0                                |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/E[0]                                                                                              | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                3 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[10].grouping/cache/registers[0][6]_i_1_n_0                               |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[1].grouping/cache/registers[0][6]_i_1__1_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_2_1/grouping/cache/registers[0][6]_i_1__2_n_0                                        |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[2].grouping/cache/registers[0][6]_i_1__1_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[3].grouping/cache/registers[0][6]_i_1__1_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[11].grouping/cache/registers[0][6]_i_1_n_0                               |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[4].grouping/cache/registers[0][6]_i_1__1_n_0                             |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[12].grouping/cache/registers[0][6]_i_1_n_0                               |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[5].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/counter_col__0                                                                                   | ln/layer_pw_1_1/mp2d/counter_row[6]_i_1_n_0                                                      |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[6].grouping/cache/registers[0][6]_i_1__0_n_0                             |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[13].grouping/cache/registers[0][6]_i_1_n_0                               |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[7].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[10].grouping/cache/registers[0][6]_i_1__0_n_0                            |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[11].grouping/cache/registers[0][6]_i_1__0_n_0                            |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[12].grouping/cache/registers[0][6]_i_1__0_n_0                            |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[15].grouping/cache/registers[0][6]_i_1__0_n_0                            |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_3_2/grouping/cache/registers[0][6]_i_1_n_0                                           |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_4_0_enable_reg_reg[0]                     |                                                                                                  |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_362                                   | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                3 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[14].grouping/cache/registers[0][6]_i_1_n_0                               |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_5_0/genblk3[3].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_360                                   | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/SW_unit/kernel_validity_delay/genblk1[18].r/E[0]                                                      | ln/dw_3_2_reset_reg                                                                              |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_5_0/genblk3[2].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/SW_unit/counter_channel[6]_i_1_n_0                                                                    | ln/dw_3_2_reset_reg                                                                              |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_5_0/genblk3[1].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_5_0/genblk3[0].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_4_1/grouping/cache/registers[0][6]_i_1__0_n_0                                        |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/cycle_begin_address_reg[0]_CE_cooolgate_en_sig_348                             | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_3_1_reset_reg_reg_0[0]                    |                                                                                                  |                3 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_5_0/genblk3[4].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/data_point_streamer/counter_points[6]_i_2__1_n_0                                                      | ln/layer_pw_5_0/data_point_streamer/counter_points[6]_i_1__3_n_0                                 |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/out_data                                                                                          | ln/layer_pw_5_0/mfu/out_data[7]_i_1_n_0                                                          |                3 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/data_point_streamer/counter_points_reg[0]_CE_cooolgate_en_sig_356                                     |                                                                                                  |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[9].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/SW_unit/kernel_validity_delay/genblk1[19].r/E[0]                                                      | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/pw_2_0_enable_reg_reg[0]                           | ln/layer_pw_2_0/mp2d/counter_col[6]_i_1__0_n_0                                                   |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[8].grouping/cache/registers[0][6]_i_1_n_0                                |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/SW_unit/counter_channel[6]_i_1__0_n_0                                                                 | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                3 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_2/genblk3[15].grouping/cache/registers[0][6]_i_1_n_0                               |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/counter_local_reg[1]_CE_cooolgate_en_sig_358                                   | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/SR[0]                  |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_3_0/grouping/cache/registers[0][6]_i_1__1_n_0                                        |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[1].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_2/genblk3[2].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               | ln/layer_pw_4_0/genblk3[13].grouping/cache/registers[0][6]_i_1__0_n_0                            |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[9].grouping/cache/registers[0][6]_i_1__0_n_0                             |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                | ln/layer_pw_4_0/genblk3[8].grouping/cache/registers[0][6]_i_1__0_n_0                             |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               | ln/layer_pw_4_2/genblk3[0].grouping/cache/registers[0][6]_i_1__0_n_0                             |                2 |              7 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/delay_line_of_validity/genblk1[15].r/step0                                                            | ln/layer_dw_1_2/grouping/cache/registers[0][6]_i_1_n_0                                           |                1 |              7 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/data_point_streamer/counter_channels_reg[0]_CE_cooolgate_en_sig_346                                   | ln/layer_pw_5_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_5_0_reset_reg_reg_0  |                1 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/CE                                                                                                | ln/layer_dw_3_2/LWU/local_memory_reg[0]                                                          |                2 |              8 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/delay_of_all_in_stream/genblk1[7].r/E[0]                                                              | ln/layer_pw_1_1/delay_of_all_in_stream/genblk1[7].r/SR[0]                                        |                1 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/is_loading_reg_0                                                                                  | ln/layer_dw_1_2/LWU/local_memory_reg[0]                                                          |                2 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/CE                                                                                                | ln/layer_dw_3_0/LWU/local_memory_reg[0]                                                          |                1 |              8 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_4_2_reset_reg_reg_0[0]                    |                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/CE                                                                                                | ln/layer_dw_2_1/LWU/local_memory_reg[0]                                                          |                1 |              8 |
|  m_axis_clk_IBUF_BUFG | sender/out_data                                                                                                       | sender/out_data[31]_i_1_n_0                                                                      |                3 |              8 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_2_0_reset_reg_reg                         |                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_4_0_reset_reg_reg_0[0]                    |                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ena                                         |                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/CE                                                                                                | ln/layer_dw_4_1/LWU/local_memory_reg[0]                                                          |                4 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/is_loading_reg_1                                                                                  | ln/layer_dw_1_0/LWU/local_memory_reg[0]                                                          |                6 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/counter_memory_weights_reg[0]_CE_cooolgate_en_sig_344                                             | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                1 |              8 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/counter_memory_weights                                                                            | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                2 |              9 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/counter_local_reg[0][0]                     | ln/pw_2_2_reset_reg                                                                              |                4 |              9 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/pos_cntr[8]_i_1_n_0                                                                               | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                2 |              9 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_3_1_enable_reg_reg[0]                     |                                                                                                  |                2 |              9 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/SW_unit/kernel_validity_delay/genblk1[31].r/E[0]                                                      | ln/dw_3_0_reset_reg                                                                              |                2 |              9 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/all_data_in_stream_reg[0]                   | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                4 |             10 |
|  clk_IBUF_BUFG        | ln/pw_5_0_enable_reg_reg_n_0                                                                                          |                                                                                                  |                2 |             10 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/counter_memory_weights                                                                            | ln/dw_2_1_reset_reg                                                                              |                2 |             10 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/data_point_streamer/counter_points[10]_i_1__1_n_0                                                     |                                                                                                  |                3 |             11 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/SW_unit/kernel_validity_delay/genblk1[56].r/local_memory_reg[0]_0[0]                                  | ln/dw_2_1_reset_reg                                                                              |                2 |             11 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/counter_memory_weights[10]_i_1_n_0                                                                | ln/dw_3_0_reset_reg                                                                              |                2 |             11 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/counter_local_reg[1][0]                     | ln/pw_3_1_reset_reg                                                                              |                4 |             11 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/reg_selected_data_validity_reg_0                                                                  |                                                                                                  |                5 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_4_1_enb                                 |                                                                                                  |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/counter_local_reg[0][0]                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/counter_memory_weights                                                                            | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/counter_memory_weights                                                                            | ln/dw_3_2_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_3_1_reset_reg                                                                              |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                3 |             12 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                2 |             13 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/SW_unit/kernel_validity_delay/genblk1[105].r/E[0]                                                     | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                4 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/counter_local_reg[0][0]                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                4 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                2 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_2_2_reset_reg                                                                              |                2 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                2 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/dw_3_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_2_2_reset_reg                                                                              |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                3 |             13 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                           | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                           | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                           | ln/iw_0_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_340                                                      | ln/dw_3_2_reset_reg                                                                              |                4 |             14 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_342                                                      | ln/dw_4_1_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  s_axis_clk_IBUF_BUFG | receiver/data_cntr[13]_i_2_n_0                                                                                        | ln/iv_0_0/mwu/delay_of_finish/genblk1[1].r/iw_0_0_reset_reg_reg[0]                               |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                2 |             14 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/dw_3_0_reset_reg                                                                              |                2 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                3 |             14 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/data_point_streamer/counter_points[14]_i_1_n_0                                                        |                                                                                                  |                4 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[2].cntr_for_thread/delay_of_validity/genblk1[2].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[5].cntr_for_thread/delay_of_validity/genblk1[5].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[3].cntr_for_thread/delay_of_validity/genblk1[3].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[7].cntr_for_thread/delay_of_validity/genblk1[7].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[8].cntr_for_thread/delay_of_validity/genblk1[8].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[12].cntr_for_thread/delay_of_validity/genblk1[12].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[4].cntr_for_thread/delay_of_validity/genblk1[4].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[14].cntr_for_thread/delay_of_validity/genblk1[14].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/SW_unit/kernel_validity_delay/genblk1[205].r/E[0]                                                     | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                4 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[9].cntr_for_thread/delay_of_validity/genblk1[9].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_338                                                      | ln/dw_3_0_reset_reg                                                                              |                4 |             15 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/dw_2_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[10].cntr_for_thread/delay_of_validity/genblk1[10].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[6].cntr_for_thread/delay_of_validity/genblk1[6].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[11].cntr_for_thread/delay_of_validity/genblk1[11].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[13].cntr_for_thread/delay_of_validity/genblk1[13].r/E[0]                                   | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[1].cntr_for_thread/delay_of_validity/genblk1[1].r/E[0]                                     | ln/pw_1_1_reset_reg                                                                              |                3 |             15 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_336                                                      | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                4 |             16 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_2_1_enb                                 |                                                                                                  |                5 |             16 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/E[0]                                     | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                3 |             16 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_334                                                      | ln/dw_2_1_reset_reg                                                                              |                6 |             16 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/current_max                                                                                       | ln/pw_5_0_reset_reg_reg_n_0                                                                      |                4 |             17 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/mwu/(null)[0].cntr_for_thread/delay_of_validity/genblk1[0].r/counter                                  | ln/dw_1_0_reset_reg_reg_n_0                                                                      |                3 |             17 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/SW_unit/input_idx_reg[0]_CE_cooolgate_en_sig_332                                                      | ln/dw_1_2_reset_reg_reg_n_0                                                                      |                5 |             17 |
|  clk_IBUF_BUFG        | ln/pw_5_0_enable_reg_reg_n_0                                                                                          | ln/pw_5_0_reset_reg_reg_n_0                                                                      |               10 |             20 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/all_data_in_stream_reg[0]                    |                                                                                                  |                6 |             21 |
|  m_axis_clk_IBUF_BUFG | sender/out_data                                                                                                       |                                                                                                  |                7 |             24 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/E[0]                                                                                              |                                                                                                  |                6 |             24 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                4 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[4].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                8 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                3 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                4 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                5 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[5].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                3 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[10].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                5 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[7].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[15].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                5 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |               10 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                4 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[12].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[6].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[11].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                4 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |               13 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                8 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[3].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                5 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                7 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |               10 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/delay_line_of_validity/genblk1[15].r/step0                                                            |                                                                                                  |               11 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[1].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                8 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                5 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[8].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                9 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                4 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/genblk1[2].pw_unit/delay_of_validity/genblk1[7].r/cntr                                                |                                                                                                  |                8 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[0].pw_unit/delay_of_validity/genblk1[7].r/step0                                               |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/genblk1[14].pw_unit/delay_of_validity/genblk1[7].r/cntr                                               |                                                                                                  |                6 |             25 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                                        |                                                                                                  |                4 |             26 |
|  clk_IBUF_BUFG        | ln/pw_2_0_enable_reg_reg_n_0                                                                                          |                                                                                                  |                5 |             30 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_7[0]                             |                                                                                                  |               11 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_2[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_6[0]                             |                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_3[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_10[0]                            |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_13[0]                            |                                                                                                  |                2 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_12[0]                            |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_12[0]                            |                                                                                                  |               12 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_11[0]                            |                                                                                                  |               12 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_1[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_0[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/local_memory_reg[6]_0[0]                               |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_13[0]                            |                                                                                                  |               10 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg[0]                               |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_11[0]                            |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_2[0]                             |                                                                                                  |                8 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_5[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/current_max[1][7]_i_1_n_0                                                                         |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_9[0]                             |                                                                                                  |               11 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_10[0]                            |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_8[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   |                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_6[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_5[0]                             |                                                                                                  |                2 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_1[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_7[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg[0]                               |                                                                                                  |               12 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_0[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_2[0]                             |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_3[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_9[0]                             |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_12[0]                            |                                                                                                  |                8 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_4[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_2[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_13[0]                            |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_1[0]                             |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_3_1_enable_reg_reg_11[0]                            |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_4[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_6[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_11[0]                            |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_3[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_13[0]                            |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_7[0]                             |                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_9[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_0[0]                             |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_12[0]                            |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_5[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg[0]                               |                                                                                                  |               12 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_10[0]                            |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_2_enable_reg_reg_8[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   |                                                                                                  |               13 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_4[0]                             |                                                                                                  |                3 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_10[0]                            |                                                                                                  |               16 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_1[0]                             |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg[0]                               |                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_2_0_enable_reg_reg_8[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_0[0]                             |                                                                                                  |                6 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_9[0]                             |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_8[0]                             |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_7[0]                             |                                                                                                  |                4 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_6[0]                             |                                                                                                  |               10 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/E[0]                                                   |                                                                                                  |                7 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_5[0]                             |                                                                                                  |                9 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_4[0]                             |                                                                                                  |                5 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_pooled_max_validity/genblk1[1].r/pw_1_1_enable_reg_reg_3[0]                             |                                                                                                  |                8 |             32 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_4_0_reset_reg_reg_n_0                                                                      |               11 |             33 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_2_2_reset_reg                                                                              |               10 |             33 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_4_2_reset_reg_reg_n_0                                                                      |               10 |             33 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_3_1_reset_reg                                                                              |               10 |             33 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_1_1_reset_reg                                                                              |               12 |             33 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_4_1_enb                                 | ln/pw_4_2_reset_reg_reg_n_0                                                                      |                6 |             34 |
|  clk_IBUF_BUFG        | ln/pw_1_1_enable_reg                                                                                                  |                                                                                                  |                4 |             34 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_3_0_read_enable[1]_787                  | ln/pw_4_0_reset_reg_reg_n_0                                                                      |                9 |             35 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/pw_2_0_enable_reg_reg[0]                     |                                                                                                  |                9 |             35 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/CE                                           | ln/pw_2_0_reset_reg_reg_n_0                                                                      |                9 |             38 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_2_0_enable_reg_reg                      | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               19 |             39 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_3_0_read_enable[0]_591                  | ln/pw_3_1_reset_reg                                                                              |                6 |             39 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_2[0]                    | ln/pw_5_0_reset_reg_reg_n_0                                                                      |               10 |             40 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/ram_2_1_enb                                 | ln/pw_2_2_reset_reg                                                                              |                7 |             42 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/delay_of_in_data_by_cyclic_streamer_latency/genblk1[2].r/E[0]                                         | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               10 |             42 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/in_data_memory_read_enable                  | ln/pw_1_1_reset_reg                                                                              |               12 |             51 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1                       | ln/pw_5_0_reset_reg_reg_n_0                                                                      |               16 |             52 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/mfu/E[0]                                                                                              |                                                                                                  |               13 |             56 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/CE                                                                                                | ln/dw_4_1_reset_reg_reg_n_0                                                                      |               20 |             56 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/CE                                                                                                | ln/dw_3_2_reset_reg                                                                              |               18 |             57 |
|  clk_IBUF_BUFG        | ln/iw_0_0_enable_reg_reg_0                                                                                            | ln/iw_0_0_reset_reg_reg_n_0                                                                      |               30 |             58 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/CE                                                                                                | ln/dw_3_0_reset_reg                                                                              |               20 |             59 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/CE                                                                                                | ln/dw_2_1_reset_reg                                                                              |               21 |             60 |
|  clk_IBUF_BUFG        | ln/pw_4_0_enable_reg_reg_n_0                                                                                          |                                                                                                  |                8 |             60 |
|  clk_IBUF_BUFG        | ln/pw_4_2_enable_reg_reg_n_0                                                                                          |                                                                                                  |               12 |             60 |
|  clk_IBUF_BUFG        | ln/pw_2_2_enable_reg                                                                                                  |                                                                                                  |                7 |             62 |
|  clk_IBUF_BUFG        | ln/pw_3_1_enable_reg                                                                                                  |                                                                                                  |                6 |             62 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/is_loading_reg_0                                                                                  | ln/dw_1_2_reset_reg_reg_n_0                                                                      |               28 |             63 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/is_loading_reg_1                                                                                  | ln/dw_1_0_reset_reg_reg_n_0                                                                      |               23 |             65 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/point_streamer_enable                       | ln/pw_5_0_reset_reg_reg_n_0                                                                      |               14 |             68 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[4].pw_unit/delay_of_bias/genblk1[3].r/pw_5_0_enable_reg_reg                                   |                                                                                                  |                5 |             80 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               28 |             88 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               23 |             88 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               19 |             88 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               17 |             88 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               21 |             88 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/delay_line_of_is_counter_end/genblk1[1].r/E[0]                                                    |                                                                                                  |               29 |             88 |
|  clk_IBUF_BUFG        | receiver/E[0]                                                                                                         |                                                                                                  |               32 |             96 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/E[0]                                                | ln/pw_2_2_reset_reg                                                                              |               45 |            128 |
|  clk_IBUF_BUFG        | ln/pw_4_0_enable_reg_reg_n_0                                                                                          | ln/pw_4_0_reset_reg_reg_n_0                                                                      |               72 |            128 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/genblk1[9].pw_unit/delay_of_validity/genblk1[7].r/E[0]                                                | ln/pw_3_1_reset_reg                                                                              |               31 |            128 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/genblk1[13].pw_unit/delay_of_validity/genblk1[7].r/pw_2_0_enable_reg_reg[0]                           | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               34 |            128 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/delay_of_all_in_stream/genblk1[7].r/E[0]                                                              | ln/pw_1_1_reset_reg                                                                              |               48 |            128 |
|  clk_IBUF_BUFG        | ln/pw_4_2_enable_reg_reg_n_0                                                                                          | ln/pw_4_2_reset_reg_reg_n_0                                                                      |               76 |            129 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_1_1_reset_reg_reg                        | ln/pw_1_1_reset_reg                                                                              |               48 |            135 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/all_data_in_stream_reg                      | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               41 |            137 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_2_2_reset_reg_reg                        | ln/pw_2_2_reset_reg                                                                              |               47 |            139 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_3_1_reset_reg_reg                        | ln/pw_3_1_reset_reg                                                                              |               31 |            142 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_0_reset_reg_reg                        | ln/pw_4_0_reset_reg_reg_n_0                                                                      |               39 |            143 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/pw_4_2_reset_reg_reg                        | ln/pw_4_2_reset_reg_reg_n_0                                                                      |               52 |            144 |
|  clk_IBUF_BUFG        | ln/iv_0_0/mwu/(null)[2].cntr_for_thread/delay_of_data/genblk1[2].r/iw_0_0_enable_reg_reg                              |                                                                                                  |               28 |            160 |
|  clk_IBUF_BUFG        |                                                                                                                       |                                                                                                  |               46 |            164 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_2_2_enable_reg_reg                      | ln/pw_2_2_reset_reg                                                                              |               53 |            192 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_3_1_enable_reg_reg                      | ln/pw_3_1_reset_reg                                                                              |               57 |            192 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/genblk1[15].pw_unit/delay_of_bn_weights/genblk1[3].r/pw_2_0_enable_reg_reg                            | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               55 |            192 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_4_2_enable_reg_reg                      | ln/pw_4_2_reset_reg_reg_n_0                                                                      |               56 |            192 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_4_0_enable_reg_reg                      | ln/pw_4_0_reset_reg_reg_n_0                                                                      |               49 |            192 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mp2d/delay_of_horizontal_step/genblk1[0].r/local_memory_reg[0]_0                                      |                                                                                                  |               19 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mp2d/delay_of_horizontal_step/genblk1[0].r/local_memory_reg[0]_0                                      |                                                                                                  |                8 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1[0]                    | ln/pw_1_1_reset_reg                                                                              |               57 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                                        | ln/pw_4_2_reset_reg_reg_n_0                                                                      |               49 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                                        | ln/pw_2_2_reset_reg                                                                              |               60 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1[0]                    | ln/pw_4_0_reset_reg_reg_n_0                                                                      |               40 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/local_memory_reg[0]_1[0]                    | ln/pw_2_0_reset_reg_reg_n_0                                                                      |               55 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/weight_cyclic_streamer/delay_of_is_streaming/genblk1[2].r/E[0]                                        | ln/pw_3_1_reset_reg                                                                              |               46 |            256 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/pw_1_1_enable_reg_reg                  | ln/pw_1_1_reset_reg                                                                              |              102 |            275 |
|  clk_IBUF_BUFG        | ln/pw_1_1_enable_reg                                                                                                  | ln/pw_1_1_reset_reg                                                                              |              118 |            346 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mp2d/delay_of_horizontal_step/genblk1[0].r/local_memory_reg[0]_0                                      |                                                                                                  |               34 |            384 |
|  clk_IBUF_BUFG        | ln/pw_2_0_enable_reg_reg_n_0                                                                                          | ln/pw_2_0_reset_reg_reg_n_0                                                                      |              127 |            388 |
|  clk_IBUF_BUFG        | ln/pw_3_1_enable_reg                                                                                                  | ln/pw_3_1_reset_reg                                                                              |              146 |            419 |
|  clk_IBUF_BUFG        | ln/pw_2_2_enable_reg                                                                                                  | ln/pw_2_2_reset_reg                                                                              |              151 |            420 |
|  clk_IBUF_BUFG        | ln/layer_dw_4_1/LWU/CE                                                                                                |                                                                                                  |               64 |            540 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_0/LWU/CE                                                                                                |                                                                                                  |               59 |            540 |
|  clk_IBUF_BUFG        | ln/layer_dw_3_2/LWU/CE                                                                                                |                                                                                                  |               56 |            544 |
|  clk_IBUF_BUFG        | ln/layer_dw_2_1/LWU/CE                                                                                                |                                                                                                  |               57 |            557 |
|  clk_IBUF_BUFG        | ln/layer_pw_5_0/genblk1[4].pw_unit/delay_of_bias/genblk1[3].r/pw_5_0_enable_reg_reg                                   | ln/pw_5_0_reset_reg_reg_n_0                                                                      |               66 |            600 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_2/LWU/is_loading_reg_0                                                                                  |                                                                                                  |               69 |            601 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mp2d/delay_of_horizontal_step/genblk1[0].r/local_memory_reg[0]_0                                      |                                                                                                  |              128 |            640 |
|  clk_IBUF_BUFG        | ln/layer_dw_1_0/LWU/is_loading_reg_1                                                                                  |                                                                                                  |               81 |            650 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_1_1_reset_reg_reg                       |                                                                                                  |               55 |            992 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_2_0_enable_reg_reg                      |                                                                                                  |               54 |           1024 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_0/genblk1[15].pw_unit/delay_of_bn_weights/genblk1[3].r/pw_2_0_enable_reg_reg                            |                                                                                                  |              207 |           2016 |
|  clk_IBUF_BUFG        | ln/layer_pw_1_1/mwu/(null)[15].cntr_for_thread/delay_of_validity/genblk1[15].r/pw_1_1_enable_reg_reg                  |                                                                                                  |              251 |           2044 |
|  clk_IBUF_BUFG        | ln/layer_pw_3_1/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_3_1_enable_reg_reg                      |                                                                                                  |              256 |           3008 |
|  clk_IBUF_BUFG        | ln/layer_pw_2_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_2_2_enable_reg_reg                      |                                                                                                  |              282 |           3008 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_0/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_4_0_enable_reg_reg                      |                                                                                                  |              253 |           3008 |
|  clk_IBUF_BUFG        | ln/layer_pw_4_2/mwu/(null)[15].cntr_for_thread/delay_of_data/genblk1[15].r/pw_4_2_enable_reg_reg                      |                                                                                                  |              252 |           3008 |
+-----------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+----------------+


