ISim log file
Running: C:\Users\GAVO\Desktop\UCM\2 curso Ingenieria Informatica\tecnologia de computadores\practicas\practica2\Practica2_avanzada_porFases\tb_muyecaFases_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/GAVO/Desktop/UCM/2 curso Ingenieria Informatica/tecnologia de computadores/practicas/practica2/Practica2_avanzada_porFases/tb_muyecaFases_isim_beh.wdb 
ISim P.15xf (signature 0xc3576ebc)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is GAVO, on host GAVO-PC.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.1\ISE_DS\ISE\/data\*.lic;C:\Xilinx\14.1\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.1\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.1\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.acresso.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 260 ns(1): Error: tranquila -> tranquila
at 270 ns(1): Error: tranquila -> dormida
at 280 ns(1): Error: dormida -> t1
at 290 ns(1): Error: t1 -> t2
at 300 ns(1): Error: t2 -> t3
at 310 ns(1): Error: t3 -> tranquila
at 320 ns(1): Error: tranquila -> hablando
at 330 ns(1): Error: hablando -> dormida
at 340 ns(1): Error: dormida -> t1
at 350 ns(1): Error: t1 -> t2
at 360 ns(1): Error: t2 -> t3
at 370 ns(1): Error: t3 -> dormida
