// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator_correlator_Pipeline_Outer_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        acc_V_32_1_reload,
        acc_V_31_1_reload,
        acc_V_30_1_reload,
        acc_V_29_1_reload,
        acc_V_28_1_reload,
        acc_V_27_1_reload,
        acc_V_26_1_reload,
        acc_V_25_1_reload,
        acc_V_24_1_reload,
        acc_V_23_1_reload,
        acc_V_22_1_reload,
        acc_V_21_1_reload,
        acc_V_20_1_reload,
        acc_V_19_1_reload,
        acc_V_18_1_reload,
        acc_V_17_1_reload,
        acc_V_16_1_reload,
        acc_V_15_1_reload,
        acc_V_14_1_reload,
        acc_V_13_1_reload,
        acc_V_12_1_reload,
        acc_V_11_1_reload,
        acc_V_10_1_reload,
        acc_V_9_1_reload,
        acc_V_8_1_reload,
        acc_V_7_1_reload,
        acc_V_6_1_reload,
        acc_V_5_1_reload,
        acc_V_4_1_reload,
        acc_V_3_1_reload,
        acc_V_2_1_reload,
        acc_V_1_1_reload,
        acc_V_0_1_reload,
        select_ln580,
        temp_input_V_1_0,
        temp_input_V_2_0,
        temp_input_V_3_0,
        temp_input_V_4_0,
        temp_input_V_5_0,
        temp_input_V_6_0,
        temp_input_V_7_0,
        temp_input_V_8_0,
        temp_input_V_9_0,
        temp_input_V_10_0,
        temp_input_V_11_0,
        temp_input_V_12_0,
        temp_input_V_13_0,
        temp_input_V_14_0,
        temp_input_V_15_0,
        temp_input_V_16_0,
        temp_input_V_17_0,
        temp_input_V_18_0,
        temp_input_V_19_0,
        temp_input_V_20_0,
        temp_input_V_21_0,
        temp_input_V_22_0,
        temp_input_V_23_0,
        temp_input_V_24_0,
        temp_input_V_25_0,
        temp_input_V_26_0,
        temp_input_V_27_0,
        temp_input_V_28_0,
        temp_input_V_29_0,
        temp_input_V_30_0,
        acc_V_32_3_out,
        acc_V_32_3_out_ap_vld,
        acc_V_31_3_out,
        acc_V_31_3_out_ap_vld,
        acc_V_30_3_out,
        acc_V_30_3_out_ap_vld,
        acc_V_29_3_out,
        acc_V_29_3_out_ap_vld,
        acc_V_28_3_out,
        acc_V_28_3_out_ap_vld,
        acc_V_27_3_out,
        acc_V_27_3_out_ap_vld,
        acc_V_26_3_out,
        acc_V_26_3_out_ap_vld,
        acc_V_25_3_out,
        acc_V_25_3_out_ap_vld,
        acc_V_24_3_out,
        acc_V_24_3_out_ap_vld,
        acc_V_23_3_out,
        acc_V_23_3_out_ap_vld,
        acc_V_22_3_out,
        acc_V_22_3_out_ap_vld,
        acc_V_21_3_out,
        acc_V_21_3_out_ap_vld,
        acc_V_20_3_out,
        acc_V_20_3_out_ap_vld,
        acc_V_19_3_out,
        acc_V_19_3_out_ap_vld,
        acc_V_18_3_out,
        acc_V_18_3_out_ap_vld,
        acc_V_17_3_out,
        acc_V_17_3_out_ap_vld,
        acc_V_16_3_out,
        acc_V_16_3_out_ap_vld,
        acc_V_15_3_out,
        acc_V_15_3_out_ap_vld,
        acc_V_14_3_out,
        acc_V_14_3_out_ap_vld,
        acc_V_13_3_out,
        acc_V_13_3_out_ap_vld,
        acc_V_12_3_out,
        acc_V_12_3_out_ap_vld,
        acc_V_11_3_out,
        acc_V_11_3_out_ap_vld,
        acc_V_10_3_out,
        acc_V_10_3_out_ap_vld,
        acc_V_9_3_out,
        acc_V_9_3_out_ap_vld,
        acc_V_8_3_out,
        acc_V_8_3_out_ap_vld,
        acc_V_7_3_out,
        acc_V_7_3_out_ap_vld,
        acc_V_6_3_out,
        acc_V_6_3_out_ap_vld,
        acc_V_5_3_out,
        acc_V_5_3_out_ap_vld,
        acc_V_4_3_out,
        acc_V_4_3_out_ap_vld,
        acc_V_3_3_out,
        acc_V_3_3_out_ap_vld,
        acc_V_2_3_out,
        acc_V_2_3_out_ap_vld,
        acc_V_1_3_out,
        acc_V_1_3_out_ap_vld,
        acc_V_0_3_out,
        acc_V_0_3_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] acc_V_32_1_reload;
input  [29:0] acc_V_31_1_reload;
input  [29:0] acc_V_30_1_reload;
input  [29:0] acc_V_29_1_reload;
input  [29:0] acc_V_28_1_reload;
input  [29:0] acc_V_27_1_reload;
input  [29:0] acc_V_26_1_reload;
input  [29:0] acc_V_25_1_reload;
input  [29:0] acc_V_24_1_reload;
input  [29:0] acc_V_23_1_reload;
input  [29:0] acc_V_22_1_reload;
input  [29:0] acc_V_21_1_reload;
input  [29:0] acc_V_20_1_reload;
input  [29:0] acc_V_19_1_reload;
input  [29:0] acc_V_18_1_reload;
input  [29:0] acc_V_17_1_reload;
input  [29:0] acc_V_16_1_reload;
input  [29:0] acc_V_15_1_reload;
input  [29:0] acc_V_14_1_reload;
input  [29:0] acc_V_13_1_reload;
input  [29:0] acc_V_12_1_reload;
input  [29:0] acc_V_11_1_reload;
input  [29:0] acc_V_10_1_reload;
input  [29:0] acc_V_9_1_reload;
input  [29:0] acc_V_8_1_reload;
input  [29:0] acc_V_7_1_reload;
input  [29:0] acc_V_6_1_reload;
input  [29:0] acc_V_5_1_reload;
input  [29:0] acc_V_4_1_reload;
input  [29:0] acc_V_3_1_reload;
input  [29:0] acc_V_2_1_reload;
input  [29:0] acc_V_1_1_reload;
input  [29:0] acc_V_0_1_reload;
input  [29:0] select_ln580;
input  [29:0] temp_input_V_1_0;
input  [29:0] temp_input_V_2_0;
input  [29:0] temp_input_V_3_0;
input  [29:0] temp_input_V_4_0;
input  [29:0] temp_input_V_5_0;
input  [29:0] temp_input_V_6_0;
input  [29:0] temp_input_V_7_0;
input  [29:0] temp_input_V_8_0;
input  [29:0] temp_input_V_9_0;
input  [29:0] temp_input_V_10_0;
input  [29:0] temp_input_V_11_0;
input  [29:0] temp_input_V_12_0;
input  [29:0] temp_input_V_13_0;
input  [29:0] temp_input_V_14_0;
input  [29:0] temp_input_V_15_0;
input  [29:0] temp_input_V_16_0;
input  [29:0] temp_input_V_17_0;
input  [29:0] temp_input_V_18_0;
input  [29:0] temp_input_V_19_0;
input  [29:0] temp_input_V_20_0;
input  [29:0] temp_input_V_21_0;
input  [29:0] temp_input_V_22_0;
input  [29:0] temp_input_V_23_0;
input  [29:0] temp_input_V_24_0;
input  [29:0] temp_input_V_25_0;
input  [29:0] temp_input_V_26_0;
input  [29:0] temp_input_V_27_0;
input  [29:0] temp_input_V_28_0;
input  [29:0] temp_input_V_29_0;
input  [29:0] temp_input_V_30_0;
output  [29:0] acc_V_32_3_out;
output   acc_V_32_3_out_ap_vld;
output  [29:0] acc_V_31_3_out;
output   acc_V_31_3_out_ap_vld;
output  [29:0] acc_V_30_3_out;
output   acc_V_30_3_out_ap_vld;
output  [29:0] acc_V_29_3_out;
output   acc_V_29_3_out_ap_vld;
output  [29:0] acc_V_28_3_out;
output   acc_V_28_3_out_ap_vld;
output  [29:0] acc_V_27_3_out;
output   acc_V_27_3_out_ap_vld;
output  [29:0] acc_V_26_3_out;
output   acc_V_26_3_out_ap_vld;
output  [29:0] acc_V_25_3_out;
output   acc_V_25_3_out_ap_vld;
output  [29:0] acc_V_24_3_out;
output   acc_V_24_3_out_ap_vld;
output  [29:0] acc_V_23_3_out;
output   acc_V_23_3_out_ap_vld;
output  [29:0] acc_V_22_3_out;
output   acc_V_22_3_out_ap_vld;
output  [29:0] acc_V_21_3_out;
output   acc_V_21_3_out_ap_vld;
output  [29:0] acc_V_20_3_out;
output   acc_V_20_3_out_ap_vld;
output  [29:0] acc_V_19_3_out;
output   acc_V_19_3_out_ap_vld;
output  [29:0] acc_V_18_3_out;
output   acc_V_18_3_out_ap_vld;
output  [29:0] acc_V_17_3_out;
output   acc_V_17_3_out_ap_vld;
output  [29:0] acc_V_16_3_out;
output   acc_V_16_3_out_ap_vld;
output  [29:0] acc_V_15_3_out;
output   acc_V_15_3_out_ap_vld;
output  [29:0] acc_V_14_3_out;
output   acc_V_14_3_out_ap_vld;
output  [29:0] acc_V_13_3_out;
output   acc_V_13_3_out_ap_vld;
output  [29:0] acc_V_12_3_out;
output   acc_V_12_3_out_ap_vld;
output  [29:0] acc_V_11_3_out;
output   acc_V_11_3_out_ap_vld;
output  [29:0] acc_V_10_3_out;
output   acc_V_10_3_out_ap_vld;
output  [29:0] acc_V_9_3_out;
output   acc_V_9_3_out_ap_vld;
output  [29:0] acc_V_8_3_out;
output   acc_V_8_3_out_ap_vld;
output  [29:0] acc_V_7_3_out;
output   acc_V_7_3_out_ap_vld;
output  [29:0] acc_V_6_3_out;
output   acc_V_6_3_out_ap_vld;
output  [29:0] acc_V_5_3_out;
output   acc_V_5_3_out_ap_vld;
output  [29:0] acc_V_4_3_out;
output   acc_V_4_3_out_ap_vld;
output  [29:0] acc_V_3_3_out;
output   acc_V_3_3_out_ap_vld;
output  [29:0] acc_V_2_3_out;
output   acc_V_2_3_out_ap_vld;
output  [29:0] acc_V_1_3_out;
output   acc_V_1_3_out_ap_vld;
output  [29:0] acc_V_0_3_out;
output   acc_V_0_3_out_ap_vld;

reg ap_idle;
reg acc_V_32_3_out_ap_vld;
reg acc_V_31_3_out_ap_vld;
reg acc_V_30_3_out_ap_vld;
reg acc_V_29_3_out_ap_vld;
reg acc_V_28_3_out_ap_vld;
reg acc_V_27_3_out_ap_vld;
reg acc_V_26_3_out_ap_vld;
reg acc_V_25_3_out_ap_vld;
reg acc_V_24_3_out_ap_vld;
reg acc_V_23_3_out_ap_vld;
reg acc_V_22_3_out_ap_vld;
reg acc_V_21_3_out_ap_vld;
reg acc_V_20_3_out_ap_vld;
reg acc_V_19_3_out_ap_vld;
reg acc_V_18_3_out_ap_vld;
reg acc_V_17_3_out_ap_vld;
reg acc_V_16_3_out_ap_vld;
reg acc_V_15_3_out_ap_vld;
reg acc_V_14_3_out_ap_vld;
reg acc_V_13_3_out_ap_vld;
reg acc_V_12_3_out_ap_vld;
reg acc_V_11_3_out_ap_vld;
reg acc_V_10_3_out_ap_vld;
reg acc_V_9_3_out_ap_vld;
reg acc_V_8_3_out_ap_vld;
reg acc_V_7_3_out_ap_vld;
reg acc_V_6_3_out_ap_vld;
reg acc_V_5_3_out_ap_vld;
reg acc_V_4_3_out_ap_vld;
reg acc_V_3_3_out_ap_vld;
reg acc_V_2_3_out_ap_vld;
reg acc_V_1_3_out_ap_vld;
reg acc_V_0_3_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln47_fu_1655_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] codebook_V_0_address0;
reg    codebook_V_0_ce0;
wire   [1:0] codebook_V_0_q0;
wire   [4:0] codebook_V_1_address0;
reg    codebook_V_1_ce0;
wire   [1:0] codebook_V_1_q0;
wire   [4:0] codebook_V_2_address0;
reg    codebook_V_2_ce0;
wire   [1:0] codebook_V_2_q0;
wire   [4:0] codebook_V_3_address0;
reg    codebook_V_3_ce0;
wire   [1:0] codebook_V_3_q0;
wire   [4:0] codebook_V_4_address0;
reg    codebook_V_4_ce0;
wire   [1:0] codebook_V_4_q0;
wire   [4:0] codebook_V_5_address0;
reg    codebook_V_5_ce0;
wire   [1:0] codebook_V_5_q0;
wire   [4:0] codebook_V_6_address0;
reg    codebook_V_6_ce0;
wire   [1:0] codebook_V_6_q0;
wire   [4:0] codebook_V_7_address0;
reg    codebook_V_7_ce0;
wire   [1:0] codebook_V_7_q0;
wire   [4:0] codebook_V_8_address0;
reg    codebook_V_8_ce0;
wire   [1:0] codebook_V_8_q0;
wire   [4:0] codebook_V_9_address0;
reg    codebook_V_9_ce0;
wire   [1:0] codebook_V_9_q0;
wire   [4:0] codebook_V_10_address0;
reg    codebook_V_10_ce0;
wire   [1:0] codebook_V_10_q0;
wire   [4:0] codebook_V_11_address0;
reg    codebook_V_11_ce0;
wire   [1:0] codebook_V_11_q0;
wire   [4:0] codebook_V_12_address0;
reg    codebook_V_12_ce0;
wire   [1:0] codebook_V_12_q0;
wire   [4:0] codebook_V_13_address0;
reg    codebook_V_13_ce0;
wire   [1:0] codebook_V_13_q0;
wire   [4:0] codebook_V_14_address0;
reg    codebook_V_14_ce0;
wire   [1:0] codebook_V_14_q0;
wire   [4:0] codebook_V_15_address0;
reg    codebook_V_15_ce0;
wire   [1:0] codebook_V_15_q0;
wire   [4:0] codebook_V_16_address0;
reg    codebook_V_16_ce0;
wire   [1:0] codebook_V_16_q0;
wire   [4:0] codebook_V_17_address0;
reg    codebook_V_17_ce0;
wire   [1:0] codebook_V_17_q0;
wire   [4:0] codebook_V_18_address0;
reg    codebook_V_18_ce0;
wire   [1:0] codebook_V_18_q0;
wire   [4:0] codebook_V_19_address0;
reg    codebook_V_19_ce0;
wire   [1:0] codebook_V_19_q0;
wire   [4:0] codebook_V_20_address0;
reg    codebook_V_20_ce0;
wire   [1:0] codebook_V_20_q0;
wire   [4:0] codebook_V_21_address0;
reg    codebook_V_21_ce0;
wire   [1:0] codebook_V_21_q0;
wire   [4:0] codebook_V_22_address0;
reg    codebook_V_22_ce0;
wire   [1:0] codebook_V_22_q0;
wire   [4:0] codebook_V_23_address0;
reg    codebook_V_23_ce0;
wire   [1:0] codebook_V_23_q0;
wire   [4:0] codebook_V_24_address0;
reg    codebook_V_24_ce0;
wire   [1:0] codebook_V_24_q0;
wire   [4:0] codebook_V_25_address0;
reg    codebook_V_25_ce0;
wire   [1:0] codebook_V_25_q0;
wire   [4:0] codebook_V_26_address0;
reg    codebook_V_26_ce0;
wire   [1:0] codebook_V_26_q0;
wire   [4:0] codebook_V_27_address0;
reg    codebook_V_27_ce0;
wire   [1:0] codebook_V_27_q0;
wire   [4:0] codebook_V_28_address0;
reg    codebook_V_28_ce0;
wire   [1:0] codebook_V_28_q0;
wire   [4:0] codebook_V_29_address0;
reg    codebook_V_29_ce0;
wire   [1:0] codebook_V_29_q0;
wire   [4:0] codebook_V_30_address0;
reg    codebook_V_30_ce0;
wire   [1:0] codebook_V_30_q0;
wire   [4:0] codebook_V_31_address0;
reg    codebook_V_31_ce0;
wire   [1:0] codebook_V_31_q0;
wire   [4:0] codebook_V_32_address0;
reg    codebook_V_32_ce0;
wire   [1:0] codebook_V_32_q0;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln47_reg_3641;
reg   [0:0] icmp_ln47_reg_3641_pp0_iter1_reg;
reg   [0:0] icmp_ln47_reg_3641_pp0_iter2_reg;
wire   [29:0] r_V_1_fu_1710_p33;
reg   [29:0] r_V_1_reg_3645;
reg   [29:0] r_V_1_reg_3645_pp0_iter1_reg;
reg  signed [1:0] codebook_V_0_load_reg_3815;
reg  signed [1:0] codebook_V_1_load_reg_3820;
reg  signed [1:0] codebook_V_2_load_reg_3825;
reg  signed [1:0] codebook_V_3_load_reg_3830;
reg  signed [1:0] codebook_V_4_load_reg_3835;
reg  signed [1:0] codebook_V_5_load_reg_3840;
reg  signed [1:0] codebook_V_6_load_reg_3845;
reg  signed [1:0] codebook_V_7_load_reg_3850;
reg  signed [1:0] codebook_V_8_load_reg_3855;
reg  signed [1:0] codebook_V_9_load_reg_3860;
reg  signed [1:0] codebook_V_10_load_reg_3865;
reg  signed [1:0] codebook_V_11_load_reg_3870;
reg  signed [1:0] codebook_V_12_load_reg_3875;
reg  signed [1:0] codebook_V_13_load_reg_3880;
reg  signed [1:0] codebook_V_14_load_reg_3885;
reg  signed [1:0] codebook_V_15_load_reg_3890;
reg  signed [1:0] codebook_V_16_load_reg_3895;
reg  signed [1:0] codebook_V_17_load_reg_3900;
reg  signed [1:0] codebook_V_18_load_reg_3905;
reg  signed [1:0] codebook_V_19_load_reg_3910;
reg  signed [1:0] codebook_V_20_load_reg_3915;
reg  signed [1:0] codebook_V_21_load_reg_3920;
reg  signed [1:0] codebook_V_22_load_reg_3925;
reg  signed [1:0] codebook_V_23_load_reg_3930;
reg  signed [1:0] codebook_V_24_load_reg_3935;
reg  signed [1:0] codebook_V_25_load_reg_3940;
reg  signed [1:0] codebook_V_26_load_reg_3945;
reg  signed [1:0] codebook_V_27_load_reg_3950;
reg  signed [1:0] codebook_V_28_load_reg_3955;
reg  signed [1:0] codebook_V_29_load_reg_3960;
reg  signed [1:0] codebook_V_30_load_reg_3965;
reg  signed [1:0] codebook_V_31_load_reg_3970;
reg  signed [1:0] codebook_V_32_load_reg_3975;
wire  signed [31:0] r_V_fu_1783_p1;
wire   [31:0] grp_fu_1789_p2;
reg   [31:0] mul_ln1171_reg_4182;
wire   [31:0] grp_fu_1798_p2;
reg   [31:0] mul_ln1171_1_reg_4187;
wire   [31:0] grp_fu_1807_p2;
reg   [31:0] mul_ln1171_2_reg_4192;
wire   [31:0] grp_fu_1816_p2;
reg   [31:0] mul_ln1171_3_reg_4197;
wire   [31:0] grp_fu_1825_p2;
reg   [31:0] mul_ln1171_4_reg_4202;
wire   [31:0] grp_fu_1834_p2;
reg   [31:0] mul_ln1171_5_reg_4207;
wire   [31:0] grp_fu_1843_p2;
reg   [31:0] mul_ln1171_6_reg_4212;
wire   [31:0] grp_fu_1852_p2;
reg   [31:0] mul_ln1171_7_reg_4217;
wire   [31:0] grp_fu_1861_p2;
reg   [31:0] mul_ln1171_8_reg_4222;
wire   [31:0] grp_fu_1870_p2;
reg   [31:0] mul_ln1171_9_reg_4227;
wire   [31:0] grp_fu_1879_p2;
reg   [31:0] mul_ln1171_10_reg_4232;
wire   [31:0] grp_fu_1888_p2;
reg   [31:0] mul_ln1171_11_reg_4237;
wire   [31:0] grp_fu_1897_p2;
reg   [31:0] mul_ln1171_12_reg_4242;
wire   [31:0] grp_fu_1906_p2;
reg   [31:0] mul_ln1171_13_reg_4247;
wire   [31:0] grp_fu_1915_p2;
reg   [31:0] mul_ln1171_14_reg_4252;
wire   [31:0] grp_fu_1924_p2;
reg   [31:0] mul_ln1171_15_reg_4257;
wire   [31:0] grp_fu_1933_p2;
reg   [31:0] mul_ln1171_16_reg_4262;
wire   [31:0] grp_fu_1942_p2;
reg   [31:0] mul_ln1171_17_reg_4267;
wire   [31:0] grp_fu_1951_p2;
reg   [31:0] mul_ln1171_18_reg_4272;
wire   [31:0] grp_fu_1960_p2;
reg   [31:0] mul_ln1171_19_reg_4277;
wire   [31:0] grp_fu_1969_p2;
reg   [31:0] mul_ln1171_20_reg_4282;
wire   [31:0] grp_fu_1978_p2;
reg   [31:0] mul_ln1171_21_reg_4287;
wire   [31:0] grp_fu_1987_p2;
reg   [31:0] mul_ln1171_22_reg_4292;
wire   [31:0] grp_fu_1996_p2;
reg   [31:0] mul_ln1171_23_reg_4297;
wire   [31:0] grp_fu_2005_p2;
reg   [31:0] mul_ln1171_24_reg_4302;
wire   [31:0] grp_fu_2014_p2;
reg   [31:0] mul_ln1171_25_reg_4307;
wire   [31:0] grp_fu_2023_p2;
reg   [31:0] mul_ln1171_26_reg_4312;
wire   [31:0] grp_fu_2032_p2;
reg   [31:0] mul_ln1171_27_reg_4317;
wire   [31:0] grp_fu_2041_p2;
reg   [31:0] mul_ln1171_28_reg_4322;
wire   [31:0] grp_fu_2050_p2;
reg   [31:0] mul_ln1171_29_reg_4327;
wire   [31:0] grp_fu_2059_p2;
reg   [31:0] mul_ln1171_30_reg_4332;
wire   [31:0] grp_fu_2068_p2;
reg   [31:0] mul_ln1171_31_reg_4337;
wire   [31:0] grp_fu_2077_p2;
reg   [31:0] mul_ln1171_32_reg_4342;
wire   [63:0] zext_ln47_fu_1667_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] k_fu_302;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_k_1;
wire   [4:0] add_ln47_fu_1661_p2;
reg   [29:0] acc_V_0_3_fu_306;
reg   [29:0] acc_V_1_3_fu_310;
reg   [29:0] acc_V_2_3_fu_314;
reg   [29:0] acc_V_3_3_fu_318;
reg   [29:0] acc_V_4_3_fu_322;
reg   [29:0] acc_V_5_3_fu_326;
reg   [29:0] acc_V_6_3_fu_330;
reg   [29:0] acc_V_7_3_fu_334;
reg   [29:0] acc_V_8_3_fu_338;
reg   [29:0] acc_V_9_3_fu_342;
reg   [29:0] acc_V_10_3_fu_346;
reg   [29:0] acc_V_11_3_fu_350;
reg   [29:0] acc_V_12_3_fu_354;
reg   [29:0] acc_V_13_3_fu_358;
reg   [29:0] acc_V_14_3_fu_362;
reg   [29:0] acc_V_15_3_fu_366;
reg   [29:0] acc_V_16_3_fu_370;
reg   [29:0] acc_V_17_3_fu_374;
reg   [29:0] acc_V_18_3_fu_378;
reg   [29:0] acc_V_19_3_fu_382;
reg   [29:0] acc_V_20_3_fu_386;
reg   [29:0] acc_V_21_3_fu_390;
reg   [29:0] acc_V_22_3_fu_394;
reg   [29:0] acc_V_23_3_fu_398;
reg   [29:0] acc_V_24_3_fu_402;
reg   [29:0] acc_V_25_3_fu_406;
reg   [29:0] acc_V_26_3_fu_410;
reg   [29:0] acc_V_27_3_fu_414;
reg   [29:0] acc_V_28_3_fu_418;
reg   [29:0] acc_V_29_3_fu_422;
reg   [29:0] acc_V_30_3_fu_426;
reg   [29:0] acc_V_31_3_fu_430;
reg   [29:0] acc_V_32_3_fu_434;
wire    ap_block_pp0_stage0_01001;
wire   [4:0] r_V_1_fu_1710_p32;
wire  signed [29:0] grp_fu_1789_p0;
wire  signed [29:0] grp_fu_1798_p0;
wire  signed [29:0] grp_fu_1807_p0;
wire  signed [29:0] grp_fu_1816_p0;
wire  signed [29:0] grp_fu_1825_p0;
wire  signed [29:0] grp_fu_1834_p0;
wire  signed [29:0] grp_fu_1843_p0;
wire  signed [29:0] grp_fu_1852_p0;
wire  signed [29:0] grp_fu_1861_p0;
wire  signed [29:0] grp_fu_1870_p0;
wire  signed [29:0] grp_fu_1879_p0;
wire  signed [29:0] grp_fu_1888_p0;
wire  signed [29:0] grp_fu_1897_p0;
wire  signed [29:0] grp_fu_1906_p0;
wire  signed [29:0] grp_fu_1915_p0;
wire  signed [29:0] grp_fu_1924_p0;
wire  signed [29:0] grp_fu_1933_p0;
wire  signed [29:0] grp_fu_1942_p0;
wire  signed [29:0] grp_fu_1951_p0;
wire  signed [29:0] grp_fu_1960_p0;
wire  signed [29:0] grp_fu_1969_p0;
wire  signed [29:0] grp_fu_1978_p0;
wire  signed [29:0] grp_fu_1987_p0;
wire  signed [29:0] grp_fu_1996_p0;
wire  signed [29:0] grp_fu_2005_p0;
wire  signed [29:0] grp_fu_2014_p0;
wire  signed [29:0] grp_fu_2023_p0;
wire  signed [29:0] grp_fu_2032_p0;
wire  signed [29:0] grp_fu_2041_p0;
wire  signed [29:0] grp_fu_2050_p0;
wire  signed [29:0] grp_fu_2059_p0;
wire  signed [29:0] grp_fu_2068_p0;
wire  signed [29:0] grp_fu_2077_p0;
wire   [34:0] shl_ln_fu_2182_p3;
wire  signed [34:0] sext_ln1245_fu_2190_p1;
wire   [34:0] add_ln1245_fu_2193_p2;
wire   [34:0] shl_ln737_1_fu_2209_p3;
wire  signed [34:0] sext_ln1245_1_fu_2217_p1;
wire   [34:0] add_ln1245_1_fu_2220_p2;
wire   [34:0] shl_ln737_2_fu_2236_p3;
wire  signed [34:0] sext_ln1245_2_fu_2244_p1;
wire   [34:0] add_ln1245_2_fu_2247_p2;
wire   [34:0] shl_ln737_3_fu_2263_p3;
wire  signed [34:0] sext_ln1245_3_fu_2271_p1;
wire   [34:0] add_ln1245_3_fu_2274_p2;
wire   [34:0] shl_ln737_4_fu_2290_p3;
wire  signed [34:0] sext_ln1245_4_fu_2298_p1;
wire   [34:0] add_ln1245_4_fu_2301_p2;
wire   [34:0] shl_ln737_5_fu_2317_p3;
wire  signed [34:0] sext_ln1245_5_fu_2325_p1;
wire   [34:0] add_ln1245_5_fu_2328_p2;
wire   [34:0] shl_ln737_6_fu_2344_p3;
wire  signed [34:0] sext_ln1245_6_fu_2352_p1;
wire   [34:0] add_ln1245_6_fu_2355_p2;
wire   [34:0] shl_ln737_7_fu_2371_p3;
wire  signed [34:0] sext_ln1245_7_fu_2379_p1;
wire   [34:0] add_ln1245_7_fu_2382_p2;
wire   [34:0] shl_ln737_8_fu_2398_p3;
wire  signed [34:0] sext_ln1245_8_fu_2406_p1;
wire   [34:0] add_ln1245_8_fu_2409_p2;
wire   [34:0] shl_ln737_9_fu_2425_p3;
wire  signed [34:0] sext_ln1245_9_fu_2433_p1;
wire   [34:0] add_ln1245_9_fu_2436_p2;
wire   [34:0] shl_ln737_s_fu_2452_p3;
wire  signed [34:0] sext_ln1245_10_fu_2460_p1;
wire   [34:0] add_ln1245_10_fu_2463_p2;
wire   [34:0] shl_ln737_10_fu_2479_p3;
wire  signed [34:0] sext_ln1245_11_fu_2487_p1;
wire   [34:0] add_ln1245_11_fu_2490_p2;
wire   [34:0] shl_ln737_11_fu_2506_p3;
wire  signed [34:0] sext_ln1245_12_fu_2514_p1;
wire   [34:0] add_ln1245_12_fu_2517_p2;
wire   [34:0] shl_ln737_12_fu_2533_p3;
wire  signed [34:0] sext_ln1245_13_fu_2541_p1;
wire   [34:0] add_ln1245_13_fu_2544_p2;
wire   [34:0] shl_ln737_13_fu_2560_p3;
wire  signed [34:0] sext_ln1245_14_fu_2568_p1;
wire   [34:0] add_ln1245_14_fu_2571_p2;
wire   [34:0] shl_ln737_14_fu_2587_p3;
wire  signed [34:0] sext_ln1245_15_fu_2595_p1;
wire   [34:0] add_ln1245_15_fu_2598_p2;
wire   [34:0] shl_ln737_15_fu_2614_p3;
wire  signed [34:0] sext_ln1245_16_fu_2622_p1;
wire   [34:0] add_ln1245_16_fu_2625_p2;
wire   [34:0] shl_ln737_16_fu_2641_p3;
wire  signed [34:0] sext_ln1245_17_fu_2649_p1;
wire   [34:0] add_ln1245_17_fu_2652_p2;
wire   [34:0] shl_ln737_17_fu_2668_p3;
wire  signed [34:0] sext_ln1245_18_fu_2676_p1;
wire   [34:0] add_ln1245_18_fu_2679_p2;
wire   [34:0] shl_ln737_18_fu_2695_p3;
wire  signed [34:0] sext_ln1245_19_fu_2703_p1;
wire   [34:0] add_ln1245_19_fu_2706_p2;
wire   [34:0] shl_ln737_19_fu_2722_p3;
wire  signed [34:0] sext_ln1245_20_fu_2730_p1;
wire   [34:0] add_ln1245_20_fu_2733_p2;
wire   [34:0] shl_ln737_20_fu_2749_p3;
wire  signed [34:0] sext_ln1245_21_fu_2757_p1;
wire   [34:0] add_ln1245_21_fu_2760_p2;
wire   [34:0] shl_ln737_21_fu_2776_p3;
wire  signed [34:0] sext_ln1245_22_fu_2784_p1;
wire   [34:0] add_ln1245_22_fu_2787_p2;
wire   [34:0] shl_ln737_22_fu_2803_p3;
wire  signed [34:0] sext_ln1245_23_fu_2811_p1;
wire   [34:0] add_ln1245_23_fu_2814_p2;
wire   [34:0] shl_ln737_23_fu_2830_p3;
wire  signed [34:0] sext_ln1245_24_fu_2838_p1;
wire   [34:0] add_ln1245_24_fu_2841_p2;
wire   [34:0] shl_ln737_24_fu_2857_p3;
wire  signed [34:0] sext_ln1245_25_fu_2865_p1;
wire   [34:0] add_ln1245_25_fu_2868_p2;
wire   [34:0] shl_ln737_25_fu_2884_p3;
wire  signed [34:0] sext_ln1245_26_fu_2892_p1;
wire   [34:0] add_ln1245_26_fu_2895_p2;
wire   [34:0] shl_ln737_26_fu_2911_p3;
wire  signed [34:0] sext_ln1245_27_fu_2919_p1;
wire   [34:0] add_ln1245_27_fu_2922_p2;
wire   [34:0] shl_ln737_27_fu_2938_p3;
wire  signed [34:0] sext_ln1245_28_fu_2946_p1;
wire   [34:0] add_ln1245_28_fu_2949_p2;
wire   [34:0] shl_ln737_28_fu_2965_p3;
wire  signed [34:0] sext_ln1245_29_fu_2973_p1;
wire   [34:0] add_ln1245_29_fu_2976_p2;
wire   [34:0] shl_ln737_29_fu_2992_p3;
wire  signed [34:0] sext_ln1245_30_fu_3000_p1;
wire   [34:0] add_ln1245_30_fu_3003_p2;
wire   [34:0] shl_ln737_30_fu_3019_p3;
wire  signed [34:0] sext_ln1245_31_fu_3027_p1;
wire   [34:0] add_ln1245_31_fu_3030_p2;
wire   [34:0] shl_ln737_31_fu_3046_p3;
wire  signed [34:0] sext_ln1245_32_fu_3054_p1;
wire   [34:0] add_ln1245_32_fu_3057_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

correlator_correlator_Pipeline_Outer_Loop_codebook_V_0 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_0_address0),
    .ce0(codebook_V_0_ce0),
    .q0(codebook_V_0_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_1 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_1_address0),
    .ce0(codebook_V_1_ce0),
    .q0(codebook_V_1_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_2 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_2_address0),
    .ce0(codebook_V_2_ce0),
    .q0(codebook_V_2_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_3 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_3_address0),
    .ce0(codebook_V_3_ce0),
    .q0(codebook_V_3_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_4 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_4_address0),
    .ce0(codebook_V_4_ce0),
    .q0(codebook_V_4_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_5 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_5_address0),
    .ce0(codebook_V_5_ce0),
    .q0(codebook_V_5_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_6 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_6_address0),
    .ce0(codebook_V_6_ce0),
    .q0(codebook_V_6_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_7 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_7_address0),
    .ce0(codebook_V_7_ce0),
    .q0(codebook_V_7_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_8 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_8_address0),
    .ce0(codebook_V_8_ce0),
    .q0(codebook_V_8_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_9 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_9_address0),
    .ce0(codebook_V_9_ce0),
    .q0(codebook_V_9_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_10 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_10_address0),
    .ce0(codebook_V_10_ce0),
    .q0(codebook_V_10_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_11 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_11_address0),
    .ce0(codebook_V_11_ce0),
    .q0(codebook_V_11_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_12 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_12_address0),
    .ce0(codebook_V_12_ce0),
    .q0(codebook_V_12_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_13 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_13_address0),
    .ce0(codebook_V_13_ce0),
    .q0(codebook_V_13_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_14 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_14_address0),
    .ce0(codebook_V_14_ce0),
    .q0(codebook_V_14_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_15 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_15_address0),
    .ce0(codebook_V_15_ce0),
    .q0(codebook_V_15_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_16 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_16_address0),
    .ce0(codebook_V_16_ce0),
    .q0(codebook_V_16_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_17 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_17_address0),
    .ce0(codebook_V_17_ce0),
    .q0(codebook_V_17_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_18 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_18_address0),
    .ce0(codebook_V_18_ce0),
    .q0(codebook_V_18_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_19 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_19_address0),
    .ce0(codebook_V_19_ce0),
    .q0(codebook_V_19_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_20 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_20_address0),
    .ce0(codebook_V_20_ce0),
    .q0(codebook_V_20_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_21 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_21_address0),
    .ce0(codebook_V_21_ce0),
    .q0(codebook_V_21_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_22 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_22_address0),
    .ce0(codebook_V_22_ce0),
    .q0(codebook_V_22_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_23 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_23_address0),
    .ce0(codebook_V_23_ce0),
    .q0(codebook_V_23_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_24 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_24_address0),
    .ce0(codebook_V_24_ce0),
    .q0(codebook_V_24_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_25 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_25_address0),
    .ce0(codebook_V_25_ce0),
    .q0(codebook_V_25_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_26 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_26_address0),
    .ce0(codebook_V_26_ce0),
    .q0(codebook_V_26_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_27 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_27_address0),
    .ce0(codebook_V_27_ce0),
    .q0(codebook_V_27_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_28 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_28_address0),
    .ce0(codebook_V_28_ce0),
    .q0(codebook_V_28_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_29 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_29_address0),
    .ce0(codebook_V_29_ce0),
    .q0(codebook_V_29_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_30 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_30_address0),
    .ce0(codebook_V_30_ce0),
    .q0(codebook_V_30_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_31 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_31_address0),
    .ce0(codebook_V_31_ce0),
    .q0(codebook_V_31_q0)
);

correlator_correlator_Pipeline_Outer_Loop_codebook_V_32 #(
    .DataWidth( 2 ),
    .AddressRange( 31 ),
    .AddressWidth( 5 ))
codebook_V_32_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(codebook_V_32_address0),
    .ce0(codebook_V_32_ce0),
    .q0(codebook_V_32_q0)
);

correlator_mux_315_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 30 ),
    .din2_WIDTH( 30 ),
    .din3_WIDTH( 30 ),
    .din4_WIDTH( 30 ),
    .din5_WIDTH( 30 ),
    .din6_WIDTH( 30 ),
    .din7_WIDTH( 30 ),
    .din8_WIDTH( 30 ),
    .din9_WIDTH( 30 ),
    .din10_WIDTH( 30 ),
    .din11_WIDTH( 30 ),
    .din12_WIDTH( 30 ),
    .din13_WIDTH( 30 ),
    .din14_WIDTH( 30 ),
    .din15_WIDTH( 30 ),
    .din16_WIDTH( 30 ),
    .din17_WIDTH( 30 ),
    .din18_WIDTH( 30 ),
    .din19_WIDTH( 30 ),
    .din20_WIDTH( 30 ),
    .din21_WIDTH( 30 ),
    .din22_WIDTH( 30 ),
    .din23_WIDTH( 30 ),
    .din24_WIDTH( 30 ),
    .din25_WIDTH( 30 ),
    .din26_WIDTH( 30 ),
    .din27_WIDTH( 30 ),
    .din28_WIDTH( 30 ),
    .din29_WIDTH( 30 ),
    .din30_WIDTH( 30 ),
    .din31_WIDTH( 5 ),
    .dout_WIDTH( 30 ))
mux_315_30_1_1_U101(
    .din0(select_ln580),
    .din1(temp_input_V_1_0),
    .din2(temp_input_V_2_0),
    .din3(temp_input_V_3_0),
    .din4(temp_input_V_4_0),
    .din5(temp_input_V_5_0),
    .din6(temp_input_V_6_0),
    .din7(temp_input_V_7_0),
    .din8(temp_input_V_8_0),
    .din9(temp_input_V_9_0),
    .din10(temp_input_V_10_0),
    .din11(temp_input_V_11_0),
    .din12(temp_input_V_12_0),
    .din13(temp_input_V_13_0),
    .din14(temp_input_V_14_0),
    .din15(temp_input_V_15_0),
    .din16(temp_input_V_16_0),
    .din17(temp_input_V_17_0),
    .din18(temp_input_V_18_0),
    .din19(temp_input_V_19_0),
    .din20(temp_input_V_20_0),
    .din21(temp_input_V_21_0),
    .din22(temp_input_V_22_0),
    .din23(temp_input_V_23_0),
    .din24(temp_input_V_24_0),
    .din25(temp_input_V_25_0),
    .din26(temp_input_V_26_0),
    .din27(temp_input_V_27_0),
    .din28(temp_input_V_28_0),
    .din29(temp_input_V_29_0),
    .din30(temp_input_V_30_0),
    .din31(r_V_1_fu_1710_p32),
    .dout(r_V_1_fu_1710_p33)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1789_p0),
    .din1(codebook_V_0_load_reg_3815),
    .ce(1'b1),
    .dout(grp_fu_1789_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1798_p0),
    .din1(codebook_V_1_load_reg_3820),
    .ce(1'b1),
    .dout(grp_fu_1798_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1807_p0),
    .din1(codebook_V_2_load_reg_3825),
    .ce(1'b1),
    .dout(grp_fu_1807_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1816_p0),
    .din1(codebook_V_3_load_reg_3830),
    .ce(1'b1),
    .dout(grp_fu_1816_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1825_p0),
    .din1(codebook_V_4_load_reg_3835),
    .ce(1'b1),
    .dout(grp_fu_1825_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1834_p0),
    .din1(codebook_V_5_load_reg_3840),
    .ce(1'b1),
    .dout(grp_fu_1834_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1843_p0),
    .din1(codebook_V_6_load_reg_3845),
    .ce(1'b1),
    .dout(grp_fu_1843_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1852_p0),
    .din1(codebook_V_7_load_reg_3850),
    .ce(1'b1),
    .dout(grp_fu_1852_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1861_p0),
    .din1(codebook_V_8_load_reg_3855),
    .ce(1'b1),
    .dout(grp_fu_1861_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1870_p0),
    .din1(codebook_V_9_load_reg_3860),
    .ce(1'b1),
    .dout(grp_fu_1870_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1879_p0),
    .din1(codebook_V_10_load_reg_3865),
    .ce(1'b1),
    .dout(grp_fu_1879_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1888_p0),
    .din1(codebook_V_11_load_reg_3870),
    .ce(1'b1),
    .dout(grp_fu_1888_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1897_p0),
    .din1(codebook_V_12_load_reg_3875),
    .ce(1'b1),
    .dout(grp_fu_1897_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1906_p0),
    .din1(codebook_V_13_load_reg_3880),
    .ce(1'b1),
    .dout(grp_fu_1906_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1915_p0),
    .din1(codebook_V_14_load_reg_3885),
    .ce(1'b1),
    .dout(grp_fu_1915_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1924_p0),
    .din1(codebook_V_15_load_reg_3890),
    .ce(1'b1),
    .dout(grp_fu_1924_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1933_p0),
    .din1(codebook_V_16_load_reg_3895),
    .ce(1'b1),
    .dout(grp_fu_1933_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1942_p0),
    .din1(codebook_V_17_load_reg_3900),
    .ce(1'b1),
    .dout(grp_fu_1942_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1951_p0),
    .din1(codebook_V_18_load_reg_3905),
    .ce(1'b1),
    .dout(grp_fu_1951_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1960_p0),
    .din1(codebook_V_19_load_reg_3910),
    .ce(1'b1),
    .dout(grp_fu_1960_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1969_p0),
    .din1(codebook_V_20_load_reg_3915),
    .ce(1'b1),
    .dout(grp_fu_1969_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1978_p0),
    .din1(codebook_V_21_load_reg_3920),
    .ce(1'b1),
    .dout(grp_fu_1978_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1987_p0),
    .din1(codebook_V_22_load_reg_3925),
    .ce(1'b1),
    .dout(grp_fu_1987_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1996_p0),
    .din1(codebook_V_23_load_reg_3930),
    .ce(1'b1),
    .dout(grp_fu_1996_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2005_p0),
    .din1(codebook_V_24_load_reg_3935),
    .ce(1'b1),
    .dout(grp_fu_2005_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2014_p0),
    .din1(codebook_V_25_load_reg_3940),
    .ce(1'b1),
    .dout(grp_fu_2014_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2023_p0),
    .din1(codebook_V_26_load_reg_3945),
    .ce(1'b1),
    .dout(grp_fu_2023_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2032_p0),
    .din1(codebook_V_27_load_reg_3950),
    .ce(1'b1),
    .dout(grp_fu_2032_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2041_p0),
    .din1(codebook_V_28_load_reg_3955),
    .ce(1'b1),
    .dout(grp_fu_2041_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2050_p0),
    .din1(codebook_V_29_load_reg_3960),
    .ce(1'b1),
    .dout(grp_fu_2050_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2059_p0),
    .din1(codebook_V_30_load_reg_3965),
    .ce(1'b1),
    .dout(grp_fu_2059_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2068_p0),
    .din1(codebook_V_31_load_reg_3970),
    .ce(1'b1),
    .dout(grp_fu_2068_p2)
);

correlator_mul_30s_2s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mul_30s_2s_32_2_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2077_p0),
    .din1(codebook_V_32_load_reg_3975),
    .ce(1'b1),
    .dout(grp_fu_2077_p2)
);

correlator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_0_3_fu_306 <= acc_V_0_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_0_3_fu_306 <= {{add_ln1245_fu_2193_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_10_3_fu_346 <= acc_V_10_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_10_3_fu_346 <= {{add_ln1245_10_fu_2463_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_11_3_fu_350 <= acc_V_11_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_11_3_fu_350 <= {{add_ln1245_11_fu_2490_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_12_3_fu_354 <= acc_V_12_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_12_3_fu_354 <= {{add_ln1245_12_fu_2517_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_13_3_fu_358 <= acc_V_13_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_13_3_fu_358 <= {{add_ln1245_13_fu_2544_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_14_3_fu_362 <= acc_V_14_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_14_3_fu_362 <= {{add_ln1245_14_fu_2571_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_15_3_fu_366 <= acc_V_15_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_15_3_fu_366 <= {{add_ln1245_15_fu_2598_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_16_3_fu_370 <= acc_V_16_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_16_3_fu_370 <= {{add_ln1245_16_fu_2625_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_17_3_fu_374 <= acc_V_17_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_17_3_fu_374 <= {{add_ln1245_17_fu_2652_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_18_3_fu_378 <= acc_V_18_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_18_3_fu_378 <= {{add_ln1245_18_fu_2679_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_19_3_fu_382 <= acc_V_19_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_19_3_fu_382 <= {{add_ln1245_19_fu_2706_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_1_3_fu_310 <= acc_V_1_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_1_3_fu_310 <= {{add_ln1245_1_fu_2220_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_20_3_fu_386 <= acc_V_20_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_20_3_fu_386 <= {{add_ln1245_20_fu_2733_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_21_3_fu_390 <= acc_V_21_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_21_3_fu_390 <= {{add_ln1245_21_fu_2760_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_22_3_fu_394 <= acc_V_22_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_22_3_fu_394 <= {{add_ln1245_22_fu_2787_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_23_3_fu_398 <= acc_V_23_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_23_3_fu_398 <= {{add_ln1245_23_fu_2814_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_24_3_fu_402 <= acc_V_24_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_24_3_fu_402 <= {{add_ln1245_24_fu_2841_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_25_3_fu_406 <= acc_V_25_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_25_3_fu_406 <= {{add_ln1245_25_fu_2868_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_26_3_fu_410 <= acc_V_26_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_26_3_fu_410 <= {{add_ln1245_26_fu_2895_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_27_3_fu_414 <= acc_V_27_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_27_3_fu_414 <= {{add_ln1245_27_fu_2922_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_28_3_fu_418 <= acc_V_28_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_28_3_fu_418 <= {{add_ln1245_28_fu_2949_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_29_3_fu_422 <= acc_V_29_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_29_3_fu_422 <= {{add_ln1245_29_fu_2976_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_2_3_fu_314 <= acc_V_2_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_2_3_fu_314 <= {{add_ln1245_2_fu_2247_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_30_3_fu_426 <= acc_V_30_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_30_3_fu_426 <= {{add_ln1245_30_fu_3003_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_31_3_fu_430 <= acc_V_31_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_31_3_fu_430 <= {{add_ln1245_31_fu_3030_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_32_3_fu_434 <= acc_V_32_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_32_3_fu_434 <= {{add_ln1245_32_fu_3057_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_3_3_fu_318 <= acc_V_3_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_3_3_fu_318 <= {{add_ln1245_3_fu_2274_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_4_3_fu_322 <= acc_V_4_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_4_3_fu_322 <= {{add_ln1245_4_fu_2301_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_5_3_fu_326 <= acc_V_5_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_5_3_fu_326 <= {{add_ln1245_5_fu_2328_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_6_3_fu_330 <= acc_V_6_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_6_3_fu_330 <= {{add_ln1245_6_fu_2355_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_7_3_fu_334 <= acc_V_7_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_7_3_fu_334 <= {{add_ln1245_7_fu_2382_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_8_3_fu_338 <= acc_V_8_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_8_3_fu_338 <= {{add_ln1245_8_fu_2409_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_V_9_3_fu_342 <= acc_V_9_1_reload;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            acc_V_9_3_fu_342 <= {{add_ln1245_9_fu_2436_p2[34:5]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln47_fu_1655_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_302 <= add_ln47_fu_1661_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_302 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        codebook_V_0_load_reg_3815 <= codebook_V_0_q0;
        codebook_V_10_load_reg_3865 <= codebook_V_10_q0;
        codebook_V_11_load_reg_3870 <= codebook_V_11_q0;
        codebook_V_12_load_reg_3875 <= codebook_V_12_q0;
        codebook_V_13_load_reg_3880 <= codebook_V_13_q0;
        codebook_V_14_load_reg_3885 <= codebook_V_14_q0;
        codebook_V_15_load_reg_3890 <= codebook_V_15_q0;
        codebook_V_16_load_reg_3895 <= codebook_V_16_q0;
        codebook_V_17_load_reg_3900 <= codebook_V_17_q0;
        codebook_V_18_load_reg_3905 <= codebook_V_18_q0;
        codebook_V_19_load_reg_3910 <= codebook_V_19_q0;
        codebook_V_1_load_reg_3820 <= codebook_V_1_q0;
        codebook_V_20_load_reg_3915 <= codebook_V_20_q0;
        codebook_V_21_load_reg_3920 <= codebook_V_21_q0;
        codebook_V_22_load_reg_3925 <= codebook_V_22_q0;
        codebook_V_23_load_reg_3930 <= codebook_V_23_q0;
        codebook_V_24_load_reg_3935 <= codebook_V_24_q0;
        codebook_V_25_load_reg_3940 <= codebook_V_25_q0;
        codebook_V_26_load_reg_3945 <= codebook_V_26_q0;
        codebook_V_27_load_reg_3950 <= codebook_V_27_q0;
        codebook_V_28_load_reg_3955 <= codebook_V_28_q0;
        codebook_V_29_load_reg_3960 <= codebook_V_29_q0;
        codebook_V_2_load_reg_3825 <= codebook_V_2_q0;
        codebook_V_30_load_reg_3965 <= codebook_V_30_q0;
        codebook_V_31_load_reg_3970 <= codebook_V_31_q0;
        codebook_V_32_load_reg_3975 <= codebook_V_32_q0;
        codebook_V_3_load_reg_3830 <= codebook_V_3_q0;
        codebook_V_4_load_reg_3835 <= codebook_V_4_q0;
        codebook_V_5_load_reg_3840 <= codebook_V_5_q0;
        codebook_V_6_load_reg_3845 <= codebook_V_6_q0;
        codebook_V_7_load_reg_3850 <= codebook_V_7_q0;
        codebook_V_8_load_reg_3855 <= codebook_V_8_q0;
        codebook_V_9_load_reg_3860 <= codebook_V_9_q0;
        icmp_ln47_reg_3641 <= icmp_ln47_fu_1655_p2;
        icmp_ln47_reg_3641_pp0_iter1_reg <= icmp_ln47_reg_3641;
        r_V_1_reg_3645_pp0_iter1_reg <= r_V_1_reg_3645;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln47_reg_3641_pp0_iter2_reg <= icmp_ln47_reg_3641_pp0_iter1_reg;
        mul_ln1171_10_reg_4232 <= grp_fu_1879_p2;
        mul_ln1171_11_reg_4237 <= grp_fu_1888_p2;
        mul_ln1171_12_reg_4242 <= grp_fu_1897_p2;
        mul_ln1171_13_reg_4247 <= grp_fu_1906_p2;
        mul_ln1171_14_reg_4252 <= grp_fu_1915_p2;
        mul_ln1171_15_reg_4257 <= grp_fu_1924_p2;
        mul_ln1171_16_reg_4262 <= grp_fu_1933_p2;
        mul_ln1171_17_reg_4267 <= grp_fu_1942_p2;
        mul_ln1171_18_reg_4272 <= grp_fu_1951_p2;
        mul_ln1171_19_reg_4277 <= grp_fu_1960_p2;
        mul_ln1171_1_reg_4187 <= grp_fu_1798_p2;
        mul_ln1171_20_reg_4282 <= grp_fu_1969_p2;
        mul_ln1171_21_reg_4287 <= grp_fu_1978_p2;
        mul_ln1171_22_reg_4292 <= grp_fu_1987_p2;
        mul_ln1171_23_reg_4297 <= grp_fu_1996_p2;
        mul_ln1171_24_reg_4302 <= grp_fu_2005_p2;
        mul_ln1171_25_reg_4307 <= grp_fu_2014_p2;
        mul_ln1171_26_reg_4312 <= grp_fu_2023_p2;
        mul_ln1171_27_reg_4317 <= grp_fu_2032_p2;
        mul_ln1171_28_reg_4322 <= grp_fu_2041_p2;
        mul_ln1171_29_reg_4327 <= grp_fu_2050_p2;
        mul_ln1171_2_reg_4192 <= grp_fu_1807_p2;
        mul_ln1171_30_reg_4332 <= grp_fu_2059_p2;
        mul_ln1171_31_reg_4337 <= grp_fu_2068_p2;
        mul_ln1171_32_reg_4342 <= grp_fu_2077_p2;
        mul_ln1171_3_reg_4197 <= grp_fu_1816_p2;
        mul_ln1171_4_reg_4202 <= grp_fu_1825_p2;
        mul_ln1171_5_reg_4207 <= grp_fu_1834_p2;
        mul_ln1171_6_reg_4212 <= grp_fu_1843_p2;
        mul_ln1171_7_reg_4217 <= grp_fu_1852_p2;
        mul_ln1171_8_reg_4222 <= grp_fu_1861_p2;
        mul_ln1171_9_reg_4227 <= grp_fu_1870_p2;
        mul_ln1171_reg_4182 <= grp_fu_1789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln47_fu_1655_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_1_reg_3645 <= r_V_1_fu_1710_p33;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_0_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_0_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_10_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_10_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_11_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_11_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_12_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_12_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_13_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_13_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_14_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_14_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_15_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_15_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_16_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_16_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_17_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_17_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_18_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_18_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_19_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_19_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_1_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_1_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_20_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_20_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_21_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_21_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_22_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_22_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_23_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_23_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_24_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_24_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_25_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_25_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_26_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_26_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_27_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_27_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_28_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_28_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_29_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_29_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_2_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_30_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_30_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_31_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_31_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_32_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_32_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_3_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_3_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_4_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_4_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_5_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_5_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_6_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_6_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_7_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_7_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_8_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_8_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_reg_3641_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_V_9_3_out_ap_vld = 1'b1;
    end else begin
        acc_V_9_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln47_fu_1655_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_302;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_0_ce0 = 1'b1;
    end else begin
        codebook_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_10_ce0 = 1'b1;
    end else begin
        codebook_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_11_ce0 = 1'b1;
    end else begin
        codebook_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_12_ce0 = 1'b1;
    end else begin
        codebook_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_13_ce0 = 1'b1;
    end else begin
        codebook_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_14_ce0 = 1'b1;
    end else begin
        codebook_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_15_ce0 = 1'b1;
    end else begin
        codebook_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_16_ce0 = 1'b1;
    end else begin
        codebook_V_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_17_ce0 = 1'b1;
    end else begin
        codebook_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_18_ce0 = 1'b1;
    end else begin
        codebook_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_19_ce0 = 1'b1;
    end else begin
        codebook_V_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_1_ce0 = 1'b1;
    end else begin
        codebook_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_20_ce0 = 1'b1;
    end else begin
        codebook_V_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_21_ce0 = 1'b1;
    end else begin
        codebook_V_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_22_ce0 = 1'b1;
    end else begin
        codebook_V_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_23_ce0 = 1'b1;
    end else begin
        codebook_V_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_24_ce0 = 1'b1;
    end else begin
        codebook_V_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_25_ce0 = 1'b1;
    end else begin
        codebook_V_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_26_ce0 = 1'b1;
    end else begin
        codebook_V_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_27_ce0 = 1'b1;
    end else begin
        codebook_V_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_28_ce0 = 1'b1;
    end else begin
        codebook_V_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_29_ce0 = 1'b1;
    end else begin
        codebook_V_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_2_ce0 = 1'b1;
    end else begin
        codebook_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_30_ce0 = 1'b1;
    end else begin
        codebook_V_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_31_ce0 = 1'b1;
    end else begin
        codebook_V_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_32_ce0 = 1'b1;
    end else begin
        codebook_V_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_3_ce0 = 1'b1;
    end else begin
        codebook_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_4_ce0 = 1'b1;
    end else begin
        codebook_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_5_ce0 = 1'b1;
    end else begin
        codebook_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_6_ce0 = 1'b1;
    end else begin
        codebook_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_7_ce0 = 1'b1;
    end else begin
        codebook_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_8_ce0 = 1'b1;
    end else begin
        codebook_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        codebook_V_9_ce0 = 1'b1;
    end else begin
        codebook_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_0_3_out = acc_V_0_3_fu_306;

assign acc_V_10_3_out = acc_V_10_3_fu_346;

assign acc_V_11_3_out = acc_V_11_3_fu_350;

assign acc_V_12_3_out = acc_V_12_3_fu_354;

assign acc_V_13_3_out = acc_V_13_3_fu_358;

assign acc_V_14_3_out = acc_V_14_3_fu_362;

assign acc_V_15_3_out = acc_V_15_3_fu_366;

assign acc_V_16_3_out = acc_V_16_3_fu_370;

assign acc_V_17_3_out = acc_V_17_3_fu_374;

assign acc_V_18_3_out = acc_V_18_3_fu_378;

assign acc_V_19_3_out = acc_V_19_3_fu_382;

assign acc_V_1_3_out = acc_V_1_3_fu_310;

assign acc_V_20_3_out = acc_V_20_3_fu_386;

assign acc_V_21_3_out = acc_V_21_3_fu_390;

assign acc_V_22_3_out = acc_V_22_3_fu_394;

assign acc_V_23_3_out = acc_V_23_3_fu_398;

assign acc_V_24_3_out = acc_V_24_3_fu_402;

assign acc_V_25_3_out = acc_V_25_3_fu_406;

assign acc_V_26_3_out = acc_V_26_3_fu_410;

assign acc_V_27_3_out = acc_V_27_3_fu_414;

assign acc_V_28_3_out = acc_V_28_3_fu_418;

assign acc_V_29_3_out = acc_V_29_3_fu_422;

assign acc_V_2_3_out = acc_V_2_3_fu_314;

assign acc_V_30_3_out = acc_V_30_3_fu_426;

assign acc_V_31_3_out = acc_V_31_3_fu_430;

assign acc_V_32_3_out = acc_V_32_3_fu_434;

assign acc_V_3_3_out = acc_V_3_3_fu_318;

assign acc_V_4_3_out = acc_V_4_3_fu_322;

assign acc_V_5_3_out = acc_V_5_3_fu_326;

assign acc_V_6_3_out = acc_V_6_3_fu_330;

assign acc_V_7_3_out = acc_V_7_3_fu_334;

assign acc_V_8_3_out = acc_V_8_3_fu_338;

assign acc_V_9_3_out = acc_V_9_3_fu_342;

assign add_ln1245_10_fu_2463_p2 = ($signed(shl_ln737_s_fu_2452_p3) + $signed(sext_ln1245_10_fu_2460_p1));

assign add_ln1245_11_fu_2490_p2 = ($signed(shl_ln737_10_fu_2479_p3) + $signed(sext_ln1245_11_fu_2487_p1));

assign add_ln1245_12_fu_2517_p2 = ($signed(shl_ln737_11_fu_2506_p3) + $signed(sext_ln1245_12_fu_2514_p1));

assign add_ln1245_13_fu_2544_p2 = ($signed(shl_ln737_12_fu_2533_p3) + $signed(sext_ln1245_13_fu_2541_p1));

assign add_ln1245_14_fu_2571_p2 = ($signed(shl_ln737_13_fu_2560_p3) + $signed(sext_ln1245_14_fu_2568_p1));

assign add_ln1245_15_fu_2598_p2 = ($signed(shl_ln737_14_fu_2587_p3) + $signed(sext_ln1245_15_fu_2595_p1));

assign add_ln1245_16_fu_2625_p2 = ($signed(shl_ln737_15_fu_2614_p3) + $signed(sext_ln1245_16_fu_2622_p1));

assign add_ln1245_17_fu_2652_p2 = ($signed(shl_ln737_16_fu_2641_p3) + $signed(sext_ln1245_17_fu_2649_p1));

assign add_ln1245_18_fu_2679_p2 = ($signed(shl_ln737_17_fu_2668_p3) + $signed(sext_ln1245_18_fu_2676_p1));

assign add_ln1245_19_fu_2706_p2 = ($signed(shl_ln737_18_fu_2695_p3) + $signed(sext_ln1245_19_fu_2703_p1));

assign add_ln1245_1_fu_2220_p2 = ($signed(shl_ln737_1_fu_2209_p3) + $signed(sext_ln1245_1_fu_2217_p1));

assign add_ln1245_20_fu_2733_p2 = ($signed(shl_ln737_19_fu_2722_p3) + $signed(sext_ln1245_20_fu_2730_p1));

assign add_ln1245_21_fu_2760_p2 = ($signed(shl_ln737_20_fu_2749_p3) + $signed(sext_ln1245_21_fu_2757_p1));

assign add_ln1245_22_fu_2787_p2 = ($signed(shl_ln737_21_fu_2776_p3) + $signed(sext_ln1245_22_fu_2784_p1));

assign add_ln1245_23_fu_2814_p2 = ($signed(shl_ln737_22_fu_2803_p3) + $signed(sext_ln1245_23_fu_2811_p1));

assign add_ln1245_24_fu_2841_p2 = ($signed(shl_ln737_23_fu_2830_p3) + $signed(sext_ln1245_24_fu_2838_p1));

assign add_ln1245_25_fu_2868_p2 = ($signed(shl_ln737_24_fu_2857_p3) + $signed(sext_ln1245_25_fu_2865_p1));

assign add_ln1245_26_fu_2895_p2 = ($signed(shl_ln737_25_fu_2884_p3) + $signed(sext_ln1245_26_fu_2892_p1));

assign add_ln1245_27_fu_2922_p2 = ($signed(shl_ln737_26_fu_2911_p3) + $signed(sext_ln1245_27_fu_2919_p1));

assign add_ln1245_28_fu_2949_p2 = ($signed(shl_ln737_27_fu_2938_p3) + $signed(sext_ln1245_28_fu_2946_p1));

assign add_ln1245_29_fu_2976_p2 = ($signed(shl_ln737_28_fu_2965_p3) + $signed(sext_ln1245_29_fu_2973_p1));

assign add_ln1245_2_fu_2247_p2 = ($signed(shl_ln737_2_fu_2236_p3) + $signed(sext_ln1245_2_fu_2244_p1));

assign add_ln1245_30_fu_3003_p2 = ($signed(shl_ln737_29_fu_2992_p3) + $signed(sext_ln1245_30_fu_3000_p1));

assign add_ln1245_31_fu_3030_p2 = ($signed(shl_ln737_30_fu_3019_p3) + $signed(sext_ln1245_31_fu_3027_p1));

assign add_ln1245_32_fu_3057_p2 = ($signed(shl_ln737_31_fu_3046_p3) + $signed(sext_ln1245_32_fu_3054_p1));

assign add_ln1245_3_fu_2274_p2 = ($signed(shl_ln737_3_fu_2263_p3) + $signed(sext_ln1245_3_fu_2271_p1));

assign add_ln1245_4_fu_2301_p2 = ($signed(shl_ln737_4_fu_2290_p3) + $signed(sext_ln1245_4_fu_2298_p1));

assign add_ln1245_5_fu_2328_p2 = ($signed(shl_ln737_5_fu_2317_p3) + $signed(sext_ln1245_5_fu_2325_p1));

assign add_ln1245_6_fu_2355_p2 = ($signed(shl_ln737_6_fu_2344_p3) + $signed(sext_ln1245_6_fu_2352_p1));

assign add_ln1245_7_fu_2382_p2 = ($signed(shl_ln737_7_fu_2371_p3) + $signed(sext_ln1245_7_fu_2379_p1));

assign add_ln1245_8_fu_2409_p2 = ($signed(shl_ln737_8_fu_2398_p3) + $signed(sext_ln1245_8_fu_2406_p1));

assign add_ln1245_9_fu_2436_p2 = ($signed(shl_ln737_9_fu_2425_p3) + $signed(sext_ln1245_9_fu_2433_p1));

assign add_ln1245_fu_2193_p2 = ($signed(shl_ln_fu_2182_p3) + $signed(sext_ln1245_fu_2190_p1));

assign add_ln47_fu_1661_p2 = (ap_sig_allocacmp_k_1 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign codebook_V_0_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_10_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_11_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_12_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_13_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_14_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_15_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_16_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_17_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_18_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_19_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_1_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_20_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_21_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_22_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_23_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_24_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_25_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_26_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_27_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_28_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_29_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_2_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_30_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_31_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_32_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_3_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_4_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_5_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_6_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_7_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_8_address0 = zext_ln47_fu_1667_p1;

assign codebook_V_9_address0 = zext_ln47_fu_1667_p1;

assign grp_fu_1789_p0 = r_V_fu_1783_p1;

assign grp_fu_1798_p0 = r_V_fu_1783_p1;

assign grp_fu_1807_p0 = r_V_fu_1783_p1;

assign grp_fu_1816_p0 = r_V_fu_1783_p1;

assign grp_fu_1825_p0 = r_V_fu_1783_p1;

assign grp_fu_1834_p0 = r_V_fu_1783_p1;

assign grp_fu_1843_p0 = r_V_fu_1783_p1;

assign grp_fu_1852_p0 = r_V_fu_1783_p1;

assign grp_fu_1861_p0 = r_V_fu_1783_p1;

assign grp_fu_1870_p0 = r_V_fu_1783_p1;

assign grp_fu_1879_p0 = r_V_fu_1783_p1;

assign grp_fu_1888_p0 = r_V_fu_1783_p1;

assign grp_fu_1897_p0 = r_V_fu_1783_p1;

assign grp_fu_1906_p0 = r_V_fu_1783_p1;

assign grp_fu_1915_p0 = r_V_fu_1783_p1;

assign grp_fu_1924_p0 = r_V_fu_1783_p1;

assign grp_fu_1933_p0 = r_V_fu_1783_p1;

assign grp_fu_1942_p0 = r_V_fu_1783_p1;

assign grp_fu_1951_p0 = r_V_fu_1783_p1;

assign grp_fu_1960_p0 = r_V_fu_1783_p1;

assign grp_fu_1969_p0 = r_V_fu_1783_p1;

assign grp_fu_1978_p0 = r_V_fu_1783_p1;

assign grp_fu_1987_p0 = r_V_fu_1783_p1;

assign grp_fu_1996_p0 = r_V_fu_1783_p1;

assign grp_fu_2005_p0 = r_V_fu_1783_p1;

assign grp_fu_2014_p0 = r_V_fu_1783_p1;

assign grp_fu_2023_p0 = r_V_fu_1783_p1;

assign grp_fu_2032_p0 = r_V_fu_1783_p1;

assign grp_fu_2041_p0 = r_V_fu_1783_p1;

assign grp_fu_2050_p0 = r_V_fu_1783_p1;

assign grp_fu_2059_p0 = r_V_fu_1783_p1;

assign grp_fu_2068_p0 = r_V_fu_1783_p1;

assign grp_fu_2077_p0 = r_V_fu_1783_p1;

assign icmp_ln47_fu_1655_p2 = ((ap_sig_allocacmp_k_1 == 5'd31) ? 1'b1 : 1'b0);

assign r_V_1_fu_1710_p32 = ($signed(5'd30) - $signed(ap_sig_allocacmp_k_1));

assign r_V_fu_1783_p1 = $signed(r_V_1_reg_3645_pp0_iter1_reg);

assign sext_ln1245_10_fu_2460_p1 = $signed(mul_ln1171_10_reg_4232);

assign sext_ln1245_11_fu_2487_p1 = $signed(mul_ln1171_11_reg_4237);

assign sext_ln1245_12_fu_2514_p1 = $signed(mul_ln1171_12_reg_4242);

assign sext_ln1245_13_fu_2541_p1 = $signed(mul_ln1171_13_reg_4247);

assign sext_ln1245_14_fu_2568_p1 = $signed(mul_ln1171_14_reg_4252);

assign sext_ln1245_15_fu_2595_p1 = $signed(mul_ln1171_15_reg_4257);

assign sext_ln1245_16_fu_2622_p1 = $signed(mul_ln1171_16_reg_4262);

assign sext_ln1245_17_fu_2649_p1 = $signed(mul_ln1171_17_reg_4267);

assign sext_ln1245_18_fu_2676_p1 = $signed(mul_ln1171_18_reg_4272);

assign sext_ln1245_19_fu_2703_p1 = $signed(mul_ln1171_19_reg_4277);

assign sext_ln1245_1_fu_2217_p1 = $signed(mul_ln1171_1_reg_4187);

assign sext_ln1245_20_fu_2730_p1 = $signed(mul_ln1171_20_reg_4282);

assign sext_ln1245_21_fu_2757_p1 = $signed(mul_ln1171_21_reg_4287);

assign sext_ln1245_22_fu_2784_p1 = $signed(mul_ln1171_22_reg_4292);

assign sext_ln1245_23_fu_2811_p1 = $signed(mul_ln1171_23_reg_4297);

assign sext_ln1245_24_fu_2838_p1 = $signed(mul_ln1171_24_reg_4302);

assign sext_ln1245_25_fu_2865_p1 = $signed(mul_ln1171_25_reg_4307);

assign sext_ln1245_26_fu_2892_p1 = $signed(mul_ln1171_26_reg_4312);

assign sext_ln1245_27_fu_2919_p1 = $signed(mul_ln1171_27_reg_4317);

assign sext_ln1245_28_fu_2946_p1 = $signed(mul_ln1171_28_reg_4322);

assign sext_ln1245_29_fu_2973_p1 = $signed(mul_ln1171_29_reg_4327);

assign sext_ln1245_2_fu_2244_p1 = $signed(mul_ln1171_2_reg_4192);

assign sext_ln1245_30_fu_3000_p1 = $signed(mul_ln1171_30_reg_4332);

assign sext_ln1245_31_fu_3027_p1 = $signed(mul_ln1171_31_reg_4337);

assign sext_ln1245_32_fu_3054_p1 = $signed(mul_ln1171_32_reg_4342);

assign sext_ln1245_3_fu_2271_p1 = $signed(mul_ln1171_3_reg_4197);

assign sext_ln1245_4_fu_2298_p1 = $signed(mul_ln1171_4_reg_4202);

assign sext_ln1245_5_fu_2325_p1 = $signed(mul_ln1171_5_reg_4207);

assign sext_ln1245_6_fu_2352_p1 = $signed(mul_ln1171_6_reg_4212);

assign sext_ln1245_7_fu_2379_p1 = $signed(mul_ln1171_7_reg_4217);

assign sext_ln1245_8_fu_2406_p1 = $signed(mul_ln1171_8_reg_4222);

assign sext_ln1245_9_fu_2433_p1 = $signed(mul_ln1171_9_reg_4227);

assign sext_ln1245_fu_2190_p1 = $signed(mul_ln1171_reg_4182);

assign shl_ln737_10_fu_2479_p3 = {{acc_V_11_3_fu_350}, {5'd0}};

assign shl_ln737_11_fu_2506_p3 = {{acc_V_12_3_fu_354}, {5'd0}};

assign shl_ln737_12_fu_2533_p3 = {{acc_V_13_3_fu_358}, {5'd0}};

assign shl_ln737_13_fu_2560_p3 = {{acc_V_14_3_fu_362}, {5'd0}};

assign shl_ln737_14_fu_2587_p3 = {{acc_V_15_3_fu_366}, {5'd0}};

assign shl_ln737_15_fu_2614_p3 = {{acc_V_16_3_fu_370}, {5'd0}};

assign shl_ln737_16_fu_2641_p3 = {{acc_V_17_3_fu_374}, {5'd0}};

assign shl_ln737_17_fu_2668_p3 = {{acc_V_18_3_fu_378}, {5'd0}};

assign shl_ln737_18_fu_2695_p3 = {{acc_V_19_3_fu_382}, {5'd0}};

assign shl_ln737_19_fu_2722_p3 = {{acc_V_20_3_fu_386}, {5'd0}};

assign shl_ln737_1_fu_2209_p3 = {{acc_V_1_3_fu_310}, {5'd0}};

assign shl_ln737_20_fu_2749_p3 = {{acc_V_21_3_fu_390}, {5'd0}};

assign shl_ln737_21_fu_2776_p3 = {{acc_V_22_3_fu_394}, {5'd0}};

assign shl_ln737_22_fu_2803_p3 = {{acc_V_23_3_fu_398}, {5'd0}};

assign shl_ln737_23_fu_2830_p3 = {{acc_V_24_3_fu_402}, {5'd0}};

assign shl_ln737_24_fu_2857_p3 = {{acc_V_25_3_fu_406}, {5'd0}};

assign shl_ln737_25_fu_2884_p3 = {{acc_V_26_3_fu_410}, {5'd0}};

assign shl_ln737_26_fu_2911_p3 = {{acc_V_27_3_fu_414}, {5'd0}};

assign shl_ln737_27_fu_2938_p3 = {{acc_V_28_3_fu_418}, {5'd0}};

assign shl_ln737_28_fu_2965_p3 = {{acc_V_29_3_fu_422}, {5'd0}};

assign shl_ln737_29_fu_2992_p3 = {{acc_V_30_3_fu_426}, {5'd0}};

assign shl_ln737_2_fu_2236_p3 = {{acc_V_2_3_fu_314}, {5'd0}};

assign shl_ln737_30_fu_3019_p3 = {{acc_V_31_3_fu_430}, {5'd0}};

assign shl_ln737_31_fu_3046_p3 = {{acc_V_32_3_fu_434}, {5'd0}};

assign shl_ln737_3_fu_2263_p3 = {{acc_V_3_3_fu_318}, {5'd0}};

assign shl_ln737_4_fu_2290_p3 = {{acc_V_4_3_fu_322}, {5'd0}};

assign shl_ln737_5_fu_2317_p3 = {{acc_V_5_3_fu_326}, {5'd0}};

assign shl_ln737_6_fu_2344_p3 = {{acc_V_6_3_fu_330}, {5'd0}};

assign shl_ln737_7_fu_2371_p3 = {{acc_V_7_3_fu_334}, {5'd0}};

assign shl_ln737_8_fu_2398_p3 = {{acc_V_8_3_fu_338}, {5'd0}};

assign shl_ln737_9_fu_2425_p3 = {{acc_V_9_3_fu_342}, {5'd0}};

assign shl_ln737_s_fu_2452_p3 = {{acc_V_10_3_fu_346}, {5'd0}};

assign shl_ln_fu_2182_p3 = {{acc_V_0_3_fu_306}, {5'd0}};

assign zext_ln47_fu_1667_p1 = ap_sig_allocacmp_k_1;

endmodule //correlator_correlator_Pipeline_Outer_Loop
