// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_fp2sqr503_mont_Pipeline_VITIS_LOOP_53_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t2_address0,
        t2_ce0,
        t2_we0,
        t2_d0,
        t2_address1,
        t2_ce1,
        t2_q1,
        sext_ln45
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] t2_address0;
output   t2_ce0;
output   t2_we0;
output  [63:0] t2_d0;
output  [2:0] t2_address1;
output   t2_ce1;
input  [63:0] t2_q1;
input  [0:0] sext_ln45;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln53_reg_240;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] p503x2_1_address0;
wire   [63:0] p503x2_1_q0;
reg   [0:0] borrow_reg_90;
wire   [63:0] sext_ln45_cast_fu_101_p3;
reg   [63:0] sext_ln45_cast_reg_235;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln53_fu_117_p2;
reg   [2:0] t2_addr_reg_244;
reg   [63:0] t2_load_reg_255;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] tempReg_fu_148_p2;
reg   [63:0] tempReg_reg_260;
wire   [63:0] and_ln54_fu_154_p2;
reg   [63:0] and_ln54_reg_269;
wire    ap_block_pp0_stage0_subdone;
wire    ap_loop_init;
wire   [31:0] zext_ln54_fu_133_p1;
wire    ap_block_pp0_stage0;
reg   [3:0] i_174_fu_50;
wire   [3:0] add_ln53_fu_123_p2;
reg   [3:0] ap_sig_allocacmp_i;
reg    t2_ce1_local;
reg    t2_we0_local;
wire   [63:0] add_ln54_fu_159_p2;
reg    t2_ce0_local;
reg    p503x2_1_ce0_local;
wire   [2:0] trunc_ln54_fu_129_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln54_17_fu_144_p1;
wire   [63:0] xor_ln54_fu_164_p2;
wire   [63:0] xor_ln54_26_fu_169_p2;
wire   [0:0] bit_sel1_fu_179_p3;
wire   [0:0] xor_ln54_27_fu_186_p2;
wire   [62:0] trunc_ln54_17_fu_192_p1;
wire   [63:0] xor_ln54_s_fu_195_p3;
wire   [63:0] or_ln54_fu_173_p2;
wire   [63:0] xor_ln54_28_fu_208_p2;
wire   [63:0] and_ln54_7_fu_203_p2;
wire   [63:0] or_ln54_7_fu_214_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_272;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_174_fu_50 = 4'd0;
#0 ap_done_reg = 1'b0;
end

sikep503_kem_enc_hw_fpadd503_149_3_Pipeline_VITIS_LOOP_28_2_p503x2_1_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
p503x2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p503x2_1_address0),
    .ce0(p503x2_1_ce0_local),
    .q0(p503x2_1_q0)
);

sikep503_kem_enc_hw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter0_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_272)) begin
            borrow_reg_90 <= or_ln54_7_fu_214_p2[32'd63];
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            borrow_reg_90 <= 1'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln53_fu_117_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_174_fu_50 <= add_ln53_fu_123_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_174_fu_50 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln54_reg_269 <= and_ln54_fu_154_p2;
        tempReg_reg_260 <= tempReg_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln53_reg_240 <= icmp_ln53_fu_117_p2;
        sext_ln45_cast_reg_235 <= sext_ln45_cast_fu_101_p3;
        t2_addr_reg_244 <= zext_ln54_fu_133_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        t2_load_reg_255 <= t2_q1;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_240 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 4'd0;
    end else begin
        ap_sig_allocacmp_i = i_174_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p503x2_1_ce0_local = 1'b1;
    end else begin
        p503x2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t2_ce0_local = 1'b1;
    end else begin
        t2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t2_ce1_local = 1'b1;
    end else begin
        t2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln53_reg_240 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t2_we0_local = 1'b1;
    end else begin
        t2_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln53_fu_123_p2 = (ap_sig_allocacmp_i + 4'd1);

assign add_ln54_fu_159_p2 = (and_ln54_reg_269 + tempReg_reg_260);

assign and_ln54_7_fu_203_p2 = (xor_ln54_s_fu_195_p3 & t2_load_reg_255);

assign and_ln54_fu_154_p2 = (sext_ln45_cast_reg_235 & p503x2_1_q0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_272 = ((icmp_ln53_reg_240 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign bit_sel1_fu_179_p3 = tempReg_reg_260[64'd63];

assign icmp_ln53_fu_117_p2 = ((ap_sig_allocacmp_i == 4'd8) ? 1'b1 : 1'b0);

assign or_ln54_7_fu_214_p2 = (xor_ln54_28_fu_208_p2 | and_ln54_7_fu_203_p2);

assign or_ln54_fu_173_p2 = (xor_ln54_fu_164_p2 | xor_ln54_26_fu_169_p2);

assign p503x2_1_address0 = zext_ln54_fu_133_p1;

assign sext_ln45_cast_fu_101_p3 = ((sext_ln45[0:0] == 1'b1) ? 64'd18446744073709551615 : 64'd0);

assign t2_address0 = t2_addr_reg_244;

assign t2_address1 = zext_ln54_fu_133_p1;

assign t2_ce0 = t2_ce0_local;

assign t2_ce1 = t2_ce1_local;

assign t2_d0 = add_ln54_fu_159_p2;

assign t2_we0 = t2_we0_local;

assign tempReg_fu_148_p2 = (t2_q1 + zext_ln54_17_fu_144_p1);

assign trunc_ln54_17_fu_192_p1 = tempReg_reg_260[62:0];

assign trunc_ln54_fu_129_p1 = ap_sig_allocacmp_i[2:0];

assign xor_ln54_26_fu_169_p2 = (tempReg_reg_260 ^ and_ln54_reg_269);

assign xor_ln54_27_fu_186_p2 = (bit_sel1_fu_179_p3 ^ 1'd1);

assign xor_ln54_28_fu_208_p2 = (or_ln54_fu_173_p2 ^ add_ln54_fu_159_p2);

assign xor_ln54_fu_164_p2 = (tempReg_reg_260 ^ add_ln54_fu_159_p2);

assign xor_ln54_s_fu_195_p3 = {{xor_ln54_27_fu_186_p2}, {trunc_ln54_17_fu_192_p1}};

assign zext_ln54_17_fu_144_p1 = borrow_reg_90;

assign zext_ln54_fu_133_p1 = trunc_ln54_fu_129_p1;

endmodule //sikep503_kem_enc_hw_fp2sqr503_mont_Pipeline_VITIS_LOOP_53_2
