// Seed: 691086344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_3,
      id_2,
      id_3
  );
  inout wire id_2;
  output wire id_1;
  wire id_7;
  always @(posedge -1) $unsigned(28);
  ;
endprogram
