;;*****************************************************************************
;;*****************************************************************************
;;  FILENAME: BPF4_4KHz.inc
;;  Version: 1.0, Updated on 2009/10/15 at 17:11:37
;;  Generated by PSoC Designer 5.0.1127.0
;;
;;  DESCRIPTION: Assembler declarations for the BPF4 user module interface
;;-----------------------------------------------------------------------------
;;  Copyright (c) Cypress Semiconductor 2009. All Rights Reserved.
;;*****************************************************************************
;;*****************************************************************************

include "m8c.inc"

;--------------------------------------------------
; Register constants and masks
;--------------------------------------------------

BPF4_4KHz_LOWPOWER:     equ 1
BPF4_4KHz_MEDPOWER:     equ 2
BPF4_4KHz_HIGHPOWER:    equ 3

BPF4_4KHz_AMD_MSK:      equ 0x7
BPF4_4KHz_AMD_VAL:      equ 0x0

;--------------------------------------------------
; Registers used by BPF4_4KHz
;--------------------------------------------------

BPF4_4KHz_FLINL_CR0:    equ 80h                  ; SCA Block Control Register 0
BPF4_4KHz_FLINL_CR1:    equ 81h                  ; SCA Block Control Register 1
BPF4_4KHz_FLINL_CR2:    equ 82h                  ; SCA Block Control Register 2
BPF4_4KHz_FLINL_CR3:    equ 83h                  ; SCA Block Control Register 3

BPF4_4KHz_FLINH_CR0:    equ 94h                  ; SCA Block Control Register 0
BPF4_4KHz_FLINH_CR1:    equ 95h                  ; SCA Block Control Register 1
BPF4_4KHz_FLINH_CR2:    equ 96h                  ; SCA Block Control Register 2
BPF4_4KHz_FLINH_CR3:    equ 97h                  ; SCA Block Control Register 3

BPF4_4KHz_FLFBL_CR0:    equ 90h                  ; SCB Block Control Register 0
BPF4_4KHz_FLFBL_CR1:    equ 91h                  ; SCB Block Control Register 1
BPF4_4KHz_FLFBL_CR2:    equ 92h                  ; SCB Block Control Register 2
BPF4_4KHz_FLFBL_CR3:    equ 93h                  ; SCB Block Control Register 3

BPF4_4KHz_FLFBH_CR0:    equ 84h                  ; SCB Block Control Register 0
BPF4_4KHz_FLFBH_CR1:    equ 85h                  ; SCB Block Control Register 1
BPF4_4KHz_FLFBH_CR2:    equ 86h                  ; SCB Block Control Register 2
BPF4_4KHz_FLFBH_CR3:    equ 87h                  ; SCB Block Control Register 3

; UM Cap naming convention per Gregorian and Temes, p293

BPF4_4KHz_FILT_C1L_REG: equ 80h
BPF4_4KHz_FILT_C2L_REG: equ 81h
BPF4_4KHz_FILT_C3L_REG: equ 90h
BPF4_4KHz_FILT_C4L_REG: equ 92h

BPF4_4KHz_FILT_C1H_REG: equ 94h
BPF4_4KHz_FILT_C2H_REG: equ 95h
BPF4_4KHz_FILT_C3H_REG: equ 84h
BPF4_4KHz_FILT_C4H_REG: equ 86h

BPF4_4KHz_AMD_REG:      equ 63h

; end of file BPF4_4KHz.inc
