// Seed: 372471425
module module_0 (
    input wand id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5
    , id_8,
    output tri1 id_6
);
  wire id_9;
  assign id_4 = ~1;
  wire id_10;
  assign id_8 = 1'b0;
  wire id_11;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    output logic id_5
);
  wire id_7;
  logic id_8;
  wire id_9;
  supply1 id_10 = 1;
  initial begin
    id_8 <= 1'b0;
  end
  module_0(
      id_1, id_1, id_0, id_1, id_0, id_1, id_0
  );
  assign id_5 = id_8;
endmodule
