<!-- k = 6 -->
<!-- N = 10 -->
<!-- I = 33 -->
<!-- Fi = 6 -->
<!-- frac_level = 1 -->
<!-- ff = 2 -->
<architecture>
	<models>
		<model name="multiply">
			<input_ports>
				<port name="a"/>
				<port name="b"/>
			</input_ports>
			<output_ports>
				<port name="out"/>
			</output_ports>
		</model>
		<model name="single_port_ram">
			<input_ports>
				<port name="we"/>
				<!-- control -->
				<port name="addr"/>
				<!-- address lines -->
				<port name="data"/>
				<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
				<port name="clk" is_clock="1"/>
				<!-- memories are often clocked -->
			</input_ports>
			<output_ports>
				<port name="out"/>
				<!-- output can be broken down into smaller bit widths minimum size 1 -->
			</output_ports>
		</model>
		<model name="dual_port_ram">
			<input_ports>
				<port name="we1"/>
				<!-- write enable -->
				<port name="we2"/>
				<!-- write enable -->
				<port name="addr1"/>
				<!-- address lines -->
				<port name="addr2"/>
				<!-- address lines -->
				<port name="data1"/>
				<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
				<port name="data2"/>
				<!-- data lines can be broken down into smaller bit widths minimum size 1 -->
				<port name="clk" is_clock="1"/>
				<!-- memories are often clocked -->
			</input_ports>
			<output_ports>
				<port name="out1"/>
				<!-- output can be broken down into smaller bit widths minimum size 1 -->
				<port name="out2"/>
				<!-- output can be broken down into smaller bit widths minimum size 1 -->
			</output_ports>
		</model>
	</models>
	<layout auto="1.0"/>
	<device>
		<sizing R_minW_nmos="6065.52002" R_minW_pmos="18138.5" ipin_mux_trans_size="1.22226"/>
		<timing C_ipin_cblock="0.0" T_ipin_cblock="7.247e-11"/>
		<area grid_logic_tile_area="18748.199219"/>
		<chan_width_distr>
			<io width="1.0"/>
			<x distr="uniform" peak="1.0"/>
			<y distr="uniform" peak="1.0"/>
		</chan_width_distr>
		<switch_block type="wilton" fs="3"/>
	</device>
	<switchlist>
		<switch type="mux" name="0" R="0.0" Cin="0.0" Cout="0.0" Tdel="6.837e-11" mux_trans_size="2.63074" buf_size="27.645901"/>
	</switchlist>
	<segmentlist>
		<segment freq="1.0" length="4" type="unidir" Rmetal="0.0" Cmetal="0.0" Cmetal_per_m="1.7e-10">
			<mux name="0"/>
			<sb type="pattern">
				1 1 1 1 1
			</sb>
			<cb type="pattern">
				1 1 1 1
			</cb>
		</segment>
	</segmentlist>
	<complexblocklist>
		<pb_type name="io" capacity="8">
			<input name="outpad" num_pins="1"/>
			<output name="inpad" num_pins="1"/>
			<clock name="clock" num_pins="1"/>
		
			<!-- IOs can operate as either inputs or outputs -->
			<mode name="inpad">
				<pb_type name="inpad" blif_model=".input" num_pb="1">
					<output name="inpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="inpad" input="inpad.inpad" output="io.inpad">
						<delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
					</direct>
				</interconnect>
		
			</mode>
			<mode name="outpad">
				<pb_type name="outpad" blif_model=".output" num_pb="1">
					<input name="outpad" num_pins="1"/>
				</pb_type>
				<interconnect>
					<direct name="outpad" input="io.outpad" output="outpad.outpad">
						<delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
					</direct>
				</interconnect>
			</mode>
		
			<fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
		
			<!-- IOs go on the periphery of the FPGA, for consistency, 
		          make it physically equivalent on all sides so that only one definition of I/Os is needed.
		          If I do not make a physically equivalent definition, then I need to define 4 different I/Os, one for each side of the FPGA
		        -->
			<pinlocations pattern="custom">
				<loc side="left">io.outpad io.inpad io.clock</loc>
				<loc side="top">io.outpad io.inpad io.clock</loc>
				<loc side="right">io.outpad io.inpad io.clock</loc>
				<loc side="bottom">io.outpad io.inpad io.clock</loc>
			</pinlocations>
		
			<gridlocations>
				<loc type="perimeter" priority="10"/>
			</gridlocations>
		
			<power method="absolute">
				<dynamic_power power_per_instance="0.0"/>
				<static_power power_per_instance="0.0"/>
			</power>
		</pb_type>
		<pb_type name="clb">
			<input name="I" num_pins="33" equivalent="false"/>
			<output name="O" num_pins="20" equivalent="false"/>
			<clock name="clk" num_pins="1"/>
			<interconnect>
				<mux name="crossbar-0-0" input="clb.I[0] clb.I[1] clb.I[2] clb.I[3] clb.I[4] clb.I[5] clb.I[6] clb.I[7] clb.I[8] clb.I[9] clb.I[10] clb.I[11] clb.I[12] clb.I[13] clb.I[14]" output="ble[0].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[0].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[0].in[0]"/>
				</mux>
				<mux name="crossbar-0-1" input="clb.I[15] clb.I[16] clb.I[17] clb.I[18] clb.I[19] clb.I[20] clb.I[21] clb.I[22] clb.I[23] clb.I[24] clb.I[25] clb.I[26] clb.I[27] clb.I[28] clb.I[29]" output="ble[0].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[0].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[0].in[1]"/>
				</mux>
				<mux name="crossbar-0-2" input="clb.I[30] clb.I[31] clb.I[32] ble[0].out[1] ble[0].out[0] ble[1].out[1] ble[1].out[0] ble[2].out[1] ble[2].out[0] ble[3].out[1] ble[3].out[0] ble[4].out[1] ble[4].out[0] ble[5].out[1] ble[5].out[0]" output="ble[0].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[0].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[0].in[2]"/>
				</mux>
				<mux name="crossbar-0-3" input="ble[6].out[1] ble[6].out[0] ble[7].out[1] ble[7].out[0] ble[8].out[1] ble[8].out[0] ble[9].out[1] ble[9].out[0] clb.I[0] clb.I[1] clb.I[2] clb.I[3] clb.I[4] clb.I[5] clb.I[6]" output="ble[0].in[3]">
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[0].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[0].in[3]"/>
				</mux>
				<mux name="crossbar-0-4" input="clb.I[7] clb.I[8] clb.I[9] clb.I[10] clb.I[11] clb.I[12] clb.I[13] clb.I[14] clb.I[15] clb.I[16] clb.I[17] clb.I[18] clb.I[19] clb.I[20] clb.I[21]" output="ble[0].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[0].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[0].in[4]"/>
				</mux>
				<mux name="crossbar-0-5" input="clb.I[22] clb.I[23] clb.I[24] clb.I[25] clb.I[26] clb.I[27] clb.I[28] clb.I[29] clb.I[30] clb.I[31] clb.I[32] ble[0].out[1] ble[0].out[0] ble[1].out[1] ble[1].out[0]" output="ble[0].in[5]">
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[0].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[0].in[5]"/>
				</mux>
				<mux name="crossbar-1-0" input="clb.I[0] clb.I[2] clb.I[4] clb.I[6] clb.I[8] clb.I[10] clb.I[12] clb.I[14] clb.I[16] clb.I[18] clb.I[20] clb.I[22] clb.I[24] clb.I[26] clb.I[28]" output="ble[1].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[1].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[1].in[0]"/>
				</mux>
				<mux name="crossbar-1-1" input="clb.I[30] clb.I[32] ble[0].out[0] ble[1].out[0] ble[2].out[0] ble[3].out[0] ble[4].out[0] ble[5].out[0] ble[6].out[0] ble[7].out[0] ble[8].out[0] ble[9].out[0] clb.I[1] clb.I[3] clb.I[5]" output="ble[1].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[1].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[1].in[1]"/>
				</mux>
				<mux name="crossbar-1-2" input="clb.I[7] clb.I[9] clb.I[11] clb.I[13] clb.I[15] clb.I[17] clb.I[19] clb.I[21] clb.I[23] clb.I[25] clb.I[27] clb.I[29] clb.I[31] ble[0].out[1] ble[1].out[1]" output="ble[1].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[1].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[1].in[2]"/>
				</mux>
				<mux name="crossbar-1-3" input="ble[2].out[1] ble[3].out[1] ble[4].out[1] ble[5].out[1] ble[6].out[1] ble[7].out[1] ble[8].out[1] ble[9].out[1] clb.I[0] clb.I[2] clb.I[4] clb.I[6] clb.I[8] clb.I[10] clb.I[12]" output="ble[1].in[3]">
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[1].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[1].in[3]"/>
				</mux>
				<mux name="crossbar-1-4" input="clb.I[14] clb.I[16] clb.I[18] clb.I[20] clb.I[22] clb.I[24] clb.I[26] clb.I[28] clb.I[30] clb.I[32] ble[0].out[0] ble[1].out[0] ble[2].out[0] ble[3].out[0] ble[4].out[0]" output="ble[1].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[1].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[1].in[4]"/>
				</mux>
				<mux name="crossbar-1-5" input="ble[5].out[0] ble[6].out[0] ble[7].out[0] ble[8].out[0] ble[9].out[0] clb.I[1] clb.I[3] clb.I[5] clb.I[7] clb.I[9] clb.I[11] clb.I[13] clb.I[15] clb.I[17] clb.I[19]" output="ble[1].in[5]">
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[1].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[1].in[5]"/>
				</mux>
				<mux name="crossbar-2-0" input="clb.I[0] clb.I[3] clb.I[6] clb.I[9] clb.I[12] clb.I[15] clb.I[18] clb.I[21] clb.I[24] clb.I[27] clb.I[30] ble[0].out[1] ble[1].out[0] ble[3].out[1] ble[4].out[0]" output="ble[2].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[2].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[2].in[0]"/>
				</mux>
				<mux name="crossbar-2-1" input="ble[6].out[1] ble[7].out[0] ble[9].out[1] clb.I[1] clb.I[4] clb.I[7] clb.I[10] clb.I[13] clb.I[16] clb.I[19] clb.I[22] clb.I[25] clb.I[28] clb.I[31] ble[0].out[0]" output="ble[2].in[1]">
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[2].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[2].in[1]"/>
				</mux>
				<mux name="crossbar-2-2" input="ble[2].out[1] ble[3].out[0] ble[5].out[1] ble[6].out[0] ble[8].out[1] ble[9].out[0] clb.I[2] clb.I[5] clb.I[8] clb.I[11] clb.I[14] clb.I[17] clb.I[20] clb.I[23] clb.I[26]" output="ble[2].in[2]">
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[2].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[2].in[2]"/>
				</mux>
				<mux name="crossbar-2-3" input="clb.I[29] clb.I[32] ble[1].out[1] ble[2].out[0] ble[4].out[1] ble[5].out[0] ble[7].out[1] ble[8].out[0] clb.I[0] clb.I[3] clb.I[6] clb.I[9] clb.I[12] clb.I[15] clb.I[18]" output="ble[2].in[3]">
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[2].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[2].in[3]"/>
				</mux>
				<mux name="crossbar-2-4" input="clb.I[21] clb.I[24] clb.I[27] clb.I[30] ble[0].out[1] ble[1].out[0] ble[3].out[1] ble[4].out[0] ble[6].out[1] ble[7].out[0] ble[9].out[1] clb.I[1] clb.I[4] clb.I[7] clb.I[10]" output="ble[2].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[2].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[2].in[4]"/>
				</mux>
				<mux name="crossbar-2-5" input="clb.I[13] clb.I[16] clb.I[19] clb.I[22] clb.I[25] clb.I[28] clb.I[31] ble[0].out[0] ble[2].out[1] ble[3].out[0] ble[5].out[1] ble[6].out[0] ble[8].out[1] ble[9].out[0] clb.I[2]" output="ble[2].in[5]">
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[2].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[2].in[5]"/>
				</mux>
				<mux name="crossbar-3-0" input="clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.I[16] clb.I[20] clb.I[24] clb.I[28] clb.I[32] ble[1].out[0] ble[3].out[0] ble[5].out[0] ble[7].out[0] ble[9].out[0] clb.I[1]" output="ble[3].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[3].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[3].in[0]"/>
				</mux>
				<mux name="crossbar-3-1" input="clb.I[5] clb.I[9] clb.I[13] clb.I[17] clb.I[21] clb.I[25] clb.I[29] ble[0].out[1] ble[2].out[1] ble[4].out[1] ble[6].out[1] ble[8].out[1] clb.I[2] clb.I[6] clb.I[10]" output="ble[3].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[3].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[3].in[1]"/>
				</mux>
				<mux name="crossbar-3-2" input="clb.I[14] clb.I[18] clb.I[22] clb.I[26] clb.I[30] ble[0].out[0] ble[2].out[0] ble[4].out[0] ble[6].out[0] ble[8].out[0] clb.I[3] clb.I[7] clb.I[11] clb.I[15] clb.I[19]" output="ble[3].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[3].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[3].in[2]"/>
				</mux>
				<mux name="crossbar-3-3" input="clb.I[23] clb.I[27] clb.I[31] ble[1].out[1] ble[3].out[1] ble[5].out[1] ble[7].out[1] ble[9].out[1] clb.I[0] clb.I[4] clb.I[8] clb.I[12] clb.I[16] clb.I[20] clb.I[24]" output="ble[3].in[3]">
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[3].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[3].in[3]"/>
				</mux>
				<mux name="crossbar-3-4" input="clb.I[28] clb.I[32] ble[1].out[0] ble[3].out[0] ble[5].out[0] ble[7].out[0] ble[9].out[0] clb.I[1] clb.I[5] clb.I[9] clb.I[13] clb.I[17] clb.I[21] clb.I[25] clb.I[29]" output="ble[3].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[3].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[3].in[4]"/>
				</mux>
				<mux name="crossbar-3-5" input="ble[0].out[1] ble[2].out[1] ble[4].out[1] ble[6].out[1] ble[8].out[1] clb.I[2] clb.I[6] clb.I[10] clb.I[14] clb.I[18] clb.I[22] clb.I[26] clb.I[30] ble[0].out[0] ble[2].out[0]" output="ble[3].in[5]">
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[3].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[3].in[5]"/>
				</mux>
				<mux name="crossbar-4-0" input="clb.I[0] clb.I[5] clb.I[10] clb.I[15] clb.I[20] clb.I[25] clb.I[30] ble[1].out[1] ble[3].out[0] ble[6].out[1] ble[8].out[0] clb.I[1] clb.I[6] clb.I[11] clb.I[16]" output="ble[4].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[4].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[4].in[0]"/>
				</mux>
				<mux name="crossbar-4-1" input="clb.I[21] clb.I[26] clb.I[31] ble[1].out[0] ble[4].out[1] ble[6].out[0] ble[9].out[1] clb.I[2] clb.I[7] clb.I[12] clb.I[17] clb.I[22] clb.I[27] clb.I[32] ble[2].out[1]" output="ble[4].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[4].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[4].in[1]"/>
				</mux>
				<mux name="crossbar-4-2" input="ble[4].out[0] ble[7].out[1] ble[9].out[0] clb.I[3] clb.I[8] clb.I[13] clb.I[18] clb.I[23] clb.I[28] ble[0].out[1] ble[2].out[0] ble[5].out[1] ble[7].out[0] clb.I[4] clb.I[9]" output="ble[4].in[2]">
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[4].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[4].in[2]"/>
				</mux>
				<mux name="crossbar-4-3" input="clb.I[14] clb.I[19] clb.I[24] clb.I[29] ble[0].out[0] ble[3].out[1] ble[5].out[0] ble[8].out[1] clb.I[0] clb.I[5] clb.I[10] clb.I[15] clb.I[20] clb.I[25] clb.I[30]" output="ble[4].in[3]">
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[4].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[4].in[3]"/>
				</mux>
				<mux name="crossbar-4-4" input="ble[1].out[1] ble[3].out[0] ble[6].out[1] ble[8].out[0] clb.I[1] clb.I[6] clb.I[11] clb.I[16] clb.I[21] clb.I[26] clb.I[31] ble[1].out[0] ble[4].out[1] ble[6].out[0] ble[9].out[1]" output="ble[4].in[4]">
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[4].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[4].in[4]"/>
				</mux>
				<mux name="crossbar-4-5" input="clb.I[2] clb.I[7] clb.I[12] clb.I[17] clb.I[22] clb.I[27] clb.I[32] ble[2].out[1] ble[4].out[0] ble[7].out[1] ble[9].out[0] clb.I[3] clb.I[8] clb.I[13] clb.I[18]" output="ble[4].in[5]">
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[4].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[4].in[5]"/>
				</mux>
				<mux name="crossbar-5-0" input="clb.I[0] clb.I[6] clb.I[12] clb.I[18] clb.I[24] clb.I[30] ble[1].out[0] ble[4].out[0] ble[7].out[0] clb.I[1] clb.I[7] clb.I[13] clb.I[19] clb.I[25] clb.I[31]" output="ble[5].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[5].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[5].in[0]"/>
				</mux>
				<mux name="crossbar-5-1" input="ble[2].out[1] ble[5].out[1] ble[8].out[1] clb.I[2] clb.I[8] clb.I[14] clb.I[20] clb.I[26] clb.I[32] ble[2].out[0] ble[5].out[0] ble[8].out[0] clb.I[3] clb.I[9] clb.I[15]" output="ble[5].in[1]">
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[5].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[5].in[1]"/>
				</mux>
				<mux name="crossbar-5-2" input="clb.I[21] clb.I[27] ble[0].out[1] ble[3].out[1] ble[6].out[1] ble[9].out[1] clb.I[4] clb.I[10] clb.I[16] clb.I[22] clb.I[28] ble[0].out[0] ble[3].out[0] ble[6].out[0] ble[9].out[0]" output="ble[5].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[5].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[5].in[2]"/>
				</mux>
				<mux name="crossbar-5-3" input="clb.I[5] clb.I[11] clb.I[17] clb.I[23] clb.I[29] ble[1].out[1] ble[4].out[1] ble[7].out[1] clb.I[0] clb.I[6] clb.I[12] clb.I[18] clb.I[24] clb.I[30] ble[1].out[0]" output="ble[5].in[3]">
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[5].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[5].in[3]"/>
				</mux>
				<mux name="crossbar-5-4" input="ble[4].out[0] ble[7].out[0] clb.I[1] clb.I[7] clb.I[13] clb.I[19] clb.I[25] clb.I[31] ble[2].out[1] ble[5].out[1] ble[8].out[1] clb.I[2] clb.I[8] clb.I[14] clb.I[20]" output="ble[5].in[4]">
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[5].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[5].in[4]"/>
				</mux>
				<mux name="crossbar-5-5" input="clb.I[26] clb.I[32] ble[2].out[0] ble[5].out[0] ble[8].out[0] clb.I[3] clb.I[9] clb.I[15] clb.I[21] clb.I[27] ble[0].out[1] ble[3].out[1] ble[6].out[1] ble[9].out[1] clb.I[4]" output="ble[5].in[5]">
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[5].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[5].in[5]"/>
				</mux>
				<mux name="crossbar-6-0" input="clb.I[0] clb.I[7] clb.I[14] clb.I[21] clb.I[28] ble[1].out[1] ble[4].out[0] ble[8].out[1] clb.I[1] clb.I[8] clb.I[15] clb.I[22] clb.I[29] ble[1].out[0] ble[5].out[1]" output="ble[6].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[6].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[6].in[0]"/>
				</mux>
				<mux name="crossbar-6-1" input="ble[8].out[0] clb.I[2] clb.I[9] clb.I[16] clb.I[23] clb.I[30] ble[2].out[1] ble[5].out[0] ble[9].out[1] clb.I[3] clb.I[10] clb.I[17] clb.I[24] clb.I[31] ble[2].out[0]" output="ble[6].in[1]">
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[6].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[6].in[1]"/>
				</mux>
				<mux name="crossbar-6-2" input="ble[6].out[1] ble[9].out[0] clb.I[4] clb.I[11] clb.I[18] clb.I[25] clb.I[32] ble[3].out[1] ble[6].out[0] clb.I[5] clb.I[12] clb.I[19] clb.I[26] ble[0].out[1] ble[3].out[0]" output="ble[6].in[2]">
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[6].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[6].in[2]"/>
				</mux>
				<mux name="crossbar-6-3" input="ble[7].out[1] clb.I[6] clb.I[13] clb.I[20] clb.I[27] ble[0].out[0] ble[4].out[1] ble[7].out[0] clb.I[0] clb.I[7] clb.I[14] clb.I[21] clb.I[28] ble[1].out[1] ble[4].out[0]" output="ble[6].in[3]">
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[6].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[6].in[3]"/>
				</mux>
				<mux name="crossbar-6-4" input="ble[8].out[1] clb.I[1] clb.I[8] clb.I[15] clb.I[22] clb.I[29] ble[1].out[0] ble[5].out[1] ble[8].out[0] clb.I[2] clb.I[9] clb.I[16] clb.I[23] clb.I[30] ble[2].out[1]" output="ble[6].in[4]">
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[6].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[6].in[4]"/>
				</mux>
				<mux name="crossbar-6-5" input="ble[5].out[0] ble[9].out[1] clb.I[3] clb.I[10] clb.I[17] clb.I[24] clb.I[31] ble[2].out[0] ble[6].out[1] ble[9].out[0] clb.I[4] clb.I[11] clb.I[18] clb.I[25] clb.I[32]" output="ble[6].in[5]">
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[6].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[6].in[5]"/>
				</mux>
				<mux name="crossbar-7-0" input="clb.I[0] clb.I[8] clb.I[16] clb.I[24] clb.I[32] ble[3].out[0] ble[7].out[0] clb.I[1] clb.I[9] clb.I[17] clb.I[25] ble[0].out[1] ble[4].out[1] ble[8].out[1] clb.I[2]" output="ble[7].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[7].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[7].in[0]"/>
				</mux>
				<mux name="crossbar-7-1" input="clb.I[10] clb.I[18] clb.I[26] ble[0].out[0] ble[4].out[0] ble[8].out[0] clb.I[3] clb.I[11] clb.I[19] clb.I[27] ble[1].out[1] ble[5].out[1] ble[9].out[1] clb.I[4] clb.I[12]" output="ble[7].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[7].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[7].in[1]"/>
				</mux>
				<mux name="crossbar-7-2" input="clb.I[20] clb.I[28] ble[1].out[0] ble[5].out[0] ble[9].out[0] clb.I[5] clb.I[13] clb.I[21] clb.I[29] ble[2].out[1] ble[6].out[1] clb.I[6] clb.I[14] clb.I[22] clb.I[30]" output="ble[7].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[7].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[7].in[2]"/>
				</mux>
				<mux name="crossbar-7-3" input="ble[2].out[0] ble[6].out[0] clb.I[7] clb.I[15] clb.I[23] clb.I[31] ble[3].out[1] ble[7].out[1] clb.I[0] clb.I[8] clb.I[16] clb.I[24] clb.I[32] ble[3].out[0] ble[7].out[0]" output="ble[7].in[3]">
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[7].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[7].in[3]"/>
				</mux>
				<mux name="crossbar-7-4" input="clb.I[1] clb.I[9] clb.I[17] clb.I[25] ble[0].out[1] ble[4].out[1] ble[8].out[1] clb.I[2] clb.I[10] clb.I[18] clb.I[26] ble[0].out[0] ble[4].out[0] ble[8].out[0] clb.I[3]" output="ble[7].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[7].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[7].in[4]"/>
				</mux>
				<mux name="crossbar-7-5" input="clb.I[11] clb.I[19] clb.I[27] ble[1].out[1] ble[5].out[1] ble[9].out[1] clb.I[4] clb.I[12] clb.I[20] clb.I[28] ble[1].out[0] ble[5].out[0] ble[9].out[0] clb.I[5] clb.I[13]" output="ble[7].in[5]">
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[7].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[7].in[5]"/>
				</mux>
				<mux name="crossbar-8-0" input="clb.I[0] clb.I[9] clb.I[18] clb.I[27] ble[1].out[0] ble[6].out[1] clb.I[1] clb.I[10] clb.I[19] clb.I[28] ble[2].out[1] ble[6].out[0] clb.I[2] clb.I[11] clb.I[20]" output="ble[8].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[8].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[8].in[0]"/>
				</mux>
				<mux name="crossbar-8-1" input="clb.I[29] ble[2].out[0] ble[7].out[1] clb.I[3] clb.I[12] clb.I[21] clb.I[30] ble[3].out[1] ble[7].out[0] clb.I[4] clb.I[13] clb.I[22] clb.I[31] ble[3].out[0] ble[8].out[1]" output="ble[8].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[8].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[8].in[1]"/>
				</mux>
				<mux name="crossbar-8-2" input="clb.I[5] clb.I[14] clb.I[23] clb.I[32] ble[4].out[1] ble[8].out[0] clb.I[6] clb.I[15] clb.I[24] ble[0].out[1] ble[4].out[0] ble[9].out[1] clb.I[7] clb.I[16] clb.I[25]" output="ble[8].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[8].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[8].in[2]"/>
				</mux>
				<mux name="crossbar-8-3" input="ble[0].out[0] ble[5].out[1] ble[9].out[0] clb.I[8] clb.I[17] clb.I[26] ble[1].out[1] ble[5].out[0] clb.I[0] clb.I[9] clb.I[18] clb.I[27] ble[1].out[0] ble[6].out[1] clb.I[1]" output="ble[8].in[3]">
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[8].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[8].in[3]"/>
				</mux>
				<mux name="crossbar-8-4" input="clb.I[10] clb.I[19] clb.I[28] ble[2].out[1] ble[6].out[0] clb.I[2] clb.I[11] clb.I[20] clb.I[29] ble[2].out[0] ble[7].out[1] clb.I[3] clb.I[12] clb.I[21] clb.I[30]" output="ble[8].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[8].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[8].in[4]"/>
				</mux>
				<mux name="crossbar-8-5" input="ble[3].out[1] ble[7].out[0] clb.I[4] clb.I[13] clb.I[22] clb.I[31] ble[3].out[0] ble[8].out[1] clb.I[5] clb.I[14] clb.I[23] clb.I[32] ble[4].out[1] ble[8].out[0] clb.I[6]" output="ble[8].in[5]">
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[8].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[8].in[5]"/>
				</mux>
				<mux name="crossbar-9-0" input="clb.I[0] clb.I[10] clb.I[20] clb.I[30] ble[3].out[0] ble[8].out[0] clb.I[1] clb.I[11] clb.I[21] clb.I[31] ble[4].out[1] ble[9].out[1] clb.I[2] clb.I[12] clb.I[22]" output="ble[9].in[0]">
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[9].in[0]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[9].in[0]"/>
				</mux>
				<mux name="crossbar-9-1" input="clb.I[32] ble[4].out[0] ble[9].out[0] clb.I[3] clb.I[13] clb.I[23] ble[0].out[1] ble[5].out[1] clb.I[4] clb.I[14] clb.I[24] ble[0].out[0] ble[5].out[0] clb.I[5] clb.I[15]" output="ble[9].in[1]">
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[9].in[1]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[9].in[1]"/>
				</mux>
				<mux name="crossbar-9-2" input="clb.I[25] ble[1].out[1] ble[6].out[1] clb.I[6] clb.I[16] clb.I[26] ble[1].out[0] ble[6].out[0] clb.I[7] clb.I[17] clb.I[27] ble[2].out[1] ble[7].out[1] clb.I[8] clb.I[18]" output="ble[9].in[2]">
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[0]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[7]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[17]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[27]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[1]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[1]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[8]" out_port="ble[9].in[2]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[18]" out_port="ble[9].in[2]"/>
				</mux>
				<mux name="crossbar-9-3" input="clb.I[28] ble[2].out[0] ble[7].out[0] clb.I[9] clb.I[19] clb.I[29] ble[3].out[1] ble[8].out[1] clb.I[0] clb.I[10] clb.I[20] clb.I[30] ble[3].out[0] ble[8].out[0] clb.I[1]" output="ble[9].in[3]">
					<delay_constant max="4.62e-11" in_port="clb.I[28]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[2].out[0]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[7].out[0]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[9]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[19]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[29]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[1]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[1]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[0]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[10]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[20]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[30]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[3].out[0]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.607e-11" in_port="ble[8].out[0]" out_port="ble[9].in[3]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[1]" out_port="ble[9].in[3]"/>
				</mux>
				<mux name="crossbar-9-4" input="clb.I[11] clb.I[21] clb.I[31] ble[4].out[1] ble[9].out[1] clb.I[2] clb.I[12] clb.I[22] clb.I[32] ble[4].out[0] ble[9].out[0] clb.I[3] clb.I[13] clb.I[23] ble[0].out[1]" output="ble[9].in[4]">
					<delay_constant max="4.62e-11" in_port="clb.I[11]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[21]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[31]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[1]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[1]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[2]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[12]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[22]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[32]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[4].out[0]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[9].out[0]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[3]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[13]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[23]" out_port="ble[9].in[4]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[1]" out_port="ble[9].in[4]"/>
				</mux>
				<mux name="crossbar-9-5" input="ble[5].out[1] clb.I[4] clb.I[14] clb.I[24] ble[0].out[0] ble[5].out[0] clb.I[5] clb.I[15] clb.I[25] ble[1].out[1] ble[6].out[1] clb.I[6] clb.I[16] clb.I[26] ble[1].out[0]" output="ble[9].in[5]">
					<delay_constant max="4.607e-11" in_port="ble[5].out[1]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[4]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[14]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[24]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[0].out[0]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[5].out[0]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[5]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[15]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[25]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[1]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[6].out[1]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[6]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[16]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.62e-11" in_port="clb.I[26]" out_port="ble[9].in[5]"/>
					<delay_constant max="4.607e-11" in_port="ble[1].out[0]" out_port="ble[9].in[5]"/>
				</mux>
				<complete name="clks" input="clb.clk" output="ble[9:0].clk"/>
				<direct name="clbouts" input="ble[9:0].out" output="clb.O"/>
			</interconnect>
			<pb_type name="ble" num_pb="10">
				<input name="in" num_pins="6"/>
				<output name="out" num_pins="2"/>
				<clock name="clk" num_pins="1"/>
				<interconnect>
					<direct name="direct0" input="ble.in" output="soft_logic.in"/>
					<direct name="direct1" input="ble.clk" output="ff[0:0].clk"/>
					<direct name="direct2" input="ble.clk" output="ff[1:1].clk"/>
					<mux name="mux3" input="soft_logic.out[0:0]" output="ff[0:0].D">
						<pack_pattern name="bleF0" in_port="soft_logic.out[0:0]" out_port="ff[0:0].D"/>
						<pack_pattern name="bleF1A" in_port="soft_logic.out[0:0]" out_port="ff[0:0].D"/>
					</mux>
					<mux name="mux4" input="soft_logic.out[1:1]" output="ff[1:1].D">
						<pack_pattern name="bleF1B" in_port="soft_logic.out[1:1]" out_port="ff[1:1].D"/>
					</mux>
					<mux name="mux5" input="soft_logic.out[0:0] ff[0:0].Q" output="ble.out[0:0]"/>
					<mux name="mux6" input="soft_logic.out[1:1] ff[1:1].Q" output="ble.out[1:1]"/>
				</interconnect>
				<pb_type name="soft_logic" num_pb="1">
					<input name="in" num_pins="6"/>
					<output name="out" num_pins="2"/>
					<mode name="n2_lut5">
						<interconnect>
							<direct name="direct0" input="soft_logic.in[4:0]" output="lut5[0:0].in[4:0]"/>
							<direct name="direct1" input="soft_logic.in[5:1]" output="lut5[1:1].in[4:0]"/>
							<direct name="direct2" input="lut5[0:0].out" output="soft_logic.out[0:0]">
								<pack_pattern name="bleF1A" in_port="lut5[0:0].out" out_port="soft_logic.out[0:0]"/>
							</direct>
							<direct name="direct3" input="lut5[1:1].out" output="soft_logic.out[1:1]">
								<pack_pattern name="bleF1B" in_port="lut5[1:1].out" out_port="soft_logic.out[1:1]"/>
							</direct>
						</interconnect>
						<pb_type name="lut5" blif_model=".names" num_pb="2" class="lut">
							<input name="in" num_pins="5" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
								2.69e-10
								2.69e-10
								2.69e-10
								2.69e-10
								2.69e-10
							</delay_matrix>
						</pb_type>
					</mode>
					<mode name="n1_lut6">
						<interconnect>
							<direct name="direct0" input="soft_logic.in[5:0]" output="lut6[0:0].in[5:0]"/>
							<direct name="direct1" input="lut6[0:0].out" output="soft_logic.out[0:0]">
								<pack_pattern name="bleF0" in_port="lut6[0:0].out" out_port="soft_logic.out[0:0]"/>
							</direct>
						</interconnect>
						<pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="6" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
								2.69e-10
								2.69e-10
								2.69e-10
								2.69e-10
								2.69e-10
								2.69e-10
							</delay_matrix>
						</pb_type>
					</mode>
				</pb_type>
				<pb_type name="ff" blif_model=".latch" num_pb="2" class="flipflop">
					<input name="D" num_pins="1" port_class="D"/>
					<output name="Q" num_pins="1" port_class="Q"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="ff.D" clock="clk"/>
					<T_clock_to_Q max="7.732e-11" port="ff.Q" clock="clk"/>
				</pb_type>
			</pb_type>
			<fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.1"/>
			<pinlocations pattern="spread"/>
			<gridlocations>
				<loc type="fill" priority="1"/>
			</gridlocations>
		</pb_type>
		<pb_type name="memory" height="6">
			<input name="addr1" num_pins="17"/>
			<input name="addr2" num_pins="17"/>
			<input name="data" num_pins="72"/>
			<input name="we1" num_pins="1"/>
			<input name="we2" num_pins="1"/>
			<output name="out" num_pins="72"/>
			<clock name="clk" num_pins="1"/>
		
			<mode name="mem_2048x72_sp">
				<pb_type name="mem_2048x72_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
					<input name="addr" num_pins="11" port_class="address"/>
					<input name="data" num_pins="72" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="72" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_2048x72_sp.addr" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_2048x72_sp.data" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_2048x72_sp.we" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_2048x72_sp.out" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[10:0]" output="mem_2048x72_sp.addr">
					</direct>
					<direct name="data1" input="memory.data[71:0]" output="mem_2048x72_sp.data">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_2048x72_sp.we">
					</direct>
					<direct name="dataout1" input="mem_2048x72_sp.out" output="memory.out[71:0]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_2048x72_sp.clk">
					</direct>
				</interconnect>
			</mode>
			<mode name="mem_4096x36_dp">
				<pb_type name="mem_4096x36_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
					<input name="addr1" num_pins="12" port_class="address1"/>
					<input name="addr2" num_pins="12" port_class="address2"/>
					<input name="data1" num_pins="36" port_class="data_in1"/>
					<input name="data2" num_pins="36" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="36" port_class="data_out1"/>
					<output name="out2" num_pins="36" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.addr1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.data1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.we1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.addr2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.data2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_dp.we2" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_4096x36_dp.out1" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_4096x36_dp.out2" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[11:0]" output="mem_4096x36_dp.addr1">
					</direct>
					<direct name="address2" input="memory.addr2[11:0]" output="mem_4096x36_dp.addr2">
					</direct>
					<direct name="data1" input="memory.data[35:0]" output="mem_4096x36_dp.data1">
					</direct>
					<direct name="data2" input="memory.data[71:36]" output="mem_4096x36_dp.data2">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_4096x36_dp.we1">
					</direct>
					<direct name="writeen2" input="memory.we2" output="mem_4096x36_dp.we2">
					</direct>
					<direct name="dataout1" input="mem_4096x36_dp.out1" output="memory.out[35:0]">
					</direct>
					<direct name="dataout2" input="mem_4096x36_dp.out2" output="memory.out[71:36]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_4096x36_dp.clk">
					</direct>
				</interconnect>
			</mode>
		
			<mode name="mem_4096x36_sp">
				<pb_type name="mem_4096x36_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
					<input name="addr" num_pins="12" port_class="address"/>
					<input name="data" num_pins="36" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="36" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_4096x36_sp.addr" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_sp.data" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_4096x36_sp.we" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_4096x36_sp.out" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[11:0]" output="mem_4096x36_sp.addr">
					</direct>
					<direct name="data1" input="memory.data[35:0]" output="mem_4096x36_sp.data">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_4096x36_sp.we">
					</direct>
					<direct name="dataout1" input="mem_4096x36_sp.out" output="memory.out[35:0]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_4096x36_sp.clk">
					</direct>
				</interconnect>
			</mode>
			<mode name="mem_9182x18_dp">
				<pb_type name="mem_9182x18_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
					<input name="addr1" num_pins="13" port_class="address1"/>
					<input name="addr2" num_pins="13" port_class="address2"/>
					<input name="data1" num_pins="18" port_class="data_in1"/>
					<input name="data2" num_pins="18" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="18" port_class="data_out1"/>
					<output name="out2" num_pins="18" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.addr1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.data1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.we1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.addr2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.data2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_dp.we2" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_9182x18_dp.out1" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_9182x18_dp.out2" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[12:0]" output="mem_9182x18_dp.addr1">
					</direct>
					<direct name="address2" input="memory.addr2[12:0]" output="mem_9182x18_dp.addr2">
					</direct>
					<direct name="data1" input="memory.data[17:0]" output="mem_9182x18_dp.data1">
					</direct>
					<direct name="data2" input="memory.data[35:18]" output="mem_9182x18_dp.data2">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_9182x18_dp.we1">
					</direct>
					<direct name="writeen2" input="memory.we2" output="mem_9182x18_dp.we2">
					</direct>
					<direct name="dataout1" input="mem_9182x18_dp.out1" output="memory.out[17:0]">
					</direct>
					<direct name="dataout2" input="mem_9182x18_dp.out2" output="memory.out[35:18]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_9182x18_dp.clk">
					</direct>
				</interconnect>
			</mode>
		
			<mode name="mem_9182x18_sp">
				<pb_type name="mem_9182x18_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
					<input name="addr" num_pins="13" port_class="address"/>
					<input name="data" num_pins="18" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="18" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_9182x18_sp.addr" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_sp.data" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_9182x18_sp.we" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_9182x18_sp.out" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[12:0]" output="mem_9182x18_sp.addr">
					</direct>
					<direct name="data1" input="memory.data[17:0]" output="mem_9182x18_sp.data">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_9182x18_sp.we">
					</direct>
					<direct name="dataout1" input="mem_9182x18_sp.out" output="memory.out[17:0]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_9182x18_sp.clk">
					</direct>
				</interconnect>
			</mode>
			<mode name="mem_18194x9_dp">
				<pb_type name="mem_18194x9_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
					<input name="addr1" num_pins="14" port_class="address1"/>
					<input name="addr2" num_pins="14" port_class="address2"/>
					<input name="data1" num_pins="9" port_class="data_in1"/>
					<input name="data2" num_pins="9" port_class="data_in2"/>
					<input name="we1" num_pins="1" port_class="write_en1"/>
					<input name="we2" num_pins="1" port_class="write_en2"/>
					<output name="out1" num_pins="9" port_class="data_out1"/>
					<output name="out2" num_pins="9" port_class="data_out2"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.addr1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.data1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.we1" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.addr2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.data2" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_dp.we2" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_18194x9_dp.out1" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_18194x9_dp.out2" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[13:0]" output="mem_18194x9_dp.addr1">
					</direct>
					<direct name="address2" input="memory.addr2[13:0]" output="mem_18194x9_dp.addr2">
					</direct>
					<direct name="data1" input="memory.data[8:0]" output="mem_18194x9_dp.data1">
					</direct>
					<direct name="data2" input="memory.data[17:9]" output="mem_18194x9_dp.data2">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_18194x9_dp.we1">
					</direct>
					<direct name="writeen2" input="memory.we2" output="mem_18194x9_dp.we2">
					</direct>
					<direct name="dataout1" input="mem_18194x9_dp.out1" output="memory.out[8:0]">
					</direct>
					<direct name="dataout2" input="mem_18194x9_dp.out2" output="memory.out[17:9]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_18194x9_dp.clk">
					</direct>
				</interconnect>
			</mode>
		
			<mode name="mem_18194x9_sp">
				<pb_type name="mem_18194x9_sp" blif_model=".subckt single_port_ram" class="memory" num_pb="1">
					<input name="addr" num_pins="14" port_class="address"/>
					<input name="data" num_pins="9" port_class="data_in"/>
					<input name="we" num_pins="1" port_class="write_en"/>
					<output name="out" num_pins="9" port_class="data_out"/>
					<clock name="clk" num_pins="1" port_class="clock"/>
					<T_setup value="2.448e-10" port="mem_18194x9_sp.addr" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_sp.data" clock="clk"/>
					<T_setup value="2.448e-10" port="mem_18194x9_sp.we" clock="clk"/>
					<T_clock_to_Q max="1.852e-9" port="mem_18194x9_sp.out" clock="clk"/>
				</pb_type>
				<interconnect>
					<direct name="address1" input="memory.addr1[13:0]" output="mem_18194x9_sp.addr">
					</direct>
					<direct name="data1" input="memory.data[8:0]" output="mem_18194x9_sp.data">
					</direct>
					<direct name="writeen1" input="memory.we1" output="mem_18194x9_sp.we">
					</direct>
					<direct name="dataout1" input="mem_18194x9_sp.out" output="memory.out[8:0]">
					</direct>
					<direct name="clk" input="memory.clk" output="mem_18194x9_sp.clk">
					</direct>
				</interconnect>
			</mode>
		
			<fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
			<pinlocations pattern="spread"/>
			<gridlocations>
				<loc type="col" start="2" repeat="8" priority="2"/>
			</gridlocations>
			
			<power method="pin-toggle">
				<port name="clk" energy_per_toggle="0e0" scaled_by_static_prob="we1"/>
				<static_power power_per_instance="0.0"/>
			</power>
		</pb_type>

		<pb_type name="mult_36" height="4">
			<input name="a" num_pins="36"/>
			<input name="b" num_pins="36"/>
			<output name="out" num_pins="72"/>
		
			<mode name="two_divisible_mult_18x18">
				<pb_type name="divisible_mult_18x18" num_pb="2">
					<input name="a" num_pins="18"/>
					<input name="b" num_pins="18"/>
					<output name="out" num_pins="36"/>
		
					<mode name="two_mult_9x9">
						<pb_type name="mult_9x9_slice" num_pb="2">
							<input name="A_cfg" num_pins="9"/>
							<input name="B_cfg" num_pins="9"/>
							<output name="OUT_cfg" num_pins="18"/>
		
							<pb_type name="mult_9x9" blif_model=".subckt multiply" num_pb="1">
								<input name="a" num_pins="9"/>
								<input name="b" num_pins="9"/>
								<output name="out" num_pins="18"/>
								<delay_constant max="1.667e-9" in_port="mult_9x9.a" out_port="mult_9x9.out"/>
								<delay_constant max="1.667e-9" in_port="mult_9x9.b" out_port="mult_9x9.out"/>
							</pb_type>
		
							<interconnect>
								<direct name="a2a" input="mult_9x9_slice.A_cfg" output="mult_9x9.a">
								</direct>
								<direct name="b2b" input="mult_9x9_slice.B_cfg" output="mult_9x9.b">
								</direct>
								<direct name="out2out" input="mult_9x9.out" output="mult_9x9_slice.OUT_cfg">
								</direct>
							</interconnect>
						</pb_type>
						<interconnect>
							<direct name="a2a" input="divisible_mult_18x18.a" output="mult_9x9_slice[1:0].A_cfg">
							</direct>
							<direct name="b2b" input="divisible_mult_18x18.b" output="mult_9x9_slice[1:0].B_cfg">
							</direct>
							<direct name="out2out" input="mult_9x9_slice[1:0].OUT_cfg" output="divisible_mult_18x18.out">
							</direct>
						</interconnect>
					</mode>
		
					<mode name="mult_18x18">
						<pb_type name="mult_18x18_slice" num_pb="1">
							<input name="A_cfg" num_pins="18"/>
							<input name="B_cfg" num_pins="18"/>
							<output name="OUT_cfg" num_pins="36"/>
		
							<pb_type name="mult_18x18" blif_model=".subckt multiply" num_pb="1" >
								<input name="a" num_pins="18"/>
								<input name="b" num_pins="18"/>
								<output name="out" num_pins="36"/>
								<delay_constant max="1.667e-9" in_port="mult_18x18.a" out_port="mult_18x18.out"/>
								<delay_constant max="1.667e-9" in_port="mult_18x18.b" out_port="mult_18x18.out"/>
							</pb_type>
		
							<interconnect>
								<direct name="a2a" input="mult_18x18_slice.A_cfg" output="mult_18x18.a">
								</direct>
								<direct name="b2b" input="mult_18x18_slice.B_cfg" output="mult_18x18.b">
								</direct>
								<direct name="out2out" input="mult_18x18.out" output="mult_18x18_slice.OUT_cfg">
								</direct>
							</interconnect>
						</pb_type>
						<interconnect>
							<direct name="a2a" input="divisible_mult_18x18.a" output="mult_18x18_slice.A_cfg">
							</direct>
							<direct name="b2b" input="divisible_mult_18x18.b" output="mult_18x18_slice.B_cfg">
							</direct>
							<direct name="out2out" input="mult_18x18_slice.OUT_cfg" output="divisible_mult_18x18.out">
							</direct>
						</interconnect>
					</mode>
				</pb_type>
				<interconnect>
					<direct name="a2a" input="mult_36.a" output="divisible_mult_18x18[1:0].a">
					</direct>
					<direct name="b2b" input="mult_36.b" output="divisible_mult_18x18[1:0].b">
					</direct>
					<direct name="out2out" input="divisible_mult_18x18[1:0].out" output="mult_36.out">
					</direct>
				</interconnect>
			</mode>
		
			<mode name="mult_36x36">
				<pb_type name="mult_36x36_slice" num_pb="1">
					<input name="A_cfg" num_pins="36"/>
					<input name="B_cfg" num_pins="36"/>
					<output name="OUT_cfg" num_pins="72"/>
		
					<pb_type name="mult_36x36" blif_model=".subckt multiply" num_pb="1">
						<input name="a" num_pins="36"/>
						<input name="b" num_pins="36"/>
						<output name="out" num_pins="72"/>
						<delay_constant max="1.667e-9" in_port="mult_36x36.a" out_port="mult_36x36.out"/>
						<delay_constant max="1.667e-9" in_port="mult_36x36.b" out_port="mult_36x36.out"/>
					</pb_type>
		
					<interconnect>
						<direct name="a2a" input="mult_36x36_slice.A_cfg" output="mult_36x36.a">
						</direct>
						<direct name="b2b" input="mult_36x36_slice.B_cfg" output="mult_36x36.b">
						</direct>
						<direct name="out2out" input="mult_36x36.out" output="mult_36x36_slice.OUT_cfg">
						</direct>
					</interconnect>
				</pb_type>
				<interconnect>
					<direct name="a2a" input="mult_36.a" output="mult_36x36_slice.A_cfg">
					</direct>
					<direct name="b2b" input="mult_36.b" output="mult_36x36_slice.B_cfg">
					</direct>
					<direct name="out2out" input="mult_36x36_slice.OUT_cfg" output="mult_36.out">
					</direct>
				</interconnect>
			</mode>
		
		
		
			<fc default_in_type="frac" default_in_val="0.15" default_out_type="frac" default_out_val="0.10"/>
			<pinlocations pattern="spread"/>
		
			<gridlocations>
				<loc type="col" start="4" repeat="8" priority="2"/>
			</gridlocations>
			
			<power method="pin-toggle">
				<static_power power_per_instance="0.0"/>
			</power>
		</pb_type>

	</complexblocklist>
	<power>
		<local_interconnect C_wire="1.7e-10"/>
	</power>
	<clocks>
		<clock buffer_size="auto" C_wire="1.7e-10"/>
	</clocks>
</architecture>
