/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for PIPE_CONF
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_PIPE_CONF.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for PIPE_CONF
 *
 * CMSIS Peripheral Access Layer for PIPE_CONF
 */

#if !defined(PERI_PIPE_CONF_H_)
#define PERI_PIPE_CONF_H_                        /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- PIPE_CONF Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PIPE_CONF_Peripheral_Access_Layer PIPE_CONF Peripheral Access Layer
 * @{
 */

/** PIPE_CONF - Size of Registers Arrays */
#define PIPE_CONF_NEO_PIPE_TRIG_ARRAY_COUNT       1u

/** PIPE_CONF - Register Layout Typedef */
typedef struct {
  __IO uint32_t SOFT_RESET;                        /**< NEO Soft Reset, offset: 0x0 */
  __IO uint32_t BUS_TXPARAM;                       /**< NEO Bus Transaction Parameter Register, offset: 0x4 */
  __IO uint32_t REG_XFR_DIS;                       /**< NEO Register Transfer Error Disable, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t CSI_CTRL;                          /**< NEO CSI Control, offset: 0x10 */
  __IO uint32_t FRAME_NUM;                         /**< NEO Frame Number, offset: 0x14 */
  __IO uint32_t REG_SHD_CTRL;                      /**< NEO Register Shadowing Control, offset: 0x18 */
  __IO uint32_t REG_SHD_CMD;                       /**< NEO Register Shadowing Command, offset: 0x1C */
  __IO uint32_t TRIG_CAM[PIPE_CONF_NEO_PIPE_TRIG_ARRAY_COUNT]; /**< NEO Camera 0 Trigger, array offset: 0x20, array step: 0x4 */
  __IO uint32_t INT_EN0;                           /**< NEO Camera 0 Interrupt Enable Register, offset: 0x24 */
  __IO uint32_t INT_STAT0;                         /**< NEO Camera 0 Interrupt Status Register, offset: 0x28 */
  __IO uint32_t CSI_STAT;                          /**< NEO CSI Timing Status Register, offset: 0x2C */
  __IO uint32_t IMG_CONF_CAM0;                     /**< NEO Camera 0 Image Configuration, offset: 0x30 */
  __IO uint32_t IMG_SIZE_CAM0;                     /**< NEO Camera 0 Image Size Register, offset: 0x34 */
       uint8_t RESERVED_1[4];
  __IO uint32_t IMG0_IN_ADDR_CAM0;                 /**< NEO Camera 0 Input Image 0 Base Address Register, offset: 0x3C */
  __IO uint32_t IMG1_IN_ADDR_CAM0;                 /**< NEO Camera 0 Input Image 1 Base Address, offset: 0x40 */
  __IO uint32_t OUTCH0_ADDR_CAM0;                  /**< NEO Camera 0 Output Channel 0 Base Address Register, offset: 0x44 */
  __IO uint32_t OUTCH1_ADDR_CAM0;                  /**< NEO Camera 0 Output Channel 1 Base Address Register, offset: 0x48 */
  __IO uint32_t OUTIR_ADDR_CAM0;                   /**< NEO Camera 0 Output IR Component Base Address Register, offset: 0x4C */
  __IO uint32_t IMG0_IN_LS_CAM0;                   /**< NEO Camera 0 Input Image 0 Line Stride Register, offset: 0x50 */
  __IO uint32_t IMG1_IN_LS_CAM0;                   /**< NEO Camera 0 Input Image 1 Line Stride Register, offset: 0x54 */
  __IO uint32_t OUTCH0_LS_CAM0;                    /**< NEO Camera 0 Output Y Component Line Stride Register, offset: 0x58 */
  __IO uint32_t OUTCH1_LS_CAM0;                    /**< NEO Camera 0 Output Channel 1 Component Line Stride Register, offset: 0x5C */
  __IO uint32_t OUTIR_LS_CAM0;                     /**< NEO Camera 0 Output IR Component Line Stride Register, offset: 0x60 */
  __IO uint32_t SKIP_CTRL0;                        /**< NEO Camera 0 Pixel Skip Control Register, offset: 0x64 */
} PIPE_CONF_Type;

/* ----------------------------------------------------------------------------
   -- PIPE_CONF Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup PIPE_CONF_Register_Masks PIPE_CONF Register Masks
 * @{
 */

/*! @name SOFT_RESET - NEO Soft Reset */
/*! @{ */

#define PIPE_CONF_SOFT_RESET_SOFT_RESET_MASK     (0x1U)
#define PIPE_CONF_SOFT_RESET_SOFT_RESET_SHIFT    (0U)
#define PIPE_CONF_SOFT_RESET_SOFT_RESET(x)       (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_SOFT_RESET_SOFT_RESET_SHIFT)) & PIPE_CONF_SOFT_RESET_SOFT_RESET_MASK)

#define PIPE_CONF_SOFT_RESET_HARD_RESET_MASK     (0x2U)
#define PIPE_CONF_SOFT_RESET_HARD_RESET_SHIFT    (1U)
#define PIPE_CONF_SOFT_RESET_HARD_RESET(x)       (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_SOFT_RESET_HARD_RESET_SHIFT)) & PIPE_CONF_SOFT_RESET_HARD_RESET_MASK)
/*! @} */

/*! @name BUS_TXPARAM - NEO Bus Transaction Parameter Register */
/*! @{ */

#define PIPE_CONF_BUS_TXPARAM_OTLT_MASK          (0xFFU)
#define PIPE_CONF_BUS_TXPARAM_OTLT_SHIFT         (0U)
#define PIPE_CONF_BUS_TXPARAM_OTLT(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_BUS_TXPARAM_OTLT_SHIFT)) & PIPE_CONF_BUS_TXPARAM_OTLT_MASK)

#define PIPE_CONF_BUS_TXPARAM_OTHT_MASK          (0xFF00U)
#define PIPE_CONF_BUS_TXPARAM_OTHT_SHIFT         (8U)
#define PIPE_CONF_BUS_TXPARAM_OTHT(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_BUS_TXPARAM_OTHT_SHIFT)) & PIPE_CONF_BUS_TXPARAM_OTHT_MASK)

#define PIPE_CONF_BUS_TXPARAM_POSTQOS_MASK       (0xFF0000U)
#define PIPE_CONF_BUS_TXPARAM_POSTQOS_SHIFT      (16U)
/*! POSTQOS
 *  0b00000000..Post QOS threshold is 10
 *  0b00000001..Post QOS threshold is 64 (that is 64 * field value)
 *  0b00000010..Post QOS threshold is 128 (that is 64 * field value)
 *  0b00000011..Post QOS threshold is 192 (that is 64 * field value)
 *  0b11111110..Post QOS threshold is 16256 (that is 64 * field value)
 *  0b11111111..Post QOS is disabled
 */
#define PIPE_CONF_BUS_TXPARAM_POSTQOS(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_BUS_TXPARAM_POSTQOS_SHIFT)) & PIPE_CONF_BUS_TXPARAM_POSTQOS_MASK)

#define PIPE_CONF_BUS_TXPARAM_BSIZE_MASK         (0xFF000000U)
#define PIPE_CONF_BUS_TXPARAM_BSIZE_SHIFT        (24U)
/*! BSIZE
 *  0b00000000..Each burst has maximum of 4 beats
 *  0b00000001..Each burst has maximum of 8 beats
 *  0b00000010..Each burst has maximum of 16 beats
 */
#define PIPE_CONF_BUS_TXPARAM_BSIZE(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_BUS_TXPARAM_BSIZE_SHIFT)) & PIPE_CONF_BUS_TXPARAM_BSIZE_MASK)
/*! @} */

/*! @name REG_XFR_DIS - NEO Register Transfer Error Disable */
/*! @{ */

#define PIPE_CONF_REG_XFR_DIS_XFR_ERR_DIS_MASK   (0x80000000U)
#define PIPE_CONF_REG_XFR_DIS_XFR_ERR_DIS_SHIFT  (31U)
#define PIPE_CONF_REG_XFR_DIS_XFR_ERR_DIS(x)     (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_REG_XFR_DIS_XFR_ERR_DIS_SHIFT)) & PIPE_CONF_REG_XFR_DIS_XFR_ERR_DIS_MASK)
/*! @} */

/*! @name CSI_CTRL - NEO CSI Control */
/*! @{ */

#define PIPE_CONF_CSI_CTRL_VID0_MASK             (0x1FU)
#define PIPE_CONF_CSI_CTRL_VID0_SHIFT            (0U)
#define PIPE_CONF_CSI_CTRL_VID0(x)               (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_CTRL_VID0_SHIFT)) & PIPE_CONF_CSI_CTRL_VID0_MASK)

#define PIPE_CONF_CSI_CTRL_VID1_MASK             (0x1F00U)
#define PIPE_CONF_CSI_CTRL_VID1_SHIFT            (8U)
#define PIPE_CONF_CSI_CTRL_VID1(x)               (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_CTRL_VID1_SHIFT)) & PIPE_CONF_CSI_CTRL_VID1_MASK)

#define PIPE_CONF_CSI_CTRL_SSEN_MASK             (0x20000000U)
#define PIPE_CONF_CSI_CTRL_SSEN_SHIFT            (29U)
#define PIPE_CONF_CSI_CTRL_SSEN(x)               (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_CTRL_SSEN_SHIFT)) & PIPE_CONF_CSI_CTRL_SSEN_MASK)

#define PIPE_CONF_CSI_CTRL_DEVL_MASK             (0x40000000U)
#define PIPE_CONF_CSI_CTRL_DEVL_SHIFT            (30U)
#define PIPE_CONF_CSI_CTRL_DEVL(x)               (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_CTRL_DEVL_SHIFT)) & PIPE_CONF_CSI_CTRL_DEVL_MASK)

#define PIPE_CONF_CSI_CTRL_CSI_EN_MASK           (0x80000000U)
#define PIPE_CONF_CSI_CTRL_CSI_EN_SHIFT          (31U)
/*! CSI_EN
 *  0b0..CSI streaming is disabled. Input image(s) are read from system memory.
 *  0b1..CSI streaming is enabled. No read operation is done on system memory. Minimum image width that can be programmed is 256 pixels.
 */
#define PIPE_CONF_CSI_CTRL_CSI_EN(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_CTRL_CSI_EN_SHIFT)) & PIPE_CONF_CSI_CTRL_CSI_EN_MASK)
/*! @} */

/*! @name FRAME_NUM - NEO Frame Number */
/*! @{ */

#define PIPE_CONF_FRAME_NUM_CURR_FRAME_MASK      (0xFFFFU)
#define PIPE_CONF_FRAME_NUM_CURR_FRAME_SHIFT     (0U)
#define PIPE_CONF_FRAME_NUM_CURR_FRAME(x)        (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_FRAME_NUM_CURR_FRAME_SHIFT)) & PIPE_CONF_FRAME_NUM_CURR_FRAME_MASK)

#define PIPE_CONF_FRAME_NUM_SHD_FRAME_MASK       (0xFFFF0000U)
#define PIPE_CONF_FRAME_NUM_SHD_FRAME_SHIFT      (16U)
#define PIPE_CONF_FRAME_NUM_SHD_FRAME(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_FRAME_NUM_SHD_FRAME_SHIFT)) & PIPE_CONF_FRAME_NUM_SHD_FRAME_MASK)
/*! @} */

/*! @name REG_SHD_CTRL - NEO Register Shadowing Control */
/*! @{ */

#define PIPE_CONF_REG_SHD_CTRL_CTRL_MASK         (0x80000000U)
#define PIPE_CONF_REG_SHD_CTRL_CTRL_SHIFT        (31U)
/*! CTRL
 *  0b0..Register shadowing is done at every frame/context start.
 *  0b1..Register shadowing is done at frame/context start if the shadowing command register is set to 1.
 */
#define PIPE_CONF_REG_SHD_CTRL_CTRL(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_REG_SHD_CTRL_CTRL_SHIFT)) & PIPE_CONF_REG_SHD_CTRL_CTRL_MASK)
/*! @} */

/*! @name REG_SHD_CMD - NEO Register Shadowing Command */
/*! @{ */

#define PIPE_CONF_REG_SHD_CMD_CMD_MASK           (0xFFFFFFFFU)
#define PIPE_CONF_REG_SHD_CMD_CMD_SHIFT          (0U)
#define PIPE_CONF_REG_SHD_CMD_CMD(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_REG_SHD_CMD_CMD_SHIFT)) & PIPE_CONF_REG_SHD_CMD_CMD_MASK)
/*! @} */

/*! @name TRIG_CAM - NEO Camera 0 Trigger */
/*! @{ */

#define PIPE_CONF_TRIG_CAM_TRIGGER_MASK          (0xFFFFFFFFU)
#define PIPE_CONF_TRIG_CAM_TRIGGER_SHIFT         (0U)
#define PIPE_CONF_TRIG_CAM_TRIGGER(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_TRIG_CAM_TRIGGER_SHIFT)) & PIPE_CONF_TRIG_CAM_TRIGGER_MASK)
/*! @} */

/* The count of PIPE_CONF_TRIG_CAM */
#define PIPE_CONF_TRIG_CAM_COUNT                 (1U)

/*! @name INT_EN0 - NEO Camera 0 Interrupt Enable Register */
/*! @{ */

#define PIPE_CONF_INT_EN0_EN_FS1_MASK            (0x1U)
#define PIPE_CONF_INT_EN0_EN_FS1_SHIFT           (0U)
#define PIPE_CONF_INT_EN0_EN_FS1(x)              (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_FS1_SHIFT)) & PIPE_CONF_INT_EN0_EN_FS1_MASK)

#define PIPE_CONF_INT_EN0_EN_FS2_MASK            (0x2U)
#define PIPE_CONF_INT_EN0_EN_FS2_SHIFT           (1U)
#define PIPE_CONF_INT_EN0_EN_FS2(x)              (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_FS2_SHIFT)) & PIPE_CONF_INT_EN0_EN_FS2_MASK)

#define PIPE_CONF_INT_EN0_EN_FD1_MASK            (0x4U)
#define PIPE_CONF_INT_EN0_EN_FD1_SHIFT           (2U)
#define PIPE_CONF_INT_EN0_EN_FD1(x)              (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_FD1_SHIFT)) & PIPE_CONF_INT_EN0_EN_FD1_MASK)

#define PIPE_CONF_INT_EN0_EN_FD2_MASK            (0x8U)
#define PIPE_CONF_INT_EN0_EN_FD2_SHIFT           (3U)
#define PIPE_CONF_INT_EN0_EN_FD2(x)              (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_FD2_SHIFT)) & PIPE_CONF_INT_EN0_EN_FD2_MASK)

#define PIPE_CONF_INT_EN0_EN_STATD_MASK          (0x10U)
#define PIPE_CONF_INT_EN0_EN_STATD_SHIFT         (4U)
#define PIPE_CONF_INT_EN0_EN_STATD(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_STATD_SHIFT)) & PIPE_CONF_INT_EN0_EN_STATD_MASK)

#define PIPE_CONF_INT_EN0_EN_DRCD_MASK           (0x20U)
#define PIPE_CONF_INT_EN0_EN_DRCD_SHIFT          (5U)
#define PIPE_CONF_INT_EN0_EN_DRCD(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_DRCD_SHIFT)) & PIPE_CONF_INT_EN0_EN_DRCD_MASK)

#define PIPE_CONF_INT_EN0_EN_BUS_ERR_MASK        (0xF0000U)
#define PIPE_CONF_INT_EN0_EN_BUS_ERR_SHIFT       (16U)
#define PIPE_CONF_INT_EN0_EN_BUS_ERR(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_BUS_ERR_SHIFT)) & PIPE_CONF_INT_EN0_EN_BUS_ERR_MASK)

#define PIPE_CONF_INT_EN0_EN_CSI_TERR_MASK       (0x20000000U)
#define PIPE_CONF_INT_EN0_EN_CSI_TERR_SHIFT      (29U)
#define PIPE_CONF_INT_EN0_EN_CSI_TERR(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_CSI_TERR_SHIFT)) & PIPE_CONF_INT_EN0_EN_CSI_TERR_MASK)

#define PIPE_CONF_INT_EN0_EN_TRIG_ERR_MASK       (0x40000000U)
#define PIPE_CONF_INT_EN0_EN_TRIG_ERR_SHIFT      (30U)
#define PIPE_CONF_INT_EN0_EN_TRIG_ERR(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_EN0_EN_TRIG_ERR_SHIFT)) & PIPE_CONF_INT_EN0_EN_TRIG_ERR_MASK)
/*! @} */

/*! @name INT_STAT0 - NEO Camera 0 Interrupt Status Register */
/*! @{ */

#define PIPE_CONF_INT_STAT0_S_FS1_MASK           (0x1U)
#define PIPE_CONF_INT_STAT0_S_FS1_SHIFT          (0U)
#define PIPE_CONF_INT_STAT0_S_FS1(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_FS1_SHIFT)) & PIPE_CONF_INT_STAT0_S_FS1_MASK)

#define PIPE_CONF_INT_STAT0_S_FS2_MASK           (0x2U)
#define PIPE_CONF_INT_STAT0_S_FS2_SHIFT          (1U)
#define PIPE_CONF_INT_STAT0_S_FS2(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_FS2_SHIFT)) & PIPE_CONF_INT_STAT0_S_FS2_MASK)

#define PIPE_CONF_INT_STAT0_S_FD1_MASK           (0x4U)
#define PIPE_CONF_INT_STAT0_S_FD1_SHIFT          (2U)
#define PIPE_CONF_INT_STAT0_S_FD1(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_FD1_SHIFT)) & PIPE_CONF_INT_STAT0_S_FD1_MASK)

#define PIPE_CONF_INT_STAT0_S_FD2_MASK           (0x8U)
#define PIPE_CONF_INT_STAT0_S_FD2_SHIFT          (3U)
#define PIPE_CONF_INT_STAT0_S_FD2(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_FD2_SHIFT)) & PIPE_CONF_INT_STAT0_S_FD2_MASK)

#define PIPE_CONF_INT_STAT0_S_STATD_MASK         (0x10U)
#define PIPE_CONF_INT_STAT0_S_STATD_SHIFT        (4U)
#define PIPE_CONF_INT_STAT0_S_STATD(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_STATD_SHIFT)) & PIPE_CONF_INT_STAT0_S_STATD_MASK)

#define PIPE_CONF_INT_STAT0_S_DRCD_MASK          (0x20U)
#define PIPE_CONF_INT_STAT0_S_DRCD_SHIFT         (5U)
#define PIPE_CONF_INT_STAT0_S_DRCD(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_DRCD_SHIFT)) & PIPE_CONF_INT_STAT0_S_DRCD_MASK)

#define PIPE_CONF_INT_STAT0_S_BUS_ERR_MASK       (0xF0000U)
#define PIPE_CONF_INT_STAT0_S_BUS_ERR_SHIFT      (16U)
#define PIPE_CONF_INT_STAT0_S_BUS_ERR(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_BUS_ERR_SHIFT)) & PIPE_CONF_INT_STAT0_S_BUS_ERR_MASK)

#define PIPE_CONF_INT_STAT0_S_CSI_TERR_MASK      (0x20000000U)
#define PIPE_CONF_INT_STAT0_S_CSI_TERR_SHIFT     (29U)
#define PIPE_CONF_INT_STAT0_S_CSI_TERR(x)        (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_CSI_TERR_SHIFT)) & PIPE_CONF_INT_STAT0_S_CSI_TERR_MASK)

#define PIPE_CONF_INT_STAT0_S_TRIG_ERR_MASK      (0x40000000U)
#define PIPE_CONF_INT_STAT0_S_TRIG_ERR_SHIFT     (30U)
/*! S_TRIG_ERR
 *  0b0..No trigger error
 *  0b1..Trigger error generated
 */
#define PIPE_CONF_INT_STAT0_S_TRIG_ERR(x)        (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_S_TRIG_ERR_SHIFT)) & PIPE_CONF_INT_STAT0_S_TRIG_ERR_MASK)

#define PIPE_CONF_INT_STAT0_BUSY_MASK            (0x80000000U)
#define PIPE_CONF_INT_STAT0_BUSY_SHIFT           (31U)
/*! BUSY
 *  0b0..Pipeline is ready to accept more triggers
 *  0b1..Pipeline is busy, and cannot accept more triggers
 */
#define PIPE_CONF_INT_STAT0_BUSY(x)              (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_INT_STAT0_BUSY_SHIFT)) & PIPE_CONF_INT_STAT0_BUSY_MASK)
/*! @} */

/*! @name CSI_STAT - NEO CSI Timing Status Register */
/*! @{ */

#define PIPE_CONF_CSI_STAT_S_SL_LP0_MASK         (0x1U)
#define PIPE_CONF_CSI_STAT_S_SL_LP0_SHIFT        (0U)
#define PIPE_CONF_CSI_STAT_S_SL_LP0(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_SL_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_SL_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_SF_LP0_MASK         (0x2U)
#define PIPE_CONF_CSI_STAT_S_SF_LP0_SHIFT        (1U)
#define PIPE_CONF_CSI_STAT_S_SF_LP0(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_SF_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_SF_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_DO_LP0_MASK         (0x4U)
#define PIPE_CONF_CSI_STAT_S_DO_LP0_SHIFT        (2U)
#define PIPE_CONF_CSI_STAT_S_DO_LP0(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_DO_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_DO_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_LOC_LP0_MASK        (0x8U)
#define PIPE_CONF_CSI_STAT_S_LOC_LP0_SHIFT       (3U)
#define PIPE_CONF_CSI_STAT_S_LOC_LP0(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LOC_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_LOC_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_LO_LP0_MASK         (0x10U)
#define PIPE_CONF_CSI_STAT_S_LO_LP0_SHIFT        (4U)
#define PIPE_CONF_CSI_STAT_S_LO_LP0(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LO_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_LO_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_CMD_LP0_MASK        (0x20U)
#define PIPE_CONF_CSI_STAT_S_CMD_LP0_SHIFT       (5U)
#define PIPE_CONF_CSI_STAT_S_CMD_LP0(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_CMD_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_CMD_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_LL_LP0_MASK         (0x40U)
#define PIPE_CONF_CSI_STAT_S_LL_LP0_SHIFT        (6U)
#define PIPE_CONF_CSI_STAT_S_LL_LP0(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LL_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_LL_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_DATA_LP0_MASK       (0x80U)
#define PIPE_CONF_CSI_STAT_S_DATA_LP0_SHIFT      (7U)
#define PIPE_CONF_CSI_STAT_S_DATA_LP0(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_DATA_LP0_SHIFT)) & PIPE_CONF_CSI_STAT_S_DATA_LP0_MASK)

#define PIPE_CONF_CSI_STAT_S_SL_LP1_MASK         (0x10000U)
#define PIPE_CONF_CSI_STAT_S_SL_LP1_SHIFT        (16U)
#define PIPE_CONF_CSI_STAT_S_SL_LP1(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_SL_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_SL_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_SF_LP1_MASK         (0x20000U)
#define PIPE_CONF_CSI_STAT_S_SF_LP1_SHIFT        (17U)
#define PIPE_CONF_CSI_STAT_S_SF_LP1(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_SF_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_SF_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_DO_LP1_MASK         (0x40000U)
#define PIPE_CONF_CSI_STAT_S_DO_LP1_SHIFT        (18U)
#define PIPE_CONF_CSI_STAT_S_DO_LP1(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_DO_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_DO_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_LOC_LP1_MASK        (0x80000U)
#define PIPE_CONF_CSI_STAT_S_LOC_LP1_SHIFT       (19U)
#define PIPE_CONF_CSI_STAT_S_LOC_LP1(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LOC_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_LOC_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_LO_LP1_MASK         (0x100000U)
#define PIPE_CONF_CSI_STAT_S_LO_LP1_SHIFT        (20U)
#define PIPE_CONF_CSI_STAT_S_LO_LP1(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LO_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_LO_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_CMD_LP1_MASK        (0x200000U)
#define PIPE_CONF_CSI_STAT_S_CMD_LP1_SHIFT       (21U)
#define PIPE_CONF_CSI_STAT_S_CMD_LP1(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_CMD_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_CMD_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_LL_LP1_MASK         (0x400000U)
#define PIPE_CONF_CSI_STAT_S_LL_LP1_SHIFT        (22U)
#define PIPE_CONF_CSI_STAT_S_LL_LP1(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_LL_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_LL_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_DATA_LP1_MASK       (0x800000U)
#define PIPE_CONF_CSI_STAT_S_DATA_LP1_SHIFT      (23U)
#define PIPE_CONF_CSI_STAT_S_DATA_LP1(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_DATA_LP1_SHIFT)) & PIPE_CONF_CSI_STAT_S_DATA_LP1_MASK)

#define PIPE_CONF_CSI_STAT_S_STOP_MASK           (0x80000000U)
#define PIPE_CONF_CSI_STAT_S_STOP_SHIFT          (31U)
#define PIPE_CONF_CSI_STAT_S_STOP(x)             (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_CSI_STAT_S_STOP_SHIFT)) & PIPE_CONF_CSI_STAT_S_STOP_MASK)
/*! @} */

/*! @name IMG_CONF_CAM0 - NEO Camera 0 Image Configuration */
/*! @{ */

#define PIPE_CONF_IMG_CONF_CAM0_IBPP0_MASK       (0xFU)
#define PIPE_CONF_IMG_CONF_CAM0_IBPP0_SHIFT      (0U)
/*! IBPP0
 *  0b0000..12 bpp (packed into 16 bits)
 *  0b0001..14 bpp (packed into 16 bits)
 *  0b0010..16 bpp (packed into 16 bits)
 *  0b0011..20 bpp (packed into 32 bits)
 *  0b0100..10 bpp (packed into 16 bits)
 *  0b0101..10 bpp packed (3 pixels packed into 32 bits)
 *  0b0110..8 bpp (packed into 8 bits)
 */
#define PIPE_CONF_IMG_CONF_CAM0_IBPP0(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_IBPP0_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_IBPP0_MASK)

#define PIPE_CONF_IMG_CONF_CAM0_INALIGN0_MASK    (0x10U)
#define PIPE_CONF_IMG_CONF_CAM0_INALIGN0_SHIFT   (4U)
/*! INALIGN0
 *  0b0..LSB aligned - lower order bits hold pixel value
 *  0b1..MSB aligned - higher order bits hold pixel values
 */
#define PIPE_CONF_IMG_CONF_CAM0_INALIGN0(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_INALIGN0_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_INALIGN0_MASK)

#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN0_MASK    (0x20U)
#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN0_SHIFT   (5U)
/*! LPALIGN0
 *  0b0..LSB aligned - load the active pixel value towards the LSBs
 *  0b1..MSB aligned - load the active pixel value towards the MSBs
 */
#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN0(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_LPALIGN0_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_LPALIGN0_MASK)

#define PIPE_CONF_IMG_CONF_CAM0_IBPP1_MASK       (0xF0000U)
#define PIPE_CONF_IMG_CONF_CAM0_IBPP1_SHIFT      (16U)
/*! IBPP1
 *  0b0000..12 bpp (packed into 16 bits)
 *  0b0001..14 bpp (packed into 16 bits)
 *  0b0010..16 bpp (packed into 16 bits)
 *  0b0011..Reserved
 *  0b0100..10 bpp (packed into 16 bits)
 *  0b0101..10 bpp packed (3 pixels packed into 32 bits)
 *  0b0110..8 bpp (packed into 8 bits)
 */
#define PIPE_CONF_IMG_CONF_CAM0_IBPP1(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_IBPP1_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_IBPP1_MASK)

#define PIPE_CONF_IMG_CONF_CAM0_INALIGN1_MASK    (0x100000U)
#define PIPE_CONF_IMG_CONF_CAM0_INALIGN1_SHIFT   (20U)
/*! INALIGN1
 *  0b0..LSB aligned - lower order bits hold pixel value
 *  0b1..MSB aligned - higher order bits hold pixel values
 */
#define PIPE_CONF_IMG_CONF_CAM0_INALIGN1(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_INALIGN1_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_INALIGN1_MASK)

#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN1_MASK    (0x200000U)
#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN1_SHIFT   (21U)
/*! LPALIGN1
 *  0b0..LSB aligned - load the active pixel value towards the LSBs
 *  0b1..MSB aligned - load the active pixel value towards the MSBs
 */
#define PIPE_CONF_IMG_CONF_CAM0_LPALIGN1(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_CONF_CAM0_LPALIGN1_SHIFT)) & PIPE_CONF_IMG_CONF_CAM0_LPALIGN1_MASK)
/*! @} */

/*! @name IMG_SIZE_CAM0 - NEO Camera 0 Image Size Register */
/*! @{ */

#define PIPE_CONF_IMG_SIZE_CAM0_WIDTH_MASK       (0xFFFFU)
#define PIPE_CONF_IMG_SIZE_CAM0_WIDTH_SHIFT      (0U)
#define PIPE_CONF_IMG_SIZE_CAM0_WIDTH(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_SIZE_CAM0_WIDTH_SHIFT)) & PIPE_CONF_IMG_SIZE_CAM0_WIDTH_MASK)

#define PIPE_CONF_IMG_SIZE_CAM0_HEIGHT_MASK      (0xFFFF0000U)
#define PIPE_CONF_IMG_SIZE_CAM0_HEIGHT_SHIFT     (16U)
#define PIPE_CONF_IMG_SIZE_CAM0_HEIGHT(x)        (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG_SIZE_CAM0_HEIGHT_SHIFT)) & PIPE_CONF_IMG_SIZE_CAM0_HEIGHT_MASK)
/*! @} */

/*! @name IMG0_IN_ADDR_CAM0 - NEO Camera 0 Input Image 0 Base Address Register */
/*! @{ */

#define PIPE_CONF_IMG0_IN_ADDR_CAM0_ADDR_MASK    (0xFFFFFFFFU)
#define PIPE_CONF_IMG0_IN_ADDR_CAM0_ADDR_SHIFT   (0U)
#define PIPE_CONF_IMG0_IN_ADDR_CAM0_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG0_IN_ADDR_CAM0_ADDR_SHIFT)) & PIPE_CONF_IMG0_IN_ADDR_CAM0_ADDR_MASK)
/*! @} */

/*! @name IMG1_IN_ADDR_CAM0 - NEO Camera 0 Input Image 1 Base Address */
/*! @{ */

#define PIPE_CONF_IMG1_IN_ADDR_CAM0_ADDR_MASK    (0xFFFFFFFFU)
#define PIPE_CONF_IMG1_IN_ADDR_CAM0_ADDR_SHIFT   (0U)
#define PIPE_CONF_IMG1_IN_ADDR_CAM0_ADDR(x)      (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG1_IN_ADDR_CAM0_ADDR_SHIFT)) & PIPE_CONF_IMG1_IN_ADDR_CAM0_ADDR_MASK)
/*! @} */

/*! @name OUTCH0_ADDR_CAM0 - NEO Camera 0 Output Channel 0 Base Address Register */
/*! @{ */

#define PIPE_CONF_OUTCH0_ADDR_CAM0_ADDR_MASK     (0xFFFFFFFFU)
#define PIPE_CONF_OUTCH0_ADDR_CAM0_ADDR_SHIFT    (0U)
#define PIPE_CONF_OUTCH0_ADDR_CAM0_ADDR(x)       (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTCH0_ADDR_CAM0_ADDR_SHIFT)) & PIPE_CONF_OUTCH0_ADDR_CAM0_ADDR_MASK)
/*! @} */

/*! @name OUTCH1_ADDR_CAM0 - NEO Camera 0 Output Channel 1 Base Address Register */
/*! @{ */

#define PIPE_CONF_OUTCH1_ADDR_CAM0_ADDR_MASK     (0xFFFFFFFFU)
#define PIPE_CONF_OUTCH1_ADDR_CAM0_ADDR_SHIFT    (0U)
#define PIPE_CONF_OUTCH1_ADDR_CAM0_ADDR(x)       (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTCH1_ADDR_CAM0_ADDR_SHIFT)) & PIPE_CONF_OUTCH1_ADDR_CAM0_ADDR_MASK)
/*! @} */

/*! @name OUTIR_ADDR_CAM0 - NEO Camera 0 Output IR Component Base Address Register */
/*! @{ */

#define PIPE_CONF_OUTIR_ADDR_CAM0_ADDR_MASK      (0xFFFFFFFFU)
#define PIPE_CONF_OUTIR_ADDR_CAM0_ADDR_SHIFT     (0U)
#define PIPE_CONF_OUTIR_ADDR_CAM0_ADDR(x)        (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTIR_ADDR_CAM0_ADDR_SHIFT)) & PIPE_CONF_OUTIR_ADDR_CAM0_ADDR_MASK)
/*! @} */

/*! @name IMG0_IN_LS_CAM0 - NEO Camera 0 Input Image 0 Line Stride Register */
/*! @{ */

#define PIPE_CONF_IMG0_IN_LS_CAM0_LS_MASK        (0xFFFFFFF0U)
#define PIPE_CONF_IMG0_IN_LS_CAM0_LS_SHIFT       (4U)
#define PIPE_CONF_IMG0_IN_LS_CAM0_LS(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG0_IN_LS_CAM0_LS_SHIFT)) & PIPE_CONF_IMG0_IN_LS_CAM0_LS_MASK)
/*! @} */

/*! @name IMG1_IN_LS_CAM0 - NEO Camera 0 Input Image 1 Line Stride Register */
/*! @{ */

#define PIPE_CONF_IMG1_IN_LS_CAM0_LS_MASK        (0xFFFFFFF0U)
#define PIPE_CONF_IMG1_IN_LS_CAM0_LS_SHIFT       (4U)
#define PIPE_CONF_IMG1_IN_LS_CAM0_LS(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_IMG1_IN_LS_CAM0_LS_SHIFT)) & PIPE_CONF_IMG1_IN_LS_CAM0_LS_MASK)
/*! @} */

/*! @name OUTCH0_LS_CAM0 - NEO Camera 0 Output Y Component Line Stride Register */
/*! @{ */

#define PIPE_CONF_OUTCH0_LS_CAM0_LS_MASK         (0xFFFFFFF0U)
#define PIPE_CONF_OUTCH0_LS_CAM0_LS_SHIFT        (4U)
#define PIPE_CONF_OUTCH0_LS_CAM0_LS(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTCH0_LS_CAM0_LS_SHIFT)) & PIPE_CONF_OUTCH0_LS_CAM0_LS_MASK)
/*! @} */

/*! @name OUTCH1_LS_CAM0 - NEO Camera 0 Output Channel 1 Component Line Stride Register */
/*! @{ */

#define PIPE_CONF_OUTCH1_LS_CAM0_LS_MASK         (0xFFFFFFF0U)
#define PIPE_CONF_OUTCH1_LS_CAM0_LS_SHIFT        (4U)
#define PIPE_CONF_OUTCH1_LS_CAM0_LS(x)           (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTCH1_LS_CAM0_LS_SHIFT)) & PIPE_CONF_OUTCH1_LS_CAM0_LS_MASK)
/*! @} */

/*! @name OUTIR_LS_CAM0 - NEO Camera 0 Output IR Component Line Stride Register */
/*! @{ */

#define PIPE_CONF_OUTIR_LS_CAM0_LS_MASK          (0xFFFFFFF0U)
#define PIPE_CONF_OUTIR_LS_CAM0_LS_SHIFT         (4U)
#define PIPE_CONF_OUTIR_LS_CAM0_LS(x)            (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_OUTIR_LS_CAM0_LS_SHIFT)) & PIPE_CONF_OUTIR_LS_CAM0_LS_MASK)
/*! @} */

/*! @name SKIP_CTRL0 - NEO Camera 0 Pixel Skip Control Register */
/*! @{ */

#define PIPE_CONF_SKIP_CTRL0_PRESKIP_MASK        (0xFFFFU)
#define PIPE_CONF_SKIP_CTRL0_PRESKIP_SHIFT       (0U)
#define PIPE_CONF_SKIP_CTRL0_PRESKIP(x)          (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_SKIP_CTRL0_PRESKIP_SHIFT)) & PIPE_CONF_SKIP_CTRL0_PRESKIP_MASK)

#define PIPE_CONF_SKIP_CTRL0_POSTSKIP_MASK       (0xFFFF0000U)
#define PIPE_CONF_SKIP_CTRL0_POSTSKIP_SHIFT      (16U)
#define PIPE_CONF_SKIP_CTRL0_POSTSKIP(x)         (((uint32_t)(((uint32_t)(x)) << PIPE_CONF_SKIP_CTRL0_POSTSKIP_SHIFT)) & PIPE_CONF_SKIP_CTRL0_POSTSKIP_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group PIPE_CONF_Register_Masks */


/*!
 * @}
 */ /* end of group PIPE_CONF_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_PIPE_CONF_H_ */

