Flow report for musicplayer_1
Tue Jul 24 15:52:45 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Flow Summary                                                                          ;
+------------------------------------+--------------------------------------------------+
; Flow Status                        ; Successful - Tue Jul 24 15:52:45 2018            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; musicplayer_1                                    ;
; Top-level Entity Name              ; sd_audio                                         ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 2,364 / 33,216 ( 7 % )                           ;
;     Total combinational functions  ; 1,536 / 33,216 ( 5 % )                           ;
;     Dedicated logic registers      ; 1,846 / 33,216 ( 6 % )                           ;
; Total registers                    ; 1846                                             ;
; Total pins                         ; 13 / 475 ( 3 % )                                 ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 417,792 / 483,840 ( 86 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/24/2018 15:52:16 ;
; Main task         ; Compilation         ;
; Revision Name     ; musicplayer_1       ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; Assignment Name                      ; Value                                                                                                                                                                                                                                                           ; Default Value ; Entity Name ; Section Id         ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+
; COMPILER_SIGNATURE_ID                ; 116578665329519.153241873500304                                                                                                                                                                                                                                 ; --            ; --          ; --                 ;
; EDA_DESIGN_INSTANCE_NAME             ; i1                                                                                                                                                                                                                                                              ; --            ; --          ; reg_config_vlg_tst ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; reg_config_vlg_tst                                                                                                                                                                                                                                              ; --            ; --          ; eda_simulation     ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                                                                                                                                                                                                                                                     ; --            ; --          ; eda_simulation     ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)                                                                                                                                                                                                                                       ; <None>        ; --          ; --                 ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                                                                                                                                 ; --            ; --          ; eda_simulation     ;
; EDA_TEST_BENCH_FILE                  ; simulation/modelsim/reg_config.vt                                                                                                                                                                                                                               ; --            ; --          ; reg_config_vlg_tst ;
; EDA_TEST_BENCH_MODULE_NAME           ; reg_config_vlg_tst                                                                                                                                                                                                                                              ; --            ; --          ; reg_config_vlg_tst ;
; EDA_TEST_BENCH_NAME                  ; reg_config_vlg_tst                                                                                                                                                                                                                                              ; --            ; --          ; eda_simulation     ;
; EDA_TIME_SCALE                       ; 1 ns                                                                                                                                                                                                                                                            ; --            ; --          ; eda_simulation     ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                                                                                                                              ; --            ; --          ; --                 ;
; IP_TOOL_NAME                         ; ALTPLL                                                                                                                                                                                                                                                          ; --            ; --          ; --                 ;
; IP_TOOL_VERSION                      ; 13.0                                                                                                                                                                                                                                                            ; --            ; --          ; --                 ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                                                                                                                              ; --            ; --          ; --                 ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                                                                                                                               ; --            ; --          ; --                 ;
; MISC_FILE                            ; pll_bb.v                                                                                                                                                                                                                                                        ; --            ; --          ; --                 ;
; MISC_FILE                            ; pll.ppf                                                                                                                                                                                                                                                         ; --            ; --          ; --                 ;
; PARTITION_COLOR                      ; 16764057                                                                                                                                                                                                                                                        ; --            ; sd_audio    ; Top                ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; PLACEMENT_AND_ROUTING                                                                                                                                                                                                                                           ; --            ; sd_audio    ; Top                ;
; PARTITION_NETLIST_TYPE               ; SOURCE                                                                                                                                                                                                                                                          ; --            ; sd_audio    ; Top                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                                                                                                                                    ; --            ; --          ; --                 ;
; SLD_FILE                             ; C:/Users/asic/Desktop/SD_WM8731_Wav_Decode/SD_WM8731_Wav_Decod/output_files/stp1_auto_stripped.stp                                                                                                                                                              ; --            ; --          ; --                 ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                         ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                  ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                                                                                                                               ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                          ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                            ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                    ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=4096                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                                                                                                           ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=70                                                                                                                                                                                                                                                ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=70                                                                                                                                                                                                                                             ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=236                                                                                                                                                                                                                                   ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_LOWORD=6358                                                                                                                                                                                                                                        ; --            ; --          ; auto_signaltap_0   ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_CRC_HIWORD=32122                                                                                                                                                                                                                                       ; --            ; --          ; auto_signaltap_0   ;
; TOP_LEVEL_ENTITY                     ; sd_audio                                                                                                                                                                                                                                                        ; musicplayer_1 ; --          ; --                 ;
; USE_SIGNALTAP_FILE                   ; output_files/stp1.stp                                                                                                                                                                                                                                           ; --            ; --          ; --                 ;
+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:12     ; 1.0                     ; 551 MB              ; 00:00:12                           ;
; Fitter                    ; 00:00:08     ; 2.3                     ; 1078 MB             ; 00:00:12                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 433 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:02     ; 1.0                     ; 465 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 426 MB              ; 00:00:02                           ;
; Total                     ; 00:00:25     ; --                      ; --                  ; 00:00:29                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; asic-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; asic-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; asic-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; asic-PC          ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; asic-PC          ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off musicplayer_1 -c musicplayer_1
quartus_fit --read_settings_files=off --write_settings_files=off musicplayer_1 -c musicplayer_1
quartus_asm --read_settings_files=off --write_settings_files=off musicplayer_1 -c musicplayer_1
quartus_sta musicplayer_1 -c musicplayer_1
quartus_eda --read_settings_files=off --write_settings_files=off musicplayer_1 -c musicplayer_1



