// Seed: 3781316906
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  parameter id_6 = -1'd0 ? 1 : 1;
  parameter id_7 = 1 < -1;
  logic id_8;
  ;
  assign module_1.id_3 = 0;
  logic id_9[1 : 1] = id_8;
endmodule
module module_1 (
    input supply1 id_0
    , id_7,
    output supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output tri0 id_4
    , id_8,
    input wand id_5
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
