<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>cnn</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
			<triggers>clean,full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
			<triggers>full,incremental,</triggers>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>com.autoesl.autopilot.ui.AutopilotNature</nature>
		<nature>org.eclipse.cdt.core.cnature</nature>
		<nature>org.eclipse.cdt.core.ccnature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>source</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/.apc/.src</location>
		</link>
		<link>
			<name>testbench</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/.apc/.tb</location>
		</link>
		<link>
			<name>solution1/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution1/.tcls</location>
		</link>
		<link>
			<name>solution2/constraints</name>
			<type>2</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution2/.tcls</location>
		</link>
		<link>
			<name>source/cnn.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn.cpp</location>
		</link>
		<link>
			<name>source/cnn.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn.h</location>
		</link>
		<link>
			<name>source/conv_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_1.cpp</location>
		</link>
		<link>
			<name>source/conv_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_1.h</location>
		</link>
		<link>
			<name>source/conv_1_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_1_weights.h</location>
		</link>
		<link>
			<name>source/conv_2.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_2.cpp</location>
		</link>
		<link>
			<name>source/conv_2.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_2.h</location>
		</link>
		<link>
			<name>source/conv_2_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/conv_2_weights.h</location>
		</link>
		<link>
			<name>source/dense.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/dense.cpp</location>
		</link>
		<link>
			<name>source/dense.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/dense.h</location>
		</link>
		<link>
			<name>source/dense_weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/dense_weights.h</location>
		</link>
		<link>
			<name>source/flat.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/flat.cpp</location>
		</link>
		<link>
			<name>source/flat.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/flat.h</location>
		</link>
		<link>
			<name>source/inputs.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/inputs.dat</location>
		</link>
		<link>
			<name>source/labels.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/labels.dat</location>
		</link>
		<link>
			<name>source/max_pool_1.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/max_pool_1.cpp</location>
		</link>
		<link>
			<name>source/max_pool_1.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/max_pool_1.h</location>
		</link>
		<link>
			<name>source/max_pool_2.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/max_pool_2.cpp</location>
		</link>
		<link>
			<name>source/max_pool_2.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/max_pool_2.h</location>
		</link>
		<link>
			<name>source/padding.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/padding.cpp</location>
		</link>
		<link>
			<name>source/padding.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/padding.h</location>
		</link>
		<link>
			<name>source/parameters.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/parameters.h</location>
		</link>
		<link>
			<name>source/weights.h</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/weights.h</location>
		</link>
		<link>
			<name>testbench/main.cpp</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/main.cpp</location>
		</link>
		<link>
			<name>testbench/out.gold.dat</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/out.gold.dat</location>
		</link>
		<link>
			<name>solution1/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution1/solution1.directive</location>
		</link>
		<link>
			<name>solution1/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution1/directives.tcl</location>
		</link>
		<link>
			<name>solution1/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution1/script.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/.xml.directive</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution2/solution2.directive</location>
		</link>
		<link>
			<name>solution2/constraints/directives.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution2/directives.tcl</location>
		</link>
		<link>
			<name>solution2/constraints/script.tcl</name>
			<type>1</type>
			<location>C:/Users/chenq/MAG/code/CNN-FPGA/vivadoHLS/cnn1/cnn/solution2/script.tcl</location>
		</link>
	</linkedResources>
</projectDescription>
