[2021-09-09 09:07:16,382]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 09:07:16,382]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:07:16,937]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; ".

Peak memory: 14352384 bytes

[2021-09-09 09:07:16,937]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:07:17,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34758656 bytes

[2021-09-09 09:07:17,077]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 09:07:17,078]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:07:17,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :131
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :131
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():132
		max delay       :4
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 7933952 bytes

[2021-09-09 09:07:17,127]mapper_test.py:220:[INFO]: area: 132 level: 4
[2021-09-09 10:55:22,263]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 10:55:22,263]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:55:22,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; ".

Peak memory: 14299136 bytes

[2021-09-09 10:55:22,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:55:22,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34652160 bytes

[2021-09-09 10:55:22,893]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 10:55:22,893]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:55:24,754]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :131
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :149
score:100
	Report mapping result:
		klut_size()     :185
		klut.num_gates():149
		max delay       :3
		max area        :149
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :122
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16109568 bytes

[2021-09-09 10:55:24,755]mapper_test.py:220:[INFO]: area: 149 level: 3
[2021-09-09 12:24:29,359]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 12:24:29,359]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:24:29,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; ".

Peak memory: 14573568 bytes

[2021-09-09 12:24:29,889]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:24:30,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34766848 bytes

[2021-09-09 12:24:30,021]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 12:24:30,021]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:24:31,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :131
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :151
score:100
	Report mapping result:
		klut_size()     :168
		klut.num_gates():132
		max delay       :4
		max area        :131
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :112
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16322560 bytes

[2021-09-09 12:24:31,993]mapper_test.py:220:[INFO]: area: 132 level: 4
[2021-09-09 14:52:24,201]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 14:52:24,201]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:52:24,201]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:52:24,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34947072 bytes

[2021-09-09 14:52:24,333]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 14:52:24,333]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:52:26,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16236544 bytes

[2021-09-09 14:52:26,270]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-09 15:21:26,598]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 15:21:26,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:21:26,599]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:21:26,733]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34664448 bytes

[2021-09-09 15:21:26,735]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 15:21:26,735]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:21:28,767]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16146432 bytes

[2021-09-09 15:21:28,768]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-09 15:59:25,675]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 15:59:25,675]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:59:25,675]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:59:25,849]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 15:59:25,851]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 15:59:25,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:59:27,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16224256 bytes

[2021-09-09 15:59:27,826]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-09 16:34:02,697]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 16:34:02,697]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:34:02,698]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:34:02,872]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 35127296 bytes

[2021-09-09 16:34:02,874]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 16:34:02,874]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:34:04,928]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16236544 bytes

[2021-09-09 16:34:04,929]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-09 17:10:46,117]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-09 17:10:46,118]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:10:46,118]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:10:46,295]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34373632 bytes

[2021-09-09 17:10:46,298]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-09 17:10:46,298]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:10:48,404]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16244736 bytes

[2021-09-09 17:10:48,404]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-13 23:18:56,146]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-13 23:18:56,147]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:18:56,147]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:18:56,274]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34430976 bytes

[2021-09-13 23:18:56,277]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-13 23:18:56,277]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:18:58,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :178
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :178
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 14278656 bytes

[2021-09-13 23:18:58,088]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-13 23:40:01,328]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-13 23:40:01,328]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:01,329]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:01,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34508800 bytes

[2021-09-13 23:40:01,498]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-13 23:40:01,498]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:01,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 7852032 bytes

[2021-09-13 23:40:01,547]mapper_test.py:220:[INFO]: area: 156 level: 4
[2021-09-14 08:47:16,289]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-14 08:47:16,289]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:47:16,289]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:47:16,465]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34529280 bytes

[2021-09-14 08:47:16,467]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-14 08:47:16,468]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:47:18,272]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16457728 bytes

[2021-09-14 08:47:18,273]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-14 09:18:57,353]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-14 09:18:57,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:57,354]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:57,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34451456 bytes

[2021-09-14 09:18:57,532]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-14 09:18:57,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:57,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 8335360 bytes

[2021-09-14 09:18:57,580]mapper_test.py:220:[INFO]: area: 156 level: 4
[2021-09-15 15:23:11,203]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-15 15:23:11,204]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:23:11,204]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:23:11,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34271232 bytes

[2021-09-15 15:23:11,327]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-15 15:23:11,327]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:23:13,014]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 16023552 bytes

[2021-09-15 15:23:13,015]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-15 15:52:36,187]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-15 15:52:36,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:36,188]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:36,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34410496 bytes

[2021-09-15 15:52:36,305]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-15 15:52:36,306]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:36,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 7704576 bytes

[2021-09-15 15:52:36,362]mapper_test.py:220:[INFO]: area: 156 level: 4
[2021-09-18 13:53:50,968]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-18 13:53:50,968]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:53:50,969]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:53:51,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34426880 bytes

[2021-09-18 13:53:51,089]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-18 13:53:51,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:53:52,737]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12853248 bytes

[2021-09-18 13:53:52,738]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-18 16:18:49,390]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-18 16:18:49,390]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:18:49,390]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:18:49,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34414592 bytes

[2021-09-18 16:18:49,559]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-18 16:18:49,559]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:18:51,217]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12533760 bytes

[2021-09-18 16:18:51,218]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-22 08:53:10,248]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-22 08:53:10,249]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:53:10,249]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:53:10,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34439168 bytes

[2021-09-22 08:53:10,366]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-22 08:53:10,366]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:53:11,204]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11948032 bytes

[2021-09-22 08:53:11,205]mapper_test.py:220:[INFO]: area: 156 level: 4
[2021-09-22 11:17:39,693]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-22 11:17:39,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:17:39,694]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:17:39,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34271232 bytes

[2021-09-22 11:17:39,809]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-22 11:17:39,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:17:41,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12361728 bytes

[2021-09-22 11:17:41,455]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-23 16:35:34,113]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-23 16:35:34,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:35:34,113]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:35:34,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34668544 bytes

[2021-09-23 16:35:34,287]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-23 16:35:34,287]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:35:36,055]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12435456 bytes

[2021-09-23 16:35:36,056]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-23 16:59:37,650]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-23 16:59:37,651]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:59:37,651]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:59:37,768]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34349056 bytes

[2021-09-23 16:59:37,770]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-23 16:59:37,770]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:59:39,480]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-09-23 16:59:39,481]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-23 17:40:45,785]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-23 17:40:45,785]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:40:45,785]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:40:45,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34160640 bytes

[2021-09-23 17:40:45,910]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-23 17:40:45,910]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:40:47,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12664832 bytes

[2021-09-23 17:40:47,849]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-23 18:00:17,122]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-23 18:00:17,122]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:00:17,122]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:00:17,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34443264 bytes

[2021-09-23 18:00:17,289]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-23 18:00:17,289]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:00:18,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12505088 bytes

[2021-09-23 18:00:18,954]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-27 16:27:43,455]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-27 16:27:43,456]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:27:43,456]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:27:43,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34787328 bytes

[2021-09-27 16:27:43,627]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-27 16:27:43,628]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:27:45,354]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12787712 bytes

[2021-09-27 16:27:45,355]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-27 17:34:34,508]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-27 17:34:34,509]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:34:34,509]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:34:34,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34549760 bytes

[2021-09-27 17:34:34,625]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-27 17:34:34,625]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:34:36,315]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
balancing!
	current map manager:
		current min nodes:343
		current min depth:7
rewriting!
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12918784 bytes

[2021-09-27 17:34:36,316]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-28 02:00:45,782]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-28 02:00:45,782]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:00:45,782]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:00:45,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34476032 bytes

[2021-09-28 02:00:45,900]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-28 02:00:45,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:00:47,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12742656 bytes

[2021-09-28 02:00:47,623]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-28 16:40:45,069]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-28 16:40:45,070]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:40:45,070]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:40:45,193]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34525184 bytes

[2021-09-28 16:40:45,195]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-28 16:40:45,196]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:40:46,922]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12394496 bytes

[2021-09-28 16:40:46,923]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-09-28 17:19:40,600]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-09-28 17:19:40,601]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:19:40,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:19:40,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34209792 bytes

[2021-09-28 17:19:40,772]mapper_test.py:156:[INFO]: area: 110 level: 4
[2021-09-28 17:19:40,773]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:19:42,420]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12800000 bytes

[2021-09-28 17:19:42,421]mapper_test.py:220:[INFO]: area: 168 level: 3
[2021-10-09 10:37:25,907]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-09 10:37:25,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:25,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:26,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34357248 bytes

[2021-10-09 10:37:26,064]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-09 10:37:26,064]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:26,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 8073216 bytes

[2021-10-09 10:37:26,200]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-09 11:20:06,642]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-09 11:20:06,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:20:06,643]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:20:06,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34607104 bytes

[2021-10-09 11:20:06,765]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-09 11:20:06,765]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:20:06,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 8089600 bytes

[2021-10-09 11:20:06,856]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-09 16:28:41,871]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-09 16:28:41,873]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:41,873]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:42,000]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34340864 bytes

[2021-10-09 16:28:42,002]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-09 16:28:42,002]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:42,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11481088 bytes

[2021-10-09 16:28:42,862]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-09 16:45:52,925]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-09 16:45:52,926]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:52,926]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:53,048]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34398208 bytes

[2021-10-09 16:45:53,050]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-09 16:45:53,051]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:53,907]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11563008 bytes

[2021-10-09 16:45:53,907]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-12 10:50:30,250]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-12 10:50:30,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:50:30,251]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:50:30,415]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34553856 bytes

[2021-10-12 10:50:30,417]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-12 10:50:30,418]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:50:32,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-10-12 10:50:32,199]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-12 11:14:00,314]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-12 11:14:00,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:14:00,315]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:14:00,435]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 11:14:00,437]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-12 11:14:00,438]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:14:00,524]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 7831552 bytes

[2021-10-12 11:14:00,525]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-12 13:25:56,588]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-12 13:25:56,588]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:56,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:56,716]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34267136 bytes

[2021-10-12 13:25:56,718]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-12 13:25:56,718]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:58,551]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 12234752 bytes

[2021-10-12 13:25:58,551]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-12 14:56:31,722]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-12 14:56:31,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:56:31,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:56:31,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34295808 bytes

[2021-10-12 14:56:31,845]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-12 14:56:31,845]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:56:33,624]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11816960 bytes

[2021-10-12 14:56:33,624]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-12 18:41:06,716]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-12 18:41:06,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:41:06,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:41:06,886]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34406400 bytes

[2021-10-12 18:41:06,888]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-12 18:41:06,889]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:41:08,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11735040 bytes

[2021-10-12 18:41:08,679]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-18 11:34:34,601]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-18 11:34:34,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:34:34,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:34:34,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34447360 bytes

[2021-10-18 11:34:34,724]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-18 11:34:34,724]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:34:36,470]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-10-18 11:34:36,471]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-18 12:02:36,286]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-18 12:02:36,286]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:36,287]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:36,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34398208 bytes

[2021-10-18 12:02:36,410]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-18 12:02:36,410]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:36,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6422528 bytes

[2021-10-18 12:02:36,448]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-19 14:10:33,711]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-19 14:10:33,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:33,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:33,831]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34250752 bytes

[2021-10-19 14:10:33,833]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-19 14:10:33,833]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:33,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6656000 bytes

[2021-10-19 14:10:33,863]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-22 13:28:43,116]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-22 13:28:43,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:43,117]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:43,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 13:28:43,244]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-22 13:28:43,244]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:43,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 9428992 bytes

[2021-10-22 13:28:43,336]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-22 13:49:35,986]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-22 13:49:35,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:35,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:36,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34619392 bytes

[2021-10-22 13:49:36,106]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-22 13:49:36,107]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:36,198]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 9359360 bytes

[2021-10-22 13:49:36,199]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-22 14:00:55,078]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-22 14:00:55,079]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:55,079]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:55,198]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34336768 bytes

[2021-10-22 14:00:55,200]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-22 14:00:55,200]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:55,231]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6500352 bytes

[2021-10-22 14:00:55,231]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-22 14:04:15,562]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-22 14:04:15,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:15,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:15,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34631680 bytes

[2021-10-22 14:04:15,688]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-22 14:04:15,688]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:15,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6561792 bytes

[2021-10-22 14:04:15,725]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-23 13:24:46,467]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-23 13:24:46,467]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:24:46,467]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:24:46,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-10-23 13:24:46,590]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-23 13:24:46,590]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:24:48,368]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :169
score:100
	Report mapping result:
		klut_size()     :206
		klut.num_gates():170
		max delay       :4
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :51
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :88
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11771904 bytes

[2021-10-23 13:24:48,369]mapper_test.py:224:[INFO]: area: 170 level: 4
[2021-10-24 17:35:59,735]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-24 17:35:59,735]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:59,735]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:59,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34271232 bytes

[2021-10-24 17:35:59,909]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-24 17:35:59,909]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:36:01,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :169
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11784192 bytes

[2021-10-24 17:36:01,655]mapper_test.py:224:[INFO]: area: 156 level: 4
[2021-10-24 17:56:25,005]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-24 17:56:25,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:56:25,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:56:25,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34410496 bytes

[2021-10-24 17:56:25,126]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-24 17:56:25,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:56:26,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
	current map manager:
		current min nodes:343
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :155
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :168
score:100
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-10-24 17:56:26,837]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-26 10:24:08,765]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-26 10:24:08,765]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:08,766]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:08,890]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34189312 bytes

[2021-10-26 10:24:08,892]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-26 10:24:08,892]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:08,934]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	current map manager:
		current min nodes:343
		current min depth:9
	Report mapping result:
		klut_size()     :181
		klut.num_gates():145
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6467584 bytes

[2021-10-26 10:24:08,934]mapper_test.py:224:[INFO]: area: 145 level: 4
[2021-10-26 10:53:42,771]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-26 10:53:42,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:53:42,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:53:42,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34148352 bytes

[2021-10-26 10:53:42,943]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-26 10:53:42,944]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:53:44,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :199
		klut.num_gates():163
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :52
		LUT fanins:4	 numbers :88
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11522048 bytes

[2021-10-26 10:53:44,720]mapper_test.py:224:[INFO]: area: 163 level: 3
[2021-10-26 11:15:26,550]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-26 11:15:26,550]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:15:26,550]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:15:26,669]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34422784 bytes

[2021-10-26 11:15:26,671]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-26 11:15:26,672]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:15:28,427]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :179
		klut.num_gates():143
		max delay       :4
		max area        :169
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :25
		LUT fanins:3	 numbers :36
		LUT fanins:4	 numbers :81
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11575296 bytes

[2021-10-26 11:15:28,428]mapper_test.py:224:[INFO]: area: 143 level: 4
[2021-10-26 12:13:31,894]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-26 12:13:31,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:13:31,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:13:32,012]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34471936 bytes

[2021-10-26 12:13:32,014]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-26 12:13:32,014]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:13:33,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-26 12:13:33,799]mapper_test.py:224:[INFO]: area: 168 level: 3
[2021-10-26 14:11:47,676]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-26 14:11:47,677]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:47,677]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:47,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34664448 bytes

[2021-10-26 14:11:47,805]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-26 14:11:47,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:47,842]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :181
		klut.num_gates():145
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :20
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6283264 bytes

[2021-10-26 14:11:47,842]mapper_test.py:224:[INFO]: area: 145 level: 4
[2021-10-29 16:08:50,022]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-10-29 16:08:50,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:50,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:50,209]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34246656 bytes

[2021-10-29 16:08:50,211]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-10-29 16:08:50,211]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:50,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :229
		klut.num_gates():193
		max delay       :4
		max area        :192
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :98
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
Peak memory: 6332416 bytes

[2021-10-29 16:08:50,262]mapper_test.py:224:[INFO]: area: 193 level: 4
[2021-11-03 09:49:50,374]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-03 09:49:50,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:50,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:50,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34553856 bytes

[2021-11-03 09:49:50,498]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-03 09:49:50,498]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:50,542]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :229
		klut.num_gates():193
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :46
		LUT fanins:3	 numbers :48
		LUT fanins:4	 numbers :98
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6864896 bytes

[2021-11-03 09:49:50,542]mapper_test.py:226:[INFO]: area: 193 level: 4
[2021-11-03 10:01:50,032]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-03 10:01:50,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:50,032]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:50,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34324480 bytes

[2021-11-03 10:01:50,164]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-03 10:01:50,165]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:50,211]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :228
		klut.num_gates():192
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :102
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6774784 bytes

[2021-11-03 10:01:50,212]mapper_test.py:226:[INFO]: area: 192 level: 4
[2021-11-03 13:41:50,561]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-03 13:41:50,562]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:50,562]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:50,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34332672 bytes

[2021-11-03 13:41:50,729]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-03 13:41:50,730]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:50,782]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :228
		klut.num_gates():192
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :102
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6696960 bytes

[2021-11-03 13:41:50,783]mapper_test.py:226:[INFO]: area: 192 level: 4
[2021-11-03 13:48:05,948]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-03 13:48:05,949]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:48:05,949]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:48:06,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34312192 bytes

[2021-11-03 13:48:06,118]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-03 13:48:06,118]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:48:06,173]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :228
		klut.num_gates():192
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :102
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6942720 bytes

[2021-11-03 13:48:06,174]mapper_test.py:226:[INFO]: area: 192 level: 4
[2021-11-04 15:54:56,660]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-04 15:54:56,661]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:56,661]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:56,817]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34631680 bytes

[2021-11-04 15:54:56,820]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-04 15:54:56,820]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:56,874]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :79
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6627328 bytes

[2021-11-04 15:54:56,875]mapper_test.py:226:[INFO]: area: 136 level: 4
[2021-11-04 17:06:53,641]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-04 17:06:53,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:53,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:53,775]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34476032 bytes

[2021-11-04 17:06:53,777]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-04 17:06:53,777]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:53,831]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005376 secs
Mapping time: 0.005561 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :79
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig_output.v
	Peak memory: 6811648 bytes

[2021-11-04 17:06:53,832]mapper_test.py:230:[INFO]: area: 136 level: 4
[2021-11-16 12:26:50,481]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-16 12:26:50,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:50,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:50,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34332672 bytes

[2021-11-16 12:26:50,606]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-16 12:26:50,606]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:50,639]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005285 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6164480 bytes

[2021-11-16 12:26:50,640]mapper_test.py:228:[INFO]: area: 136 level: 4
[2021-11-16 14:15:45,322]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-16 14:15:45,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:45,323]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:45,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34250752 bytes

[2021-11-16 14:15:45,449]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-16 14:15:45,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:45,480]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005257 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6320128 bytes

[2021-11-16 14:15:45,481]mapper_test.py:228:[INFO]: area: 136 level: 4
[2021-11-16 14:22:05,185]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-16 14:22:05,185]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:05,185]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:05,314]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-11-16 14:22:05,316]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-16 14:22:05,316]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:05,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005258 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :44
		LUT fanins:4	 numbers :79
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6500352 bytes

[2021-11-16 14:22:05,348]mapper_test.py:228:[INFO]: area: 136 level: 4
[2021-11-17 16:34:43,295]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-17 16:34:43,296]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:43,296]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:43,472]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34238464 bytes

[2021-11-17 16:34:43,475]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-17 16:34:43,475]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:43,512]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005411 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6275072 bytes

[2021-11-17 16:34:43,513]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-18 10:17:08,529]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-18 10:17:08,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:08,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:08,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34435072 bytes

[2021-11-18 10:17:08,655]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-18 10:17:08,655]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:08,700]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.010582 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :156
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6840320 bytes

[2021-11-18 10:17:08,701]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-23 16:09:59,335]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-23 16:09:59,335]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:59,335]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:59,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34316288 bytes

[2021-11-23 16:09:59,466]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-23 16:09:59,466]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:59,522]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.015929 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6803456 bytes

[2021-11-23 16:09:59,522]mapper_test.py:228:[INFO]: area: 136 level: 4
[2021-11-23 16:40:57,103]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-23 16:40:57,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:57,103]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:57,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34213888 bytes

[2021-11-23 16:40:57,229]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-23 16:40:57,230]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:57,273]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.010651 secs
	Report mapping result:
		klut_size()     :172
		klut.num_gates():136
		max delay       :4
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :24
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6373376 bytes

[2021-11-23 16:40:57,273]mapper_test.py:228:[INFO]: area: 136 level: 4
[2021-11-24 11:37:46,386]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 11:37:46,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:46,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:46,514]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34377728 bytes

[2021-11-24 11:37:46,516]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 11:37:46,516]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:46,549]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.000312 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6418432 bytes

[2021-11-24 11:37:46,550]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-24 12:01:01,170]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 12:01:01,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:01,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:01,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34402304 bytes

[2021-11-24 12:01:01,288]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 12:01:01,288]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:01,314]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.000303 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6606848 bytes

[2021-11-24 12:01:01,314]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-24 12:04:28,304]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 12:04:28,304]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:28,304]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:28,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34353152 bytes

[2021-11-24 12:04:28,476]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 12:04:28,476]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:28,514]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005183 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6443008 bytes

[2021-11-24 12:04:28,514]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-24 12:10:20,273]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 12:10:20,274]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:20,274]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:20,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34725888 bytes

[2021-11-24 12:10:20,396]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 12:10:20,396]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:20,423]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00154 secs
	Report mapping result:
		klut_size()     :146
		klut.num_gates():110
		max delay       :5
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :94
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6467584 bytes

[2021-11-24 12:10:20,424]mapper_test.py:228:[INFO]: area: 110 level: 5
[2021-11-24 12:56:26,934]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 12:56:26,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:26,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:27,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34467840 bytes

[2021-11-24 12:56:27,054]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 12:56:27,054]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:27,086]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005193 secs
	Report mapping result:
		klut_size()     :192
		klut.num_gates():156
		max delay       :4
		max area        :155
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :80
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 6438912 bytes

[2021-11-24 12:56:27,086]mapper_test.py:228:[INFO]: area: 156 level: 4
[2021-11-24 13:01:11,807]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 13:01:11,807]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:01:11,807]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:01:11,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34492416 bytes

[2021-11-24 13:01:11,928]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 13:01:11,929]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:01:13,675]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.005235 secs
Mapping time: 0.006217 secs
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 11448320 bytes

[2021-11-24 13:01:13,676]mapper_test.py:228:[INFO]: area: 168 level: 3
[2021-11-24 13:24:49,488]mapper_test.py:79:[INFO]: run case "b03_comb"
[2021-11-24 13:24:49,488]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:24:49,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:24:49,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     308.  Ch =     0.  Total mem =    0.05 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =     155.0.  Edge =      511.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     116.0.  Edge =      424.  Cut =     1226.  T =     0.00 sec
P:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1226.  T =     0.00 sec
F:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      405.  Cut =     1053.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
A:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
E:  Del =    4.00.  Ar =     109.0.  Edge =      399.  Cut =      966.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        2      1.79 %
Buffer       =        0      0.00 %
Inverter     =        1      0.89 %
And          =       21     18.75 %
Or           =        0      0.00 %
Other        =       88     78.57 %
TOTAL        =      112    100.00 %
Level =    0.  COs =    2.     6.5 %
Level =    1.  COs =   13.    48.4 %
Level =    4.  COs =   16.   100.0 %
Peak memory: 34455552 bytes

[2021-11-24 13:24:49,614]mapper_test.py:160:[INFO]: area: 110 level: 4
[2021-11-24 13:24:49,614]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:24:51,330]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.opt.aig
Mapping time: 0.000292 secs
Mapping time: 0.00031 secs
	Report mapping result:
		klut_size()     :204
		klut.num_gates():168
		max delay       :3
		max area        :168
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :32
		LUT fanins:4	 numbers :95
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b03_comb/b03_comb.ifpga.v
	Peak memory: 11427840 bytes

[2021-11-24 13:24:51,331]mapper_test.py:228:[INFO]: area: 168 level: 3
