<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   XLlFifo Struct Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XLlFifo Struct Reference</h1><!-- doxytag: class="XLlFifo" --><code>#include &lt;xllfifo.h&gt;</code>
<p>
<a href="struct_x_ll_fifo-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
This typedef defines a run-time instance of an XLlFifo device. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#2fac08c24c8373333b9f2a62008c62f3">BaseAddress</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#217c41df00b2eee11e1009f5e63905ed">IsReady</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#438cd6b96ee27adaa3fea84002cd9ca7">Axi4BaseAddress</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">u32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#ee4242124c1d886b866be52f6257213b">Datainterface</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_strm___rx_fifo_streamer.html">XStrm_RxFifoStreamer</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#d886e27309d954a46cafa61bd18f0750">RxStreamer</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="struct_x_strm___tx_fifo_streamer.html">XStrm_TxFifoStreamer</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_ll_fifo.html#45c391d0a8e6df6b45e6dd49661f27d6">TxStreamer</a></td></tr>

</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="438cd6b96ee27adaa3fea84002cd9ca7"></a><!-- doxytag: member="XLlFifo::Axi4BaseAddress" ref="438cd6b96ee27adaa3fea84002cd9ca7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_ll_fifo.html#438cd6b96ee27adaa3fea84002cd9ca7">XLlFifo::Axi4BaseAddress</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BaseAddress if the FIFO Data interface is AXI4 this address should use for FIFO access     </td>
  </tr>
</table>
<a class="anchor" name="2fac08c24c8373333b9f2a62008c62f3"></a><!-- doxytag: member="XLlFifo::BaseAddress" ref="2fac08c24c8373333b9f2a62008c62f3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_ll_fifo.html#2fac08c24c8373333b9f2a62008c62f3">XLlFifo::BaseAddress</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
BaseAddress is the physical base address of the device's registers     </td>
  </tr>
</table>
<a class="anchor" name="ee4242124c1d886b866be52f6257213b"></a><!-- doxytag: member="XLlFifo::Datainterface" ref="ee4242124c1d886b866be52f6257213b" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_ll_fifo.html#ee4242124c1d886b866be52f6257213b">XLlFifo::Datainterface</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Data interface of the FIFO. This value is zero if the Datainterface is AXI4-lite.     </td>
  </tr>
</table>
<a class="anchor" name="217c41df00b2eee11e1009f5e63905ed"></a><!-- doxytag: member="XLlFifo::IsReady" ref="217c41df00b2eee11e1009f5e63905ed" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">u32 <a class="el" href="struct_x_ll_fifo.html#217c41df00b2eee11e1009f5e63905ed">XLlFifo::IsReady</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
IsReady is non-zero if the driver instance has been initialized.     </td>
  </tr>
</table>
<a class="anchor" name="d886e27309d954a46cafa61bd18f0750"></a><!-- doxytag: member="XLlFifo::RxStreamer" ref="d886e27309d954a46cafa61bd18f0750" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="struct_x_strm___rx_fifo_streamer.html">XStrm_RxFifoStreamer</a> <a class="el" href="struct_x_ll_fifo.html#d886e27309d954a46cafa61bd18f0750">XLlFifo::RxStreamer</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
RxStreamer is the byte streamer instance for the receive channel.     </td>
  </tr>
</table>
<a class="anchor" name="45c391d0a8e6df6b45e6dd49661f27d6"></a><!-- doxytag: member="XLlFifo::TxStreamer" ref="45c391d0a8e6df6b45e6dd49661f27d6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"><a class="el" href="struct_x_strm___tx_fifo_streamer.html">XStrm_TxFifoStreamer</a> <a class="el" href="struct_x_ll_fifo.html#45c391d0a8e6df6b45e6dd49661f27d6">XLlFifo::TxStreamer</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
TxStreamer is the byte streamer instance for the transmit channel.     </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li>xllfifo.h</ul>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
