INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/SevSegConverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/bitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/new/mainAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mainAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Bulls/Desktop/Lab2_at_home/Lab2_at_home.srcs/sources_1/imports/Desktop/lab2_7seg_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_7Seg_testbench
INFO: [VRFC 10-311] analyzing module show_7segDisplay
