# 370 P2 Report

1. Objective
2. Procedure
   1. Pipeline
      1. brief introduction of all parts
      2. module name vs vivado mudule name
      3. picture
      4. simulation plan
         1. non-bonus
         2. **bonus**
3. Simulation Result
   1. pipeline
      1. non-bonus
      2. **bonus**
4. Conclusion
   1. pipeline
      1. non-bonus
      2. **bonus**
5. Appendix
   1. source code of all modules



### Part1, 4 -> 陆

### Part2,3 -> 卢，梁

### FPGA demo -> 陆，张