0.7
2020.2
Nov  8 2024
22:36:57
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.sim/sim_datapath/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v,1744789772,verilog,,,,tb_datapath,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,1744347609,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,,auxdec,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v,1744347594,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,,controlunit,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,1744347603,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v,,maindec,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,,adder,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v,1744329764,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v,,alu,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v,1744787918,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,,datapath,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,1744326258,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v,,dreg,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,1744502389,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,,regfile,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sim_datapath/new/tb_datapath.v,,signext,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v,1744504769,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v,,dmem,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v,,imem,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/ex_mem_reg.v,1744787315,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v,,ex_mem_reg,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/hi_lo_regs.v,1744786759,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v,,hi_lo_regs,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/id_ex_reg.v,1744330439,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v,,id_ex_reg,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/if_id_reg.v,1744330461,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v,,if_id_reg,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mem_wb_reg.v,1744349607,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v,,mem_wb_reg,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/multu.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v,,multu,,,,,,,,
D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/new/mux3.v,1744072336,verilog,,D:/MS CMPE/Comp. Architecture/MIPS-pipelined-cpu/Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v,,mux3,,,,,,,,
