============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Mar 27 2025  07:36:11 pm
  Module:                 lock
  Technology library:     typical 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area     Library  
-----------------------------------------
AOI21X1            1    4.541    typical 
AOI31X1            1    6.055    typical 
CLKINVX1           1    2.271    typical 
CLKINVX20          3   59.038    typical 
DFFRX1             3   65.850    typical 
INVXL              1    2.271    typical 
MXI2XL             1    6.055    typical 
NAND2BX1           1    4.541    typical 
NAND2BXL           1    4.541    typical 
NAND2XL            5   15.138    typical 
NOR2XL             4   12.110    typical 
NOR3BX1            1    6.055    typical 
NOR3X1             1    4.541    typical 
OAI211XL           1    5.298    typical 
OAI221X1           1    7.569    typical 
OAI2BB1XL          1    5.298    typical 
-----------------------------------------
total             27  211.175            


                                        
     Type      Instances   Area  Area % 
----------------------------------------
sequential             3  65.850   31.2 
inverter               5  63.580   30.1 
logic                 19  81.745   38.7 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 27 211.175  100.0 

