{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615976611232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615976611243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 17 10:23:31 2021 " "Processing started: Wed Mar 17 10:23:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615976611243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976611243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976611243 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615976611877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615976611877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-BehavEquations " "Found design unit 1: Dec2_4En-BehavEquations" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/Aula_01/Parte1/Dec2_4En.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615976627799 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/Aula_01/Parte1/Dec2_4En.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615976627799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976627799 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \"end\", or \"begin\", or a declaration statement Dec2_4EnDemo.vhd(6) " "VHDL syntax error at Dec2_4EnDemo.vhd(6) near text \"architecture\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/Aula_01/Parte1/Dec2_4EnDemo.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976627809 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \";\", or \"port\", or \"generic\" Dec2_4EnDemo.vhd(9) " "VHDL syntax error at Dec2_4EnDemo.vhd(9) near text \"entity\";  expecting \";\", or \"port\", or \"generic\"" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/Aula_01/Parte1/Dec2_4EnDemo.vhd" 9 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976627809 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Dec2_4EnDemo Dec2_4EnDemo.vhd(1) " "Ignored construct Dec2_4EnDemo at Dec2_4EnDemo.vhd(1) due to previous errors" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/Aula_01/Parte1/Dec2_4EnDemo.vhd" 1 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1615976627810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4endemo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dec2_4endemo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976627811 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615976628104 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 17 10:23:48 2021 " "Processing ended: Wed Mar 17 10:23:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615976628104 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615976628104 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615976628104 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615976628104 ""}
