// Seed: 1734297770
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  wor id_3;
  assign id_0 = 1;
  wire id_4;
  assign id_0 = id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2,
    output tri0 id_3
);
  uwire id_5;
  assign id_1 = id_5 - id_2;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  tri1  id_3
);
  assign id_2 = -1;
  wire id_5;
  assign module_0.type_6 = 0;
endmodule
