// Seed: 4248546964
module module_0 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    output uwire id_7,
    output supply1 id_8,
    output supply1 id_9
);
  logic id_11;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    output wor id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_2,
      id_9,
      id_7,
      id_6,
      id_6,
      id_3
  );
  assign modCall_1.id_7 = 0;
endmodule
