INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 14:48:58 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 tehb0/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mem_controller0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 1.125ns (35.529%)  route 2.041ns (64.471%))
  Logic Levels:           11  (CARRY4=8 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 5.204 - 4.000 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=640, unset)          1.457     1.457    tehb0/fifo/clk
    SLICE_X12Y93         FDRE                                         r  tehb0/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.259     1.716 f  tehb0/fifo/Empty_reg/Q
                         net (fo=25, routed)          0.672     2.388    oehb2/full_reg_reg
    SLICE_X12Y95         LUT6 (Prop_lut6_I1_O)        0.043     2.431 f  oehb2/a_we0_INST_0_i_1/O
                         net (fo=4, routed)           0.459     2.891    tehb3/fifo/Head_reg[0]_7
    SLICE_X12Y103        LUT5 (Prop_lut5_I1_O)        0.043     2.934 r  tehb3/fifo/a_we0_INST_0/O
                         net (fo=59, routed)          0.548     3.482    tehb3/fifo/Empty_reg_0
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.043     3.525 r  tehb3/fifo/minusOp__0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.525    mem_controller0/S[1]
    SLICE_X6Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.781 r  mem_controller0/minusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.781    mem_controller0/minusOp__0_carry_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.835 r  mem_controller0/minusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.835    mem_controller0/minusOp__0_carry__0_n_0
    SLICE_X6Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.889 r  mem_controller0/minusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.889    mem_controller0/minusOp__0_carry__1_n_0
    SLICE_X6Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.943 r  mem_controller0/minusOp__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.943    mem_controller0/minusOp__0_carry__2_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.997 r  mem_controller0/minusOp__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.997    mem_controller0/minusOp__0_carry__3_n_0
    SLICE_X6Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.051 r  mem_controller0/minusOp__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.051    mem_controller0/minusOp__0_carry__4_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.105 r  mem_controller0/minusOp__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.105    mem_controller0/minusOp__0_carry__5_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157     4.262 r  mem_controller0/minusOp__0_carry__6/O[3]
                         net (fo=2, routed)           0.362     4.623    mem_controller0/counter[31]
    SLICE_X7Y110         FDCE                                         r  mem_controller0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=640, unset)          1.204     5.204    mem_controller0/clk
    SLICE_X7Y110         FDCE                                         r  mem_controller0/counter_reg[31]/C
                         clock pessimism              0.013     5.217    
                         clock uncertainty           -0.035     5.182    
    SLICE_X7Y110         FDCE (Setup_fdce_C_D)       -0.086     5.096    mem_controller0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          5.096    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  0.472    




