{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559201759134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559201759134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 02:35:58 2019 " "Processing started: Thu May 30 02:35:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559201759134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559201759134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pruebaControl -c pruebaControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off pruebaControl -c pruebaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559201759134 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559201760307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode-Dec " "Found design unit 1: Decode-Dec" {  } { { "Deco.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/Deco.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "Deco.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/Deco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559201761138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../Divisor/Divisor.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/Divisor/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /puj/8/arq/proyectoarqui2/unidadcontrol/ucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uControl-rtl " "Found design unit 1: uControl-rtl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""} { "Info" "ISGN_ENTITY_NAME" "1 uControl " "Found entity 1: uControl" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pruebacontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pruebacontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pruebaControl-arch_pruebaControl " "Found design unit 1: pruebaControl-arch_pruebaControl" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""} { "Info" "ISGN_ENTITY_NAME" "1 pruebaControl " "Found entity 1: pruebaControl" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559201761144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pruebaControl " "Elaborating entity \"pruebaControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559201761222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uControl uControl:control " "Elaborating entity \"uControl\" for hierarchy \"uControl:control\"" {  } { { "pruebaControl.vhd" "control" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559201761222 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[0\] VCC " "Pin \"estado1\[0\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[1\] VCC " "Pin \"estado1\[1\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[2\] VCC " "Pin \"estado1\[2\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[3\] VCC " "Pin \"estado1\[3\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[4\] VCC " "Pin \"estado1\[4\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[5\] VCC " "Pin \"estado1\[5\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado1\[6\] VCC " "Pin \"estado1\[6\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[0\] VCC " "Pin \"estado2\[0\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[1\] VCC " "Pin \"estado2\[1\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[2\] VCC " "Pin \"estado2\[2\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[3\] VCC " "Pin \"estado2\[3\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[4\] VCC " "Pin \"estado2\[4\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[5\] VCC " "Pin \"estado2\[5\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estado2\[6\] VCC " "Pin \"estado2\[6\]\" is stuck at VCC" {  } { { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1559201761793 "|pruebaControl|estado2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1559201761793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1559201762091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559201762091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1559201762150 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1559201762150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1559201762150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1559201762150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559201762175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 02:36:02 2019 " "Processing ended: Thu May 30 02:36:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559201762175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559201762175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559201762175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559201762175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559201763850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559201763850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 02:36:03 2019 " "Processing started: Thu May 30 02:36:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559201763850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1559201763850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1559201763850 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1559201764095 ""}
{ "Info" "0" "" "Project  = pruebaControl" {  } {  } 0 0 "Project  = pruebaControl" 0 0 "Fitter" 0 0 1559201764095 ""}
{ "Info" "0" "" "Revision = pruebaControl" {  } {  } 0 0 "Revision = pruebaControl" 0 0 "Fitter" 0 0 1559201764095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1559201764202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pruebaControl EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"pruebaControl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1559201764224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559201764261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1559201764261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1559201764387 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1559201764402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559201765142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559201765142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1559201765142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1559201765142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559201765142 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559201765142 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1559201765142 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1559201765142 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaControl.sdc " "Synopsys Design Constraints File file not found: 'pruebaControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1559201765421 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1559201765421 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1559201765427 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[6\] " "Destination node uControl:control\|estado3\[6\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[5\] " "Destination node uControl:control\|estado3\[5\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[4\] " "Destination node uControl:control\|estado3\[4\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[3\] " "Destination node uControl:control\|estado3\[3\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[2\] " "Destination node uControl:control\|estado3\[2\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[1\] " "Destination node uControl:control\|estado3\[1\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado3\[0\] " "Destination node uControl:control\|estado3\[0\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado4\[6\] " "Destination node uControl:control\|estado4\[6\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado4\[5\] " "Destination node uControl:control\|estado4\[5\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uControl:control\|estado4\[4\] " "Destination node uControl:control\|estado4\[4\]" {  } { { "../unidadControl/uControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/unidadControl/uControl.vhd" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uControl:control|estado4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1559201765427 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1559201765427 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1559201765427 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "pruebaControl.vhd" "" { Text "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/pruebaControl.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1559201765427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1559201765527 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1559201765543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1559201765543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1559201765543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559201765574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1559201767373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559201767494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1559201767505 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1559201768248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559201768248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1559201768340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y0 X50_Y13 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13" {  } { { "loc" "" { Generic "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y0 to location X50_Y13"} 38 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1559201769429 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1559201769429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559201769895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1559201769895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1559201769895 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1559201769907 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559201769915 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcWrite 0 " "Pin \"pcWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "branch 0 " "Pin \"branch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IorD 0 " "Pin \"IorD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memRead 0 " "Pin \"memRead\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memWrite 0 " "Pin \"memWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memToReg 0 " "Pin \"memToReg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRwrite 0 " "Pin \"IRwrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCsrc\[0\] 0 " "Pin \"PCsrc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCsrc\[1\] 0 " "Pin \"PCsrc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[0\] 0 " "Pin \"aluOP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[1\] 0 " "Pin \"aluOP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluOP\[2\] 0 " "Pin \"aluOP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSrcA 0 " "Pin \"aluSrcA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSrcB\[0\] 0 " "Pin \"aluSrcB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aluSrcB\[1\] 0 " "Pin \"aluSrcB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regWrite 0 " "Pin \"regWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regDst 0 " "Pin \"regDst\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[0\] 0 " "Pin \"estado1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[1\] 0 " "Pin \"estado1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[2\] 0 " "Pin \"estado1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[3\] 0 " "Pin \"estado1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[4\] 0 " "Pin \"estado1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[5\] 0 " "Pin \"estado1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado1\[6\] 0 " "Pin \"estado1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[0\] 0 " "Pin \"estado2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[1\] 0 " "Pin \"estado2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[2\] 0 " "Pin \"estado2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[3\] 0 " "Pin \"estado2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[4\] 0 " "Pin \"estado2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[5\] 0 " "Pin \"estado2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado2\[6\] 0 " "Pin \"estado2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[0\] 0 " "Pin \"estado3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[1\] 0 " "Pin \"estado3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[2\] 0 " "Pin \"estado3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[3\] 0 " "Pin \"estado3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[4\] 0 " "Pin \"estado3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[5\] 0 " "Pin \"estado3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado3\[6\] 0 " "Pin \"estado3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[0\] 0 " "Pin \"estado4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[1\] 0 " "Pin \"estado4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[2\] 0 " "Pin \"estado4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[3\] 0 " "Pin \"estado4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[4\] 0 " "Pin \"estado4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[5\] 0 " "Pin \"estado4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado4\[6\] 0 " "Pin \"estado4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "salida 0 " "Pin \"salida\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1559201769917 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1559201769917 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559201770090 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1559201770109 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1559201770261 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1559201770587 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1559201770690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/output_files/pruebaControl.fit.smsg " "Generated suppressed messages file D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/output_files/pruebaControl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1559201770812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559201770996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 02:36:10 2019 " "Processing ended: Thu May 30 02:36:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559201770996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559201770996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559201770996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1559201770996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1559201772321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559201772321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 02:36:12 2019 " "Processing started: Thu May 30 02:36:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559201772321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1559201772321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1559201772321 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1559201773972 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1559201774025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559201774843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 02:36:14 2019 " "Processing ended: Thu May 30 02:36:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559201774843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559201774843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559201774843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1559201774843 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1559201775560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1559201776589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559201776589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 02:36:15 2019 " "Processing started: Thu May 30 02:36:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559201776589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559201776589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaControl -c pruebaControl " "Command: quartus_sta pruebaControl -c pruebaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559201776589 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1559201776843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1559201777174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559201777257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1559201777257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaControl.sdc " "Synopsys Design Constraints File file not found: 'pruebaControl.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1559201777398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1559201777398 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777398 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777398 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1559201777398 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1559201777418 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559201777418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.917 " "Worst-case setup slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917       -22.576 clk  " "   -0.917       -22.576 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.550 " "Worst-case hold slack is 0.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.550         0.000 clk  " "    0.550         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777430 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559201777438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559201777438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.469 " "Worst-case minimum pulse width slack is -1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469       -57.681 clk  " "   -1.469       -57.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777438 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559201777479 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1559201777489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.231 " "Worst-case setup slack is 0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231         0.000 clk  " "    0.231         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206         0.000 clk  " "    0.206         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559201777519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1559201777519 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1559201777519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -47.222 clk  " "   -1.222       -47.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1559201777529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1559201777529 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1559201777572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559201777600 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1559201777600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559201777673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 02:36:17 2019 " "Processing ended: Thu May 30 02:36:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559201777673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559201777673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559201777673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559201777673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559201778944 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559201778960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 02:36:18 2019 " "Processing started: Thu May 30 02:36:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559201778960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559201778960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pruebaControl -c pruebaControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559201778960 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pruebaControl.vo D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/simulation/modelsim/ simulation " "Generated file pruebaControl.vo in folder \"D:/PUJ/8/Arq/ProyectoARQUI2/pruebaUControl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1559201779593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559201779646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 02:36:19 2019 " "Processing ended: Thu May 30 02:36:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559201779646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559201779646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559201779646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559201779646 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559201780317 ""}
