--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin/unwrapped/trce -v 25 leon3mp.ncd leon3mp.pcf

Design file:              leon3mp.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc2v3000,fg676,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "lclk" PERIOD = 25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc2v.v/clk0B" derived from  
NET "lclk" PERIOD = 25 ns HIGH 50%;  duty cycle corrected to 25 nS  HIGH 12.500 
nS  

 18878711 paths analyzed, 14433 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  24.848ns.
--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.444ns (Levels of Logic = 11)
  Clock Path Skew:      -0.404ns (-0.702 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X64Y28.F4      net (fanout=13)       0.055   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X64Y28.X       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165_SW0
    SLICE_X65Y31.F1      net (fanout=1)        0.828   N2709
    SLICE_X65Y31.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165
    SLICE_X67Y44.G4      net (fanout=18)       2.303   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X67Y47.G4      net (fanout=10)       0.345   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X67Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N220
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000641
    SLICE_X63Y47.G2      net (fanout=2)        0.500   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N350
    SLICE_X63Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.F3      net (fanout=1)        0.318   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.G1      net (fanout=1)        0.286   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994_SW0
    SLICE_X62Y47.F1      net (fanout=1)        0.569   N5474
    SLICE_X62Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994
    SLICE_X61Y46.G3      net (fanout=2)        0.287   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
    SLICE_X61Y46.Y       Tilo                  0.439   l3.cpu[0].u0/crami_dcramin_dwrite(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/cdwrite_0_mux00011
    RAMB16_X2Y7.WEA      net (fanout=2)        2.617   l3.cpu[0].u0/crami_dcramin_dwrite(0)
    RAMB16_X2Y7.CLKA     Tbwck                 0.718   l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
                                                       l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    -------------------------------------------------  ---------------------------
    Total                                     24.444ns (6.115ns logic, 18.329ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.346ns (Levels of Logic = 8)
  Clock Path Skew:      -0.432ns (-0.730 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X64Y28.F4      net (fanout=13)       0.055   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X64Y28.X       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165_SW0
    SLICE_X65Y31.F1      net (fanout=1)        0.828   N2709
    SLICE_X65Y31.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165
    SLICE_X67Y44.G4      net (fanout=18)       2.303   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X63Y55.G4      net (fanout=10)       1.163   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X63Y55.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_flush_mux00001
    SLICE_X63Y55.F3      net (fanout=2)        0.340   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N15
    SLICE_X63Y55.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000094
    SLICE_X50Y90.G4      net (fanout=22)       3.415   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
    SLICE_X50Y90.Y       Tilo                  0.439   l3.cpu[0].u0/crami_icramin_tag(0)(28)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/wtag_mux0001(7)1
    RAMB16_X3Y11.DIB15   net (fanout=2)        1.582   l3.cpu[0].u0/crami_icramin_tag(0)(20)
    RAMB16_X3Y11.CLKB    Tbdck                 0.359   l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0
                                                       l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    -------------------------------------------------  ---------------------------
    Total                                     24.346ns (4.439ns logic, 19.907ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.483ns (Levels of Logic = 11)
  Clock Path Skew:      -0.237ns (-0.607 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X89Y44.G3      net (fanout=17)       0.646   ahb0/hsel_6_and0011
    SLICE_X89Y44.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.hsel
                                                       mctrl2.sr1/r_busw_mux0000(1)6
    SLICE_X75Y18.G2      net (fanout=22)       2.654   mctrl2.sr1/sdi_hsel
    SLICE_X75Y18.Y       Tilo                  0.439   N2742
                                                       mctrl2.sr1/ri_oen11
    SLICE_X78Y19.F4      net (fanout=9)        0.975   mctrl2.sr1/N17
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.483ns (6.833ns logic, 17.650ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/r.rmsto.req (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.595ns (Levels of Logic = 10)
  Clock Path Skew:      -0.119ns (-0.607 - -0.488)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/r.rmsto.req to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.XQ      Tcko                  0.568   eth0.e1/ethc0/r.rmsto.req
                                                       eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.G2      net (fanout=18)       2.606   eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X89Y44.G3      net (fanout=17)       0.646   ahb0/hsel_6_and0011
    SLICE_X89Y44.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.hsel
                                                       mctrl2.sr1/r_busw_mux0000(1)6
    SLICE_X75Y18.G2      net (fanout=22)       2.654   mctrl2.sr1/sdi_hsel
    SLICE_X75Y18.Y       Tilo                  0.439   N2742
                                                       mctrl2.sr1/ri_oen11
    SLICE_X78Y19.F4      net (fanout=9)        0.975   mctrl2.sr1/N17
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.595ns (6.233ns logic, 18.362ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.454ns (Levels of Logic = 11)
  Clock Path Skew:      -0.237ns (-0.607 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X91Y30.F4      net (fanout=17)       1.837   ahb0/hsel_6_and0011
    SLICE_X91Y30.X       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/sdmo_aload
                                                       mctrl2.sr1/sd0.sdctrl/sdmo_aload_1
    SLICE_X78Y19.G4      net (fanout=9)        2.371   mctrl2.sr1/sd0.sdctrl/sdmo_aload
    SLICE_X78Y19.Y       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_oen51
    SLICE_X78Y19.F3      net (fanout=7)        0.038   mctrl2.sr1/N86
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.454ns (6.833ns logic, 17.621ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/r.rmsto.req (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.566ns (Levels of Logic = 10)
  Clock Path Skew:      -0.119ns (-0.607 - -0.488)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/r.rmsto.req to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.XQ      Tcko                  0.568   eth0.e1/ethc0/r.rmsto.req
                                                       eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.G2      net (fanout=18)       2.606   eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X91Y30.F4      net (fanout=17)       1.837   ahb0/hsel_6_and0011
    SLICE_X91Y30.X       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/sdmo_aload
                                                       mctrl2.sr1/sd0.sdctrl/sdmo_aload_1
    SLICE_X78Y19.G4      net (fanout=9)        2.371   mctrl2.sr1/sd0.sdctrl/sdmo_aload
    SLICE_X78Y19.Y       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_oen51
    SLICE_X78Y19.F3      net (fanout=7)        0.038   mctrl2.sr1/N86
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.566ns (6.233ns logic, 18.333ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.216ns (Levels of Logic = 8)
  Clock Path Skew:      -0.432ns (-0.730 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X64Y28.F4      net (fanout=13)       0.055   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X64Y28.X       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165_SW0
    SLICE_X65Y31.F1      net (fanout=1)        0.828   N2709
    SLICE_X65Y31.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165
    SLICE_X67Y44.G4      net (fanout=18)       2.303   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X62Y54.F1      net (fanout=10)       1.371   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X62Y54.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000058
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000058
    SLICE_X63Y55.F4      net (fanout=1)        0.002   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000058
    SLICE_X63Y55.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000094
    SLICE_X50Y90.G4      net (fanout=22)       3.415   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
    SLICE_X50Y90.Y       Tilo                  0.439   l3.cpu[0].u0/crami_icramin_tag(0)(28)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/wtag_mux0001(7)1
    RAMB16_X3Y11.DIB15   net (fanout=2)        1.582   l3.cpu[0].u0/crami_icramin_tag(0)(20)
    RAMB16_X3Y11.CLKB    Tbdck                 0.359   l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0
                                                       l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    -------------------------------------------------  ---------------------------
    Total                                     24.216ns (4.439ns logic, 19.777ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/ahb0/r.retry (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.469ns (Levels of Logic = 10)
  Clock Path Skew:      -0.124ns (-0.607 - -0.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/ahb0/r.retry to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y55.XQ      Tcko                  0.568   eth0.e1/ethc0/ahb0/r.retry
                                                       eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.G4      net (fanout=6)        2.480   eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X89Y44.G3      net (fanout=17)       0.646   ahb0/hsel_6_and0011
    SLICE_X89Y44.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.hsel
                                                       mctrl2.sr1/r_busw_mux0000(1)6
    SLICE_X75Y18.G2      net (fanout=22)       2.654   mctrl2.sr1/sdi_hsel
    SLICE_X75Y18.Y       Tilo                  0.439   N2742
                                                       mctrl2.sr1/ri_oen11
    SLICE_X78Y19.F4      net (fanout=9)        0.975   mctrl2.sr1/N17
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.469ns (6.233ns logic, 18.236ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/ahb0/r.retry (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.440ns (Levels of Logic = 10)
  Clock Path Skew:      -0.124ns (-0.607 - -0.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/ahb0/r.retry to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y55.XQ      Tcko                  0.568   eth0.e1/ethc0/ahb0/r.retry
                                                       eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.G4      net (fanout=6)        2.480   eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X91Y30.F4      net (fanout=17)       1.837   ahb0/hsel_6_and0011
    SLICE_X91Y30.X       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/sdmo_aload
                                                       mctrl2.sr1/sd0.sdctrl/sdmo_aload_1
    SLICE_X78Y19.G4      net (fanout=9)        2.371   mctrl2.sr1/sd0.sdctrl/sdmo_aload
    SLICE_X78Y19.Y       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_oen51
    SLICE_X78Y19.F3      net (fanout=7)        0.038   mctrl2.sr1/N86
    SLICE_X78Y19.X       Tilo                  0.439   mctrl2.sr1/ri_romsn(1)26
                                                       mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.F1      net (fanout=1)        1.463   mctrl2.sr1/ri_romsn(1)26
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.440ns (6.233ns logic, 18.207ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  0.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.ramoen_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.186ns (Levels of Logic = 12)
  Clock Path Skew:      -0.324ns (-0.694 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.ramoen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X81Y28.G2      net (fanout=17)       2.932   ahb0/hsel_6_and0011
    SLICE_X81Y28.Y       Tilo                  0.439   mctrl2.sr1/r.hsel
                                                       ahb0/hsel_0_mux00081
    SLICE_X73Y18.G2      net (fanout=12)       1.729   ahbsi_hsel(0)
    SLICE_X73Y18.Y       Tilo                  0.439   N2630
                                                       mctrl2.sr1/ri_ramoen(2)211
    SLICE_X76Y16.G2      net (fanout=6)        1.366   mctrl2.sr1/N60
    SLICE_X76Y16.Y       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)13
    SLICE_X76Y16.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_ramoen(1)13/O
    SLICE_X76Y16.X       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)22_SW0
    SLICE_X75Y11.G4      net (fanout=1)        0.647   N2596
    SLICE_X75Y11.Y       Tilo                  0.439   mctrl2.sr1/r.ramoen_1_1
                                                       mctrl2.sr1/ri_ramoen(1)43
    Y14.O1               net (fanout=2)        1.595   mctrl2.sr1/ri_ramoen(1)
    Y14.OTCLK1           Tioock                0.389   ramoen(1)
                                                       mctrl2.sr1/r.ramoen_1
    -------------------------------------------------  ---------------------------
    Total                                     24.186ns (7.272ns logic, 16.914ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/r.rmsto.req (FF)
  Destination:          mctrl2.sr1/r.ramoen_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.298ns (Levels of Logic = 11)
  Clock Path Skew:      -0.206ns (-0.694 - -0.488)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/r.rmsto.req to mctrl2.sr1/r.ramoen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.XQ      Tcko                  0.568   eth0.e1/ethc0/r.rmsto.req
                                                       eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.G2      net (fanout=18)       2.606   eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X81Y28.G2      net (fanout=17)       2.932   ahb0/hsel_6_and0011
    SLICE_X81Y28.Y       Tilo                  0.439   mctrl2.sr1/r.hsel
                                                       ahb0/hsel_0_mux00081
    SLICE_X73Y18.G2      net (fanout=12)       1.729   ahbsi_hsel(0)
    SLICE_X73Y18.Y       Tilo                  0.439   N2630
                                                       mctrl2.sr1/ri_ramoen(2)211
    SLICE_X76Y16.G2      net (fanout=6)        1.366   mctrl2.sr1/N60
    SLICE_X76Y16.Y       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)13
    SLICE_X76Y16.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_ramoen(1)13/O
    SLICE_X76Y16.X       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)22_SW0
    SLICE_X75Y11.G4      net (fanout=1)        0.647   N2596
    SLICE_X75Y11.Y       Tilo                  0.439   mctrl2.sr1/r.ramoen_1_1
                                                       mctrl2.sr1/ri_ramoen(1)43
    Y14.O1               net (fanout=2)        1.595   mctrl2.sr1/ri_ramoen(1)
    Y14.OTCLK1           Tioock                0.389   ramoen(1)
                                                       mctrl2.sr1/r.ramoen_1
    -------------------------------------------------  ---------------------------
    Total                                     24.298ns (6.672ns logic, 17.626ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.263ns (Levels of Logic = 11)
  Clock Path Skew:      -0.237ns (-0.607 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X91Y30.F4      net (fanout=17)       1.837   ahb0/hsel_6_and0011
    SLICE_X91Y30.X       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/sdmo_aload
                                                       mctrl2.sr1/sd0.sdctrl/sdmo_aload_1
    SLICE_X82Y31.G1      net (fanout=9)        1.117   mctrl2.sr1/sd0.sdctrl/sdmo_aload
    SLICE_X82Y31.Y       Tilo                  0.439   N2366
                                                       mctrl2.sr1/ri_oen21
    SLICE_X75Y19.G2      net (fanout=17)       2.562   mctrl2.sr1/N46
    SLICE_X75Y19.Y       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.263ns (6.833ns logic, 17.430ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.092ns (Levels of Logic = 10)
  Clock Path Skew:      -0.404ns (-0.702 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X70Y25.G2      net (fanout=13)       1.247   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X70Y25.Y       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt(3)106
                                                       l3.cpu[0].u0/p0/iu0/dci_nullify12
    SLICE_X67Y44.G2      net (fanout=3)        2.026   l3.cpu[0].u0/p0/iu0/dci_nullify12
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X67Y47.G4      net (fanout=10)       0.345   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X67Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N220
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000641
    SLICE_X63Y47.G2      net (fanout=2)        0.500   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N350
    SLICE_X63Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.F3      net (fanout=1)        0.318   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.G1      net (fanout=1)        0.286   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994_SW0
    SLICE_X62Y47.F1      net (fanout=1)        0.569   N5474
    SLICE_X62Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994
    SLICE_X61Y46.G3      net (fanout=2)        0.287   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
    SLICE_X61Y46.Y       Tilo                  0.439   l3.cpu[0].u0/crami_dcramin_dwrite(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/cdwrite_0_mux00011
    RAMB16_X2Y7.WEA      net (fanout=2)        2.617   l3.cpu[0].u0/crami_dcramin_dwrite(0)
    RAMB16_X2Y7.CLKA     Tbwck                 0.718   l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
                                                       l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    -------------------------------------------------  ---------------------------
    Total                                     24.092ns (5.676ns logic, 18.416ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/r.rmsto.req (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.375ns (Levels of Logic = 10)
  Clock Path Skew:      -0.119ns (-0.607 - -0.488)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/r.rmsto.req to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.XQ      Tcko                  0.568   eth0.e1/ethc0/r.rmsto.req
                                                       eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.G2      net (fanout=18)       2.606   eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X91Y30.F4      net (fanout=17)       1.837   ahb0/hsel_6_and0011
    SLICE_X91Y30.X       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/sdmo_aload
                                                       mctrl2.sr1/sd0.sdctrl/sdmo_aload_1
    SLICE_X82Y31.G1      net (fanout=9)        1.117   mctrl2.sr1/sd0.sdctrl/sdmo_aload
    SLICE_X82Y31.Y       Tilo                  0.439   N2366
                                                       mctrl2.sr1/ri_oen21
    SLICE_X75Y19.G2      net (fanout=17)       2.562   mctrl2.sr1/N46
    SLICE_X75Y19.Y       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.375ns (6.233ns logic, 18.142ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.021ns (Levels of Logic = 8)
  Clock Path Skew:      -0.432ns (-0.730 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X64Y28.F4      net (fanout=13)       0.055   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X64Y28.X       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165_SW0
    SLICE_X65Y31.F1      net (fanout=1)        0.828   N2709
    SLICE_X65Y31.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165
    SLICE_X67Y44.G4      net (fanout=18)       2.303   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X63Y55.G4      net (fanout=10)       1.163   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X63Y55.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_flush_mux00001
    SLICE_X63Y55.F3      net (fanout=2)        0.340   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N15
    SLICE_X63Y55.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000094
    SLICE_X50Y90.F4      net (fanout=22)       3.376   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
    SLICE_X50Y90.X       Tilo                  0.439   l3.cpu[0].u0/crami_icramin_tag(0)(28)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/wtag_mux0001(15)1
    RAMB16_X3Y11.DIB23   net (fanout=2)        1.296   l3.cpu[0].u0/crami_icramin_tag(0)(28)
    RAMB16_X3Y11.CLKB    Tbdck                 0.359   l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0
                                                       l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    -------------------------------------------------  ---------------------------
    Total                                     24.021ns (4.439ns logic, 19.582ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush (FF)
  Destination:          l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.443ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush to l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y33.YQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.G1     net (fanout=136)      2.275   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.Y      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[1].tag0/tlbcamo_hit40
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam_tagin_TYP_mux0000(0)1
    SLICE_X83Y65.F3      net (fanout=23)       5.208   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcami(0)_tagin_TYP(0)
    SLICE_X83Y65.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.G1      net (fanout=2)        3.157   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.X       Tif5x                 0.875   N2661
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1_F
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1
    SLICE_X100Y37.F3     net (fanout=1)        0.641   N2661
    SLICE_X100Y37.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit134
    SLICE_X100Y35.F2     net (fanout=6)        0.535   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
    SLICE_X100Y35.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011_1
    SLICE_X98Y37.BX      net (fanout=8)        1.320   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
    SLICE_X98Y37.F5      Tbxf5                 0.440   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f517
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f5_16
    SLICE_X98Y36.FXINB   net (fanout=1)        0.000   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f517
    SLICE_X98Y36.Y       Tif6y                 0.447   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(4)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_2_f6_16
    SLICE_X93Y36.BX      net (fanout=2)        0.979   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(4)
    SLICE_X93Y36.X       Tbxx                  0.699   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbo_wbtransdata_accexc139
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbo_wbtransdata_accexc139
    SLICE_X86Y33.F2      net (fanout=12)       1.808   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbo_wbtransdata_accexc139
    SLICE_X86Y33.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N58
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(0)238
    SLICE_X100Y29.F1     net (fanout=32)       2.486   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N58
    SLICE_X100Y29.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(15)1
    SLICE_X100Y29.DX     net (fanout=1)        0.001   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(15)
    SLICE_X100Y29.CLK    Tdxck                 0.370   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
    -------------------------------------------------  ---------------------------
    Total                                     24.443ns (6.033ns logic, 18.410ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/rst (FF)
  Destination:          l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B (RAM)
  Requirement:          25.000ns
  Data Path Delay:      23.994ns (Levels of Logic = 7)
  Clock Path Skew:      -0.432ns (-0.730 - -0.298)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/rst to l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y0.YQ        Tcko                  0.568   l3.cpu[0].u0/rst
                                                       l3.cpu[0].u0/rst
    SLICE_X70Y27.F4      net (fanout=240)      9.430   l3.cpu[0].u0/rst
    SLICE_X70Y27.X       Tilo                  0.439   N2932
                                                       l3.cpu[0].u0/p0/iu0/v_x_annul_all_mux0004_SW1
    SLICE_X64Y28.G2      net (fanout=1)        0.791   N2932
    SLICE_X64Y28.Y       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/ici_flush_or00001
    SLICE_X70Y25.G2      net (fanout=13)       1.247   l3.cpu[0].u0/p0/iu0/ici_flush_or0000
    SLICE_X70Y25.Y       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt(3)106
                                                       l3.cpu[0].u0/p0/iu0/dci_nullify12
    SLICE_X67Y44.G2      net (fanout=3)        2.026   l3.cpu[0].u0/p0/iu0/dci_nullify12
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X63Y55.G4      net (fanout=10)       1.163   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X63Y55.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_flush_mux00001
    SLICE_X63Y55.F3      net (fanout=2)        0.340   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N15
    SLICE_X63Y55.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or000094
    SLICE_X50Y90.G4      net (fanout=22)       3.415   l3.cpu[0].u0/p0/m1.c0mmu/icache0/r_pflush_or0000
    SLICE_X50Y90.Y       Tilo                  0.439   l3.cpu[0].u0/crami_icramin_tag(0)(28)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/icache0/wtag_mux0001(7)1
    RAMB16_X3Y11.DIB15   net (fanout=2)        1.582   l3.cpu[0].u0/crami_icramin_tag(0)(20)
    RAMB16_X3Y11.CLKB    Tbdck                 0.359   l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0
                                                       l3.cpu[0].u0/cmem0/ime.im0[0].itags0/xc2v.x0/a8.x[0].r0.B
    -------------------------------------------------  ---------------------------
    Total                                     23.994ns (4.000ns logic, 19.994ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush (FF)
  Destination:          l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.412ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush to l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y33.YQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.G1     net (fanout=136)      2.275   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.Y      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[1].tag0/tlbcamo_hit40
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam_tagin_TYP_mux0000(0)1
    SLICE_X83Y65.F3      net (fanout=23)       5.208   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcami(0)_tagin_TYP(0)
    SLICE_X83Y65.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.G1      net (fanout=2)        3.157   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.X       Tif5x                 0.875   N2661
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1_F
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1
    SLICE_X100Y37.F3     net (fanout=1)        0.641   N2661
    SLICE_X100Y37.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit134
    SLICE_X100Y35.F2     net (fanout=6)        0.535   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
    SLICE_X100Y35.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011_1
    SLICE_X99Y39.BX      net (fanout=8)        1.288   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
    SLICE_X99Y39.X       Tbxx                  0.699   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_WBNEEDSYNC_mux0000_4_f5
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_WBNEEDSYNC_mux0000_4_f5
    SLICE_X97Y37.G2      net (fanout=1)        0.481   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_WBNEEDSYNC_mux0000_4_f5
    SLICE_X97Y37.Y       Tilo                  0.439   N2637
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbo_wbtransdata_accexc39
    SLICE_X86Y37.BX      net (fanout=9)        1.483   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbo_wbtransdata_accexc39
    SLICE_X86Y37.X       Tbxx                  0.699   N3177
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_trans_op_and00021_SW2
    SLICE_X86Y36.G1      net (fanout=1)        0.569   N3177
    SLICE_X86Y36.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_9
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(0)185
    SLICE_X100Y29.G2     net (fanout=32)       2.490   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N5
    SLICE_X100Y29.Y      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(14)1
    SLICE_X100Y29.DY     net (fanout=1)        0.001   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r_vaddr_mux0000(14)
    SLICE_X100Y29.CLK    Tdyck                 0.370   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_15
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.vaddr_14
    -------------------------------------------------  ---------------------------
    Total                                     24.412ns (6.284ns logic, 18.128ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.167ns (Levels of Logic = 12)
  Clock Path Skew:      -0.237ns (-0.607 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X89Y44.G3      net (fanout=17)       0.646   ahb0/hsel_6_and0011
    SLICE_X89Y44.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.hsel
                                                       mctrl2.sr1/r_busw_mux0000(1)6
    SLICE_X87Y32.G2      net (fanout=22)       1.016   mctrl2.sr1/sdi_hsel
    SLICE_X87Y32.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.busy
                                                       mctrl2.sr1/sd0.sdctrl/v_busy_mux0004
    SLICE_X82Y31.G3      net (fanout=3)        0.757   mctrl2.sr1/sd0.sdctrl/ri_busy
    SLICE_X82Y31.Y       Tilo                  0.439   N2366
                                                       mctrl2.sr1/ri_oen21
    SLICE_X75Y19.G2      net (fanout=17)       2.562   mctrl2.sr1/N46
    SLICE_X75Y19.Y       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.167ns (7.272ns logic, 16.895ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/r.rmsto.req (FF)
  Destination:          mctrl2.sr1/r.romsn_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.279ns (Levels of Logic = 11)
  Clock Path Skew:      -0.119ns (-0.607 - -0.488)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/r.rmsto.req to mctrl2.sr1/r.romsn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y85.XQ      Tcko                  0.568   eth0.e1/ethc0/r.rmsto.req
                                                       eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.G2      net (fanout=18)       2.606   eth0.e1/ethc0/r.rmsto.req
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X89Y44.G3      net (fanout=17)       0.646   ahb0/hsel_6_and0011
    SLICE_X89Y44.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.hsel
                                                       mctrl2.sr1/r_busw_mux0000(1)6
    SLICE_X87Y32.G2      net (fanout=22)       1.016   mctrl2.sr1/sdi_hsel
    SLICE_X87Y32.Y       Tilo                  0.439   mctrl2.sr1/sd0.sdctrl/r.busy
                                                       mctrl2.sr1/sd0.sdctrl/v_busy_mux0004
    SLICE_X82Y31.G3      net (fanout=3)        0.757   mctrl2.sr1/sd0.sdctrl/ri_busy
    SLICE_X82Y31.Y       Tilo                  0.439   N2366
                                                       mctrl2.sr1/ri_oen21
    SLICE_X75Y19.G2      net (fanout=17)       2.562   mctrl2.sr1/N46
    SLICE_X75Y19.Y       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_romsn(1)63
    SLICE_X75Y19.X       Tilo                  0.439   mctrl2.sr1/r.romsn_1_1
                                                       mctrl2.sr1/ri_romsn(1)67
    AC11.O1              net (fanout=2)        3.269   mctrl2.sr1/ri_romsn(1)
    AC11.OTCLK1          Tioock                0.389   romsn(1)
                                                       mctrl2.sr1/r.romsn_1
    -------------------------------------------------  ---------------------------
    Total                                     24.279ns (6.672ns logic, 17.607ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/iu0/r.m.result_26 (FF)
  Destination:          l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A (RAM)
  Requirement:          25.000ns
  Data Path Delay:      24.159ns (Levels of Logic = 26)
  Clock Path Skew:      -0.227ns (-0.702 - -0.475)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/iu0/r.m.result_26 to l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y20.YQ      Tcko                  0.568   l3.cpu[0].u0/p0/iu0/r.m.result_27
                                                       l3.cpu[0].u0/p0/iu0/r.m.result_26
    SLICE_X64Y3.G4       net (fanout=16)       4.821   l3.cpu[0].u0/p0/iu0/r.m.result_26
    SLICE_X64Y3.COUT     Topcyg                0.597   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(3)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_lut(3)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(3)
    SLICE_X64Y4.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(3)
    SLICE_X64Y4.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(5)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(4)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(5)
    SLICE_X64Y5.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(5)
    SLICE_X64Y5.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(7)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(6)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(7)
    SLICE_X64Y6.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(7)
    SLICE_X64Y6.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(9)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(8)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(9)
    SLICE_X64Y7.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(9)
    SLICE_X64Y7.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(11)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(10)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(11)
    SLICE_X64Y8.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(11)
    SLICE_X64Y8.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(13)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(12)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(13)
    SLICE_X64Y9.CIN      net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(13)
    SLICE_X64Y9.COUT     Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(15)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(14)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(15)
    SLICE_X64Y10.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(15)
    SLICE_X64Y10.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(17)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(16)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(17)
    SLICE_X64Y11.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(17)
    SLICE_X64Y11.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(19)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(18)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(19)
    SLICE_X64Y12.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(19)
    SLICE_X64Y12.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(21)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(20)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(21)
    SLICE_X64Y13.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(21)
    SLICE_X64Y13.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(23)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(22)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(23)
    SLICE_X64Y14.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(23)
    SLICE_X64Y14.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(25)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(24)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(25)
    SLICE_X64Y15.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(25)
    SLICE_X64Y15.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(27)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(26)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(27)
    SLICE_X64Y16.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(27)
    SLICE_X64Y16.COUT    Tbyp                  0.106   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(29)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(28)
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(29)
    SLICE_X64Y17.CIN     net (fanout=1)        0.000   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(29)
    SLICE_X64Y17.XB      Tcinxb                0.892   N581
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022_wg_cy(30)
    SLICE_X71Y17.G2      net (fanout=5)        1.111   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0022
    SLICE_X71Y17.Y       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/N213
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt(1)111
    SLICE_X71Y17.F4      net (fanout=3)        0.024   l3.cpu[0].u0/p0/iu0/N413
    SLICE_X71Y17.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/N213
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt(1)132
    SLICE_X64Y28.F3      net (fanout=3)        1.168   l3.cpu[0].u0/p0/iu0/N213
    SLICE_X64Y28.X       Tilo                  0.439   N2709
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165_SW0
    SLICE_X65Y31.F1      net (fanout=1)        0.828   N2709
    SLICE_X65Y31.X       Tilo                  0.439   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
                                                       l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000165
    SLICE_X67Y44.G4      net (fanout=18)       2.303   l3.cpu[0].u0/p0/iu0/rin_x_ctrl_tt_and0000
    SLICE_X67Y44.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N247
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110_1
    SLICE_X67Y47.G4      net (fanout=10)       0.345   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/c_dstate(6)110
    SLICE_X67Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N220
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000641
    SLICE_X63Y47.G2      net (fanout=2)        0.500   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/N350
    SLICE_X63Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.F3      net (fanout=1)        0.318   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000923
    SLICE_X63Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.G1      net (fanout=1)        0.286   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000926
    SLICE_X62Y47.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994_SW0
    SLICE_X62Y47.F1      net (fanout=1)        0.569   N5474
    SLICE_X62Y47.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux000994
    SLICE_X61Y46.G3      net (fanout=2)        0.287   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/dwrite_mux0009
    SLICE_X61Y46.Y       Tilo                  0.439   l3.cpu[0].u0/crami_dcramin_dwrite(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/cdwrite_0_mux00011
    RAMB16_X2Y7.WEA      net (fanout=2)        2.617   l3.cpu[0].u0/crami_dcramin_dwrite(0)
    RAMB16_X2Y7.CLKA     Tbwck                 0.718   l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
                                                       l3.cpu[0].u0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r.A
    -------------------------------------------------  ---------------------------
    Total                                     24.159ns (8.982ns logic, 15.177ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/ahb0/r.retry (FF)
  Destination:          mctrl2.sr1/r.ramoen_1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.172ns (Levels of Logic = 11)
  Clock Path Skew:      -0.211ns (-0.694 - -0.483)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/ahb0/r.retry to mctrl2.sr1/r.ramoen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y55.XQ      Tcko                  0.568   eth0.e1/ethc0/ahb0/r.retry
                                                       eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.G4      net (fanout=6)        2.480   eth0.e1/ethc0/ahb0/r.retry
    SLICE_X54Y70.Y       Tilo                  0.439   ahbmo(3)_haddr(27)
                                                       eth0.e1/ethc0/ahb0/r_bb_cmp_eq000011
    SLICE_X48Y77.F4      net (fanout=32)       1.284   eth0.e1/ethc0/ahb0/N0
    SLICE_X48Y77.X       Tilo                  0.439   eth0.e1/ethc0/r.tmsto.addr_24
                                                       eth0.e1/ethc0/ahb0/haddr_mux0000(24)1
    SLICE_X89Y64.F2      net (fanout=1)        2.726   ahbmo(3)_haddr(24)
    SLICE_X89Y64.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_24
                                                       ahb0/Mmux_haddr_mux0000_317
                                                       ahb0/Mmux_haddr_mux0000_2_f5_16
    SLICE_X91Y46.F2      net (fanout=8)        2.739   ahbsi_haddr(24)
    SLICE_X91Y46.COUT    Topcyf                0.769   ahb0/hsel_6_and0011_wg_cy(1)
                                                       ahb0/hsel_6_and0011_wg_lut(0)
                                                       ahb0/hsel_6_and0011_wg_cy(0)
                                                       ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(1)
    SLICE_X91Y47.COUT    Tbyp                  0.106   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_cy(2)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X81Y28.G2      net (fanout=17)       2.932   ahb0/hsel_6_and0011
    SLICE_X81Y28.Y       Tilo                  0.439   mctrl2.sr1/r.hsel
                                                       ahb0/hsel_0_mux00081
    SLICE_X73Y18.G2      net (fanout=12)       1.729   ahbsi_hsel(0)
    SLICE_X73Y18.Y       Tilo                  0.439   N2630
                                                       mctrl2.sr1/ri_ramoen(2)211
    SLICE_X76Y16.G2      net (fanout=6)        1.366   mctrl2.sr1/N60
    SLICE_X76Y16.Y       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)13
    SLICE_X76Y16.F4      net (fanout=1)        0.002   mctrl2.sr1/ri_ramoen(1)13/O
    SLICE_X76Y16.X       Tilo                  0.439   N2596
                                                       mctrl2.sr1/ri_ramoen(1)22_SW0
    SLICE_X75Y11.G4      net (fanout=1)        0.647   N2596
    SLICE_X75Y11.Y       Tilo                  0.439   mctrl2.sr1/r.ramoen_1_1
                                                       mctrl2.sr1/ri_ramoen(1)43
    Y14.O1               net (fanout=2)        1.595   mctrl2.sr1/ri_ramoen(1)
    Y14.OTCLK1           Tioock                0.389   ramoen(1)
                                                       mctrl2.sr1/r.ramoen_1
    -------------------------------------------------  ---------------------------
    Total                                     24.172ns (6.672ns logic, 17.500ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  0.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken (FF)
  Destination:          mctrl2.sr1/r.ramoen_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.044ns (Levels of Logic = 12)
  Clock Path Skew:      -0.331ns (-0.701 - -0.370)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken to mctrl2.sr1/r.ramoen_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.XQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.G4      net (fanout=9)        1.687   l3.cpu[0].u0/p0/m1.c0mmu/a0/r.hlocken
    SLICE_X98Y61.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/r_nbo_mux0000(1)11
    SLICE_X98Y61.F3      net (fanout=2)        0.054   l3.cpu[0].u0/p0/m1.c0mmu/a0/N14
    SLICE_X98Y61.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)32
    SLICE_X91Y61.G1      net (fanout=15)       1.355   l3.cpu[0].u0/p0/m1.c0mmu/a0/N81
    SLICE_X91Y61.Y       Tilo                  0.439   ahbmo(0)_hburst(0)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)16
    SLICE_X87Y56.F1      net (fanout=40)       1.643   l3.cpu[0].u0/p0/m1.c0mmu/a0/nbo_mux0004(0)
    SLICE_X87Y56.X       Tilo                  0.439   ahbmo(0)_haddr(15)
                                                       l3.cpu[0].u0/p0/m1.c0mmu/a0/Mmux_haddr_15_mux00021
    SLICE_X87Y71.G1      net (fanout=1)        0.994   ahbmo(0)_haddr(15)
    SLICE_X87Y71.X       Tif5x                 0.875   l3.dsugen.dsu0/x0/tr.haddr_15
                                                       ahb0/Mmux_haddr_mux0000_47
                                                       ahb0/Mmux_haddr_mux0000_2_f5_6
    SLICE_X91Y47.G4      net (fanout=8)        2.910   ahbsi_haddr(15)
    SLICE_X91Y47.COUT    Topcyg                0.597   ahb0/hsel_6_and0011_wg_cy(3)
                                                       ahb0/hsel_6_and0011_wg_lut(3)
                                                       ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.CIN     net (fanout=1)        0.000   ahb0/hsel_6_and0011_wg_cy(3)
    SLICE_X91Y48.XB      Tcinxb                0.892   mctrl2.sr1/r.address_16_1
                                                       ahb0/hsel_6_and0011_wg_cy(4)
    SLICE_X81Y28.G2      net (fanout=17)       2.932   ahb0/hsel_6_and0011
    SLICE_X81Y28.Y       Tilo                  0.439   mctrl2.sr1/r.hsel
                                                       ahb0/hsel_0_mux00081
    SLICE_X81Y29.G2      net (fanout=12)       0.230   ahbsi_hsel(0)
    SLICE_X81Y29.Y       Tilo                  0.439   N3323
                                                       mctrl2.sr1/v_read_mux000371_SW0_SW0
    SLICE_X80Y28.F1      net (fanout=5)        0.290   N2770
    SLICE_X80Y28.X       Tilo                  0.439   N3324
                                                       mctrl2.sr1/v_read_mux000371_SW1
    SLICE_X81Y30.F3      net (fanout=1)        0.285   N3324
    SLICE_X81Y30.X       Tilo                  0.439   mctrl2.sr1/N9
                                                       mctrl2.sr1/v_ramoen_mux0011(3)11
    SLICE_X70Y16.F2      net (fanout=3)        1.829   mctrl2.sr1/N9
    SLICE_X70Y16.X       Tilo                  0.439   mctrl2.sr1/r.ramoen_4_1
                                                       mctrl2.sr1/ri_ramoen(4)1
    AD14.O1              net (fanout=2)        2.563   mctrl2.sr1/ri_ramoen(4)
    AD14.OTCLK1          Tioock                0.389   ramoen(4)
                                                       mctrl2.sr1/r.ramoen_4
    -------------------------------------------------  ---------------------------
    Total                                     24.044ns (7.272ns logic, 16.772ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush (FF)
  Destination:          l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.357ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (-0.379 - -0.362)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush to l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y33.YQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.G1     net (fanout=136)      2.275   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.Y      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[1].tag0/tlbcamo_hit40
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam_tagin_TYP_mux0000(0)1
    SLICE_X83Y65.F3      net (fanout=23)       5.208   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcami(0)_tagin_TYP(0)
    SLICE_X83Y65.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.G1      net (fanout=2)        3.157   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.X       Tif5x                 0.875   N2661
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1_F
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1
    SLICE_X100Y37.F3     net (fanout=1)        0.641   N2661
    SLICE_X100Y37.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit134
    SLICE_X98Y46.G3      net (fanout=6)        1.011   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
    SLICE_X98Y46.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_entry_1
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
    SLICE_X111Y60.BX     net (fanout=45)       3.656   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux0001
    SLICE_X111Y60.F5     Tbxf5                 0.440   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(17)1
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_3_f5_3
    SLICE_X111Y60.FXINA  net (fanout=1)        0.000   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_3_f54
    SLICE_X111Y60.Y      Tif6y                 0.447   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(17)1
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_2_f6_3
    SLICE_X99Y44.F2      net (fanout=1)        1.778   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(17)1
    SLICE_X99Y44.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_data_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_tlbo.wbtransdata.data91
    SLICE_X93Y42.F1      net (fanout=1)        0.860   l3.cpu[0].u0/p0/m1.c0mmu/mmudco_wbtransdata_data(21)
    SLICE_X93Y42.X       Tif5x                 0.875   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux0005301_G
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux0005301
    SLICE_X93Y42.DX      net (fanout=1)        0.001   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux000530
    SLICE_X93Y42.CLK     Tdxck                 0.370   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
    -------------------------------------------------  ---------------------------
    Total                                     24.357ns (5.770ns logic, 18.587ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush (FF)
  Destination:          l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21 (FF)
  Requirement:          25.000ns
  Data Path Delay:      24.357ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (-0.379 - -0.362)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush to l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y33.YQ      Tcko                  0.568   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.G1     net (fanout=136)      2.275   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_flush
    SLICE_X103Y28.Y      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[1].tag0/tlbcamo_hit40
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam_tagin_TYP_mux0000(0)1
    SLICE_X83Y65.F3      net (fanout=23)       5.208   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcami(0)_tagin_TYP(0)
    SLICE_X83Y65.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.G1      net (fanout=2)        3.157   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit8
    SLICE_X99Y40.X       Tif5x                 0.875   N2661
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1_F
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit87_SW1
    SLICE_X100Y37.F3     net (fanout=1)        0.641   N2661
    SLICE_X100Y37.X      Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcam0[3].tag0/tlbcamo_hit134
    SLICE_X98Y46.G3      net (fanout=6)        1.011   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/tlbcamo(3)_hit
    SLICE_X98Y46.Y       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_entry_1
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux00011
    SLICE_X111Y61.BX     net (fanout=45)       3.656   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/cam_hitaddr_1_mux0001
    SLICE_X111Y61.F5     Tbxf5                 0.440   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f54
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f5_3
    SLICE_X111Y60.FXINB  net (fanout=1)        0.000   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_4_f54
    SLICE_X111Y60.Y      Tif6y                 0.447   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(17)1
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_wb_ACC_mux0000_2_f6_3
    SLICE_X99Y44.F2      net (fanout=1)        1.778   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/wb_ACC_mux0000(17)1
    SLICE_X99Y44.X       Tilo                  0.439   l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/r.s2_data_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/m0/tlbsplit0.dtlb0/Mmux_tlbo.wbtransdata.data91
    SLICE_X93Y42.F1      net (fanout=1)        0.860   l3.cpu[0].u0/p0/m1.c0mmu/mmudco_wbtransdata_data(21)
    SLICE_X93Y42.X       Tif5x                 0.875   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux0005301_G
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux0005301
    SLICE_X93Y42.DX      net (fanout=1)        0.001   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/v_wb_addr_21_mux000530
    SLICE_X93Y42.CLK     Tdxck                 0.370   l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
                                                       l3.cpu[0].u0/p0/m1.c0mmu/dcache0/r.wb.addr_21
    -------------------------------------------------  ---------------------------
    Total                                     24.357ns (5.770ns logic, 18.587ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth0.erxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;

 2155 paths analyzed, 252 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------
Slack:                  31.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (7.528 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.F2      net (fanout=15)       1.123   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(2)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.694ns (5.330ns logic, 3.364ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack:                  31.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (7.528 - 7.532)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y92.YQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.G4      net (fanout=13)       1.273   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.672ns (5.158ns logic, 3.514ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  31.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (7.524 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.F2      net (fanout=15)       1.123   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(2)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (5.333ns logic, 3.314ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack:                  31.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.625ns (Levels of Logic = 7)
  Clock Path Skew:      -0.008ns (7.524 - 7.532)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y92.YQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.G4      net (fanout=13)       1.273   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.625ns (5.161ns logic, 3.464ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack:                  31.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.599ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (7.528 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.F4      net (fanout=18)       0.922   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(0)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(0)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.599ns (5.436ns logic, 3.163ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  31.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.602ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (7.532 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.F2      net (fanout=15)       1.123   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(2)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.602ns (4.894ns logic, 3.708ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  31.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y92.YQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.G4      net (fanout=13)       1.273   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (4.722ns logic, 3.858ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  31.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.552ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (7.524 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.F4      net (fanout=18)       0.922   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(0)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(0)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.552ns (5.439ns logic, 3.113ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  31.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.507ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (7.532 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.F4      net (fanout=18)       0.922   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_0
    SLICE_X11Y86.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(0)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(0)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.507ns (5.000ns logic, 3.507ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  31.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (7.528 - 7.535)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.G3      net (fanout=15)       0.929   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.434ns (5.264ns logic, 3.170ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  31.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.429ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (7.528 - 7.531)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.G1      net (fanout=20)       0.924   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.429ns (5.264ns logic, 3.165ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  31.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.387ns (Levels of Logic = 8)
  Clock Path Skew:      -0.011ns (7.524 - 7.535)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.G3      net (fanout=15)       0.929   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.387ns (5.267ns logic, 3.120ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  31.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.382ns (Levels of Logic = 8)
  Clock Path Skew:      -0.007ns (7.524 - 7.531)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.G1      net (fanout=20)       0.924   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.382ns (5.267ns logic, 3.115ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  31.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.350ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.G1      net (fanout=15)       0.951   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.350ns (5.158ns logic, 3.192ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack:                  31.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (7.532 - 7.535)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y93.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.G3      net (fanout=15)       0.929   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_3
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.342ns (4.828ns logic, 3.514ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  31.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.337ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.G1      net (fanout=20)       0.924   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_2
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.337ns (4.828ns logic, 3.509ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack:                  31.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.329ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (7.528 - 7.530)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.G2      net (fanout=18)       0.824   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.329ns (5.264ns logic, 3.065ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  31.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.303ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (7.524 - 7.528)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.G1      net (fanout=15)       0.951   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.303ns (5.161ns logic, 3.142ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack:                  31.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.282ns (Levels of Logic = 8)
  Clock Path Skew:      -0.006ns (7.524 - 7.530)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.G2      net (fanout=18)       0.824   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.282ns (5.267ns logic, 3.015ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack:                  31.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.258ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y89.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.G1      net (fanout=15)       0.951   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_5
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (4.722ns logic, 3.536ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  31.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.245ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    SLICE_X11Y87.G2      net (fanout=15)       0.846   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y88.F4       net (fanout=3)        0.304   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y88.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.DX       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)
    SLICE_X8Y88.CLK      Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (5.158ns logic, 3.087ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack:                  31.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y87.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.G2      net (fanout=18)       0.824   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_1
    SLICE_X11Y86.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(1)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(1)
    SLICE_X11Y87.COUT    Tbyp                  0.106   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X8Y92.G4       net (fanout=3)        0.648   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X8Y92.Y        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)53
    SLICE_X8Y92.DY       net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(2)
    SLICE_X8Y92.CLK      Tdyck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_8
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (4.828ns logic, 3.409ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  31.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.198ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (7.524 - 7.528)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    SLICE_X11Y87.G2      net (fanout=15)       0.846   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_7
    SLICE_X11Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X11Y89.G4      net (fanout=3)        0.625   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X11Y89.Y       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)1
    SLICE_X11Y89.F4      net (fanout=3)        0.005   eth0.e1/ethc0/rx_rmii0.rx0/N39
    SLICE_X11Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N38
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(3)11
    SLICE_X10Y89.F1      net (fanout=1)        0.249   eth0.e1/ethc0/rx_rmii0.rx0/N38
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.198ns (5.161ns logic, 3.037ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack:                  31.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.165ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (7.524 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.F2      net (fanout=15)       1.123   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(2)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X4Y86.F1       net (fanout=7)        0.904   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X4Y86.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N30
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)21
    SLICE_X8Y89.G2       net (fanout=9)        1.153   eth0.e1/ethc0/rx_rmii0.rx0/N30
    SLICE_X8Y89.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)56
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)56_F
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)56
    SLICE_X10Y89.F2      net (fanout=1)        0.529   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)56
    SLICE_X10Y89.X       Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)81
    SLICE_X10Y89.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(1)
    SLICE_X10Y89.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_9
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (4.455ns logic, 3.710ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  31.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.159ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (7.524 - 7.534)
  Source Clock:         ethi_rx_clk rising at 0.000ns
  Destination Clock:    ethi_rx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4 to eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.XQ       Tcko                  0.568   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.F2      net (fanout=15)       1.123   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_4
    SLICE_X11Y87.COUT    Topcyf                0.769   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_lut(2)_INV_0
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(2)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(3)
    SLICE_X11Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(4)
                                                       eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.F4       net (fanout=7)        0.657   eth0.e1/ethc0/rx_rmii0.rx0/Mcompar_v.byte_count_cmp_gt0000_cy(5)
    SLICE_X6Y87.X        Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/N68
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1_G
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(8)1
    SLICE_X7Y89.F3       net (fanout=6)        0.654   eth0.e1/ethc0/rx_rmii0.rx0/N68
    SLICE_X7Y89.X        Tilo                  0.439   eth0.e1/ethc0/rx_rmii0.rx0/N41
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(6)1
    SLICE_X10Y88.F1      net (fanout=3)        0.833   eth0.e1/ethc0/rx_rmii0.rx0/N41
    SLICE_X10Y88.X       Tif5x                 0.875   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_6
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)2
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)_f5
    SLICE_X10Y88.DX      net (fanout=1)        0.001   eth0.e1/ethc0/rx_rmii0.rx0/r_byte_count_mux0000(4)
    SLICE_X10Y88.CLK     Tdxck                 0.370   eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_6
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.byte_count_6
    -------------------------------------------------  ---------------------------
    Total                                      8.159ns (4.891ns logic, 3.268ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "eth0.etxc_pad/xcv2.u0/ol" PERIOD = 40 ns HIGH 50%;

 9330 paths analyzed, 289 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  13.215ns.
--------------------------------------------------------------------------------
Slack:                  26.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.096ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     13.096ns (5.161ns logic, 7.935ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  26.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      13.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.G2      net (fanout=32)       2.510   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)1
    SLICE_X35Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)
    SLICE_X35Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                     13.067ns (5.161ns logic, 7.906ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  27.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.865ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y81.G1      net (fanout=32)       2.308   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y81.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)1
    SLICE_X35Y81.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)
    SLICE_X35Y81.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    -------------------------------------------------  ---------------------------
    Total                                     12.865ns (5.161ns logic, 7.704ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  27.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.695ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.YQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.G2      net (fanout=9)        0.492   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     12.695ns (5.161ns logic, 7.534ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  27.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.666ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.YQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.G2      net (fanout=9)        0.492   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.G2      net (fanout=32)       2.510   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)1
    SLICE_X35Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)
    SLICE_X35Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                     12.666ns (5.161ns logic, 7.505ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  27.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_30 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.627ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.G4      net (fanout=32)       2.070   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(30)1
    SLICE_X34Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(30)
    SLICE_X34Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_30
    -------------------------------------------------  ---------------------------
    Total                                     12.627ns (5.161ns logic, 7.466ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  27.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.564ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (6.995 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y75.G1      net (fanout=32)       2.007   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y75.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)2
    SLICE_X34Y75.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)
    SLICE_X34Y75.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_0
    -------------------------------------------------  ---------------------------
    Total                                     12.564ns (5.161ns logic, 7.403ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  27.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.550ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (6.988 - 7.109)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y92.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.G4      net (fanout=7)        0.347   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     12.550ns (5.161ns logic, 7.389ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  27.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.521ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (6.988 - 7.109)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y92.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.G4      net (fanout=7)        0.347   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.G2      net (fanout=32)       2.510   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)1
    SLICE_X35Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)
    SLICE_X35Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                     12.521ns (5.161ns logic, 7.360ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  27.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.527ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (6.995 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y75.F1      net (fanout=32)       1.970   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y75.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(1)1
    SLICE_X34Y75.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(1)
    SLICE_X34Y75.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
    -------------------------------------------------  ---------------------------
    Total                                     12.527ns (5.161ns logic, 7.366ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  27.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y97.G3      net (fanout=8)        0.648   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y97.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N296
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(8)12
    SLICE_X15Y88.F1      net (fanout=6)        1.131   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(8)
    SLICE_X15Y88.YB      Topfyb                1.092   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (4.661ns logic, 7.835ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  27.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_17 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.487ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y78.F2      net (fanout=32)       1.930   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y78.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(17)1
    SLICE_X35Y78.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(17)
    SLICE_X35Y78.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
    -------------------------------------------------  ---------------------------
    Total                                     12.487ns (5.161ns logic, 7.326ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  27.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.467ns (Levels of Logic = 6)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y97.G3      net (fanout=8)        0.648   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y97.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N296
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(8)12
    SLICE_X15Y88.F1      net (fanout=6)        1.131   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(8)
    SLICE_X15Y88.YB      Topfyb                1.092   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.G2      net (fanout=32)       2.510   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)1
    SLICE_X35Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)
    SLICE_X35Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                     12.467ns (4.661ns logic, 7.806ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  27.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.464ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.YQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.G2      net (fanout=9)        0.492   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_2
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y81.G1      net (fanout=32)       2.308   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y81.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)1
    SLICE_X35Y81.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)
    SLICE_X35Y81.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    -------------------------------------------------  ---------------------------
    Total                                     12.464ns (5.161ns logic, 7.303ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  27.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_16 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.458ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y78.G2      net (fanout=32)       1.901   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y78.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(16)1
    SLICE_X35Y78.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(16)
    SLICE_X35Y78.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_17
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_16
    -------------------------------------------------  ---------------------------
    Total                                     12.458ns (5.161ns logic, 7.297ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  27.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.389ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X15Y92.G1      net (fanout=8)        0.307   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X15Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N1251
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)12
    SLICE_X15Y87.G1      net (fanout=1)        0.865   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(6)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     12.389ns (5.161ns logic, 7.228ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack:                  27.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_14 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X15Y92.G1      net (fanout=8)        0.307   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X15Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N1251
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)12
    SLICE_X15Y87.G1      net (fanout=1)        0.865   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(6)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.G2      net (fanout=32)       2.510   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)1
    SLICE_X35Y79.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(14)
    SLICE_X35Y79.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                     12.360ns (5.161ns logic, 7.199ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  27.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_29 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (6.981 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X36Y77.F3      net (fanout=32)       1.763   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X36Y77.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(29)1
    SLICE_X36Y77.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(29)
    SLICE_X36Y77.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.161ns logic, 7.159ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  27.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.319ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (6.988 - 7.109)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y92.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.G4      net (fanout=7)        0.347   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_4
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y81.G1      net (fanout=32)       2.308   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y81.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)1
    SLICE_X35Y81.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(8)
    SLICE_X35Y81.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_8
    -------------------------------------------------  ---------------------------
    Total                                     12.319ns (5.161ns logic, 7.158ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  27.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_19 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (6.991 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y77.F3      net (fanout=32)       1.763   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y77.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_19
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(19)1
    SLICE_X34Y77.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(19)
    SLICE_X34Y77.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_19
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_19
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.161ns logic, 7.159ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  27.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.320ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (6.991 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y77.F3      net (fanout=32)       1.763   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y77.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_5
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(5)1
    SLICE_X35Y77.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(5)
    SLICE_X35Y77.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_5
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_5
    -------------------------------------------------  ---------------------------
    Total                                     12.320ns (5.161ns logic, 7.159ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  27.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_15 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.313ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X35Y79.F3      net (fanout=32)       1.756   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X35Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(15)1
    SLICE_X35Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(15)
    SLICE_X35Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_15
    -------------------------------------------------  ---------------------------
    Total                                     12.313ns (5.161ns logic, 7.152ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  27.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.318ns (Levels of Logic = 7)
  Clock Path Skew:      -0.112ns (6.995 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y79.G4      net (fanout=9)        2.177   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y79.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_9
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_read_mux000051
    SLICE_X34Y75.G4      net (fanout=33)       2.111   eth0.e1/ethc0/tx_rmii0.tx0/N109
    SLICE_X34Y75.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)2
    SLICE_X34Y75.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)
    SLICE_X34Y75.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_0
    -------------------------------------------------  ---------------------------
    Total                                     12.318ns (4.725ns logic, 7.593ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  27.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_28 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.126ns (6.981 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y95.G1      net (fanout=8)        0.937   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y95.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/rin_main_state_cmp_ge0000238
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(7)11
    SLICE_X15Y87.G4      net (fanout=6)        0.942   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(7)
    SLICE_X15Y87.COUT    Topcyg                0.597   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.CIN     net (fanout=1)        0.000   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(3)
    SLICE_X15Y88.YB      Tcinyb                0.995   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(4)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X36Y77.G3      net (fanout=32)       1.732   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X36Y77.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(28)1
    SLICE_X36Y77.DY      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(28)
    SLICE_X36Y77.CLK     Tdyck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_29
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_28
    -------------------------------------------------  ---------------------------
    Total                                     12.289ns (5.161ns logic, 7.128ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  27.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 (FF)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.data_31 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.289ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (6.988 - 7.107)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Destination Clock:    ethi_tx_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3 to eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.XQ      Tcko                  0.568   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.G1      net (fanout=8)        0.893   eth0.e1/ethc0/tx_rmii0.tx0/r.byte_count_3
    SLICE_X14Y92.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(9)1111
    SLICE_X14Y92.F1      net (fanout=2)        0.532   eth0.e1/ethc0/tx_rmii0.tx0/N901
    SLICE_X14Y92.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/N53
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(6)111
    SLICE_X12Y94.G4      net (fanout=8)        0.692   eth0.e1/ethc0/tx_rmii0.tx0/N53
    SLICE_X12Y94.Y       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(8)111
    SLICE_X12Y94.F4      net (fanout=1)        0.002   eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(8)111/O
    SLICE_X12Y94.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Madd_v.byte_count_add0001_xor(10)11
    SLICE_X15Y88.G3      net (fanout=2)        0.611   eth0.e1/ethc0/tx_rmii0.tx0/v_byte_count_add0001(10)
    SLICE_X15Y88.YB      Topgyb                0.920   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_lut(5)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.F1      net (fanout=9)        2.091   eth0.e1/ethc0/tx_rmii0.tx0/Mcompar_rin.main_state_cmp_eq0001_cy(5)
    SLICE_X26Y80.X       Tif5x                 0.875   eth0.e1/ethc0/tx_rmii0.tx0/N1
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1_G
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(0)1
    SLICE_X34Y79.F2      net (fanout=32)       2.539   eth0.e1/ethc0/tx_rmii0.tx0/N1
    SLICE_X34Y79.X       Tilo                  0.439   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)1
    SLICE_X34Y79.DX      net (fanout=1)        0.001   eth0.e1/ethc0/tx_rmii0.tx0/r_data_mux0000(31)
    SLICE_X34Y79.CLK     Tdxck                 0.370   eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                     12.289ns (4.928ns logic, 7.361ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "clk";

 144 paths analyzed, 103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.041ns.
--------------------------------------------------------------------------------
Slack:                  16.959ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1 (FF)
  Destination:          sdcke(0) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.407ns (Levels of Logic = 1)
  Clock Path Delay:     -0.366ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X93Y63.CLK     net (fanout=4873)     1.681   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.366ns (-3.684ns logic, 3.318ns route)

  Maximum Data Path: mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1 to sdcke(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y63.YQ      Tcko                  0.568   mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1
                                                       mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1
    AC18.O1              net (fanout=5)        3.478   mctrl2.sr1/sd0.sdctrl/r.cfg.cke_1
    AC18.PAD             Tioop                 4.361   sdcke(0)
                                                       mctrl2.sdpads.sdcke_pad/v[0].x0/xcv.x0/ttl0.slow0.op
                                                       sdcke(0)
    -------------------------------------------------  ---------------------------
    Total                                      8.407ns (4.929ns logic, 3.478ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  17.425ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_1 (FF)
  Destination:          data(0) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.938ns (Levels of Logic = 1)
  Clock Path Delay:     -0.363ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X104Y78.CLK    net (fanout=4873)     1.684   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.363ns (-3.684ns logic, 3.321ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_1 to data(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y78.XQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_1
                                                       mctrl2.sr1/r.bdrive_3_1
    G20.T1               net (fanout=1)        3.078   mctrl2.sr1/r.bdrive_3_1
    G20.PAD              Tiotp                 4.292   data(0)
                                                       mctrl2.bdr[3].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(0)
    -------------------------------------------------  ---------------------------
    Total                                      7.938ns (4.860ns logic, 3.078ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  17.823ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_8 (FF)
  Destination:          data(7) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 1)
  Clock Path Delay:     -0.348ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y81.CLK    net (fanout=4873)     1.699   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.348ns (-3.684ns logic, 3.336ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_8 to data(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y81.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_8
                                                       mctrl2.sr1/r.bdrive_3_8
    F24.T1               net (fanout=1)        2.665   mctrl2.sr1/r.bdrive_3_8
    F24.PAD              Tiotp                 4.292   data(7)
                                                       mctrl2.bdr[3].data_pad/v[7].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(7)
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (4.860ns logic, 2.665ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  17.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_2 (FF)
  Destination:          data(1) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.512ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X109Y86.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_2 to data(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y86.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_2
                                                       mctrl2.sr1/r.bdrive_3_2
    H20.T1               net (fanout=1)        2.652   mctrl2.sr1/r.bdrive_3_2
    H20.PAD              Tiotp                 4.292   data(1)
                                                       mctrl2.bdr[3].data_pad/v[1].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(1)
    -------------------------------------------------  ---------------------------
    Total                                      7.512ns (4.860ns logic, 2.652ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Slack:                  17.829ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_3 (FF)
  Destination:          data(2) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.519ns (Levels of Logic = 1)
  Clock Path Delay:     -0.348ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X109Y80.CLK    net (fanout=4873)     1.699   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.348ns (-3.684ns logic, 3.336ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_3 to data(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y80.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_3
                                                       mctrl2.sr1/r.bdrive_3_3
    E23.T1               net (fanout=1)        2.659   mctrl2.sr1/r.bdrive_3_3
    E23.PAD              Tiotp                 4.292   data(2)
                                                       mctrl2.bdr[3].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(2)
    -------------------------------------------------  ---------------------------
    Total                                      7.519ns (4.860ns logic, 2.659ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  18.005ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_1 (FF)
  Destination:          data(8) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.355ns (Levels of Logic = 1)
  Clock Path Delay:     -0.360ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X107Y81.CLK    net (fanout=4873)     1.687   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.360ns (-3.684ns logic, 3.324ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_1 to data(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y81.XQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_1
                                                       mctrl2.sr1/r.bdrive_2_1
    H22.T1               net (fanout=1)        2.495   mctrl2.sr1/r.bdrive_2_1
    H22.PAD              Tiotp                 4.292   data(8)
                                                       mctrl2.bdr[2].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(8)
    -------------------------------------------------  ---------------------------
    Total                                      7.355ns (4.860ns logic, 2.495ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack:                  18.105ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_2 (FF)
  Destination:          data(9) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.242ns (Levels of Logic = 1)
  Clock Path Delay:     -0.347ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X111Y80.CLK    net (fanout=4873)     1.700   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.347ns (-3.684ns logic, 3.337ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_2 to data(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y80.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_2
                                                       mctrl2.sr1/r.bdrive_2_2
    H21.T1               net (fanout=1)        2.382   mctrl2.sr1/r.bdrive_2_2
    H21.PAD              Tiotp                 4.292   data(9)
                                                       mctrl2.bdr[2].data_pad/v[1].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(9)
    -------------------------------------------------  ---------------------------
    Total                                      7.242ns (4.860ns logic, 2.382ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack:                  18.109ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_4 (FF)
  Destination:          data(3) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 1)
  Clock Path Delay:     -0.348ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y78.CLK    net (fanout=4873)     1.699   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.348ns (-3.684ns logic, 3.336ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_4 to data(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y78.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_4
                                                       mctrl2.sr1/r.bdrive_3_4
    E24.T1               net (fanout=1)        2.379   mctrl2.sr1/r.bdrive_3_4
    E24.PAD              Tiotp                 4.292   data(3)
                                                       mctrl2.bdr[3].data_pad/v[3].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(3)
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (4.860ns logic, 2.379ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack:                  18.194ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_5 (FF)
  Destination:          data(4) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.147ns (Levels of Logic = 1)
  Clock Path Delay:     -0.341ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X107Y93.CLK    net (fanout=4873)     1.706   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.341ns (-3.684ns logic, 3.343ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_5 to data(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y93.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_5
                                                       mctrl2.sr1/r.bdrive_3_5
    G21.T1               net (fanout=1)        2.287   mctrl2.sr1/r.bdrive_3_5
    G21.PAD              Tiotp                 4.292   data(4)
                                                       mctrl2.bdr[3].data_pad/v[4].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(4)
    -------------------------------------------------  ---------------------------
    Total                                      7.147ns (4.860ns logic, 2.287ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------
Slack:                  18.257ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/r.mdioen_1 (FF)
  Destination:          emdio (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 1)
  Clock Path Delay:     -0.349ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to eth0.e1/ethc0/r.mdioen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X17Y98.CLK     net (fanout=4873)     1.698   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.349ns (-3.684ns logic, 3.335ns route)

  Maximum Data Path: eth0.e1/ethc0/r.mdioen_1 to emdio
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y98.XQ      Tcko                  0.568   eth0.e1/ethc0/r.mdioen_1
                                                       eth0.e1/ethc0/r.mdioen_1
    L8.T1                net (fanout=1)        2.232   eth0.e1/ethc0/r.mdioen_1
    L8.PAD               Tiotp                 4.292   emdio
                                                       eth0.emdio_pad/xcv.x0/ttl0.slow0.op/OBUFT
                                                       emdio
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (4.860ns logic, 2.232ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack:                  18.314ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_7 (FF)
  Destination:          data(6) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.027ns (Levels of Logic = 1)
  Clock Path Delay:     -0.341ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X106Y93.CLK    net (fanout=4873)     1.706   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.341ns (-3.684ns logic, 3.343ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_7 to data(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y93.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_7
                                                       mctrl2.sr1/r.bdrive_3_7
    F23.T1               net (fanout=1)        2.167   mctrl2.sr1/r.bdrive_3_7
    F23.PAD              Tiotp                 4.292   data(6)
                                                       mctrl2.bdr[3].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(6)
    -------------------------------------------------  ---------------------------
    Total                                      7.027ns (4.860ns logic, 2.167ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack:                  18.405ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_3_6 (FF)
  Destination:          data(5) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 1)
  Clock Path Delay:     -0.341ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X106Y92.CLK    net (fanout=4873)     1.706   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.341ns (-3.684ns logic, 3.343ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_3_6 to data(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y92.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_3_6
                                                       mctrl2.sr1/r.bdrive_3_6
    G22.T1               net (fanout=1)        2.076   mctrl2.sr1/r.bdrive_3_6
    G22.PAD              Tiotp                 4.292   data(5)
                                                       mctrl2.bdr[3].data_pad/v[5].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(5)
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (4.860ns logic, 2.076ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack:                  18.589ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_0_8 (FF)
  Destination:          data(31) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y73.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_0_8 to data(31)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y73.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_0_8
                                                       mctrl2.sr1/r.bdrive_0_8
    P23.T1               net (fanout=1)        1.887   mctrl2.sr1/r.bdrive_0_8
    P23.PAD              Tiotp                 4.292   data(31)
                                                       mctrl2.bdr[0].data_pad/v[7].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(31)
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (4.860ns logic, 1.887ns route)
                                                       (72.0% logic, 28.0% route)

--------------------------------------------------------------------------------
Slack:                  18.631ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_7 (FF)
  Destination:          data(14) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.705ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y86.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_7 to data(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y86.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_7
                                                       mctrl2.sr1/r.bdrive_2_7
    J22.T1               net (fanout=1)        1.845   mctrl2.sr1/r.bdrive_2_7
    J22.PAD              Tiotp                 4.292   data(14)
                                                       mctrl2.bdr[2].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.705ns (4.860ns logic, 1.845ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack:                  18.772ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_1_1 (FF)
  Destination:          data(16) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 1)
  Clock Path Delay:     -0.348ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X109Y81.CLK    net (fanout=4873)     1.699   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.348ns (-3.684ns logic, 3.336ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_1_1 to data(16)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y81.XQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_1_1
                                                       mctrl2.sr1/r.bdrive_1_1
    K21.T1               net (fanout=1)        1.716   mctrl2.sr1/r.bdrive_1_1
    K21.PAD              Tiotp                 4.292   data(16)
                                                       mctrl2.bdr[1].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(16)
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (4.860ns logic, 1.716ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------
Slack:                  18.895ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_6 (FF)
  Destination:          data(13) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y87.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_6 to data(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y87.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_6
                                                       mctrl2.sr1/r.bdrive_2_6
    J20.T1               net (fanout=1)        1.581   mctrl2.sr1/r.bdrive_2_6
    J20.PAD              Tiotp                 4.292   data(13)
                                                       mctrl2.bdr[2].data_pad/v[5].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (4.860ns logic, 1.581ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack:                  19.005ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_4 (FF)
  Destination:          data(11) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.331ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X109Y87.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_4 to data(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y87.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_4
                                                       mctrl2.sr1/r.bdrive_2_4
    H24.T1               net (fanout=1)        1.471   mctrl2.sr1/r.bdrive_2_4
    H24.PAD              Tiotp                 4.292   data(11)
                                                       mctrl2.bdr[2].data_pad/v[3].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (4.860ns logic, 1.471ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack:                  19.025ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_5 (FF)
  Destination:          data(12) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 1)
  Clock Path Delay:     -0.330ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y90.CLK    net (fanout=4873)     1.717   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.330ns (-3.684ns logic, 3.354ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_5 to data(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y90.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_5
                                                       mctrl2.sr1/r.bdrive_2_5
    J21.T1               net (fanout=1)        1.445   mctrl2.sr1/r.bdrive_2_5
    J21.PAD              Tiotp                 4.292   data(12)
                                                       mctrl2.bdr[2].data_pad/v[4].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(12)
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (4.860ns logic, 1.445ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  19.036ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_0_1 (FF)
  Destination:          data(24) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.305ns (Levels of Logic = 1)
  Clock Path Delay:     -0.341ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y75.CLK    net (fanout=4873)     1.706   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.341ns (-3.684ns logic, 3.343ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_0_1 to data(24)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y75.XQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_0_1
                                                       mctrl2.sr1/r.bdrive_0_1
    L21.T1               net (fanout=1)        1.445   mctrl2.sr1/r.bdrive_0_1
    L21.PAD              Tiotp                 4.292   data(24)
                                                       mctrl2.bdr[0].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(24)
    -------------------------------------------------  ---------------------------
    Total                                      6.305ns (4.860ns logic, 1.445ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------
Slack:                  19.095ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_0_6 (FF)
  Destination:          data(29) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.241ns (Levels of Logic = 1)
  Clock Path Delay:     -0.336ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X108Y72.CLK    net (fanout=4873)     1.711   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.336ns (-3.684ns logic, 3.348ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_0_6 to data(29)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y72.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_0_6
                                                       mctrl2.sr1/r.bdrive_0_6
    N24.T1               net (fanout=1)        1.381   mctrl2.sr1/r.bdrive_0_6
    N24.PAD              Tiotp                 4.292   data(29)
                                                       mctrl2.bdr[0].data_pad/v[5].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(29)
    -------------------------------------------------  ---------------------------
    Total                                      6.241ns (4.860ns logic, 1.381ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------
Slack:                  19.106ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_0_7 (FF)
  Destination:          data(30) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Clock Path Delay:     -0.340ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X110Y75.CLK    net (fanout=4873)     1.707   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.340ns (-3.684ns logic, 3.344ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_0_7 to data(30)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y75.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_0_7
                                                       mctrl2.sr1/r.bdrive_0_7
    N23.T1               net (fanout=1)        1.374   mctrl2.sr1/r.bdrive_0_7
    N23.PAD              Tiotp                 4.292   data(30)
                                                       mctrl2.bdr[0].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(30)
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (4.860ns logic, 1.374ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  19.109ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_1_2 (FF)
  Destination:          data(17) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Clock Path Delay:     -0.343ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X110Y83.CLK    net (fanout=4873)     1.704   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.343ns (-3.684ns logic, 3.341ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_1_2 to data(17)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y83.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_1_2
                                                       mctrl2.sr1/r.bdrive_1_2
    K22.T1               net (fanout=1)        1.374   mctrl2.sr1/r.bdrive_1_2
    K22.PAD              Tiotp                 4.292   data(17)
                                                       mctrl2.bdr[1].data_pad/v[1].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(17)
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (4.860ns logic, 1.374ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  19.109ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_1_3 (FF)
  Destination:          data(18) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.234ns (Levels of Logic = 1)
  Clock Path Delay:     -0.343ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X110Y82.CLK    net (fanout=4873)     1.704   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.343ns (-3.684ns logic, 3.341ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_1_3 to data(18)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y82.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_1_3
                                                       mctrl2.sr1/r.bdrive_1_3
    K20.T1               net (fanout=1)        1.374   mctrl2.sr1/r.bdrive_1_3
    K20.PAD              Tiotp                 4.292   data(18)
                                                       mctrl2.bdr[1].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(18)
    -------------------------------------------------  ---------------------------
    Total                                      6.234ns (4.860ns logic, 1.374ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Slack:                  19.195ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_2_3 (FF)
  Destination:          data(10) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 1)
  Clock Path Delay:     -0.335ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X111Y86.CLK    net (fanout=4873)     1.712   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.335ns (-3.684ns logic, 3.349ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_2_3 to data(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y86.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_2_3
                                                       mctrl2.sr1/r.bdrive_2_3
    H23.T1               net (fanout=1)        1.280   mctrl2.sr1/r.bdrive_2_3
    H23.PAD              Tiotp                 4.292   data(10)
                                                       mctrl2.bdr[2].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (4.860ns logic, 1.280ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------
Slack:                  19.378ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               mctrl2.sr1/r.bdrive_1_5 (FF)
  Destination:          data(20) (PAD)
  Source Clock:         clkm rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      5.952ns (Levels of Logic = 1)
  Clock Path Delay:     -0.330ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: clk to mctrl2.sr1/r.bdrive_1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    SLICE_X109Y90.CLK    net (fanout=4873)     1.717   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.330ns (-3.684ns logic, 3.354ns route)

  Maximum Data Path: mctrl2.sr1/r.bdrive_1_5 to data(20)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y90.YQ     Tcko                  0.568   mctrl2.sr1/r.bdrive_1_5
                                                       mctrl2.sr1/r.bdrive_1_5
    J24.T1               net (fanout=1)        1.092   mctrl2.sr1/r.bdrive_1_5
    J24.PAD              Tiotp                 4.292   data(20)
                                                       mctrl2.bdr[1].data_pad/v[4].x0/xcv.x0/ttl0.slow0.op/OBUFT
                                                       data(20)
    -------------------------------------------------  ---------------------------
    Total                                      5.952ns (4.860ns logic, 1.092ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 7 ns BEFORE COMP "clk";

 46 paths analyzed, 46 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.633ns.
--------------------------------------------------------------------------------
Slack:                  5.367ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxd1 (PAD)
  Destination:          ua1.uart1/r.rxf_0 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.578ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rxd1 to ua1.uart1/r.rxf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.ICLK1            Tiopick               1.055   rxd1
                                                       rxd1
                                                       rxd1_IBUF
                                                       ua1.uart1/r.rxf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to ua1.uart1/r.rxf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    C10.ICLK1            net (fanout=4873)     1.469   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.578ns (-3.684ns logic, 3.106ns route)

--------------------------------------------------------------------------------
Slack:                  5.425ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               rxd2 (PAD)
  Destination:          ua2.uart2/r.rxf_0 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.520ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: rxd2 to ua2.uart2/r.rxf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E9.ICLK1             Tiopick               1.055   rxd2
                                                       rxd2
                                                       rxd2_IBUF
                                                       ua2.uart2/r.rxf_0
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to ua2.uart2/r.rxf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    E9.ICLK1             net (fanout=4873)     1.527   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.520ns (-3.684ns logic, 3.164ns route)

--------------------------------------------------------------------------------
Slack:                  5.442ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(24) (PAD)
  Destination:          mctrl2.sr1/r.data_24 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.503ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(24) to mctrl2.sr1/r.data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L21.ICLK1            Tiopick               1.055   data(24)
                                                       data(24)
                                                       mctrl2.bdr[0].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_24
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    L21.ICLK1            net (fanout=4873)     1.544   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.503ns (-3.684ns logic, 3.181ns route)

--------------------------------------------------------------------------------
Slack:                  5.442ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(23) (PAD)
  Destination:          mctrl2.sr1/r.data_23 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.503ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(23) to mctrl2.sr1/r.data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L22.ICLK1            Tiopick               1.055   data(23)
                                                       data(23)
                                                       mctrl2.bdr[1].data_pad/v[7].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_23
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    L22.ICLK1            net (fanout=4873)     1.544   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.503ns (-3.684ns logic, 3.181ns route)

--------------------------------------------------------------------------------
Slack:                  5.450ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(22) (PAD)
  Destination:          mctrl2.sr1/r.data_22 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.495ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(22) to mctrl2.sr1/r.data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K24.ICLK1            Tiopick               1.055   data(22)
                                                       data(22)
                                                       mctrl2.bdr[1].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_22
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    K24.ICLK1            net (fanout=4873)     1.552   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.495ns (-3.684ns logic, 3.189ns route)

--------------------------------------------------------------------------------
Slack:                  5.450ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(21) (PAD)
  Destination:          mctrl2.sr1/r.data_21 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.495ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(21) to mctrl2.sr1/r.data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K23.ICLK1            Tiopick               1.055   data(21)
                                                       data(21)
                                                       mctrl2.bdr[1].data_pad/v[5].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_21
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    K23.ICLK1            net (fanout=4873)     1.552   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.495ns (-3.684ns logic, 3.189ns route)

--------------------------------------------------------------------------------
Slack:                  5.453ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(20) (PAD)
  Destination:          mctrl2.sr1/r.data_20 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.492ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(20) to mctrl2.sr1/r.data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J24.ICLK1            Tiopick               1.055   data(20)
                                                       data(20)
                                                       mctrl2.bdr[1].data_pad/v[4].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_20
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    J24.ICLK1            net (fanout=4873)     1.555   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.492ns (-3.684ns logic, 3.192ns route)

--------------------------------------------------------------------------------
Slack:                  5.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(19) (PAD)
  Destination:          mctrl2.sr1/r.data_19 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.489ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(19) to mctrl2.sr1/r.data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L20.ICLK1            Tiopick               1.055   data(19)
                                                       data(19)
                                                       mctrl2.bdr[1].data_pad/v[3].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_19
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    L20.ICLK1            net (fanout=4873)     1.558   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-3.684ns logic, 3.195ns route)

--------------------------------------------------------------------------------
Slack:                  5.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(18) (PAD)
  Destination:          mctrl2.sr1/r.data_18 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.489ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(18) to mctrl2.sr1/r.data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K20.ICLK1            Tiopick               1.055   data(18)
                                                       data(18)
                                                       mctrl2.bdr[1].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_18
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    K20.ICLK1            net (fanout=4873)     1.558   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-3.684ns logic, 3.195ns route)

--------------------------------------------------------------------------------
Slack:                  5.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(26) (PAD)
  Destination:          mctrl2.sr1/r.data_26 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.489ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(26) to mctrl2.sr1/r.data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N20.ICLK1            Tiopick               1.055   data(26)
                                                       data(26)
                                                       mctrl2.bdr[0].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_26
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    N20.ICLK1            net (fanout=4873)     1.558   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-3.684ns logic, 3.195ns route)

--------------------------------------------------------------------------------
Slack:                  5.456ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(25) (PAD)
  Destination:          mctrl2.sr1/r.data_25 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.489ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(25) to mctrl2.sr1/r.data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M20.ICLK1            Tiopick               1.055   data(25)
                                                       data(25)
                                                       mctrl2.bdr[0].data_pad/v[1].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_25
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    M20.ICLK1            net (fanout=4873)     1.558   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.489ns (-3.684ns logic, 3.195ns route)

--------------------------------------------------------------------------------
Slack:                  5.457ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(31) (PAD)
  Destination:          mctrl2.sr1/r.data_31 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.488ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(31) to mctrl2.sr1/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P23.ICLK1            Tiopick               1.055   data(31)
                                                       data(31)
                                                       mctrl2.bdr[0].data_pad/v[7].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_31
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    P23.ICLK1            net (fanout=4873)     1.559   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.488ns (-3.684ns logic, 3.196ns route)

--------------------------------------------------------------------------------
Slack:                  5.457ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               emdio (PAD)
  Destination:          eth0.e1/ethc0/r.mdioi (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.488ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: emdio to eth0.e1/ethc0/r.mdioi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L8.ICLK2             Tiopick               1.055   emdio
                                                       emdio
                                                       eth0.emdio_pad/xcv.x0/ttl0.slow0.op/IBUF
                                                       eth0.e1/ethc0/r.mdioi
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to eth0.e1/ethc0/r.mdioi
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    L8.ICLK2             net (fanout=4873)     1.559   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.488ns (-3.684ns logic, 3.196ns route)

--------------------------------------------------------------------------------
Slack:                  5.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(28) (PAD)
  Destination:          mctrl2.sr1/r.data_28 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.487ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(28) to mctrl2.sr1/r.data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N21.ICLK1            Tiopick               1.055   data(28)
                                                       data(28)
                                                       mctrl2.bdr[0].data_pad/v[4].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_28
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    N21.ICLK1            net (fanout=4873)     1.560   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.487ns (-3.684ns logic, 3.197ns route)

--------------------------------------------------------------------------------
Slack:                  5.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(27) (PAD)
  Destination:          mctrl2.sr1/r.data_27 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.487ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(27) to mctrl2.sr1/r.data_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N22.ICLK1            Tiopick               1.055   data(27)
                                                       data(27)
                                                       mctrl2.bdr[0].data_pad/v[3].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_27
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    N22.ICLK1            net (fanout=4873)     1.560   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.487ns (-3.684ns logic, 3.197ns route)

--------------------------------------------------------------------------------
Slack:                  5.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(17) (PAD)
  Destination:          mctrl2.sr1/r.data_17 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.487ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(17) to mctrl2.sr1/r.data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K22.ICLK1            Tiopick               1.055   data(17)
                                                       data(17)
                                                       mctrl2.bdr[1].data_pad/v[1].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_17
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    K22.ICLK1            net (fanout=4873)     1.560   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.487ns (-3.684ns logic, 3.197ns route)

--------------------------------------------------------------------------------
Slack:                  5.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(16) (PAD)
  Destination:          mctrl2.sr1/r.data_16 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.487ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(16) to mctrl2.sr1/r.data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K21.ICLK1            Tiopick               1.055   data(16)
                                                       data(16)
                                                       mctrl2.bdr[1].data_pad/v[0].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_16
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    K21.ICLK1            net (fanout=4873)     1.560   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.487ns (-3.684ns logic, 3.197ns route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(30) (PAD)
  Destination:          mctrl2.sr1/r.data_30 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(30) to mctrl2.sr1/r.data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N23.ICLK1            Tiopick               1.055   data(30)
                                                       data(30)
                                                       mctrl2.bdr[0].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_30
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    N23.ICLK1            net (fanout=4873)     1.561   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-3.684ns logic, 3.198ns route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(14) (PAD)
  Destination:          mctrl2.sr1/r.data_14 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(14) to mctrl2.sr1/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J22.ICLK1            Tiopick               1.055   data(14)
                                                       data(14)
                                                       mctrl2.bdr[2].data_pad/v[6].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_14
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    J22.ICLK1            net (fanout=4873)     1.561   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-3.684ns logic, 3.198ns route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(15) (PAD)
  Destination:          mctrl2.sr1/r.data_15 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(15) to mctrl2.sr1/r.data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J23.ICLK1            Tiopick               1.055   data(15)
                                                       data(15)
                                                       mctrl2.bdr[2].data_pad/v[7].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_15
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    J23.ICLK1            net (fanout=4873)     1.561   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-3.684ns logic, 3.198ns route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(29) (PAD)
  Destination:          mctrl2.sr1/r.data_29 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.486ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(29) to mctrl2.sr1/r.data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N24.ICLK1            Tiopick               1.055   data(29)
                                                       data(29)
                                                       mctrl2.bdr[0].data_pad/v[5].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_29
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    N24.ICLK1            net (fanout=4873)     1.561   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.486ns (-3.684ns logic, 3.198ns route)

--------------------------------------------------------------------------------
Slack:                  5.469ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(11) (PAD)
  Destination:          mctrl2.sr1/r.data_11 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(11) to mctrl2.sr1/r.data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H24.ICLK1            Tiopick               1.055   data(11)
                                                       data(11)
                                                       mctrl2.bdr[2].data_pad/v[3].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_11
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    H24.ICLK1            net (fanout=4873)     1.571   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.476ns (-3.684ns logic, 3.208ns route)

--------------------------------------------------------------------------------
Slack:                  5.469ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               data(10) (PAD)
  Destination:          mctrl2.sr1/r.data_10 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.476ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: data(10) to mctrl2.sr1/r.data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H23.ICLK1            Tiopick               1.055   data(10)
                                                       data(10)
                                                       mctrl2.bdr[2].data_pad/v[2].x0/xcv.x0/ttl0.slow0.op/IBUF
                                                       mctrl2.sr1/r.data_10
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to mctrl2.sr1/r.data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    H23.ICLK1            net (fanout=4873)     1.571   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.476ns (-3.684ns logic, 3.208ns route)

--------------------------------------------------------------------------------
Slack:                  5.470ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gpio(7) (PAD)
  Destination:          gpio0.grgpio0/r.din1_7 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: gpio(7) to gpio0.grgpio0/r.din1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E7.ICLK1             Tiopick               1.055   gpio(7)
                                                       gpio(7)
                                                       gpio0.pio_pads[7].pio_pad/xcv.x0/ttl0.slow0.op/IBUF
                                                       gpio0.grgpio0/r.din1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to gpio0.grgpio0/r.din1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    E7.ICLK1             net (fanout=4873)     1.572   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.475ns (-3.684ns logic, 3.209ns route)

--------------------------------------------------------------------------------
Slack:                  5.470ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gpio(6) (PAD)
  Destination:          gpio0.grgpio0/r.din1_6 (FF)
  Destination Clock:    clkm rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Delay:     -0.475ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: gpio(6) to gpio0.grgpio0/r.din1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E6.ICLK1             Tiopick               1.055   gpio(6)
                                                       gpio(6)
                                                       gpio0.pio_pads[6].pio_pad/xcv.x0/ttl0.slow0.op/IBUF
                                                       gpio0.grgpio0/r.din1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (1.055ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: clk to gpio0.grgpio0/r.din1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.825   clk
                                                       clk
                                                       clk_pad/xcv2.u0/g0.ttl0.ip
    DCM_X2Y0.CLKIN       net (fanout=1)        0.798   lclk
    DCM_X2Y0.CLKFX       Tdcmino              -5.098   clkgen0/xc2v.v/dll0
                                                       clkgen0/xc2v.v/dll0
    BUFGMUX1S.I0         net (fanout=1)        0.839   clkgen0/xc2v.v/clk0B
    BUFGMUX1S.O          Tgi0o                 0.589   clkgen0/xc2v.v/bufg0
                                                       clkgen0/xc2v.v/bufg0
    E6.ICLK1             net (fanout=4873)     1.572   clkm
    -------------------------------------------------  ---------------------------
    Total                                     -0.475ns (-3.684ns logic, 3.209ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns BEFORE COMP "erx_clk";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -3.165ns.
--------------------------------------------------------------------------------
Slack:                  13.165ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(3) (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_3 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.376ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(3) to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L5.ICLK1             Tiopickd              4.211   erxd(3)
                                                       erxd(3)
                                                       eth0.erxd_pad/v[3].x0/xcv.x0/ttl0.ip
                                                       erxd(3).DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_3
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    L5.ICLK1             net (fanout=108)      1.544   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.414ns logic, 5.962ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  13.165ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(2) (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_2 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.376ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(2) to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L6.ICLK1             Tiopickd              4.211   erxd(2)
                                                       erxd(2)
                                                       eth0.erxd_pad/v[2].x0/xcv.x0/ttl0.ip
                                                       erxd(2).DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_2
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    L6.ICLK1             net (fanout=108)      1.544   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.414ns logic, 5.962ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  13.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(0) (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_0 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(0) to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L4.ICLK1             Tiopickd              4.211   erxd(0)
                                                       erxd(0)
                                                       eth0.erxd_pad/v[0].x0/xcv.x0/ttl0.ip
                                                       erxd(0).DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_0
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    L4.ICLK1             net (fanout=108)      1.548   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (1.414ns logic, 5.966ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  13.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erxd(1) (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_1 (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.380ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erxd(1) to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.ICLK1             Tiopickd              4.211   erxd(1)
                                                       erxd(1)
                                                       eth0.erxd_pad/v[1].x0/xcv.x0/ttl0.ip
                                                       erxd(1).DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_1
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.rxd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    L3.ICLK1             net (fanout=108)      1.548   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.380ns (1.414ns logic, 5.966ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  13.180ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_er (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.er (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.391ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_er to eth0.e1/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L7.ICLK1             Tiopickd              4.211   erx_er
                                                       erx_er
                                                       eth0.erxer_pad/xcv.x0/ttl0.ip
                                                       erx_er.DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.er
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.er
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    L7.ICLK1             net (fanout=108)      1.559   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.391ns (1.414ns logic, 5.977ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  13.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_dv (PAD)
  Destination:          eth0.e1/ethc0/rx_rmii0.rx0/r.en (FF)
  Destination Clock:    ethi_rx_clk rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     7.406ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_dv to eth0.e1/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J3.ICLK1             Tiopickd              4.211   erx_dv
                                                       erx_dv
                                                       eth0.erxdv_pad/xcv.x0/ttl0.ip
                                                       erx_dv.DELAY
                                                       eth0.e1/ethc0/rx_rmii0.rx0/r.en
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: erx_clk to eth0.e1/ethc0/rx_rmii0.rx0/r.en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 0.825   erx_clk
                                                       erx_clk
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX5P.I0         net (fanout=1)        4.418   eth0.erxc_pad/xcv2.u0/ol
    BUFGMUX5P.O          Tgi0o                 0.589   eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.erxc_pad/xcv2.u0/g1.ttl0.bf
    J3.ICLK1             net (fanout=108)      1.574   ethi_rx_clk
    -------------------------------------------------  ---------------------------
    Total                                      7.406ns (1.414ns logic, 5.992ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "etx_clk";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.757ns.
--------------------------------------------------------------------------------
Slack:                  8.243ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.txd_2 (FF)
  Destination:          etxd(2) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 0)
  Clock Path Delay:     6.987ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.txd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    H4.OTCLK1            net (fanout=136)      1.571   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.414ns logic, 5.573ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.txd_2 to etxd(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.PAD               Tiockp                4.770   etxd(2)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.txd_2
                                                       eth0.etxd_pad/v[2].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (4.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  8.243ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.txd_3 (FF)
  Destination:          etxd(3) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 0)
  Clock Path Delay:     6.987ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.txd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    H5.OTCLK1            net (fanout=136)      1.571   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.414ns logic, 5.573ns route)
                                                       (20.2% logic, 79.8% route)

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.txd_3 to etxd(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H5.PAD               Tiockp                4.770   etxd(3)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.txd_3
                                                       eth0.etxd_pad/v[3].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (4.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  8.256ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.tx_en (FF)
  Destination:          etx_en (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 0)
  Clock Path Delay:     6.974ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.tx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    K5.OTCLK2            net (fanout=136)      1.558   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (1.414ns logic, 5.560ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.tx_en to etx_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K5.PAD               Tiockp                4.770   etx_en
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.tx_en
                                                       eth0.etxen_pad/xcv.x0/ttl0.slow0.op
                                                       etx_en
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (4.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  8.259ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.txd_0 (FF)
  Destination:          etxd(0) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 0)
  Clock Path Delay:     6.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.txd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    K4.OTCLK1            net (fanout=136)      1.555   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.414ns logic, 5.557ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.txd_0 to etxd(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K4.PAD               Tiockp                4.770   etxd(0)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.txd_0
                                                       eth0.etxd_pad/v[0].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(0)
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (4.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  8.259ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               eth0.e1/ethc0/tx_rmii0.tx0/r.txd_1 (FF)
  Destination:          etxd(1) (PAD)
  Source Clock:         ethi_tx_clk rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.770ns (Levels of Logic = 0)
  Clock Path Delay:     6.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.txd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    K3.OTCLK1            net (fanout=136)      1.555   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.414ns logic, 5.557ns route)
                                                       (20.3% logic, 79.7% route)

  Maximum Data Path: eth0.e1/ethc0/tx_rmii0.tx0/r.txd_1 to etxd(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.PAD               Tiockp                4.770   etxd(1)
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.txd_1
                                                       eth0.etxd_pad/v[1].x0/xcv.x0/ttl0.slow0.op
                                                       etxd(1)
    -------------------------------------------------  ---------------------------
    Total                                      4.770ns (4.770ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 8 ns BEFORE COMP "etx_clk";

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -2.774ns.
--------------------------------------------------------------------------------
Slack:                  10.774ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_col (PAD)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.col_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     6.985ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_col to eth0.e1/ethc0/tx_rmii0.tx0/r.col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K7.ICLK1             Tiopickd              4.211   erx_col
                                                       erx_col
                                                       eth0.erxco_pad/xcv.x0/ttl0.ip
                                                       erx_col.DELAY
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.col_0
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.col_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    K7.ICLK1             net (fanout=136)      1.569   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.414ns logic, 5.571ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  10.774ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               erx_crs (PAD)
  Destination:          eth0.e1/ethc0/tx_rmii0.tx0/r.crs_0 (FF)
  Destination Clock:    ethi_tx_clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.211ns (Levels of Logic = 0)
  Clock Path Delay:     6.985ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: erx_crs to eth0.e1/ethc0/tx_rmii0.tx0/r.crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J7.ICLK1             Tiopickd              4.211   erx_crs
                                                       erx_crs
                                                       eth0.erxcr_pad/xcv.x0/ttl0.ip
                                                       erx_crs.DELAY
                                                       eth0.e1/ethc0/tx_rmii0.tx0/r.crs_0
    -------------------------------------------------  ---------------------------
    Total                                      4.211ns (4.211ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

  Minimum Clock Path: etx_clk to eth0.e1/ethc0/tx_rmii0.tx0/r.crs_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J5.I                 Tiopi                 0.825   etx_clk
                                                       etx_clk
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.ip
    BUFGMUX7P.I0         net (fanout=1)        4.002   eth0.etxc_pad/xcv2.u0/ol
    BUFGMUX7P.O          Tgi0o                 0.589   eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
                                                       eth0.etxc_pad/xcv2.u0/g1.ttl0.bf
    J7.ICLK1             net (fanout=136)      1.569   ethi_tx_clk
    -------------------------------------------------  ---------------------------
    Total                                      6.985ns (1.414ns logic, 5.571ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for lclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|lclk                           |     25.000ns|          N/A|     24.848ns|            0|            0|            0|     18878711|
| clkgen0/xc2v.v/clk0B          |     25.000ns|     24.848ns|          N/A|            0|            0|     18878711|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data(0)     |    1.514(R)|   -1.037(R)|clkm              |   0.000|
data(1)     |    1.514(R)|   -1.037(R)|clkm              |   0.000|
data(2)     |    1.518(R)|   -1.041(R)|clkm              |   0.000|
data(3)     |    1.518(R)|   -1.041(R)|clkm              |   0.000|
data(4)     |    1.520(R)|   -1.043(R)|clkm              |   0.000|
data(5)     |    1.520(R)|   -1.043(R)|clkm              |   0.000|
data(6)     |    1.518(R)|   -1.041(R)|clkm              |   0.000|
data(7)     |    1.518(R)|   -1.041(R)|clkm              |   0.000|
data(8)     |    1.516(R)|   -1.039(R)|clkm              |   0.000|
data(9)     |    1.516(R)|   -1.039(R)|clkm              |   0.000|
data(10)    |    1.531(R)|   -1.054(R)|clkm              |   0.000|
data(11)    |    1.531(R)|   -1.054(R)|clkm              |   0.000|
data(12)    |    1.529(R)|   -1.052(R)|clkm              |   0.000|
data(13)    |    1.529(R)|   -1.052(R)|clkm              |   0.000|
data(14)    |    1.541(R)|   -1.064(R)|clkm              |   0.000|
data(15)    |    1.541(R)|   -1.064(R)|clkm              |   0.000|
data(16)    |    1.542(R)|   -1.065(R)|clkm              |   0.000|
data(17)    |    1.542(R)|   -1.065(R)|clkm              |   0.000|
data(18)    |    1.544(R)|   -1.067(R)|clkm              |   0.000|
data(19)    |    1.544(R)|   -1.067(R)|clkm              |   0.000|
data(20)    |    1.547(R)|   -1.070(R)|clkm              |   0.000|
data(21)    |    1.550(R)|   -1.073(R)|clkm              |   0.000|
data(22)    |    1.550(R)|   -1.073(R)|clkm              |   0.000|
data(23)    |    1.558(R)|   -1.081(R)|clkm              |   0.000|
data(24)    |    1.558(R)|   -1.081(R)|clkm              |   0.000|
data(25)    |    1.544(R)|   -1.067(R)|clkm              |   0.000|
data(26)    |    1.544(R)|   -1.067(R)|clkm              |   0.000|
data(27)    |    1.542(R)|   -1.065(R)|clkm              |   0.000|
data(28)    |    1.542(R)|   -1.065(R)|clkm              |   0.000|
data(29)    |    1.541(R)|   -1.064(R)|clkm              |   0.000|
data(30)    |    1.541(R)|   -1.064(R)|clkm              |   0.000|
data(31)    |    1.543(R)|   -1.066(R)|clkm              |   0.000|
dsubre      |    1.513(R)|   -1.036(R)|clkm              |   0.000|
dsuen       |    1.513(R)|   -1.036(R)|clkm              |   0.000|
dsurx       |    1.520(R)|   -1.043(R)|clkm              |   0.000|
emdio       |    1.543(R)|   -1.066(R)|clkm              |   0.000|
gpio(0)     |    1.513(R)|   -1.036(R)|clkm              |   0.000|
gpio(1)     |    1.513(R)|   -1.036(R)|clkm              |   0.000|
gpio(2)     |    1.515(R)|   -1.038(R)|clkm              |   0.000|
gpio(3)     |    1.515(R)|   -1.038(R)|clkm              |   0.000|
gpio(4)     |    1.527(R)|   -1.050(R)|clkm              |   0.000|
gpio(5)     |    1.527(R)|   -1.050(R)|clkm              |   0.000|
gpio(6)     |    1.530(R)|   -1.053(R)|clkm              |   0.000|
gpio(7)     |    1.530(R)|   -1.053(R)|clkm              |   0.000|
rxd1        |    1.633(R)|   -1.156(R)|clkm              |   0.000|
rxd2        |    1.575(R)|   -1.098(R)|clkm              |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock erx_clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
erx_dv      |   -3.195(R)|    4.619(R)|ethi_rx_clk       |   0.000|
erx_er      |   -3.180(R)|    4.604(R)|ethi_rx_clk       |   0.000|
erxd(0)     |   -3.169(R)|    4.593(R)|ethi_rx_clk       |   0.000|
erxd(1)     |   -3.169(R)|    4.593(R)|ethi_rx_clk       |   0.000|
erxd(2)     |   -3.165(R)|    4.589(R)|ethi_rx_clk       |   0.000|
erxd(3)     |   -3.165(R)|    4.589(R)|ethi_rx_clk       |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock etx_clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
erx_col     |   -2.774(R)|    4.198(R)|ethi_tx_clk       |   0.000|
erx_crs     |   -2.774(R)|    4.198(R)|ethi_tx_clk       |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
address(0)  |    4.311(R)|clkm              |   0.000|
address(1)  |    4.311(R)|clkm              |   0.000|
address(2)  |    4.311(R)|clkm              |   0.000|
address(3)  |    4.311(R)|clkm              |   0.000|
address(4)  |    4.310(R)|clkm              |   0.000|
address(5)  |    4.310(R)|clkm              |   0.000|
address(6)  |    4.307(R)|clkm              |   0.000|
address(7)  |    4.307(R)|clkm              |   0.000|
address(8)  |    4.308(R)|clkm              |   0.000|
address(9)  |    4.308(R)|clkm              |   0.000|
address(10) |    4.292(R)|clkm              |   0.000|
address(11) |    4.294(R)|clkm              |   0.000|
address(12) |    4.294(R)|clkm              |   0.000|
address(13) |    4.297(R)|clkm              |   0.000|
address(14) |    4.297(R)|clkm              |   0.000|
address(15) |    4.283(R)|clkm              |   0.000|
address(16) |    4.282(R)|clkm              |   0.000|
address(17) |    4.282(R)|clkm              |   0.000|
address(18) |    4.281(R)|clkm              |   0.000|
address(19) |    4.281(R)|clkm              |   0.000|
address(20) |    4.275(R)|clkm              |   0.000|
address(21) |    4.275(R)|clkm              |   0.000|
address(22) |    4.270(R)|clkm              |   0.000|
address(23) |    4.270(R)|clkm              |   0.000|
address(24) |    4.267(R)|clkm              |   0.000|
address(25) |    4.267(R)|clkm              |   0.000|
address(26) |    4.278(R)|clkm              |   0.000|
address(27) |    4.278(R)|clkm              |   0.000|
data(0)     |    7.575(R)|clkm              |   0.000|
data(1)     |    7.176(R)|clkm              |   0.000|
data(2)     |    7.171(R)|clkm              |   0.000|
data(3)     |    6.891(R)|clkm              |   0.000|
data(4)     |    6.806(R)|clkm              |   0.000|
data(5)     |    6.595(R)|clkm              |   0.000|
data(6)     |    6.686(R)|clkm              |   0.000|
data(7)     |    7.177(R)|clkm              |   0.000|
data(8)     |    6.995(R)|clkm              |   0.000|
data(9)     |    6.895(R)|clkm              |   0.000|
data(10)    |    5.805(R)|clkm              |   0.000|
data(11)    |    5.995(R)|clkm              |   0.000|
data(12)    |    5.975(R)|clkm              |   0.000|
data(13)    |    6.105(R)|clkm              |   0.000|
data(14)    |    6.369(R)|clkm              |   0.000|
data(15)    |    5.611(R)|clkm              |   0.000|
data(16)    |    6.228(R)|clkm              |   0.000|
data(17)    |    5.891(R)|clkm              |   0.000|
data(18)    |    5.891(R)|clkm              |   0.000|
data(19)    |    5.287(R)|clkm              |   0.000|
data(20)    |    5.622(R)|clkm              |   0.000|
data(21)    |    5.309(R)|clkm              |   0.000|
data(22)    |    5.309(R)|clkm              |   0.000|
data(23)    |    5.297(R)|clkm              |   0.000|
data(24)    |    5.964(R)|clkm              |   0.000|
data(25)    |    5.605(R)|clkm              |   0.000|
data(26)    |    5.605(R)|clkm              |   0.000|
data(27)    |    5.605(R)|clkm              |   0.000|
data(28)    |    5.420(R)|clkm              |   0.000|
data(29)    |    5.905(R)|clkm              |   0.000|
data(30)    |    5.894(R)|clkm              |   0.000|
data(31)    |    6.411(R)|clkm              |   0.000|
dsuact      |    4.305(R)|clkm              |   0.000|
dsutx       |    4.307(R)|clkm              |   0.000|
emdc        |    4.281(R)|clkm              |   0.000|
emdio       |    6.743(R)|clkm              |   0.000|
errorn      |    4.282(R)|clkm              |   0.000|
gpio(0)     |    4.312(R)|clkm              |   0.000|
gpio(1)     |    4.312(R)|clkm              |   0.000|
gpio(2)     |    4.310(R)|clkm              |   0.000|
gpio(3)     |    4.310(R)|clkm              |   0.000|
gpio(4)     |    4.298(R)|clkm              |   0.000|
gpio(5)     |    4.298(R)|clkm              |   0.000|
gpio(6)     |    4.295(R)|clkm              |   0.000|
gpio(7)     |    4.295(R)|clkm              |   0.000|
iosn        |    4.076(R)|clkm              |   0.000|
oen         |    4.076(R)|clkm              |   0.000|
ramoen(0)   |    4.076(R)|clkm              |   0.000|
ramoen(1)   |    4.076(R)|clkm              |   0.000|
ramoen(2)   |    4.069(R)|clkm              |   0.000|
ramoen(3)   |    4.069(R)|clkm              |   0.000|
ramoen(4)   |    4.069(R)|clkm              |   0.000|
ramsn(0)    |    4.125(R)|clkm              |   0.000|
ramsn(1)    |    4.125(R)|clkm              |   0.000|
read        |    4.068(R)|clkm              |   0.000|
romsn(0)    |    4.124(R)|clkm              |   0.000|
romsn(1)    |    4.163(R)|clkm              |   0.000|
rwen(0)     |    4.183(R)|clkm              |   0.000|
rwen(1)     |    4.183(R)|clkm              |   0.000|
rwen(2)     |    4.173(R)|clkm              |   0.000|
rwen(3)     |    4.173(R)|clkm              |   0.000|
sdcasn      |    4.310(R)|clkm              |   0.000|
sdcke(0)    |    8.041(R)|clkm              |   0.000|
sdcke(1)    |    4.200(R)|clkm              |   0.000|
sdcsn(0)    |    4.295(R)|clkm              |   0.000|
sdcsn(1)    |    4.295(R)|clkm              |   0.000|
sddqm(0)    |    4.250(R)|clkm              |   0.000|
sddqm(1)    |    4.250(R)|clkm              |   0.000|
sddqm(2)    |    4.208(R)|clkm              |   0.000|
sddqm(3)    |    4.208(R)|clkm              |   0.000|
sdrasn      |    4.310(R)|clkm              |   0.000|
sdwen       |    4.311(R)|clkm              |   0.000|
txd1        |    4.183(R)|clkm              |   0.000|
txd2        |    4.208(R)|clkm              |   0.000|
writen      |    4.068(R)|clkm              |   0.000|
------------+------------+------------------+--------+

Clock etx_clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
etx_en      |   11.744(R)|ethi_tx_clk       |   0.000|
etxd(0)     |   11.741(R)|ethi_tx_clk       |   0.000|
etxd(1)     |   11.741(R)|ethi_tx_clk       |   0.000|
etxd(2)     |   11.757(R)|ethi_tx_clk       |   0.000|
etxd(3)     |   11.757(R)|ethi_tx_clk       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.848|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock erx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
erx_clk        |    8.700|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock etx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
etx_clk        |   13.215|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = OUT 25 ns AFTER COMP "clk";
Bus Skew: 3.973 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
address(0)                                     |        4.311|        0.243|
address(1)                                     |        4.311|        0.243|
address(2)                                     |        4.311|        0.243|
address(3)                                     |        4.311|        0.243|
address(4)                                     |        4.310|        0.242|
address(5)                                     |        4.310|        0.242|
address(6)                                     |        4.307|        0.239|
address(7)                                     |        4.307|        0.239|
address(8)                                     |        4.308|        0.240|
address(9)                                     |        4.308|        0.240|
address(10)                                    |        4.292|        0.224|
address(11)                                    |        4.294|        0.226|
address(12)                                    |        4.294|        0.226|
address(13)                                    |        4.297|        0.229|
address(14)                                    |        4.297|        0.229|
address(15)                                    |        4.283|        0.215|
address(16)                                    |        4.282|        0.214|
address(17)                                    |        4.282|        0.214|
address(18)                                    |        4.281|        0.213|
address(19)                                    |        4.281|        0.213|
address(20)                                    |        4.275|        0.207|
address(21)                                    |        4.275|        0.207|
address(22)                                    |        4.270|        0.202|
address(23)                                    |        4.270|        0.202|
address(24)                                    |        4.267|        0.199|
address(25)                                    |        4.267|        0.199|
address(26)                                    |        4.278|        0.210|
address(27)                                    |        4.278|        0.210|
data(0)                                        |        7.575|        3.507|
data(1)                                        |        7.176|        3.108|
data(2)                                        |        7.171|        3.103|
data(3)                                        |        6.891|        2.823|
data(4)                                        |        6.806|        2.738|
data(5)                                        |        6.595|        2.527|
data(6)                                        |        6.686|        2.618|
data(7)                                        |        7.177|        3.109|
data(8)                                        |        6.995|        2.927|
data(9)                                        |        6.895|        2.827|
data(10)                                       |        5.805|        1.737|
data(11)                                       |        5.995|        1.927|
data(12)                                       |        5.975|        1.907|
data(13)                                       |        6.105|        2.037|
data(14)                                       |        6.369|        2.301|
data(15)                                       |        5.611|        1.543|
data(16)                                       |        6.228|        2.160|
data(17)                                       |        5.891|        1.823|
data(18)                                       |        5.891|        1.823|
data(19)                                       |        5.287|        1.219|
data(20)                                       |        5.622|        1.554|
data(21)                                       |        5.309|        1.241|
data(22)                                       |        5.309|        1.241|
data(23)                                       |        5.297|        1.229|
data(24)                                       |        5.964|        1.896|
data(25)                                       |        5.605|        1.537|
data(26)                                       |        5.605|        1.537|
data(27)                                       |        5.605|        1.537|
data(28)                                       |        5.420|        1.352|
data(29)                                       |        5.905|        1.837|
data(30)                                       |        5.894|        1.826|
data(31)                                       |        6.411|        2.343|
dsuact                                         |        4.305|        0.237|
dsutx                                          |        4.307|        0.239|
emdc                                           |        4.281|        0.213|
emdio                                          |        6.743|        2.675|
errorn                                         |        4.282|        0.214|
gpio(0)                                        |        4.312|        0.244|
gpio(1)                                        |        4.312|        0.244|
gpio(2)                                        |        4.310|        0.242|
gpio(3)                                        |        4.310|        0.242|
gpio(4)                                        |        4.298|        0.230|
gpio(5)                                        |        4.298|        0.230|
gpio(6)                                        |        4.295|        0.227|
gpio(7)                                        |        4.295|        0.227|
iosn                                           |        4.076|        0.008|
oen                                            |        4.076|        0.008|
ramoen(0)                                      |        4.076|        0.008|
ramoen(1)                                      |        4.076|        0.008|
ramoen(2)                                      |        4.069|        0.001|
ramoen(3)                                      |        4.069|        0.001|
ramoen(4)                                      |        4.069|        0.001|
ramsn(0)                                       |        4.125|        0.057|
ramsn(1)                                       |        4.125|        0.057|
read                                           |        4.068|        0.000|
romsn(0)                                       |        4.124|        0.056|
romsn(1)                                       |        4.163|        0.095|
rwen(0)                                        |        4.183|        0.115|
rwen(1)                                        |        4.183|        0.115|
rwen(2)                                        |        4.173|        0.105|
rwen(3)                                        |        4.173|        0.105|
sdcasn                                         |        4.310|        0.242|
sdcke(0)                                       |        8.041|        3.973|
sdcke(1)                                       |        4.200|        0.132|
sdcsn(0)                                       |        4.295|        0.227|
sdcsn(1)                                       |        4.295|        0.227|
sddqm(0)                                       |        4.250|        0.182|
sddqm(1)                                       |        4.250|        0.182|
sddqm(2)                                       |        4.208|        0.140|
sddqm(3)                                       |        4.208|        0.140|
sdrasn                                         |        4.310|        0.242|
sdwen                                          |        4.311|        0.243|
txd1                                           |        4.183|        0.115|
txd2                                           |        4.208|        0.140|
writen                                         |        4.068|        0.000|
-----------------------------------------------+-------------+-------------+

OFFSET = OUT 20 ns AFTER COMP "etx_clk";
Bus Skew: 0.016 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
etx_en                                         |       11.744|        0.003|
etxd(0)                                        |       11.741|        0.000|
etxd(1)                                        |       11.741|        0.000|
etxd(2)                                        |       11.757|        0.016|
etxd(3)                                        |       11.757|        0.016|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 18890399 paths, 0 nets, and 87260 connections

Design statistics:
   Minimum period:  24.848ns{1}   (Maximum frequency:  40.245MHz)
   Minimum input required time before clock:   1.633ns
   Minimum output required time after clock:  11.757ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 24 18:20:40 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



