module AND_16(c,a,b);
output [0:15]c;
input [0:15]a,b;
AND and1_16 [0:15](c,a,b);
endmodule
