/*
 * Copyright (c) 2019 Intel Corp.
 * SPDX-License-Identifier: Apache-2.0
 */

#include "qemu_x86.dts"

&pcie0 {
	smbus0: smbus0 {
		compatible = "intel,pch-smbus";
		#address-cells = <1>;
		#size-cells = <0>;
		vendor-id = <0x8086>;
		device-id = <0x2930>;
		interrupts = <PCIE_IRQ_DETECT IRQ_TYPE_LOWEST_LEVEL_LOW 3>;
		interrupt-parent = <&intc>;

		status = "okay";

		eeprom2: smbus_eeprom@50 {
			compatible = "atmel,at24";
			reg = <0x50>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom3: smbus_eeprom@51 {
			compatible = "atmel,at24";
			reg = <0x51>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom4: smbus_eeprom@52 {
			compatible = "atmel,at24";
			reg = <0x52>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom5: smbus_eeprom@53 {
			compatible = "atmel,at24";
			reg = <0x53>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom6: smbus_eeprom@54 {
			compatible = "atmel,at24";
			reg = <0x54>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom7: smbus_eeprom@55 {
			compatible = "atmel,at24";
			reg = <0x55>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom8: smbus_eeprom@56 {
			compatible = "atmel,at24";
			reg = <0x56>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};

		eeprom9: smbus_eeprom@57 {
			compatible = "atmel,at24";
			reg = <0x57>;
			size = <0x100>;
			pagesize = <0x100>;
			address-width = <8>;
			timeout = <5>;

			status = "okay";
		};
	};
};
