# cci_mpf

+define+CCI_SIMULATION

+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro
+incdir+${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/sw/include/opae/mpf

${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/ccis_if_funcs_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/ccip_if_funcs_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/cci_csr_if_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-if/ccip_feature_list_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_csrs_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pkg.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_null.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci_mpf_pipe_std.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccip_wires_to_mpf.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-if/ccis_wires_to_mpf.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_arb_rr.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo1.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo2.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_bram.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_fifo_lutram.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_cam.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_counting.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_filter_decode.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_heap.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lfsr.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_lutram.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_onehot_to_bin.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_dualport_byteena.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_ram_simple.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_lru_pseudo.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_repl_random.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_rob.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-prims/cci_mpf_prim_track_multi_write.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_epoch.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_afu_lockstep.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_buffer_fiu.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_csr.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dbg_history.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_dedup_reads.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_detect_eop.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_afu.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_edge/cci_mpf_shim_edge_fiu.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_latency_qos.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_mux.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_null.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_pwrite/cci_mpf_shim_pwrite.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_rsp_order.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vc_map.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_shim_vtp.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pipe.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_pt_walk.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_vtp/cci_mpf_svc_vtp_tlb.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_filter_group.sv
${PWD}/../../../intel-fpga-bbb/BBB_cci_mpf/hw/rtl/cci-mpf-shims/cci_mpf_shim_wro/cci_mpf_shim_wro_epoch_order.sv

# cci_async

${PWD}/../../../intel-fpga-bbb/BBB_ccip_async/hw/rtl/ccip_afifo_channel.sv
${PWD}/../../../intel-fpga-bbb/BBB_ccip_async/hw/rtl/ccip_async_activity_cnt.sv
${PWD}/../../../intel-fpga-bbb/BBB_ccip_async/hw/rtl/ccip_async_shim.sv

# dut

${PWD}/../../${AFU}/hw/reed_solomon_decoder_pkg.sv


${PWD}/../../${AFU}/hw/reed_solomon_decoder_csr.sv
${PWD}/../../${AFU}/hw/reed_solomon_decoder_fifo.sv
${PWD}/../../${AFU}/hw/reed_solomon_decoder_requestor.sv
${PWD}/../../${AFU}/hw/ccip_std_afu.sv

${PWD}/../../${AFU}/hw/branch_control.v
${PWD}/../../${AFU}/hw/branch_selector16x16.v
${PWD}/../../${AFU}/hw/branch_stack.v
${PWD}/../../${AFU}/hw/buffer.v
${PWD}/../../${AFU}/hw/cgra.v
${PWD}/../../${AFU}/hw/cgra_shell.sv
${PWD}/../../${AFU}/hw/conf_read.v
${PWD}/../../${AFU}/hw/control_exec.v
${PWD}/../../${AFU}/hw/cross16x16.v
${PWD}/../../${AFU}/hw/cross32x32.v
${PWD}/../../${AFU}/hw/decode_initial_conf.v
${PWD}/../../${AFU}/hw/decoder_branch.v
${PWD}/../../${AFU}/hw/fu.v
${PWD}/../../${AFU}/hw/in_control.v
${PWD}/../../${AFU}/hw/mem_ram.v
${PWD}/../../${AFU}/hw/m_register.v
${PWD}/../../${AFU}/hw/mux2x1.v
${PWD}/../../${AFU}/hw/mux16x1.v
${PWD}/../../${AFU}/hw/mux32x1.v
${PWD}/../../${AFU}/hw/out_control.v
${PWD}/../../${AFU}/hw/pc.v
${PWD}/../../${AFU}/hw/pe.v
${PWD}/../../${AFU}/hw/pe_io.v
${PWD}/../../${AFU}/hw/rf_mem.v
${PWD}/../../${AFU}/hw/unit_exec.v
${PWD}/../../${AFU}/hw/uut_interface.v
