Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5b1e748720f6407983910d8e6de9be75 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSyncs_behav xil_defaultlib.testSyncs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:71]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:80]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:81]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'D' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:97]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'D' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:103]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'D' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:109]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'D' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:115]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'D' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:121]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:127]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:134]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:141]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:148]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:155]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:210]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:211]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'Din' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'collisionPinkSlugWithPlayer' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:241]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'collisionPinkSlugWithFloor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:242]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'collisionShipWithPlayer' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:243]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'collisionShipWithFloor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:244]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ship1floor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:255]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ship2floor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:256]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ship3floor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:257]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ship4floor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:258]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ship5floor' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:259]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'Q' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:263]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'N' [C:/Users/19722/Desktop/project_6/project_6.srcs/sources_1/new/TopLevel.v:269]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.labVGA_clks
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.edgeDetector
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Time_Counter
Compiling module xil_defaultlib.countU16DL
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LSFR
Compiling module xil_defaultlib.Target
Compiling module xil_defaultlib.SMachine_Logic
Compiling module xil_defaultlib.State_Machine_default
Compiling module xil_defaultlib.shipSMachine_Logic
Compiling module xil_defaultlib.shipState_Machine_default
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.check_the_sync_signals
Compiling module xil_defaultlib.check_the_rgb_signals
Compiling module xil_defaultlib.testSyncs
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSyncs_behav
