
---------- Begin Simulation Statistics ----------
final_tick                               2542113743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230294                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.24                       # Real time elapsed on the host
host_tick_rate                              663620026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200350                       # Number of instructions simulated
sim_ops                                       4200350                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012104                       # Number of seconds simulated
sim_ticks                                 12103898500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.503685                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  360023                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               660548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2626                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            110462                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            982235                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25753                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          151467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           125714                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1186291                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71319                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27198                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200350                       # Number of instructions committed
system.cpu.committedOps                       4200350                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.760026                       # CPI: cycles per instruction
system.cpu.discardedOps                        315303                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618436                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1477475                       # DTB hits
system.cpu.dtb.data_misses                       8398                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416143                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872978                       # DTB read hits
system.cpu.dtb.read_misses                       7530                       # DTB read misses
system.cpu.dtb.write_accesses                  202293                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604497                       # DTB write hits
system.cpu.dtb.write_misses                       868                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18242                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3696815                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1151941                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           686493                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17014373                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173610                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  979158                       # ITB accesses
system.cpu.itb.fetch_acv                          363                       # ITB acv
system.cpu.itb.fetch_hits                      974338                       # ITB hits
system.cpu.itb.fetch_misses                      4820                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11160623000     92.17%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9108500      0.08%     92.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19449000      0.16%     92.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               919061500      7.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12108242000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8162738500     67.41%     67.41% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3945503500     32.59%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24194125                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543933     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840385     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593279     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200350                       # Class of committed instruction
system.cpu.quiesceCycles                        13672                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7179752                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157874                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22801450                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22801450                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22801450                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22801450                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116930.512821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116930.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116930.512821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116930.512821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13039476                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13039476                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13039476                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13039476                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66869.107692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66869.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66869.107692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66869.107692                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22451953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22451953                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116937.255208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116937.255208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12839979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12839979                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66874.890625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66874.890625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.289836                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539623926000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.289836                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205615                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205615                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130435                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34905                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88482                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34467                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28965                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28965                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89072                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41258                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       266563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       266563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11359424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11359424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6716544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6716985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18087673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159710                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002724                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052118                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159275     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159710                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           834117529                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          377759750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          472283500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5696576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4493888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10190464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5696576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5696576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470639769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371276081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841915851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470639769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470639769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184562024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184562024                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184562024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470639769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371276081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026477874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79067.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200951750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7457                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7458                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159226                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123166                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159226                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123166                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10448                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1976                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5812                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034047250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  743890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4823634750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13671.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32421.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81965                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159226                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123166                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.252477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.686254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.317344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34862     42.23%     42.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24513     29.69%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10084     12.22%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4812      5.83%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2487      3.01%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1403      1.70%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.14%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          605      0.73%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2839      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7458                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.948780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.354971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.686196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1346     18.05%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5622     75.38%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.13%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            78      1.05%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            43      0.58%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7458                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247419                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6633     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              101      1.35%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              496      6.65%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              159      2.13%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.87%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7457                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9521792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7754496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10190464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7882624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12103893500                       # Total gap between requests
system.mem_ctrls.avgGap                      42862.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5060288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4461504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7754496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418070921.529951691628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368600579.391838073730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640661023.388456225395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123166                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2563080500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260554250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 296938725500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28795.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32193.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2410882.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            317380140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168672570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           567994140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314259660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5283423480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        198698400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7805578950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.881395                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    464131250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11235727250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272105400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144604680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           494280780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318185100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     955150560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5232707730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241406400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7658440650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.725122                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572622500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11127236000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1013450                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12096698500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1688738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1688738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1688738                       # number of overall hits
system.cpu.icache.overall_hits::total         1688738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89073                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89073                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89073                       # number of overall misses
system.cpu.icache.overall_misses::total         89073                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5477294500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5477294500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5477294500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5477294500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1777811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1777811                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1777811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1777811                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050103                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050103                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050103                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050103                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61492.197411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61492.197411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61492.197411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61492.197411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88482                       # number of writebacks
system.cpu.icache.writebacks::total             88482                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89073                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89073                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89073                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89073                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5388222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5388222500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5388222500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5388222500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050103                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050103                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050103                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050103                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60492.208638                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60492.208638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60492.208638                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60492.208638                       # average overall mshr miss latency
system.cpu.icache.replacements                  88482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1688738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1688738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89073                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89073                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5477294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5477294500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1777811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1777811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050103                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61492.197411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61492.197411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5388222500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5388222500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050103                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60492.208638                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60492.208638                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.840775                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1746685                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88560                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.723182                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.840775                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3644694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3644694                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334879                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334879                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334879                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334879                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105916                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105916                       # number of overall misses
system.cpu.dcache.overall_misses::total        105916                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793578000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793578000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793578000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440795                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440795                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440795                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440795                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073512                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073512                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073512                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073512                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64141.187356                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64141.187356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64141.187356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64141.187356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34729                       # number of writebacks
system.cpu.dcache.writebacks::total             34729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36573                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420434000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420434000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048128                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048128                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63747.371761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63747.371761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63747.371761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63747.371761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69193                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321460000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852752                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67094.780220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67094.780220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9139                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40365                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700301500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66897.101449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66897.101449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531631                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472118000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472118000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61549.280295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61549.280295                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27434                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720132500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720132500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049279                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59359.945476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59359.945476                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10294                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62880000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62880000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70493.273543                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70493.273543                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61988000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079743                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69493.273543                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69493.273543                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542113743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.349320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395884                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69193                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.173775                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.349320                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978857                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2996419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2996419                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552840151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 665717                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   665710                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.12                       # Real time elapsed on the host
host_tick_rate                              758395220                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402347                       # Number of instructions simulated
sim_ops                                       7402347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008433                       # Number of seconds simulated
sim_ticks                                  8432969000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.788425                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  192416                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               429611                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1658                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             62717                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            588089                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              21777                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          140370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118593                       # Number of indirect misses.
system.cpu.branchPred.lookups                  730417                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55318                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20546                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462761                       # Number of instructions committed
system.cpu.committedOps                       2462761                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.802288                       # CPI: cycles per instruction
system.cpu.discardedOps                        193179                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   167918                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       839129                       # DTB hits
system.cpu.dtb.data_misses                       3423                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110454                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       496456                       # DTB read hits
system.cpu.dtb.read_misses                       2920                       # DTB read misses
system.cpu.dtb.write_accesses                   57464                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342673                       # DTB write hits
system.cpu.dtb.write_misses                       503                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4841                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2096645                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            627449                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           384986                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12539336                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147009                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  355765                       # ITB accesses
system.cpu.itb.fetch_acv                          209                       # ITB acv
system.cpu.itb.fetch_hits                      353081                       # ITB hits
system.cpu.itb.fetch_misses                      2684                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5100     80.05%     85.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.62% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6371                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9951                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2314     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5610                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2311     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2311     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4670                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6022914500     71.42%     71.42% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                67454500      0.80%     72.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11135500      0.13%     72.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2331329500     27.65%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8432834000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711515                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832442                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7069593000     83.83%     83.83% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1363241000     16.17%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16752409                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43217      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523570     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3574      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485961     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339407     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58866      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462761                       # Class of committed instruction
system.cpu.quiesceCycles                       113529                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4213073                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        260379                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2654285288                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2654285288                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2654285288                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2654285288                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117873.935874                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117873.935874                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117873.935874                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117873.935874                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            97                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1527112382                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1527112382                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1527112382                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1527112382                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67817.407496                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67817.407496                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67817.407496                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67817.407496                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6222975                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6222975                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115240.277778                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115240.277778                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3522975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3522975                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65240.277778                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65240.277778                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2648062313                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2648062313                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117880.266782                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117880.266782                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1523589407                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1523589407                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67823.602520                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67823.602520                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93416                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41952                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73636                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15421                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15421                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73647                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18624                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       220922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       220922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 371824                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9425600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9425600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3422592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3425519                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14288815                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132108                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001688                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041051                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131885     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     223      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132108                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3114000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           736267867                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186450750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          391331500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4712896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2175360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6888256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4712896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4712896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2684928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2684928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73639                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41952                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41952                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558865567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257958970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816824537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558865567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558865567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318384664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318384664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318384664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558865567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257958970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135209201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246006500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7039                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108005                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115494                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115494                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5198                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1004                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5246                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1542454750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  512160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3463054750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15058.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33808.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        69                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115494                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    223                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.374335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.172659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.968298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26442     41.40%     41.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18884     29.57%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8037     12.58%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3590      5.62%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1919      3.00%     92.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1085      1.70%     93.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          663      1.04%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          463      0.72%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2785      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63868                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.552493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.833747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.336745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1461     20.76%     20.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            948     13.47%     34.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4240     60.24%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           214      3.04%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            89      1.26%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            34      0.48%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            24      0.34%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.14%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.247321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.819167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6132     87.11%     87.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              327      4.65%     91.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              350      4.97%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      2.17%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.63%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.18%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7039                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6555648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  332672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7327552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6888320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7391616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       777.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       868.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    876.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8432972000                       # Total gap between requests
system.mem_ctrls.avgGap                      37795.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4389504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2166144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7327552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520517032.613306164742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256866116.785203397274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 868917222.392255902290                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115494                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2303169250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1159885500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212175563750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31276.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34124.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1837113.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            259217700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137766090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           407272740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315862200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     665655120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3592606260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        213018240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5591398350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.040306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    519413500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    281580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7632263000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            196828380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104612970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           324134580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          281791260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     665655120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3562896720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237926400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5373845430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.242403                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    584264000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    281580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7567412500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               176500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117276288                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1151500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1648500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              106000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10666408000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       935365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           935365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       935365                       # number of overall hits
system.cpu.icache.overall_hits::total          935365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73646                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73646                       # number of overall misses
system.cpu.icache.overall_misses::total         73646                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4760550500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4760550500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4760550500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4760550500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1009011                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1009011                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1009011                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1009011                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072988                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072988                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072988                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072988                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64640.992043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64640.992043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64640.992043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64640.992043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73636                       # number of writebacks
system.cpu.icache.writebacks::total             73636                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73646                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4686904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4686904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4686904500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4686904500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072988                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072988                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072988                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072988                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63640.992043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63640.992043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63640.992043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63640.992043                       # average overall mshr miss latency
system.cpu.icache.replacements                  73636                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       935365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          935365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73646                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4760550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4760550500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1009011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1009011                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072988                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64640.992043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64640.992043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4686904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4686904500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072988                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63640.992043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63640.992043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985533                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1061012                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74157                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.307645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999972                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2091668                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2091668                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       760278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           760278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       760278                       # number of overall hits
system.cpu.dcache.overall_hits::total          760278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51644                       # number of overall misses
system.cpu.dcache.overall_misses::total         51644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3388583500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3388583500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3388583500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3388583500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       811922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       811922                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       811922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       811922                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65614.272713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65614.272713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65614.272713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65614.272713                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19488                       # number of writebacks
system.cpu.dcache.writebacks::total             19488                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18214                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18214                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18214                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33430                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2196694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2196694000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2196694000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2196694000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233821000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233821000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65710.260245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65710.260245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65710.260245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65710.260245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120402.162719                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120402.162719                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33990                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       459793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          459793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21758                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1529108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1529108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       481551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       481551                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70277.966725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70277.966725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3756                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1268065500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1268065500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233821000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233821000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70440.256638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70440.256638                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203854.402790                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203854.402790                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29886                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1859475500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1859475500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330371                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62218.948672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62218.948672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    928628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    928628500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046699                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60191.113560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60191.113560                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43214500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062582                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062582                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75682.136602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75682.136602                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42643500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42643500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062582                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062582                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74682.136602                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74682.136602                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8808                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8808                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8808                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8808                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10726408000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              845098                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.136003                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1693698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1693698                       # Number of data accesses

---------- End Simulation Statistics   ----------
