Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:36:24 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (29)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src27_reg[0]/C
src27_reg[1]/C
src28_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src27_reg[0]/D
src27_reg[1]/D
src28_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  256          inf        0.000                      0                  256           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 5.288ns (49.985%)  route 5.291ns (50.015%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.526 r  compressor/comp/gpc99/carry4_inst0/O[1]
                         net (fo=4, routed)           0.678     4.204    compressor/comp/gpc175/lut6_2_inst1/I3
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/lut6_2_inst1/LUT6/I3
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.225     4.429 r  compressor/comp/gpc175/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.429    compressor/comp/gpc175/lut6_2_inst1_n_1
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/carry4_inst0/S[1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.910 r  compressor/comp/gpc175/carry4_inst0/O[3]
                         net (fo=2, routed)           0.752     5.662    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene24_0[3]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/I1
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.222     5.884 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/O
                         net (fo=1, routed)           0.000     5.884    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[23]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.183 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.183    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.413 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[1]
                         net (fo=1, routed)           1.770     8.183    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.579 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.579    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.484ns  (logic 5.652ns (53.910%)  route 4.832ns (46.090%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.789 r  compressor/comp/gpc99/carry4_inst0/O[2]
                         net (fo=2, routed)           0.697     4.485    compressor/comp/gpc176/lut4_prop3_0[0]
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/lut4_prop0/I3
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.230     4.715 r  compressor/comp/gpc176/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc176/lut4_prop0_n_0
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/carry4_inst0/S[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.167 r  compressor/comp/gpc176/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.656    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene26_0[3]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.890 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.890    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[25]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/S[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.302 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.302    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[27]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.532 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/O[1]
                         net (fo=1, routed)           1.556     8.088    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.484 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.484    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 5.583ns (53.521%)  route 4.848ns (46.479%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.789 r  compressor/comp/gpc99/carry4_inst0/O[2]
                         net (fo=2, routed)           0.697     4.485    compressor/comp/gpc176/lut4_prop3_0[0]
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/lut4_prop0/I3
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.230     4.715 r  compressor/comp/gpc176/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc176/lut4_prop0_n_0
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/carry4_inst0/S[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.167 r  compressor/comp/gpc176/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.656    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene26_0[3]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.890 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.890    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[25]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/S[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.302 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.302    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[27]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.461 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/O[0]
                         net (fo=1, routed)           1.572     8.033    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.431 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.431    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.417ns  (logic 5.212ns (50.035%)  route 5.205ns (49.965%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.526 r  compressor/comp/gpc99/carry4_inst0/O[1]
                         net (fo=4, routed)           0.678     4.204    compressor/comp/gpc175/lut6_2_inst1/I3
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/lut6_2_inst1/LUT6/I3
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.225     4.429 r  compressor/comp/gpc175/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.429    compressor/comp/gpc175/lut6_2_inst1_n_1
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/carry4_inst0/S[1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.910 r  compressor/comp/gpc175/carry4_inst0/O[3]
                         net (fo=2, routed)           0.752     5.662    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene24_0[3]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/I1
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.222     5.884 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/O
                         net (fo=1, routed)           0.000     5.884    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[23]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.183 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.183    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.342 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[0]
                         net (fo=1, routed)           1.684     8.026    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.391    10.417 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.417    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.350ns  (logic 5.286ns (51.073%)  route 5.064ns (48.927%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.526 r  compressor/comp/gpc99/carry4_inst0/O[1]
                         net (fo=4, routed)           0.678     4.204    compressor/comp/gpc175/lut6_2_inst1/I3
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/lut6_2_inst1/LUT6/I3
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.225     4.429 r  compressor/comp/gpc175/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.429    compressor/comp/gpc175/lut6_2_inst1_n_1
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/carry4_inst0/S[1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.910 r  compressor/comp/gpc175/carry4_inst0/O[3]
                         net (fo=2, routed)           0.752     5.662    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene24_0[3]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/I1
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.222     5.884 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/O
                         net (fo=1, routed)           0.000     5.884    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[23]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.183 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.183    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.417 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[3]
                         net (fo=1, routed)           1.543     7.960    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.390    10.350 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.350    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst30[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 5.548ns (53.642%)  route 4.795ns (46.358%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.789 r  compressor/comp/gpc99/carry4_inst0/O[2]
                         net (fo=2, routed)           0.697     4.485    compressor/comp/gpc176/lut4_prop3_0[0]
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/lut4_prop0/I3
    SLICE_X1Y84          LUT4 (Prop_lut4_I3_O)        0.230     4.715 r  compressor/comp/gpc176/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.715    compressor/comp/gpc176/lut4_prop0_n_0
    SLICE_X1Y84                                                       r  compressor/comp/gpc176/carry4_inst0/S[0]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     5.167 r  compressor/comp/gpc176/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.656    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene26_0[3]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.890 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop25/O
                         net (fo=1, routed)           0.000     5.890    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[25]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/S[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.302 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.302    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[27]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     6.422 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CO[1]
                         net (fo=1, routed)           1.518     7.941    dst30_OBUF[0]
    P15                                                               r  dst30_OBUF[0]_inst/I
    P15                  OBUF (Prop_obuf_I_O)         2.402    10.343 r  dst30_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.343    dst30[0]
    P15                                                               r  dst30[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.329ns  (logic 5.224ns (50.572%)  route 5.105ns (49.428%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE                         0.000     0.000 r  src17_reg[9]/C
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src17_reg[9]/Q
                         net (fo=5, routed)           1.274     1.635    compressor/comp/gpc10/src17[3]
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/lut5_prop1/I1
    SLICE_X6Y85          LUT5 (Prop_lut5_I1_O)        0.202     1.837 r  compressor/comp/gpc10/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.837    compressor/comp/gpc10/lut5_prop1_n_0
    SLICE_X6Y85                                                       r  compressor/comp/gpc10/carry4_inst0/S[1]
    SLICE_X6Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     2.318 r  compressor/comp/gpc10/carry4_inst0/O[3]
                         net (fo=4, routed)           0.817     3.135    compressor/comp/gpc99/stage1_20[1]
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/lut4_prop1/I2
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.222     3.357 r  compressor/comp/gpc99/lut4_prop1/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc99/lut4_prop1_n_0
    SLICE_X4Y85                                                       r  compressor/comp/gpc99/carry4_inst0/S[1]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.526 r  compressor/comp/gpc99/carry4_inst0/O[1]
                         net (fo=4, routed)           0.678     4.204    compressor/comp/gpc175/lut6_2_inst1/I3
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/lut6_2_inst1/LUT6/I3
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.225     4.429 r  compressor/comp/gpc175/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     4.429    compressor/comp/gpc175/lut6_2_inst1_n_1
    SLICE_X2Y85                                                       r  compressor/comp/gpc175/carry4_inst0/S[1]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.910 r  compressor/comp/gpc175/carry4_inst0/O[3]
                         net (fo=2, routed)           0.752     5.662    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene24_0[3]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/I1
    SLICE_X0Y83          LUT2 (Prop_lut2_I1_O)        0.222     5.884 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop23/O
                         net (fo=1, routed)           0.000     5.884    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[23]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[3]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.183 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.183    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.364 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[2]
                         net (fo=1, routed)           1.584     7.948    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.381    10.329 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.329    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.316ns  (logic 5.337ns (51.732%)  route 4.979ns (48.268%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.464     1.805    compressor/comp/gpc1/src6[0]
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X1Y80          LUT4 (Prop_lut4_I3_O)        0.097     1.902 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.902    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.297 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827     3.124    compressor/comp/gpc95/src0[1]
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/lut3_prop0/I2
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.097     3.221 r  compressor/comp/gpc95/lut3_prop0/O
                         net (fo=1, routed)           0.000     3.221    compressor/comp/gpc95/lut3_prop0_n_0
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/carry4_inst0/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.673 r  compressor/comp/gpc95/carry4_inst0/O[3]
                         net (fo=2, routed)           0.305     3.978    compressor/comp/gpc172/lut6_2_inst3_0[0]
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/lut5_prop1/I4
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.234     4.212 r  compressor/comp/gpc172/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.212    compressor/comp/gpc172/lut5_prop1_n_0
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/carry4_inst0/S[1]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.693 r  compressor/comp/gpc172/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     5.276    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene16_0[3]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/I1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.222     5.498 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.498    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[15]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[3]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.797 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.797    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.886    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[19]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.116 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/O[1]
                         net (fo=1, routed)           1.800     7.916    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.316 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.316    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.283ns  (logic 5.263ns (51.178%)  route 5.021ns (48.822%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.464     1.805    compressor/comp/gpc1/src6[0]
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X1Y80          LUT4 (Prop_lut4_I3_O)        0.097     1.902 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.902    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.297 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827     3.124    compressor/comp/gpc95/src0[1]
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/lut3_prop0/I2
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.097     3.221 r  compressor/comp/gpc95/lut3_prop0/O
                         net (fo=1, routed)           0.000     3.221    compressor/comp/gpc95/lut3_prop0_n_0
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/carry4_inst0/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.673 r  compressor/comp/gpc95/carry4_inst0/O[3]
                         net (fo=2, routed)           0.305     3.978    compressor/comp/gpc172/lut6_2_inst3_0[0]
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/lut5_prop1/I4
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.234     4.212 r  compressor/comp/gpc172/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.212    compressor/comp/gpc172/lut5_prop1_n_0
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/carry4_inst0/S[1]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.693 r  compressor/comp/gpc172/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     5.276    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene16_0[3]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/I1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.222     5.498 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.498    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[15]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[3]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.797 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.797    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.027 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/O[1]
                         net (fo=1, routed)           1.841     7.869    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.283 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.283    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.245ns  (logic 5.261ns (51.352%)  route 4.984ns (48.648%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=3, routed)           1.464     1.805    compressor/comp/gpc1/src6[0]
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/lut4_prop0/I3
    SLICE_X1Y80          LUT4 (Prop_lut4_I3_O)        0.097     1.902 r  compressor/comp/gpc1/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.902    compressor/comp/gpc1/lut4_prop0_n_0
    SLICE_X1Y80                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     2.297 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.827     3.124    compressor/comp/gpc95/src0[1]
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/lut3_prop0/I2
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.097     3.221 r  compressor/comp/gpc95/lut3_prop0/O
                         net (fo=1, routed)           0.000     3.221    compressor/comp/gpc95/lut3_prop0_n_0
    SLICE_X5Y80                                                       r  compressor/comp/gpc95/carry4_inst0/S[0]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     3.673 r  compressor/comp/gpc95/carry4_inst0/O[3]
                         net (fo=2, routed)           0.305     3.978    compressor/comp/gpc172/lut6_2_inst3_0[0]
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/lut5_prop1/I4
    SLICE_X2Y81          LUT5 (Prop_lut5_I4_O)        0.234     4.212 r  compressor/comp/gpc172/lut5_prop1/O
                         net (fo=1, routed)           0.000     4.212    compressor/comp/gpc172/lut5_prop1_n_0
    SLICE_X2Y81                                                       r  compressor/comp/gpc172/carry4_inst0/S[1]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.693 r  compressor/comp/gpc172/carry4_inst0/O[3]
                         net (fo=2, routed)           0.583     5.276    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene16_0[3]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/I1
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.222     5.498 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop15/O
                         net (fo=1, routed)           0.000     5.498    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[15]
    SLICE_X0Y81                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[3]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.797 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.797    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.886 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.886    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[19]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.045 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/O[0]
                         net (fo=1, routed)           1.805     7.850    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    10.245 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.245    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.128ns (63.686%)  route 0.073ns (36.314%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE                         0.000     0.000 r  src11_reg[9]/C
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[9]/Q
                         net (fo=5, routed)           0.073     0.201    src11[9]
    SLICE_X3Y80          FDRE                                         r  src11_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.713%)  route 0.103ns (42.287%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src14_reg[11]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[11]/Q
                         net (fo=5, routed)           0.103     0.244    src14[11]
    SLICE_X5Y83          FDRE                                         r  src14_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.178%)  route 0.106ns (42.822%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE                         0.000     0.000 r  src2_reg[1]/C
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src2_reg[1]/Q
                         net (fo=3, routed)           0.106     0.247    src2[1]
    SLICE_X0Y78          FDRE                                         r  src2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.389%)  route 0.121ns (48.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  src15_reg[4]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[4]/Q
                         net (fo=5, routed)           0.121     0.249    src15[4]
    SLICE_X5Y82          FDRE                                         r  src15_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src14_reg[9]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src14_reg[9]/Q
                         net (fo=5, routed)           0.110     0.251    src14[9]
    SLICE_X7Y83          FDRE                                         r  src14_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.593%)  route 0.125ns (49.407%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  src26_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[1]/Q
                         net (fo=5, routed)           0.125     0.253    src26[1]
    SLICE_X0Y89          FDRE                                         r  src26_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.112     0.253    src9[4]
    SLICE_X4Y79          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.466%)  route 0.126ns (49.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  src11_reg[5]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[5]/Q
                         net (fo=2, routed)           0.126     0.254    src11[5]
    SLICE_X4Y81          FDRE                                         r  src11_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src13[1]
    SLICE_X3Y82          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  src15_reg[1]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src15[1]
    SLICE_X3Y83          FDRE                                         r  src15_reg[2]/D
  -------------------------------------------------------------------    -------------------





