<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Iris::ArmThreadContext Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceIris.html">Iris</a></li><li class="navelem"><a class="el" href="classIris_1_1ArmThreadContext.html">ArmThreadContext</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pro-static-attribs">Static Protected Attributes</a> &#124;
<a href="classIris_1_1ArmThreadContext-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Iris::ArmThreadContext Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Iris::ArmThreadContext:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classIris_1_1ArmThreadContext.png" usemap="#Iris::ArmThreadContext_map" alt=""/>
  <map id="Iris::ArmThreadContext_map" name="Iris::ArmThreadContext_map">
<area href="classIris_1_1ThreadContext.html" alt="Iris::ThreadContext" shape="rect" coords="0,112,140,136"/>
<area href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU..." alt="ThreadContext" shape="rect" coords="0,56,140,80"/>
<area href="classPCEventScope.html" alt="PCEventScope" shape="rect" coords="0,0,140,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a989f9619cc508e3aebe60732690ea0b8"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a989f9619cc508e3aebe60732690ea0b8">ArmThreadContext</a> (::<a class="el" href="classIris_1_1BaseCPU.html">BaseCPU</a> *cpu, int id, <a class="el" href="classSystem.html">System</a> *system, ::<a class="el" href="classBaseTLB.html">BaseTLB</a> *dtb, ::<a class="el" href="classBaseTLB.html">BaseTLB</a> *itb, iris::IrisConnectionInterface *iris_if, const std::string &amp;iris_path)</td></tr>
<tr class="separator:a989f9619cc508e3aebe60732690ea0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0f47cd1ef68521bb42dced140c1f25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a4f0f47cd1ef68521bb42dced140c1f25">initFromIrisInstance</a> (const <a class="el" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a> &amp;resources) override</td></tr>
<tr class="separator:a4f0f47cd1ef68521bb42dced140c1f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73404c908372a5472ce40ff7d6160f78"><td class="memItemLeft" align="right" valign="top">TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a73404c908372a5472ce40ff7d6160f78">pcState</a> () const override</td></tr>
<tr class="separator:a73404c908372a5472ce40ff7d6160f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e5ec998f0655ba9d52491f63365ada"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#ad8e5ec998f0655ba9d52491f63365ada">pcState</a> (const TheISA::PCState &amp;val) override</td></tr>
<tr class="separator:ad8e5ec998f0655ba9d52491f63365ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833df0b82a83d5a7e68a079ad2778b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a833df0b82a83d5a7e68a079ad2778b4f">instAddr</a> () const override</td></tr>
<tr class="separator:a833df0b82a83d5a7e68a079ad2778b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f476e6b95ac9a9c73cb5392083eb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#ac95f476e6b95ac9a9c73cb5392083eb6">nextInstAddr</a> () const override</td></tr>
<tr class="separator:ac95f476e6b95ac9a9c73cb5392083eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421fa32b39afb81fb8efa5c12e37812f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a421fa32b39afb81fb8efa5c12e37812f">setIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a421fa32b39afb81fb8efa5c12e37812f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8377a9348de4e604753688a21fc73a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a8377a9348de4e604753688a21fc73a0c">readIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const override</td></tr>
<tr class="separator:a8377a9348de4e604753688a21fc73a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e83fa2e3626c31ac710306c7e33bf6"><td class="memItemLeft" align="right" valign="top">TheISA::ISA *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#ae0e83fa2e3626c31ac710306c7e33bf6">getIsaPtr</a> () override</td></tr>
<tr class="separator:ae0e83fa2e3626c31ac710306c7e33bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26cc904a6d1ae5ddbb493469ab2b82c6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a26cc904a6d1ae5ddbb493469ab2b82c6">readVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="separator:a26cc904a6d1ae5ddbb493469ab2b82c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classIris_1_1ThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classIris_1_1ThreadContext')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></td></tr>
<tr class="memitem:a247cd439593068ed8445c7320d8392bf inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a247cd439593068ed8445c7320d8392bf">ThreadContext</a> (::<a class="el" href="classIris_1_1BaseCPU.html">BaseCPU</a> *cpu, int id, <a class="el" href="classSystem.html">System</a> *system, ::<a class="el" href="classBaseTLB.html">BaseTLB</a> *dtb, ::<a class="el" href="classBaseTLB.html">BaseTLB</a> *itb, iris::IrisConnectionInterface *iris_if, const std::string &amp;iris_path)</td></tr>
<tr class="separator:a247cd439593068ed8445c7320d8392bf inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c6f9200665e99816d61a3ab7fd8bcc inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad1c6f9200665e99816d61a3ab7fd8bcc">~ThreadContext</a> ()</td></tr>
<tr class="separator:ad1c6f9200665e99816d61a3ab7fd8bcc inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459f8c61da6fa741dd36b5b31c8ce91e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a459f8c61da6fa741dd36b5b31c8ce91e">schedule</a> (<a class="el" href="classPCEvent.html">PCEvent</a> *e) override</td></tr>
<tr class="separator:a459f8c61da6fa741dd36b5b31c8ce91e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6e97b1094bbca2a4dde2457f84924db inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad6e97b1094bbca2a4dde2457f84924db">remove</a> (<a class="el" href="classPCEvent.html">PCEvent</a> *e) override</td></tr>
<tr class="separator:ad6e97b1094bbca2a4dde2457f84924db inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ba0215586a5a092e766b2bd5305398 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a88ba0215586a5a092e766b2bd5305398">scheduleInstCountEvent</a> (<a class="el" href="classEvent.html">Event</a> *event, <a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> count) override</td></tr>
<tr class="separator:a88ba0215586a5a092e766b2bd5305398 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe5da7e43bd1007e7ea2fc284feca5b6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#abe5da7e43bd1007e7ea2fc284feca5b6">descheduleInstCountEvent</a> (<a class="el" href="classEvent.html">Event</a> *event) override</td></tr>
<tr class="separator:abe5da7e43bd1007e7ea2fc284feca5b6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68517b4052313a31747a4e4729924e74 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a68517b4052313a31747a4e4729924e74">getCurrentInstCount</a> () override</td></tr>
<tr class="separator:a68517b4052313a31747a4e4729924e74 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50a9b704d2b5b9a19c287e68e771999 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classIris_1_1BaseCPU.html">BaseCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af50a9b704d2b5b9a19c287e68e771999">getCpuPtr</a> () override</td></tr>
<tr class="separator:af50a9b704d2b5b9a19c287e68e771999 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47d1cbe162a1589ae94f3823ae3270b inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ac47d1cbe162a1589ae94f3823ae3270b">cpuId</a> () const override</td></tr>
<tr class="separator:ac47d1cbe162a1589ae94f3823ae3270b inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5506076966c7d8d794df67d142db7f3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad5506076966c7d8d794df67d142db7f3">socketId</a> () const override</td></tr>
<tr class="separator:ad5506076966c7d8d794df67d142db7f3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa4f95bcc82ea60b114e1f2f96a7563 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a4aa4f95bcc82ea60b114e1f2f96a7563">threadId</a> () const override</td></tr>
<tr class="separator:a4aa4f95bcc82ea60b114e1f2f96a7563 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a874bea1d31cfaacce57657973fcf881c inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a874bea1d31cfaacce57657973fcf881c">setThreadId</a> (int id) override</td></tr>
<tr class="separator:a874bea1d31cfaacce57657973fcf881c inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4368a730ea0f8570f41904a24976ed inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a2b4368a730ea0f8570f41904a24976ed">contextId</a> () const override</td></tr>
<tr class="separator:a2b4368a730ea0f8570f41904a24976ed inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb8cb14bae77ad52a66582559f36066 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aabb8cb14bae77ad52a66582559f36066">setContextId</a> (int id) override</td></tr>
<tr class="separator:aabb8cb14bae77ad52a66582559f36066 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37e8e667fa7957cd9d6ae969ed28499 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af37e8e667fa7957cd9d6ae969ed28499">getITBPtr</a> () override</td></tr>
<tr class="separator:af37e8e667fa7957cd9d6ae969ed28499 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4bef52fd739980f781d6e36a9e13e90 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae4bef52fd739980f781d6e36a9e13e90">getDTBPtr</a> () override</td></tr>
<tr class="separator:ae4bef52fd739980f781d6e36a9e13e90 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc06ac8ce9426df27027fa27677fce7b inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classCheckerCPU.html">CheckerCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#acc06ac8ce9426df27027fa27677fce7b">getCheckerCpuPtr</a> () override</td></tr>
<tr class="separator:acc06ac8ce9426df27027fa27677fce7b inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5cd2ab4f647aa42df14ad734763e0da inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">TheISA::Decoder *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af5cd2ab4f647aa42df14ad734763e0da">getDecoderPtr</a> () override</td></tr>
<tr class="separator:af5cd2ab4f647aa42df14ad734763e0da inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad91dbc35dab9f0c7f1194fdb0f798d1 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aad91dbc35dab9f0c7f1194fdb0f798d1">getSystemPtr</a> () override</td></tr>
<tr class="separator:aad91dbc35dab9f0c7f1194fdb0f798d1 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450da9ff636ab247b4c2ce7d647d5090 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classKernel_1_1Statistics.html">Kernel::Statistics</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a450da9ff636ab247b4c2ce7d647d5090">getKernelStats</a> () override</td></tr>
<tr class="separator:a450da9ff636ab247b4c2ce7d647d5090 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af267101e37b9daa243d6a12fa7e22afa inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af267101e37b9daa243d6a12fa7e22afa">getPhysProxy</a> () override</td></tr>
<tr class="separator:af267101e37b9daa243d6a12fa7e22afa inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d79e02e4fddd67e96caf8ce0ec54766 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPortProxy.html">PortProxy</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a8d79e02e4fddd67e96caf8ce0ec54766">getVirtProxy</a> () override</td></tr>
<tr class="separator:a8d79e02e4fddd67e96caf8ce0ec54766 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08196a529db74b6c832e5e754b15d8a3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a08196a529db74b6c832e5e754b15d8a3">initMemProxies</a> (::<a class="el" href="classIris_1_1ThreadContext.html">ThreadContext</a> *tc) override</td></tr>
<tr class="separator:a08196a529db74b6c832e5e754b15d8a3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1219c3c1eb9b7ed3812d28fc3f62b1f8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classProcess.html">Process</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a1219c3c1eb9b7ed3812d28fc3f62b1f8">getProcessPtr</a> () override</td></tr>
<tr class="separator:a1219c3c1eb9b7ed3812d28fc3f62b1f8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349648c02aa1f8b4aecce7567b0c13ec inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a349648c02aa1f8b4aecce7567b0c13ec">setProcessPtr</a> (<a class="el" href="classProcess.html">Process</a> *p) override</td></tr>
<tr class="separator:a349648c02aa1f8b4aecce7567b0c13ec inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd6e2fe3dbcf4029f3131ea3d54c215 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aedd6e2fe3dbcf4029f3131ea3d54c215">status</a> () const override</td></tr>
<tr class="separator:aedd6e2fe3dbcf4029f3131ea3d54c215 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33b8ae6fac35c55468a49951e732fcf inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae33b8ae6fac35c55468a49951e732fcf">setStatus</a> (<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> new_status) override</td></tr>
<tr class="separator:ae33b8ae6fac35c55468a49951e732fcf inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8c0b4b3e8619e448715a4c4746992 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ac3a8c0b4b3e8619e448715a4c4746992">activate</a> () override</td></tr>
<tr class="memdesc:ac3a8c0b4b3e8619e448715a4c4746992 inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Active.  <a href="classIris_1_1ThreadContext.html#ac3a8c0b4b3e8619e448715a4c4746992">More...</a><br /></td></tr>
<tr class="separator:ac3a8c0b4b3e8619e448715a4c4746992 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad934fac6afae110925f9d4d4575d16fd inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad934fac6afae110925f9d4d4575d16fd">suspend</a> () override</td></tr>
<tr class="memdesc:ad934fac6afae110925f9d4d4575d16fd inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Suspended.  <a href="classIris_1_1ThreadContext.html#ad934fac6afae110925f9d4d4575d16fd">More...</a><br /></td></tr>
<tr class="separator:ad934fac6afae110925f9d4d4575d16fd inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6aaccec6f7c7cac47a87cf411a13e20 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad6aaccec6f7c7cac47a87cf411a13e20">halt</a> () override</td></tr>
<tr class="memdesc:ad6aaccec6f7c7cac47a87cf411a13e20 inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> the status to Halted.  <a href="classIris_1_1ThreadContext.html#ad6aaccec6f7c7cac47a87cf411a13e20">More...</a><br /></td></tr>
<tr class="separator:ad6aaccec6f7c7cac47a87cf411a13e20 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80664a027b109190e6a097c91289d153 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a80664a027b109190e6a097c91289d153">dumpFuncProfile</a> () override</td></tr>
<tr class="separator:a80664a027b109190e6a097c91289d153 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfd9ec62bbd6e2210f137a1a888c55d inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a3dfd9ec62bbd6e2210f137a1a888c55d">takeOverFrom</a> (::<a class="el" href="classIris_1_1ThreadContext.html">ThreadContext</a> *old_context) override</td></tr>
<tr class="separator:a3dfd9ec62bbd6e2210f137a1a888c55d inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfeae09312895420da9c8992e8ff6922 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#abfeae09312895420da9c8992e8ff6922">regStats</a> (const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>) override</td></tr>
<tr class="separator:abfeae09312895420da9c8992e8ff6922 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7170ef7c8f133ab1234a9fbb6908df inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEndQuiesceEvent.html">EndQuiesceEvent</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#abb7170ef7c8f133ab1234a9fbb6908df">getQuiesceEvent</a> () override</td></tr>
<tr class="separator:abb7170ef7c8f133ab1234a9fbb6908df inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc73e9e40581265e7f87fa66d6b835c0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#acc73e9e40581265e7f87fa66d6b835c0">readLastActivate</a> () override</td></tr>
<tr class="separator:acc73e9e40581265e7f87fa66d6b835c0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4d7e51ded4c12ef06bedd07ff7aaa0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a4b4d7e51ded4c12ef06bedd07ff7aaa0">readLastSuspend</a> () override</td></tr>
<tr class="separator:a4b4d7e51ded4c12ef06bedd07ff7aaa0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a1450873c06f1ce0b6bfbe769b340b inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a47a1450873c06f1ce0b6bfbe769b340b">profileClear</a> () override</td></tr>
<tr class="separator:a47a1450873c06f1ce0b6bfbe769b340b inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a132d7013daf18bf40af72e9d05095d2b inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a132d7013daf18bf40af72e9d05095d2b">profileSample</a> () override</td></tr>
<tr class="separator:a132d7013daf18bf40af72e9d05095d2b inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce98d8cddbd32f81d2193dbd81c2eb2 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a7ce98d8cddbd32f81d2193dbd81c2eb2">copyArchRegs</a> (::<a class="el" href="classIris_1_1ThreadContext.html">ThreadContext</a> *tc) override</td></tr>
<tr class="separator:a7ce98d8cddbd32f81d2193dbd81c2eb2 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7a91dff611fdbeb6669d6c2b1c5c655 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae7a91dff611fdbeb6669d6c2b1c5c655">clearArchRegs</a> () override</td></tr>
<tr class="separator:ae7a91dff611fdbeb6669d6c2b1c5c655 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9070c9223edc4e0f33012c9117ccee0e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a9070c9223edc4e0f33012c9117ccee0e">readIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const override</td></tr>
<tr class="separator:a9070c9223edc4e0f33012c9117ccee0e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3122d26fdf9145168bc13d0d3fc684cf inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a3122d26fdf9145168bc13d0d3fc684cf">readFloatReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const override</td></tr>
<tr class="separator:a3122d26fdf9145168bc13d0d3fc684cf inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cb8dec73eaed4bfda43204fa8e29915 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a7cb8dec73eaed4bfda43204fa8e29915">readVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="separator:a7cb8dec73eaed4bfda43204fa8e29915 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5786b193c6c9cac51093a2c4001fbb3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ab5786b193c6c9cac51093a2c4001fbb3">getWritableVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) override</td></tr>
<tr class="separator:ab5786b193c6c9cac51093a2c4001fbb3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0492f9d08fe809a2f21eb127628c7e1e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a0492f9d08fe809a2f21eb127628c7e1e">readVecElem</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="separator:a0492f9d08fe809a2f21eb127628c7e1e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d1558e9975747139d6a904ed47630c inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a85d1558e9975747139d6a904ed47630c">readVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="separator:a85d1558e9975747139d6a904ed47630c inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b27e3c981492582222ae6f4cce9d8b0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a2b27e3c981492582222ae6f4cce9d8b0">getWritableVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) override</td></tr>
<tr class="separator:a2b27e3c981492582222ae6f4cce9d8b0 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07f73dd200087e7b40266edf32cec22 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ab07f73dd200087e7b40266edf32cec22">readCCReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx) const override</td></tr>
<tr class="separator:ab07f73dd200087e7b40266edf32cec22 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c464335fea101b71e90da816ad46695 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a5c464335fea101b71e90da816ad46695">setIntReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a5c464335fea101b71e90da816ad46695 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3641a62ec789afd523aacb81d44040 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a1f3641a62ec789afd523aacb81d44040">setFloatReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a1f3641a62ec789afd523aacb81d44040 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5555553c38df1b89d969f9184a6ff407 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a5555553c38df1b89d969f9184a6ff407">setVecReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;val) override</td></tr>
<tr class="separator:a5555553c38df1b89d969f9184a6ff407 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2416bb07781762812118bfe827ddf2a inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad2416bb07781762812118bfe827ddf2a">setVecElem</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;val) override</td></tr>
<tr class="separator:ad2416bb07781762812118bfe827ddf2a inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c0af6b93b2f730575c50779ee19846 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ac0c0af6b93b2f730575c50779ee19846">setVecPredReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;val) override</td></tr>
<tr class="separator:ac0c0af6b93b2f730575c50779ee19846 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9b124cd14691d9564fe663ced3ca07 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a8a9b124cd14691d9564fe663ced3ca07">setCCReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a8a9b124cd14691d9564fe663ced3ca07 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbfc417775d92522270bc873ae0c73c6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#adbfc417775d92522270bc873ae0c73c6">pcStateNoRecord</a> (const TheISA::PCState &amp;val) override</td></tr>
<tr class="separator:adbfc417775d92522270bc873ae0c73c6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c976f3dd79aeaa383859887591cd40 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a82c976f3dd79aeaa383859887591cd40">microPC</a> () const override</td></tr>
<tr class="separator:a82c976f3dd79aeaa383859887591cd40 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea8135d5639f6a64604a9499252192f inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#afea8135d5639f6a64604a9499252192f">readMiscRegNoEffect</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg) const override</td></tr>
<tr class="separator:afea8135d5639f6a64604a9499252192f inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98b8e00ee4277297f5a350e213f8510e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a98b8e00ee4277297f5a350e213f8510e">readMiscReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg) override</td></tr>
<tr class="separator:a98b8e00ee4277297f5a350e213f8510e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fb662c103e3744fdf069af78cb4a41 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a79fb662c103e3744fdf069af78cb4a41">setMiscRegNoEffect</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a79fb662c103e3744fdf069af78cb4a41 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47e954595ca0627925e624415b554153 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a47e954595ca0627925e624415b554153">setMiscReg</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> misc_reg, const <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a47e954595ca0627925e624415b554153 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1878fcb7a291275b64e69bb695343d08 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a1878fcb7a291275b64e69bb695343d08">flattenRegId</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;regId) const override</td></tr>
<tr class="separator:a1878fcb7a291275b64e69bb695343d08 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7a48304479160650a2c23e1dcb0ff6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a8e7a48304479160650a2c23e1dcb0ff6">readStCondFailures</a> () const override</td></tr>
<tr class="separator:a8e7a48304479160650a2c23e1dcb0ff6 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd0f2bfcb5ba8383f7adf5418187e26 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#afcd0f2bfcb5ba8383f7adf5418187e26">setStCondFailures</a> (unsigned sc_failures) override</td></tr>
<tr class="separator:afcd0f2bfcb5ba8383f7adf5418187e26 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f5698133108136ee22e51563d76907 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aa7f5698133108136ee22e51563d76907">readFuncExeInst</a> () const override</td></tr>
<tr class="separator:aa7f5698133108136ee22e51563d76907 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6d66b84a34896ea507ec3a37aa66bd9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ab6d66b84a34896ea507ec3a37aa66bd9">syscall</a> (int64_t callnum, <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault) override</td></tr>
<tr class="separator:ab6d66b84a34896ea507ec3a37aa66bd9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1e3e6a8999f0718413a8eadac4323a inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a24dd36301dcae6ae40c4205a8213b2da">ConstVecLane8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a2f1e3e6a8999f0718413a8eadac4323a">readVec8BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="memdesc:a2f1e3e6a8999f0718413a8eadac4323a inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Register Lane Interfaces.  <a href="classIris_1_1ThreadContext.html#a2f1e3e6a8999f0718413a8eadac4323a">More...</a><br /></td></tr>
<tr class="separator:a2f1e3e6a8999f0718413a8eadac4323a inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9dee23d1fe0feeb5460520fde2a47d8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#aae8cf60d2a5b02ba97e98c0da6b40cf7">ConstVecLane16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae9dee23d1fe0feeb5460520fde2a47d8">readVec16BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="memdesc:ae9dee23d1fe0feeb5460520fde2a47d8 inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 16bit operand.  <a href="classIris_1_1ThreadContext.html#ae9dee23d1fe0feeb5460520fde2a47d8">More...</a><br /></td></tr>
<tr class="separator:ae9dee23d1fe0feeb5460520fde2a47d8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6034caaa0de381350fb3030bbefb0d9c inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a02f2f7d0bd7de57b08ca051c8f83996a">ConstVecLane32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a6034caaa0de381350fb3030bbefb0d9c">readVec32BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="memdesc:a6034caaa0de381350fb3030bbefb0d9c inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 32bit operand.  <a href="classIris_1_1ThreadContext.html#a6034caaa0de381350fb3030bbefb0d9c">More...</a><br /></td></tr>
<tr class="separator:a6034caaa0de381350fb3030bbefb0d9c inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fb1b6dd64770714d4fa8bf8cb708a4 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a3e732af5e908f15d8e829007f4fd46bb">ConstVecLane64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a68fb1b6dd64770714d4fa8bf8cb708a4">readVec64BitLaneReg</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg) const override</td></tr>
<tr class="memdesc:a68fb1b6dd64770714d4fa8bf8cb708a4 inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 64bit operand.  <a href="classIris_1_1ThreadContext.html#a68fb1b6dd64770714d4fa8bf8cb708a4">More...</a><br /></td></tr>
<tr class="separator:a68fb1b6dd64770714d4fa8bf8cb708a4 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a328fd4a3ca0363b5aab504e3707c4498 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a328fd4a3ca0363b5aab504e3707c4498">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aa245c3230debe5c956484ecc6fa93877">LaneSize::Byte</a> &gt; &amp;val) override</td></tr>
<tr class="memdesc:a328fd4a3ca0363b5aab504e3707c4498 inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a lane of the destination vector register.  <a href="classIris_1_1ThreadContext.html#a328fd4a3ca0363b5aab504e3707c4498">More...</a><br /></td></tr>
<tr class="separator:a328fd4a3ca0363b5aab504e3707c4498 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0425584887174a841f862762f132ab1c inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a0425584887174a841f862762f132ab1c">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aab35aa685d5a7a04f74037e7099f67fa">LaneSize::TwoByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:a0425584887174a841f862762f132ab1c inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa77b757d22c85b473a4bdb2059ba06c9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aa77b757d22c85b473a4bdb2059ba06c9">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081a8ba6f005bea4f032362d3ea77385b075">LaneSize::FourByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:aa77b757d22c85b473a4bdb2059ba06c9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c7ed0cc25863e580049e2752387ed6e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a2c7ed0cc25863e580049e2752387ed6e">setVecLane</a> (const <a class="el" href="classRegId.html">RegId</a> &amp;reg, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081ab7b5e794b815ee14d85026cbe7e0a9da">LaneSize::EightByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:a2c7ed0cc25863e580049e2752387ed6e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae180dbca1ce75f1c5090c0deaff8897b inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae180dbca1ce75f1c5090c0deaff8897b">readIntRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const override</td></tr>
<tr class="memdesc:ae180dbca1ce75f1c5090c0deaff8897b inherit pub_methods_classIris_1_1ThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flat register interfaces.  <a href="classIris_1_1ThreadContext.html#ae180dbca1ce75f1c5090c0deaff8897b">More...</a><br /></td></tr>
<tr class="separator:ae180dbca1ce75f1c5090c0deaff8897b inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c0df049ee5ef576c0abd8c00a74622 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a40c0df049ee5ef576c0abd8c00a74622">setIntRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, uint64_t val) override</td></tr>
<tr class="separator:a40c0df049ee5ef576c0abd8c00a74622 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa40ddbaf701c98e68f255845300f29a inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#afa40ddbaf701c98e68f255845300f29a">readFloatRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const override</td></tr>
<tr class="separator:afa40ddbaf701c98e68f255845300f29a inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33b71c0a9107db3e0b127096d3a78f8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af33b71c0a9107db3e0b127096d3a78f8">setFloatRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:af33b71c0a9107db3e0b127096d3a78f8 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88b256aa213c1734da32dad08b8379a inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af88b256aa213c1734da32dad08b8379a">readVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const override</td></tr>
<tr class="separator:af88b256aa213c1734da32dad08b8379a inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa679b18995b4e6297125bb223f1360 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a6fa679b18995b4e6297125bb223f1360">getWritableVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) override</td></tr>
<tr class="separator:a6fa679b18995b4e6297125bb223f1360 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70aa8d8f1ae6a11abf368c966b00128e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a70aa8d8f1ae6a11abf368c966b00128e">setVecRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> &amp;val) override</td></tr>
<tr class="separator:a70aa8d8f1ae6a11abf368c966b00128e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d2f1f21b51d1531f9fdf701a7c9ec9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a04d2f1f21b51d1531f9fdf701a7c9ec9">readVecElemFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIdx) const override</td></tr>
<tr class="separator:a04d2f1f21b51d1531f9fdf701a7c9ec9 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab174092895bb2b7073d85d05434c40f2 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ab174092895bb2b7073d85d05434c40f2">setVecElemFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> &amp;elemIdx, const <a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> &amp;val) override</td></tr>
<tr class="separator:ab174092895bb2b7073d85d05434c40f2 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca491eedbc5888ca0363f65ba85a46a inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aaca491eedbc5888ca0363f65ba85a46a">readVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const override</td></tr>
<tr class="separator:aaca491eedbc5888ca0363f65ba85a46a inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8aa493d23c105b2832ff89d5949fe3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a6a8aa493d23c105b2832ff89d5949fe3">getWritableVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) override</td></tr>
<tr class="separator:a6a8aa493d23c105b2832ff89d5949fe3 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f55ebecfe1c0cce8c1e5eed4032914e inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a4f55ebecfe1c0cce8c1e5eed4032914e">setVecPredRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, const <a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> &amp;val) override</td></tr>
<tr class="separator:a4f55ebecfe1c0cce8c1e5eed4032914e inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c81cb64d40ae3adfb206f74772f346 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a45c81cb64d40ae3adfb206f74772f346">readCCRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx) const override</td></tr>
<tr class="separator:a45c81cb64d40ae3adfb206f74772f346 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1314e1bb3835214a9a1feb0657219674 inherit pub_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a1314e1bb3835214a9a1feb0657219674">setCCRegFlat</a> (<a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a1314e1bb3835214a9a1feb0657219674 inherit pub_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classThreadContext')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classThreadContext.html">ThreadContext</a></td></tr>
<tr class="memitem:a844977d4855f84e45560b8873247783a inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a844977d4855f84e45560b8873247783a">initMemProxies</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)=0</td></tr>
<tr class="memdesc:a844977d4855f84e45560b8873247783a inherit pub_methods_classThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialise the physical and virtual port proxies and tie them to the data port of the CPU.  <a href="classThreadContext.html#a844977d4855f84e45560b8873247783a">More...</a><br /></td></tr>
<tr class="separator:a844977d4855f84e45560b8873247783a inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8219da21012da41fb8e3a6b4d746d55b inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a> (<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> new_status)=0</td></tr>
<tr class="separator:a8219da21012da41fb8e3a6b4d746d55b inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bbb03e00656317137cc2a329945e8e2 inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">quiesce</a> ()</td></tr>
<tr class="memdesc:a2bbb03e00656317137cc2a329945e8e2 inherit pub_methods_classThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiesce thread context.  <a href="classThreadContext.html#a2bbb03e00656317137cc2a329945e8e2">More...</a><br /></td></tr>
<tr class="separator:a2bbb03e00656317137cc2a329945e8e2 inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc1601832d84b9ca599f537728b85f1c inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">quiesceTick</a> (<a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> resume)</td></tr>
<tr class="memdesc:adc1601832d84b9ca599f537728b85f1c inherit pub_methods_classThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quiesce, suspend, and schedule activate at resume.  <a href="classThreadContext.html#adc1601832d84b9ca599f537728b85f1c">More...</a><br /></td></tr>
<tr class="separator:adc1601832d84b9ca599f537728b85f1c inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531027a24041b594f9fdaf7c1efa51a8 inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a531027a24041b594f9fdaf7c1efa51a8">takeOverFrom</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *old_context)=0</td></tr>
<tr class="separator:a531027a24041b594f9fdaf7c1efa51a8 inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0ead9942a9494268bd1794ac62b089 inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#aaa0ead9942a9494268bd1794ac62b089">copyArchRegs</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc)=0</td></tr>
<tr class="separator:aaa0ead9942a9494268bd1794ac62b089 inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1735c485b09ee390ec60dae17447ef inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a1a1735c485b09ee390ec60dae17447ef">setNPC</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> val)</td></tr>
<tr class="separator:a1a1735c485b09ee390ec60dae17447ef inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e2ceccdadfe0a5a74834c3fb64d009 inherit pub_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">virtual int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ad3e2ceccdadfe0a5a74834c3fb64d009">exit</a> ()</td></tr>
<tr class="separator:ad3e2ceccdadfe0a5a74834c3fb64d009 inherit pub_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a0d56954d43389104dbf404f34a80c98d"><td class="memItemLeft" align="right" valign="top">iris::ResourceId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a0d56954d43389104dbf404f34a80c98d">pcRscId</a></td></tr>
<tr class="separator:a0d56954d43389104dbf404f34a80c98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4f6f8ce79a8651c07c2a286fadc322"><td class="memItemLeft" align="right" valign="top">iris::ResourceId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a0d4f6f8ce79a8651c07c2a286fadc322">icountRscId</a></td></tr>
<tr class="separator:a0d4f6f8ce79a8651c07c2a286fadc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d44fb1b852c0aa91c077143324423b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a18d44fb1b852c0aa91c077143324423b">intReg32Ids</a></td></tr>
<tr class="separator:a18d44fb1b852c0aa91c077143324423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4383b28b2a135557ba9ea58b03d9a57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#aa4383b28b2a135557ba9ea58b03d9a57">intReg64Ids</a></td></tr>
<tr class="separator:aa4383b28b2a135557ba9ea58b03d9a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7bb9f4182ea6c527ff2869060d22cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a6b7bb9f4182ea6c527ff2869060d22cb">vecRegIds</a></td></tr>
<tr class="separator:a6b7bb9f4182ea6c527ff2869060d22cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a0a5b3da9b9575055d20517994cea2659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">ArmISA::VecRegContainer</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a0a5b3da9b9575055d20517994cea2659">vecRegs</a></td></tr>
<tr class="separator:a0a5b3da9b9575055d20517994cea2659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classIris_1_1ThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classIris_1_1ThreadContext')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></td></tr>
<tr class="memitem:ab17df3b61bf090d5930886849f6729d6 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classIris_1_1BaseCPU.html">BaseCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ab17df3b61bf090d5930886849f6729d6">_cpu</a></td></tr>
<tr class="separator:ab17df3b61bf090d5930886849f6729d6 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a905e426fd5ea54aa714fe504f2f576da inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a905e426fd5ea54aa714fe504f2f576da">_threadId</a></td></tr>
<tr class="separator:a905e426fd5ea54aa714fe504f2f576da inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c6bcf13a4486f36662c1d03321d5a0 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a43c6bcf13a4486f36662c1d03321d5a0">_contextId</a></td></tr>
<tr class="separator:a43c6bcf13a4486f36662c1d03321d5a0 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9774a3ecf87d1c5f06e8dba5dea14cb inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae9774a3ecf87d1c5f06e8dba5dea14cb">_system</a></td></tr>
<tr class="separator:ae9774a3ecf87d1c5f06e8dba5dea14cb inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ba005ff86523fcef5eaf29a564fbaf inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af8ba005ff86523fcef5eaf29a564fbaf">_dtb</a></td></tr>
<tr class="separator:af8ba005ff86523fcef5eaf29a564fbaf inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6abcd5f6cb9ff930b1ace8c7972dd94 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">::<a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ac6abcd5f6cb9ff930b1ace8c7972dd94">_itb</a></td></tr>
<tr class="separator:ac6abcd5f6cb9ff930b1ace8c7972dd94 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eef6d169f9106e18e955b13b7085613 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a2eef6d169f9106e18e955b13b7085613">_irisPath</a></td></tr>
<tr class="separator:a2eef6d169f9106e18e955b13b7085613 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a960cf40c0409b79098af9ddcd32a54 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::InstanceId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a1a960cf40c0409b79098af9ddcd32a54">_instId</a></td></tr>
<tr class="separator:a1a960cf40c0409b79098af9ddcd32a54 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd5ff104fc4b29bbd72a7c9732324d9 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#afdd5ff104fc4b29bbd72a7c9732324d9">_status</a></td></tr>
<tr class="separator:afdd5ff104fc4b29bbd72a7c9732324d9 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825dc191045647575f4f538c0e66cc27 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a825dc191045647575f4f538c0e66cc27">miscRegIds</a></td></tr>
<tr class="separator:a825dc191045647575f4f538c0e66cc27 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa55fdb64ed20052579edd1b4f854c175 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#aa55fdb64ed20052579edd1b4f854c175">intRegIds</a></td></tr>
<tr class="separator:aa55fdb64ed20052579edd1b4f854c175 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d63c339ae266924e5889ab2b01744d inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classEventQueue.html">EventQueue</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ad3d63c339ae266924e5889ab2b01744d">comInstEventQueue</a></td></tr>
<tr class="separator:ad3d63c339ae266924e5889ab2b01744d inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5d0b7c24b173779cea789d983cf3f8 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::EventStreamId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#afa5d0b7c24b173779cea789d983cf3f8">regEventStreamId</a></td></tr>
<tr class="separator:afa5d0b7c24b173779cea789d983cf3f8 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae112da4da9be96c07aa3a56178977b72 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::EventStreamId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ae112da4da9be96c07aa3a56178977b72">initEventStreamId</a></td></tr>
<tr class="separator:ae112da4da9be96c07aa3a56178977b72 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b876fe7f981eccc80af562bf6deb763 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::EventStreamId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a5b876fe7f981eccc80af562bf6deb763">timeEventStreamId</a></td></tr>
<tr class="separator:a5b876fe7f981eccc80af562bf6deb763 inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8635e22c94b8b5d8ea7754605a57073a inherit pro_attribs_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisInstance&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a8635e22c94b8b5d8ea7754605a57073a">client</a></td></tr>
<tr class="separator:a8635e22c94b8b5d8ea7754605a57073a inherit pro_attribs_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-static-attribs"></a>
Static Protected Attributes</h2></td></tr>
<tr class="memitem:a9ac9cfd43a47cd2ec22ce308064c2db2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a9ac9cfd43a47cd2ec22ce308064c2db2">miscRegIdxNameMap</a></td></tr>
<tr class="separator:a9ac9cfd43a47cd2ec22ce308064c2db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85441480d97d6f1cf9d11479a12def93"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#a85441480d97d6f1cf9d11479a12def93">intReg32IdxNameMap</a></td></tr>
<tr class="separator:a85441480d97d6f1cf9d11479a12def93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cf505414fb6bb67a61a3de05e9279c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#ac8cf505414fb6bb67a61a3de05e9279c">intReg64IdxNameMap</a></td></tr>
<tr class="separator:ac8cf505414fb6bb67a61a3de05e9279c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f94130a88994fcf85f6b1d5b327625"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ArmThreadContext.html#aa6f94130a88994fcf85f6b1d5b327625">vecRegIdxNameMap</a></td></tr>
<tr class="separator:aa6f94130a88994fcf85f6b1d5b327625"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classIris_1_1ThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classIris_1_1ThreadContext')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></td></tr>
<tr class="memitem:a5d935de21c0aa8a0a7f0dc51be581e78 inherit pub_types_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">typedef std::map&lt; std::string, iris::ResourceInfo &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a></td></tr>
<tr class="separator:a5d935de21c0aa8a0a7f0dc51be581e78 inherit pub_types_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f62f7083ee8614b421b293e4e3887e inherit pub_types_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; iris::ResourceId &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a></td></tr>
<tr class="separator:a65f62f7083ee8614b421b293e4e3887e inherit pub_types_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a923eb95408caf438a1d3b554b915a55e inherit pub_types_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">typedef std::map&lt; int, std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a></td></tr>
<tr class="separator:a923eb95408caf438a1d3b554b915a55e inherit pub_types_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_types_classThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classThreadContext')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classThreadContext.html">ThreadContext</a></td></tr>
<tr class="memitem:a7b7149621d48abf9c88dd7ef28c3ede7 inherit pub_types_classThreadContext"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7">Status</a> { <a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">Active</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">Suspended</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a819d74ca4684f7108ea7f6812b854066">Halting</a>, 
<a class="el" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">Halted</a>
 }</td></tr>
<tr class="separator:a7b7149621d48abf9c88dd7ef28c3ede7 inherit pub_types_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classThreadContext')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classThreadContext.html">ThreadContext</a></td></tr>
<tr class="memitem:af9c305ae479c23249c1dc67d747bb8de inherit pub_static_methods_classThreadContext"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">compare</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *one, <a class="el" href="classThreadContext.html">ThreadContext</a> *two)</td></tr>
<tr class="memdesc:af9c305ae479c23249c1dc67d747bb8de inherit pub_static_methods_classThreadContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">function to compare two thread contexts (for debugging)  <a href="classThreadContext.html#af9c305ae479c23249c1dc67d747bb8de">More...</a><br /></td></tr>
<tr class="separator:af9c305ae479c23249c1dc67d747bb8de inherit pub_static_methods_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pro_types_classThreadContext')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classThreadContext.html">ThreadContext</a></td></tr>
<tr class="memitem:ae10eb3584ea126600575cc85a73a6d74 inherit pro_types_classThreadContext"><td class="memItemLeft" align="right" valign="top">typedef TheISA::MachInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#ae10eb3584ea126600575cc85a73a6d74">MachInst</a></td></tr>
<tr class="separator:ae10eb3584ea126600575cc85a73a6d74 inherit pro_types_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb463703575d51d2f7ff3e23c42878ee inherit pro_types_classThreadContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#abb463703575d51d2f7ff3e23c42878ee">VecRegContainer</a> = TheISA::VecRegContainer</td></tr>
<tr class="separator:abb463703575d51d2f7ff3e23c42878ee inherit pro_types_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4661354855deb2a97d7ef488abb2f6f1 inherit pro_types_classThreadContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#a4661354855deb2a97d7ef488abb2f6f1">VecElem</a> = TheISA::VecElem</td></tr>
<tr class="separator:a4661354855deb2a97d7ef488abb2f6f1 inherit pro_types_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9845d2323ab893abe120ba354fd9def inherit pro_types_classThreadContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classThreadContext.html#af9845d2323ab893abe120ba354fd9def">VecPredRegContainer</a> = TheISA::VecPredRegContainer</td></tr>
<tr class="separator:af9845d2323ab893abe120ba354fd9def inherit pro_types_classThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classIris_1_1ThreadContext"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classIris_1_1ThreadContext')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classIris_1_1ThreadContext.html">Iris::ThreadContext</a></td></tr>
<tr class="memitem:a61504312d5ffe71397f891f1341dad96 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::ResourceId&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a61504312d5ffe71397f891f1341dad96">extractResourceId</a> (const <a class="el" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a> &amp;resources, const std::string &amp;<a class="el" href="base_2trace_8hh.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>)</td></tr>
<tr class="separator:a61504312d5ffe71397f891f1341dad96 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade88d5588cfe25e49dfd5428fde131f6 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ade88d5588cfe25e49dfd5428fde131f6">extractResourceMap</a> (<a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a> &amp;ids, const <a class="el" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a> &amp;resources, const <a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">IdxNameMap</a> &amp;idx_names)</td></tr>
<tr class="separator:ade88d5588cfe25e49dfd5428fde131f6 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfb75a213d3b8aef0c39a64b7b500ae inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a9cfb75a213d3b8aef0c39a64b7b500ae">maintainStepping</a> ()</td></tr>
<tr class="separator:a9cfb75a213d3b8aef0c39a64b7b500ae inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b2069b8e391a0177ad1ac5f67a59c3 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisErrorCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a31b2069b8e391a0177ad1ac5f67a59c3">instanceRegistryChanged</a> (uint64_t esId, const iris::IrisValueMap &amp;fields, uint64_t time, uint64_t sInstId, bool syncEc, std::string &amp;error_message_out)</td></tr>
<tr class="separator:a31b2069b8e391a0177ad1ac5f67a59c3 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3626b36ee2698f758fd1df11e28a8ba9 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisErrorCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a3626b36ee2698f758fd1df11e28a8ba9">phaseInitLeave</a> (uint64_t esId, const iris::IrisValueMap &amp;fields, uint64_t time, uint64_t sInstId, bool syncEc, std::string &amp;error_message_out)</td></tr>
<tr class="separator:a3626b36ee2698f758fd1df11e28a8ba9 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154c66f2f3930a8b93bbdaa15165be14 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisErrorCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#a154c66f2f3930a8b93bbdaa15165be14">simulationTimeEvent</a> (uint64_t esId, const iris::IrisValueMap &amp;fields, uint64_t time, uint64_t sInstId, bool syncEc, std::string &amp;error_message_out)</td></tr>
<tr class="separator:a154c66f2f3930a8b93bbdaa15165be14 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac413f927b2e44609aab6dcd3eca9d156 inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisCppAdapter &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#ac413f927b2e44609aab6dcd3eca9d156">call</a> () const</td></tr>
<tr class="separator:ac413f927b2e44609aab6dcd3eca9d156 inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6a7b51ddc77b52311a38e867f6c924f inherit pro_methods_classIris_1_1ThreadContext"><td class="memItemLeft" align="right" valign="top">iris::IrisCppAdapter &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classIris_1_1ThreadContext.html#af6a7b51ddc77b52311a38e867f6c924f">noThrow</a> () const</td></tr>
<tr class="separator:af6a7b51ddc77b52311a38e867f6c924f inherit pro_methods_classIris_1_1ThreadContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00040">40</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a989f9619cc508e3aebe60732690ea0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989f9619cc508e3aebe60732690ea0b8">&#9670;&nbsp;</a></span>ArmThreadContext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Iris::ArmThreadContext::ArmThreadContext </td>
          <td>(</td>
          <td class="paramtype">::<a class="el" href="classIris_1_1BaseCPU.html">BaseCPU</a> *&#160;</td>
          <td class="paramname"><em>cpu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSystem.html">System</a> *&#160;</td>
          <td class="paramname"><em>system</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">::<a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td>
          <td class="paramname"><em>dtb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">::<a class="el" href="classBaseTLB.html">BaseTLB</a> *&#160;</td>
          <td class="paramname"><em>itb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">iris::IrisConnectionInterface *&#160;</td>
          <td class="paramname"><em>iris_if</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>iris_path</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00038">38</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ae0e83fa2e3626c31ac710306c7e33bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e83fa2e3626c31ac710306c7e33bf6">&#9670;&nbsp;</a></span>getIsaPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::ISA* Iris::ArmThreadContext::getIsaPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#a232602c50191cc9e18e4f07ff9a0d693">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00075">75</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a4f0f47cd1ef68521bb42dced140c1f25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0f47cd1ef68521bb42dced140c1f25">&#9670;&nbsp;</a></span>initFromIrisInstance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Iris::ArmThreadContext::initFromIrisInstance </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classIris_1_1ThreadContext.html#a5d935de21c0aa8a0a7f0dc51be581e78">ResourceMap</a> &amp;&#160;</td>
          <td class="paramname"><em>resources</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented from <a class="el" href="classIris_1_1ThreadContext.html#a19cf49ab76280e237fcd1d0ffc747023">Iris::ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">47</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00049">Iris::ThreadContext::extractResourceId()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00056">Iris::ThreadContext::extractResourceMap()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00066">icountRscId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00039">Iris::ThreadContext::initFromIrisInstance()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00068">intReg32Ids</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00044">intReg32IdxNameMap</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00069">intReg64Ids</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00045">intReg64IdxNameMap</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00074">Iris::ThreadContext::miscRegIds</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00043">miscRegIdxNameMap</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00065">pcRscId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00070">vecRegIds</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00046">vecRegIdxNameMap</a>.</p>

</div>
</div>
<a id="a833df0b82a83d5a7e68a079ad2778b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833df0b82a83d5a7e68a079ad2778b4f">&#9670;&nbsp;</a></span>instAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> Iris::ArmThreadContext::instAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00099">99</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00063">pcState()</a>.</p>

</div>
</div>
<a id="ac95f476e6b95ac9a9c73cb5392083eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95f476e6b95ac9a9c73cb5392083eb6">&#9670;&nbsp;</a></span>nextInstAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> Iris::ArmThreadContext::nextInstAddr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#af6e55274231ebc2eed33bc58994e0f47">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00105">105</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00063">pcState()</a>.</p>

</div>
</div>
<a id="a73404c908372a5472ce40ff7d6160f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73404c908372a5472ce40ff7d6160f78">&#9670;&nbsp;</a></span>pcState() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState Iris::ArmThreadContext::pcState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00063">63</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00062">Iris::ThreadContext::_instId</a>, <a class="el" href="inet_8hh_source.html#l00335">addr</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00101">Iris::ThreadContext::call()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00065">pcRscId</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00281">Iris::ThreadContext::readMiscRegNoEffect()</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00099">instAddr()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00105">nextInstAddr()</a>.</p>

</div>
</div>
<a id="ad8e5ec998f0655ba9d52491f63365ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e5ec998f0655ba9d52491f63365ada">&#9670;&nbsp;</a></span>pcState() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Iris::ArmThreadContext::pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#a544fbcbb9c5643a4b66ee4d85917eb87">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00086">86</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00062">Iris::ThreadContext::_instId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00101">Iris::ThreadContext::call()</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00065">pcRscId</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00281">Iris::ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a8377a9348de4e604753688a21fc73a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8377a9348de4e604753688a21fc73a0c">&#9670;&nbsp;</a></span>readIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t Iris::ArmThreadContext::readIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00111">111</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00062">Iris::ThreadContext::_instId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00101">Iris::ThreadContext::call()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00068">intReg32Ids</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00069">intReg64Ids</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00281">Iris::ThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="a26cc904a6d1ae5ddbb493469ab2b82c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26cc904a6d1ae5ddbb493469ab2b82c6">&#9670;&nbsp;</a></span>readVecReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">ArmISA::VecRegContainer</a> &amp; Iris::ArmThreadContext::readVecReg </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td>
          <td class="paramname"><em>reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#aec066752228fc452323648fb8f8a97d1">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">136</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00062">Iris::ThreadContext::_instId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00101">Iris::ThreadContext::call()</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00044">intReg32IdxNameMap</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00045">intReg64IdxNameMap</a>, <a class="el" href="intregs_8hh_source.html#l00056">ArmISA::INTREG_R0</a>, <a class="el" href="intregs_8hh_source.html#l00057">ArmISA::INTREG_R1</a>, <a class="el" href="intregs_8hh_source.html#l00066">ArmISA::INTREG_R10</a>, <a class="el" href="intregs_8hh_source.html#l00067">ArmISA::INTREG_R11</a>, <a class="el" href="intregs_8hh_source.html#l00068">ArmISA::INTREG_R12</a>, <a class="el" href="intregs_8hh_source.html#l00069">ArmISA::INTREG_R13</a>, <a class="el" href="intregs_8hh_source.html#l00071">ArmISA::INTREG_R14</a>, <a class="el" href="intregs_8hh_source.html#l00073">ArmISA::INTREG_R15</a>, <a class="el" href="intregs_8hh_source.html#l00058">ArmISA::INTREG_R2</a>, <a class="el" href="intregs_8hh_source.html#l00059">ArmISA::INTREG_R3</a>, <a class="el" href="intregs_8hh_source.html#l00060">ArmISA::INTREG_R4</a>, <a class="el" href="intregs_8hh_source.html#l00061">ArmISA::INTREG_R5</a>, <a class="el" href="intregs_8hh_source.html#l00062">ArmISA::INTREG_R6</a>, <a class="el" href="intregs_8hh_source.html#l00063">ArmISA::INTREG_R7</a>, <a class="el" href="intregs_8hh_source.html#l00064">ArmISA::INTREG_R8</a>, <a class="el" href="intregs_8hh_source.html#l00065">ArmISA::INTREG_R9</a>, <a class="el" href="intregs_8hh_source.html#l00162">ArmISA::INTREG_SPX</a>, <a class="el" href="intregs_8hh_source.html#l00129">ArmISA::INTREG_X0</a>, <a class="el" href="intregs_8hh_source.html#l00130">ArmISA::INTREG_X1</a>, <a class="el" href="intregs_8hh_source.html#l00139">ArmISA::INTREG_X10</a>, <a class="el" href="intregs_8hh_source.html#l00140">ArmISA::INTREG_X11</a>, <a class="el" href="intregs_8hh_source.html#l00141">ArmISA::INTREG_X12</a>, <a class="el" href="intregs_8hh_source.html#l00142">ArmISA::INTREG_X13</a>, <a class="el" href="intregs_8hh_source.html#l00143">ArmISA::INTREG_X14</a>, <a class="el" href="intregs_8hh_source.html#l00144">ArmISA::INTREG_X15</a>, <a class="el" href="intregs_8hh_source.html#l00145">ArmISA::INTREG_X16</a>, <a class="el" href="intregs_8hh_source.html#l00146">ArmISA::INTREG_X17</a>, <a class="el" href="intregs_8hh_source.html#l00147">ArmISA::INTREG_X18</a>, <a class="el" href="intregs_8hh_source.html#l00148">ArmISA::INTREG_X19</a>, <a class="el" href="intregs_8hh_source.html#l00131">ArmISA::INTREG_X2</a>, <a class="el" href="intregs_8hh_source.html#l00149">ArmISA::INTREG_X20</a>, <a class="el" href="intregs_8hh_source.html#l00150">ArmISA::INTREG_X21</a>, <a class="el" href="intregs_8hh_source.html#l00151">ArmISA::INTREG_X22</a>, <a class="el" href="intregs_8hh_source.html#l00152">ArmISA::INTREG_X23</a>, <a class="el" href="intregs_8hh_source.html#l00153">ArmISA::INTREG_X24</a>, <a class="el" href="intregs_8hh_source.html#l00154">ArmISA::INTREG_X25</a>, <a class="el" href="intregs_8hh_source.html#l00155">ArmISA::INTREG_X26</a>, <a class="el" href="intregs_8hh_source.html#l00156">ArmISA::INTREG_X27</a>, <a class="el" href="intregs_8hh_source.html#l00157">ArmISA::INTREG_X28</a>, <a class="el" href="intregs_8hh_source.html#l00158">ArmISA::INTREG_X29</a>, <a class="el" href="intregs_8hh_source.html#l00132">ArmISA::INTREG_X3</a>, <a class="el" href="intregs_8hh_source.html#l00159">ArmISA::INTREG_X30</a>, <a class="el" href="intregs_8hh_source.html#l00133">ArmISA::INTREG_X4</a>, <a class="el" href="intregs_8hh_source.html#l00134">ArmISA::INTREG_X5</a>, <a class="el" href="intregs_8hh_source.html#l00135">ArmISA::INTREG_X6</a>, <a class="el" href="intregs_8hh_source.html#l00136">ArmISA::INTREG_X7</a>, <a class="el" href="intregs_8hh_source.html#l00137">ArmISA::INTREG_X8</a>, <a class="el" href="intregs_8hh_source.html#l00138">ArmISA::INTREG_X9</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00468">ArmISA::MISCREG_ACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00471">ArmISA::MISCREG_ACTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00478">ArmISA::MISCREG_ACTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00210">ArmISA::MISCREG_ADFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00514">ArmISA::MISCREG_AFSR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00518">ArmISA::MISCREG_AFSR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00522">ArmISA::MISCREG_AFSR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00515">ArmISA::MISCREG_AFSR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00519">ArmISA::MISCREG_AFSR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00523">ArmISA::MISCREG_AFSR1_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00166">ArmISA::MISCREG_AIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00461">ArmISA::MISCREG_AIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00213">ArmISA::MISCREG_AIFSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00318">ArmISA::MISCREG_AMAIR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00321">ArmISA::MISCREG_AMAIR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00602">ArmISA::MISCREG_AMAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00604">ArmISA::MISCREG_AMAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00606">ArmISA::MISCREG_AMAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00549">ArmISA::MISCREG_AT_S12E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00550">ArmISA::MISCREG_AT_S12E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00547">ArmISA::MISCREG_AT_S12E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00548">ArmISA::MISCREG_AT_S12E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00536">ArmISA::MISCREG_AT_S1E0R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00537">ArmISA::MISCREG_AT_S1E0W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00534">ArmISA::MISCREG_AT_S1E1R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00535">ArmISA::MISCREG_AT_S1E1W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00545">ArmISA::MISCREG_AT_S1E2R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00546">ArmISA::MISCREG_AT_S1E2W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00551">ArmISA::MISCREG_AT_S1E3R_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00552">ArmISA::MISCREG_AT_S1E3W_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00244">ArmISA::MISCREG_ATS12NSOPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00245">ArmISA::MISCREG_ATS12NSOPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00246">ArmISA::MISCREG_ATS12NSOUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00247">ArmISA::MISCREG_ATS12NSOUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00240">ArmISA::MISCREG_ATS1CPR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00241">ArmISA::MISCREG_ATS1CPW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00242">ArmISA::MISCREG_ATS1CUR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00243">ArmISA::MISCREG_ATS1CUW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00255">ArmISA::MISCREG_ATS1HR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00256">ArmISA::MISCREG_ATS1HW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00164">ArmISA::MISCREG_CCSIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00459">ArmISA::MISCREG_CCSIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00165">ArmISA::MISCREG_CLIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00460">ArmISA::MISCREG_CLIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00348">ArmISA::MISCREG_CNTFRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00624">ArmISA::MISCREG_CNTFRQ_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00358">ArmISA::MISCREG_CNTHCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00646">ArmISA::MISCREG_CNTHCTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00360">ArmISA::MISCREG_CNTHP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00648">ArmISA::MISCREG_CNTHP_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00382">ArmISA::MISCREG_CNTHP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00649">ArmISA::MISCREG_CNTHP_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00359">ArmISA::MISCREG_CNTHP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00647">ArmISA::MISCREG_CNTHP_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00672">ArmISA::MISCREG_CNTHV_CTL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00673">ArmISA::MISCREG_CNTHV_CVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00674">ArmISA::MISCREG_CNTHV_TVAL_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00349">ArmISA::MISCREG_CNTKCTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00623">ArmISA::MISCREG_CNTKCTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00353">ArmISA::MISCREG_CNTP_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00628">ArmISA::MISCREG_CNTP_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00377">ArmISA::MISCREG_CNTP_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00629">ArmISA::MISCREG_CNTP_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00350">ArmISA::MISCREG_CNTP_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00627">ArmISA::MISCREG_CNTP_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00375">ArmISA::MISCREG_CNTPCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00625">ArmISA::MISCREG_CNTPCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00651">ArmISA::MISCREG_CNTPS_CTL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00652">ArmISA::MISCREG_CNTPS_CVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00650">ArmISA::MISCREG_CNTPS_TVAL_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00357">ArmISA::MISCREG_CNTV_CTL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00631">ArmISA::MISCREG_CNTV_CTL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00380">ArmISA::MISCREG_CNTV_CVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00632">ArmISA::MISCREG_CNTV_CVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00356">ArmISA::MISCREG_CNTV_TVAL</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00630">ArmISA::MISCREG_CNTV_TVAL_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00376">ArmISA::MISCREG_CNTVCT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00626">ArmISA::MISCREG_CNTVCT_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00381">ArmISA::MISCREG_CNTVOFF</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00645">ArmISA::MISCREG_CNTVOFF_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00617">ArmISA::MISCREG_CONTEXTIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00668">ArmISA::MISCREG_CONTEXTIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00336">ArmISA::MISCREG_CONTEXTIDR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00178">ArmISA::MISCREG_CPACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00469">ArmISA::MISCREG_CPACR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00075">ArmISA::MISCREG_CPSR_MODE</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00076">ArmISA::MISCREG_CPSR_Q</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00474">ArmISA::MISCREG_CPTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00481">ArmISA::MISCREG_CPTR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00663">ArmISA::MISCREG_CPUACTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00664">ArmISA::MISCREG_CPUECTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00383">ArmISA::MISCREG_CPUMERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00665">ArmISA::MISCREG_CPUMERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00167">ArmISA::MISCREG_CSSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00462">ArmISA::MISCREG_CSSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00145">ArmISA::MISCREG_CTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00463">ArmISA::MISCREG_CTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00202">ArmISA::MISCREG_DACR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00133">ArmISA::MISCREG_DBGAUTHSTATUS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00424">ArmISA::MISCREG_DBGAUTHSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00109">ArmISA::MISCREG_DBGBCR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00398">ArmISA::MISCREG_DBGBCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00110">ArmISA::MISCREG_DBGBCR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00399">ArmISA::MISCREG_DBGBCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00111">ArmISA::MISCREG_DBGBCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00400">ArmISA::MISCREG_DBGBCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00112">ArmISA::MISCREG_DBGBCR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00401">ArmISA::MISCREG_DBGBCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00113">ArmISA::MISCREG_DBGBCR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00402">ArmISA::MISCREG_DBGBCR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00114">ArmISA::MISCREG_DBGBCR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00403">ArmISA::MISCREG_DBGBCR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00103">ArmISA::MISCREG_DBGBVR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00392">ArmISA::MISCREG_DBGBVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00104">ArmISA::MISCREG_DBGBVR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00393">ArmISA::MISCREG_DBGBVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00105">ArmISA::MISCREG_DBGBVR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00394">ArmISA::MISCREG_DBGBVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00106">ArmISA::MISCREG_DBGBVR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00395">ArmISA::MISCREG_DBGBVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00107">ArmISA::MISCREG_DBGBVR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00396">ArmISA::MISCREG_DBGBVR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00108">ArmISA::MISCREG_DBGBVR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00397">ArmISA::MISCREG_DBGBVR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00124">ArmISA::MISCREG_DBGBXVR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00125">ArmISA::MISCREG_DBGBXVR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00132">ArmISA::MISCREG_DBGCLAIMCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00423">ArmISA::MISCREG_DBGCLAIMCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00131">ArmISA::MISCREG_DBGCLAIMSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00422">ArmISA::MISCREG_DBGCLAIMSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00099">ArmISA::MISCREG_DBGDTRRXext</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00101">ArmISA::MISCREG_DBGDTRTXext</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00126">ArmISA::MISCREG_DBGOSLAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00129">ArmISA::MISCREG_DBGPRCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00421">ArmISA::MISCREG_DBGPRCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00119">ArmISA::MISCREG_DBGWCR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00408">ArmISA::MISCREG_DBGWCR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00120">ArmISA::MISCREG_DBGWCR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00409">ArmISA::MISCREG_DBGWCR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00121">ArmISA::MISCREG_DBGWCR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00410">ArmISA::MISCREG_DBGWCR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00122">ArmISA::MISCREG_DBGWCR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00411">ArmISA::MISCREG_DBGWCR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00097">ArmISA::MISCREG_DBGWFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00115">ArmISA::MISCREG_DBGWVR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00404">ArmISA::MISCREG_DBGWVR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00116">ArmISA::MISCREG_DBGWVR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00405">ArmISA::MISCREG_DBGWVR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00117">ArmISA::MISCREG_DBGWVR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00406">ArmISA::MISCREG_DBGWVR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00118">ArmISA::MISCREG_DBGWVR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00407">ArmISA::MISCREG_DBGWVR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00539">ArmISA::MISCREG_DC_CISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00544">ArmISA::MISCREG_DC_CIVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00538">ArmISA::MISCREG_DC_CSW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00542">ArmISA::MISCREG_DC_CVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00543">ArmISA::MISCREG_DC_CVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00533">ArmISA::MISCREG_DC_ISW_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00532">ArmISA::MISCREG_DC_IVAC_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00540">ArmISA::MISCREG_DC_ZVA_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00254">ArmISA::MISCREG_DCCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00248">ArmISA::MISCREG_DCCMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00252">ArmISA::MISCREG_DCCMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00249">ArmISA::MISCREG_DCCSW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00238">ArmISA::MISCREG_DCIMVAC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00239">ArmISA::MISCREG_DCISW</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00464">ArmISA::MISCREG_DCZID_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00220">ArmISA::MISCREG_DFAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00205">ArmISA::MISCREG_DFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00930">ArmISA::MISCREG_DISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00503">ArmISA::MISCREG_DLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00502">ArmISA::MISCREG_DSPSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00494">ArmISA::MISCREG_ELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00505">ArmISA::MISCREG_ELR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00512">ArmISA::MISCREG_ELR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00922">ArmISA::MISCREG_ERRIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00923">ArmISA::MISCREG_ERRSELR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00927">ArmISA::MISCREG_ERXADDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00925">ArmISA::MISCREG_ERXCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00924">ArmISA::MISCREG_ERXFR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00928">ArmISA::MISCREG_ERXMISC0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00929">ArmISA::MISCREG_ERXMISC1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00926">ArmISA::MISCREG_ERXSTATUS_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00516">ArmISA::MISCREG_ESR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00520">ArmISA::MISCREG_ESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00524">ArmISA::MISCREG_ESR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00525">ArmISA::MISCREG_FAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00526">ArmISA::MISCREG_FAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00528">ArmISA::MISCREG_FAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00334">ArmISA::MISCREG_FCSEIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00500">ArmISA::MISCREG_FPCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00069">ArmISA::MISCREG_FPSCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00078">ArmISA::MISCREG_FPSCR_QC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00501">ArmISA::MISCREG_FPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00189">ArmISA::MISCREG_HACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00476">ArmISA::MISCREG_HACR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00183">ArmISA::MISCREG_HACTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00325">ArmISA::MISCREG_HAMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00326">ArmISA::MISCREG_HAMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00187">ArmISA::MISCREG_HCPTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00184">ArmISA::MISCREG_HCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00472">ArmISA::MISCREG_HCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00186">ArmISA::MISCREG_HDCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00225">ArmISA::MISCREG_HDFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00226">ArmISA::MISCREG_HIFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00323">ArmISA::MISCREG_HMAIR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00324">ArmISA::MISCREG_HMAIR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00227">ArmISA::MISCREG_HPFAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00527">ArmISA::MISCREG_HPFAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00182">ArmISA::MISCREG_HSCTLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00218">ArmISA::MISCREG_HSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00188">ArmISA::MISCREG_HSTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00475">ArmISA::MISCREG_HSTR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00347">ArmISA::MISCREG_HTPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00373">ArmISA::MISCREG_HTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00333">ArmISA::MISCREG_HVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00531">ArmISA::MISCREG_IC_IALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00529">ArmISA::MISCREG_IC_IALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00541">ArmISA::MISCREG_IC_IVAU_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00233">ArmISA::MISCREG_ICIALLU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00228">ArmISA::MISCREG_ICIALLUIS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00234">ArmISA::MISCREG_ICIMVAU</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00453">ArmISA::MISCREG_ID_AA64AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00454">ArmISA::MISCREG_ID_AA64AFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00451">ArmISA::MISCREG_ID_AA64DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00452">ArmISA::MISCREG_ID_AA64DFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00455">ArmISA::MISCREG_ID_AA64ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00456">ArmISA::MISCREG_ID_AA64ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00457">ArmISA::MISCREG_ID_AA64MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00458">ArmISA::MISCREG_ID_AA64MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00449">ArmISA::MISCREG_ID_AA64PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00450">ArmISA::MISCREG_ID_AA64PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00153">ArmISA::MISCREG_ID_AFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00435">ArmISA::MISCREG_ID_AFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00152">ArmISA::MISCREG_ID_DFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00434">ArmISA::MISCREG_ID_DFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00158">ArmISA::MISCREG_ID_ISAR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00440">ArmISA::MISCREG_ID_ISAR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00159">ArmISA::MISCREG_ID_ISAR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00441">ArmISA::MISCREG_ID_ISAR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00160">ArmISA::MISCREG_ID_ISAR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00442">ArmISA::MISCREG_ID_ISAR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00161">ArmISA::MISCREG_ID_ISAR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00443">ArmISA::MISCREG_ID_ISAR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00162">ArmISA::MISCREG_ID_ISAR4</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00444">ArmISA::MISCREG_ID_ISAR4_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00163">ArmISA::MISCREG_ID_ISAR5</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00445">ArmISA::MISCREG_ID_ISAR5_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00154">ArmISA::MISCREG_ID_MMFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00436">ArmISA::MISCREG_ID_MMFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00155">ArmISA::MISCREG_ID_MMFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00437">ArmISA::MISCREG_ID_MMFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00156">ArmISA::MISCREG_ID_MMFR2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00438">ArmISA::MISCREG_ID_MMFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00157">ArmISA::MISCREG_ID_MMFR3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00439">ArmISA::MISCREG_ID_MMFR3_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00150">ArmISA::MISCREG_ID_PFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00432">ArmISA::MISCREG_ID_PFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00151">ArmISA::MISCREG_ID_PFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00433">ArmISA::MISCREG_ID_PFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00223">ArmISA::MISCREG_IFAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00208">ArmISA::MISCREG_IFSR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00332">ArmISA::MISCREG_ISR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00611">ArmISA::MISCREG_ISR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00384">ArmISA::MISCREG_L2MERRSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00666">ArmISA::MISCREG_L2MERRSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00601">ArmISA::MISCREG_MAIR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00603">ArmISA::MISCREG_MAIR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00605">ArmISA::MISCREG_MAIR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00387">ArmISA::MISCREG_MDCCINT_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00412">ArmISA::MISCREG_MDCCSR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00473">ArmISA::MISCREG_MDCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00482">ArmISA::MISCREG_MDCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00417">ArmISA::MISCREG_MDRAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00389">ArmISA::MISCREG_MDSCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00144">ArmISA::MISCREG_MIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00429">ArmISA::MISCREG_MIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00148">ArmISA::MISCREG_MPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00430">ArmISA::MISCREG_MPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00330">ArmISA::MISCREG_MVBAR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00071">ArmISA::MISCREG_MVFR0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00446">ArmISA::MISCREG_MVFR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00070">ArmISA::MISCREG_MVFR1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00447">ArmISA::MISCREG_MVFR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00448">ArmISA::MISCREG_MVFR2_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00312">ArmISA::MISCREG_NMRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00181">ArmISA::MISCREG_NSACR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00420">ArmISA::MISCREG_OSDLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00388">ArmISA::MISCREG_OSDTRRX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00390">ArmISA::MISCREG_OSDTRTX_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00391">ArmISA::MISCREG_OSECCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00418">ArmISA::MISCREG_OSLAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00419">ArmISA::MISCREG_OSLSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00530">ArmISA::MISCREG_PAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00231">ArmISA::MISCREG_PAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00297">ArmISA::MISCREG_PMCCFILTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00597">ArmISA::MISCREG_PMCCFILTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00295">ArmISA::MISCREG_PMCCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00595">ArmISA::MISCREG_PMCCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00293">ArmISA::MISCREG_PMCEID0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00593">ArmISA::MISCREG_PMCEID0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00294">ArmISA::MISCREG_PMCEID1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00594">ArmISA::MISCREG_PMCEID1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00289">ArmISA::MISCREG_PMCNTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00589">ArmISA::MISCREG_PMCNTENCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00288">ArmISA::MISCREG_PMCNTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00588">ArmISA::MISCREG_PMCNTENSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00287">ArmISA::MISCREG_PMCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00587">ArmISA::MISCREG_PMCR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00633">ArmISA::MISCREG_PMEVCNTR0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00634">ArmISA::MISCREG_PMEVCNTR1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00635">ArmISA::MISCREG_PMEVCNTR2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00636">ArmISA::MISCREG_PMEVCNTR3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00637">ArmISA::MISCREG_PMEVCNTR4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00638">ArmISA::MISCREG_PMEVCNTR5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00639">ArmISA::MISCREG_PMEVTYPER0_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00640">ArmISA::MISCREG_PMEVTYPER1_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00641">ArmISA::MISCREG_PMEVTYPER2_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00642">ArmISA::MISCREG_PMEVTYPER3_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00643">ArmISA::MISCREG_PMEVTYPER4_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00644">ArmISA::MISCREG_PMEVTYPER5_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00301">ArmISA::MISCREG_PMINTENCLR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00586">ArmISA::MISCREG_PMINTENCLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00300">ArmISA::MISCREG_PMINTENSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00585">ArmISA::MISCREG_PMINTENSET_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00590">ArmISA::MISCREG_PMOVSCLR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00290">ArmISA::MISCREG_PMOVSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00302">ArmISA::MISCREG_PMOVSSET</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00600">ArmISA::MISCREG_PMOVSSET_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00292">ArmISA::MISCREG_PMSELR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00592">ArmISA::MISCREG_PMSELR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00291">ArmISA::MISCREG_PMSWINC</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00591">ArmISA::MISCREG_PMSWINC_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00299">ArmISA::MISCREG_PMUSERENR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00599">ArmISA::MISCREG_PMUSERENR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00298">ArmISA::MISCREG_PMXEVCNTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00598">ArmISA::MISCREG_PMXEVCNTR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00296">ArmISA::MISCREG_PMXEVTYPER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00596">ArmISA::MISCREG_PMXEVTYPER_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00306">ArmISA::MISCREG_PRRR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00370">ArmISA::MISCREG_RAMINDEX</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00149">ArmISA::MISCREG_REVIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00431">ArmISA::MISCREG_REVIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00331">ArmISA::MISCREG_RMR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00616">ArmISA::MISCREG_RMR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00615">ArmISA::MISCREG_RVBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00179">ArmISA::MISCREG_SCR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00479">ArmISA::MISCREG_SCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00467">ArmISA::MISCREG_SCTLR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00470">ArmISA::MISCREG_SCTLR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00477">ArmISA::MISCREG_SCTLR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00180">ArmISA::MISCREG_SDER</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00495">ArmISA::MISCREG_SP_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00506">ArmISA::MISCREG_SP_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00513">ArmISA::MISCREG_SP_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00059">ArmISA::MISCREG_SPSR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00064">ArmISA::MISCREG_SPSR_ABT</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00493">ArmISA::MISCREG_SPSR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00504">ArmISA::MISCREG_SPSR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00511">ArmISA::MISCREG_SPSR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00060">ArmISA::MISCREG_SPSR_FIQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00061">ArmISA::MISCREG_SPSR_IRQ</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00066">ArmISA::MISCREG_SPSR_UND</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00146">ArmISA::MISCREG_TCMTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00485">ArmISA::MISCREG_TCR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00487">ArmISA::MISCREG_TCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00491">ArmISA::MISCREG_TCR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00576">ArmISA::MISCREG_TLBI_ALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00569">ArmISA::MISCREG_TLBI_ALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00574">ArmISA::MISCREG_TLBI_ALLE2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00567">ArmISA::MISCREG_TLBI_ALLE2IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00582">ArmISA::MISCREG_TLBI_ALLE3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00579">ArmISA::MISCREG_TLBI_ALLE3IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00561">ArmISA::MISCREG_TLBI_ASIDE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00555">ArmISA::MISCREG_TLBI_ASIDE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00572">ArmISA::MISCREG_TLBI_IPAS2E1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00565">ArmISA::MISCREG_TLBI_IPAS2E1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00573">ArmISA::MISCREG_TLBI_IPAS2LE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00566">ArmISA::MISCREG_TLBI_IPAS2LE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00562">ArmISA::MISCREG_TLBI_VAAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00556">ArmISA::MISCREG_TLBI_VAAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00564">ArmISA::MISCREG_TLBI_VAALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00558">ArmISA::MISCREG_TLBI_VAALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00560">ArmISA::MISCREG_TLBI_VAE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00554">ArmISA::MISCREG_TLBI_VAE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00575">ArmISA::MISCREG_TLBI_VAE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00568">ArmISA::MISCREG_TLBI_VAE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00583">ArmISA::MISCREG_TLBI_VAE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00580">ArmISA::MISCREG_TLBI_VAE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00563">ArmISA::MISCREG_TLBI_VALE1_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00557">ArmISA::MISCREG_TLBI_VALE1IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00577">ArmISA::MISCREG_TLBI_VALE2_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00570">ArmISA::MISCREG_TLBI_VALE2IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00584">ArmISA::MISCREG_TLBI_VALE3_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00581">ArmISA::MISCREG_TLBI_VALE3IS_Xt</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00559">ArmISA::MISCREG_TLBI_VMALLE1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00553">ArmISA::MISCREG_TLBI_VMALLE1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00578">ArmISA::MISCREG_TLBI_VMALLS12E1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00571">ArmISA::MISCREG_TLBI_VMALLS12E1IS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00147">ArmISA::MISCREG_TLBTR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00619">ArmISA::MISCREG_TPIDR_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00618">ArmISA::MISCREG_TPIDR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00621">ArmISA::MISCREG_TPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00622">ArmISA::MISCREG_TPIDR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00345">ArmISA::MISCREG_TPIDRPRW_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00620">ArmISA::MISCREG_TPIDRRO_EL0</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00342">ArmISA::MISCREG_TPIDRURO_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00339">ArmISA::MISCREG_TPIDRURW_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00197">ArmISA::MISCREG_TTBCR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00483">ArmISA::MISCREG_TTBR0_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00486">ArmISA::MISCREG_TTBR0_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00490">ArmISA::MISCREG_TTBR0_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00191">ArmISA::MISCREG_TTBR0_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00484">ArmISA::MISCREG_TTBR1_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00671">ArmISA::MISCREG_TTBR1_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00194">ArmISA::MISCREG_TTBR1_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00609">ArmISA::MISCREG_VBAR_EL1</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00612">ArmISA::MISCREG_VBAR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00614">ArmISA::MISCREG_VBAR_EL3</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00328">ArmISA::MISCREG_VBAR_NS</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00932">ArmISA::MISCREG_VDISR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00171">ArmISA::MISCREG_VMPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00466">ArmISA::MISCREG_VMPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00170">ArmISA::MISCREG_VPIDR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00465">ArmISA::MISCREG_VPIDR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00931">ArmISA::MISCREG_VSESR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00489">ArmISA::MISCREG_VTCR_EL2</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00374">ArmISA::MISCREG_VTTBR</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00488">ArmISA::MISCREG_VTTBR_EL2</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00043">miscRegIdxNameMap</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00070">vecRegIds</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00046">vecRegIdxNameMap</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00050">vecRegs</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00075">getIsaPtr()</a>.</p>

</div>
</div>
<a id="a421fa32b39afb81fb8efa5c12e37812f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421fa32b39afb81fb8efa5c12e37812f">&#9670;&nbsp;</a></span>setIntReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Iris::ArmThreadContext::setIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&#160;</td>
          <td class="paramname"><em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00124">124</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a>.</p>

<p class="reference">References <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00062">Iris::ThreadContext::_instId</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8hh_source.html#l00101">Iris::ThreadContext::call()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00068">intReg32Ids</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00069">intReg64Ids</a>, <a class="el" href="arm_2miscregs_8hh_source.html#l00058">ArmISA::MISCREG_CPSR</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2thread__context_8cc_source.html#l00281">Iris::ThreadContext::readMiscRegNoEffect()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a0d4f6f8ce79a8651c07c2a286fadc322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4f6f8ce79a8651c07c2a286fadc322">&#9670;&nbsp;</a></span>icountRscId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">iris::ResourceId Iris::ArmThreadContext::icountRscId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00066">66</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>.</p>

</div>
</div>
<a id="a18d44fb1b852c0aa91c077143324423b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18d44fb1b852c0aa91c077143324423b">&#9670;&nbsp;</a></span>intReg32Ids</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a> Iris::ArmThreadContext::intReg32Ids</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00068">68</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00111">readIntReg()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00124">setIntReg()</a>.</p>

</div>
</div>
<a id="a85441480d97d6f1cf9d11479a12def93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85441480d97d6f1cf9d11479a12def93">&#9670;&nbsp;</a></span>intReg32IdxNameMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">Iris::ThreadContext::IdxNameMap</a> Iris::ArmThreadContext::intReg32IdxNameMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00044">44</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<a id="aa4383b28b2a135557ba9ea58b03d9a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4383b28b2a135557ba9ea58b03d9a57">&#9670;&nbsp;</a></span>intReg64Ids</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a> Iris::ArmThreadContext::intReg64Ids</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00069">69</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00111">readIntReg()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00124">setIntReg()</a>.</p>

</div>
</div>
<a id="ac8cf505414fb6bb67a61a3de05e9279c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8cf505414fb6bb67a61a3de05e9279c">&#9670;&nbsp;</a></span>intReg64IdxNameMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">Iris::ThreadContext::IdxNameMap</a> Iris::ArmThreadContext::intReg64IdxNameMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00045">45</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<a id="a9ac9cfd43a47cd2ec22ce308064c2db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac9cfd43a47cd2ec22ce308064c2db2">&#9670;&nbsp;</a></span>miscRegIdxNameMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">Iris::ThreadContext::IdxNameMap</a> Iris::ArmThreadContext::miscRegIdxNameMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00043">43</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<a id="a0d56954d43389104dbf404f34a80c98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d56954d43389104dbf404f34a80c98d">&#9670;&nbsp;</a></span>pcRscId</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">iris::ResourceId Iris::ArmThreadContext::pcRscId</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00065">65</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00063">pcState()</a>.</p>

</div>
</div>
<a id="a6b7bb9f4182ea6c527ff2869060d22cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b7bb9f4182ea6c527ff2869060d22cb">&#9670;&nbsp;</a></span>vecRegIds</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a65f62f7083ee8614b421b293e4e3887e">ResourceIds</a> Iris::ArmThreadContext::vecRegIds</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00070">70</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<a id="aa6f94130a88994fcf85f6b1d5b327625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f94130a88994fcf85f6b1d5b327625">&#9670;&nbsp;</a></span>vecRegIdxNameMap</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classIris_1_1ThreadContext.html#a923eb95408caf438a1d3b554b915a55e">Iris::ThreadContext::IdxNameMap</a> Iris::ArmThreadContext::vecRegIdxNameMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00046">46</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00047">initFromIrisInstance()</a>, and <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<a id="a0a5b3da9b9575055d20517994cea2659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a5b3da9b9575055d20517994cea2659">&#9670;&nbsp;</a></span>vecRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="namespaceArmISA.html#a1194b62a5f0e3dcb7692117098c9ee81">ArmISA::VecRegContainer</a>&gt; Iris::ArmThreadContext::vecRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html#l00050">50</a> of file <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html#l00136">readVecReg()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>arch/arm/fastmodel/iris/arm/<a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8hh_source.html">thread_context.hh</a></li>
<li>arch/arm/fastmodel/iris/arm/<a class="el" href="arch_2arm_2fastmodel_2iris_2arm_2thread__context_8cc_source.html">thread_context.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:26 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
