#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555cc8a65a70 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x555cc8ad63d0_0 .var "clk", 0 0;
v0x555cc8ad6470_0 .var "reset", 0 0;
S_0x555cc8a85d00 .scope module, "micpu" "cpu" 2 17, 3 1 0, S_0x555cc8a65a70;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x555cc8ad5cf0_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  1 drivers
v0x555cc8ad5db0_0 .net "op_alu", 2 0, v0x555cc8ad5520_0;  1 drivers
v0x555cc8ad5e70_0 .net "opcode", 5 0, L_0x555cc8ae7f10;  1 drivers
v0x555cc8ad5f60_0 .net "reset", 0 0, v0x555cc8ad6470_0;  1 drivers
v0x555cc8ad6000_0 .net "s_inc", 0 0, v0x555cc8ad5710_0;  1 drivers
v0x555cc8ad60f0_0 .net "s_inm", 0 0, v0x555cc8ad5800_0;  1 drivers
v0x555cc8ad6190_0 .net "we3", 0 0, v0x555cc8ad58f0_0;  1 drivers
v0x555cc8ad6230_0 .net "wez", 0 0, v0x555cc8ad5a30_0;  1 drivers
v0x555cc8ad62d0_0 .net "z", 0 0, v0x555cc8ad2560_0;  1 drivers
S_0x555cc8a86010 .scope module, "camino_datos" "cd" 3 8, 4 1 0, S_0x555cc8a85d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x555cc8ad4370_0 .net "Mux_EntPC", 9 0, L_0x555cc8ae6970;  1 drivers
v0x555cc8ad4480_0 .net "Mux_Sal_toBR", 7 0, L_0x555cc8ae7d40;  1 drivers
v0x555cc8ad4590_0 .net "R1", 7 0, L_0x555cc8ae70d0;  1 drivers
v0x555cc8ad4680_0 .net "R2", 7 0, L_0x555cc8ae77e0;  1 drivers
v0x555cc8ad4790_0 .net "SalPC", 9 0, v0x555cc8acfba0_0;  1 drivers
v0x555cc8ad48a0_0 .net "Sal_alu", 7 0, v0x555cc8ad0390_0;  1 drivers
v0x555cc8ad49b0_0 .net "alu_ffz", 0 0, L_0x555cc8ae7cd0;  1 drivers
v0x555cc8ad4aa0_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  alias, 1 drivers
v0x555cc8ad4b40_0 .net "instruccion", 15 0, L_0x555cc8ad6700;  1 drivers
v0x555cc8ad4c00_0 .net "op_alu", 2 0, v0x555cc8ad5520_0;  alias, 1 drivers
v0x555cc8ad4ca0_0 .net "opcode", 5 0, L_0x555cc8ae7f10;  alias, 1 drivers
v0x555cc8ad4d60_0 .net "reset", 0 0, v0x555cc8ad6470_0;  alias, 1 drivers
v0x555cc8ad4e00_0 .net "s_inc", 0 0, v0x555cc8ad5710_0;  alias, 1 drivers
v0x555cc8ad4ea0_0 .net "s_inm", 0 0, v0x555cc8ad5800_0;  alias, 1 drivers
v0x555cc8ad4f40_0 .net "sum_mux", 9 0, L_0x555cc8ad67e0;  1 drivers
v0x555cc8ad4fe0_0 .net "we3", 0 0, v0x555cc8ad58f0_0;  alias, 1 drivers
v0x555cc8ad5080_0 .net "wez", 0 0, v0x555cc8ad5a30_0;  alias, 1 drivers
v0x555cc8ad5120_0 .net "z", 0 0, v0x555cc8ad2560_0;  alias, 1 drivers
L_0x555cc8ae6b50 .part L_0x555cc8ad6700, 0, 10;
L_0x555cc8ae7930 .part L_0x555cc8ad6700, 8, 4;
L_0x555cc8ae7a60 .part L_0x555cc8ad6700, 4, 4;
L_0x555cc8ae7b00 .part L_0x555cc8ad6700, 0, 4;
L_0x555cc8ae7e70 .part L_0x555cc8ad6700, 4, 8;
L_0x555cc8ae7f10 .part L_0x555cc8ad6700, 10, 6;
S_0x555cc8a8ccb0 .scope module, "PC" "registro" 4 9, 5 38 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x555cc8a8ce80 .param/l "WIDTH" 0 5 38, +C4<00000000000000000000000000001010>;
v0x555cc8aac7a0_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  alias, 1 drivers
v0x555cc8aac870_0 .net "d", 9 0, L_0x555cc8ae6970;  alias, 1 drivers
v0x555cc8acfba0_0 .var "q", 9 0;
v0x555cc8acfc60_0 .net "reset", 0 0, v0x555cc8ad6470_0;  alias, 1 drivers
E_0x555cc8ab3230 .event posedge, v0x555cc8acfc60_0, v0x555cc8aac7a0_0;
S_0x555cc8acfda0 .scope module, "alu_cpu" "alu" 4 24, 6 1 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x555cc8ae7cd0 .functor NOT 1, L_0x555cc8ae7ba0, C4<0>, C4<0>, C4<0>;
v0x555cc8ad0030_0 .net *"_s3", 0 0, L_0x555cc8ae7ba0;  1 drivers
v0x555cc8ad0110_0 .net "a", 7 0, L_0x555cc8ae70d0;  alias, 1 drivers
v0x555cc8ad01f0_0 .net "b", 7 0, L_0x555cc8ae77e0;  alias, 1 drivers
v0x555cc8ad02b0_0 .net "op_alu", 2 0, v0x555cc8ad5520_0;  alias, 1 drivers
v0x555cc8ad0390_0 .var "s", 7 0;
v0x555cc8ad04c0_0 .net "y", 7 0, v0x555cc8ad0390_0;  alias, 1 drivers
v0x555cc8ad05a0_0 .net "zero", 0 0, L_0x555cc8ae7cd0;  alias, 1 drivers
E_0x555cc8ab2f60 .event edge, v0x555cc8ad02b0_0, v0x555cc8ad01f0_0, v0x555cc8ad0110_0;
L_0x555cc8ae7ba0 .reduce/or v0x555cc8ad0390_0;
S_0x555cc8ad0700 .scope module, "banco_registros" "regfile" 4 21, 5 4 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x555cc8ad0a10_0 .net *"_s0", 31 0, L_0x555cc8ae6bf0;  1 drivers
v0x555cc8ad0b10_0 .net *"_s10", 5 0, L_0x555cc8ae6ec0;  1 drivers
L_0x7fc70ad41138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad0bf0_0 .net *"_s13", 1 0, L_0x7fc70ad41138;  1 drivers
L_0x7fc70ad41180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad0ce0_0 .net/2u *"_s14", 7 0, L_0x7fc70ad41180;  1 drivers
v0x555cc8ad0dc0_0 .net *"_s18", 31 0, L_0x555cc8ae7260;  1 drivers
L_0x7fc70ad411c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad0ef0_0 .net *"_s21", 27 0, L_0x7fc70ad411c8;  1 drivers
L_0x7fc70ad41210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad0fd0_0 .net/2u *"_s22", 31 0, L_0x7fc70ad41210;  1 drivers
v0x555cc8ad10b0_0 .net *"_s24", 0 0, L_0x555cc8ae7390;  1 drivers
v0x555cc8ad1170_0 .net *"_s26", 7 0, L_0x555cc8ae74d0;  1 drivers
v0x555cc8ad1250_0 .net *"_s28", 5 0, L_0x555cc8ae75c0;  1 drivers
L_0x7fc70ad410a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad1330_0 .net *"_s3", 27 0, L_0x7fc70ad410a8;  1 drivers
L_0x7fc70ad41258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad1410_0 .net *"_s31", 1 0, L_0x7fc70ad41258;  1 drivers
L_0x7fc70ad412a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad14f0_0 .net/2u *"_s32", 7 0, L_0x7fc70ad412a0;  1 drivers
L_0x7fc70ad410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad15d0_0 .net/2u *"_s4", 31 0, L_0x7fc70ad410f0;  1 drivers
v0x555cc8ad16b0_0 .net *"_s6", 0 0, L_0x555cc8ae6ce0;  1 drivers
v0x555cc8ad1770_0 .net *"_s8", 7 0, L_0x555cc8ae6e20;  1 drivers
v0x555cc8ad1850_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  alias, 1 drivers
v0x555cc8ad18f0_0 .net "ra1", 3 0, L_0x555cc8ae7930;  1 drivers
v0x555cc8ad19b0_0 .net "ra2", 3 0, L_0x555cc8ae7a60;  1 drivers
v0x555cc8ad1a90_0 .net "rd1", 7 0, L_0x555cc8ae70d0;  alias, 1 drivers
v0x555cc8ad1b80_0 .net "rd2", 7 0, L_0x555cc8ae77e0;  alias, 1 drivers
v0x555cc8ad1c50 .array "regb", 15 0, 7 0;
v0x555cc8ad1cf0_0 .net "wa3", 3 0, L_0x555cc8ae7b00;  1 drivers
v0x555cc8ad1dd0_0 .net "wd3", 7 0, L_0x555cc8ae7d40;  alias, 1 drivers
v0x555cc8ad1eb0_0 .net "we3", 0 0, v0x555cc8ad58f0_0;  alias, 1 drivers
E_0x555cc8ab2c50 .event posedge, v0x555cc8aac7a0_0;
L_0x555cc8ae6bf0 .concat [ 4 28 0 0], L_0x555cc8ae7930, L_0x7fc70ad410a8;
L_0x555cc8ae6ce0 .cmp/ne 32, L_0x555cc8ae6bf0, L_0x7fc70ad410f0;
L_0x555cc8ae6e20 .array/port v0x555cc8ad1c50, L_0x555cc8ae6ec0;
L_0x555cc8ae6ec0 .concat [ 4 2 0 0], L_0x555cc8ae7930, L_0x7fc70ad41138;
L_0x555cc8ae70d0 .functor MUXZ 8, L_0x7fc70ad41180, L_0x555cc8ae6e20, L_0x555cc8ae6ce0, C4<>;
L_0x555cc8ae7260 .concat [ 4 28 0 0], L_0x555cc8ae7a60, L_0x7fc70ad411c8;
L_0x555cc8ae7390 .cmp/ne 32, L_0x555cc8ae7260, L_0x7fc70ad41210;
L_0x555cc8ae74d0 .array/port v0x555cc8ad1c50, L_0x555cc8ae75c0;
L_0x555cc8ae75c0 .concat [ 4 2 0 0], L_0x555cc8ae7a60, L_0x7fc70ad41258;
L_0x555cc8ae77e0 .functor MUXZ 8, L_0x7fc70ad412a0, L_0x555cc8ae74d0, L_0x555cc8ae7390, C4<>;
S_0x555cc8ad2070 .scope module, "ffz" "ffd" 4 30, 5 61 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x555cc8ad22a0_0 .net "carga", 0 0, v0x555cc8ad5a30_0;  alias, 1 drivers
v0x555cc8ad2380_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  alias, 1 drivers
v0x555cc8ad2490_0 .net "d", 0 0, L_0x555cc8ae7cd0;  alias, 1 drivers
v0x555cc8ad2560_0 .var "q", 0 0;
v0x555cc8ad2600_0 .net "reset", 0 0, v0x555cc8ad6470_0;  alias, 1 drivers
S_0x555cc8ad2760 .scope module, "memoria" "memprog" 4 12, 7 3 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x555cc8ad6700 .functor BUFZ 16, L_0x555cc8ad6530, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x555cc8ad29f0_0 .net *"_s0", 15 0, L_0x555cc8ad6530;  1 drivers
v0x555cc8ad2af0_0 .net *"_s2", 11 0, L_0x555cc8ad65d0;  1 drivers
L_0x7fc70ad41018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad2bd0_0 .net *"_s5", 1 0, L_0x7fc70ad41018;  1 drivers
v0x555cc8ad2c90_0 .net "a", 9 0, v0x555cc8acfba0_0;  alias, 1 drivers
v0x555cc8ad2d50_0 .net "clk", 0 0, v0x555cc8ad63d0_0;  alias, 1 drivers
v0x555cc8ad2e40 .array "mem", 1023 0, 15 0;
v0x555cc8ad2ee0_0 .net "rd", 15 0, L_0x555cc8ad6700;  alias, 1 drivers
L_0x555cc8ad6530 .array/port v0x555cc8ad2e40, L_0x555cc8ad65d0;
L_0x555cc8ad65d0 .concat [ 10 2 0 0], v0x555cc8acfba0_0, L_0x7fc70ad41018;
S_0x555cc8ad3040 .scope module, "multiplexor_A" "mux2" 4 18, 5 50 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x555cc8ad3210 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001010>;
v0x555cc8ad32e0_0 .net "d0", 9 0, L_0x555cc8ae6b50;  1 drivers
v0x555cc8ad33c0_0 .net "d1", 9 0, L_0x555cc8ad67e0;  alias, 1 drivers
v0x555cc8ad34a0_0 .net "s", 0 0, v0x555cc8ad5710_0;  alias, 1 drivers
v0x555cc8ad3570_0 .net "y", 9 0, L_0x555cc8ae6970;  alias, 1 drivers
L_0x555cc8ae6970 .functor MUXZ 10, L_0x555cc8ae6b50, L_0x555cc8ad67e0, v0x555cc8ad5710_0, C4<>;
S_0x555cc8ad36f0 .scope module, "multiplexor_B" "mux2" 4 27, 5 50 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x555cc8ad38c0 .param/l "WIDTH" 0 5 50, +C4<00000000000000000000000000001000>;
v0x555cc8ad3a00_0 .net "d0", 7 0, v0x555cc8ad0390_0;  alias, 1 drivers
v0x555cc8ad3b10_0 .net "d1", 7 0, L_0x555cc8ae7e70;  1 drivers
v0x555cc8ad3bd0_0 .net "s", 0 0, v0x555cc8ad5800_0;  alias, 1 drivers
v0x555cc8ad3ca0_0 .net "y", 7 0, L_0x555cc8ae7d40;  alias, 1 drivers
L_0x555cc8ae7d40 .functor MUXZ 8, v0x555cc8ad0390_0, L_0x555cc8ae7e70, v0x555cc8ad5800_0, C4<>;
S_0x555cc8ad3e20 .scope module, "sumador_A" "sum" 4 15, 5 30 0, S_0x555cc8a86010;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x555cc8ad4060_0 .net "a", 9 0, v0x555cc8acfba0_0;  alias, 1 drivers
L_0x7fc70ad41060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x555cc8ad4190_0 .net "b", 9 0, L_0x7fc70ad41060;  1 drivers
v0x555cc8ad4270_0 .net "y", 9 0, L_0x555cc8ad67e0;  alias, 1 drivers
L_0x555cc8ad67e0 .arith/sum 10, v0x555cc8acfba0_0, L_0x7fc70ad41060;
S_0x555cc8ad52b0 .scope module, "unidad_control" "uc" 3 11, 8 1 0, S_0x555cc8a85d00;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x555cc8ad5520_0 .var "op_alu", 2 0;
v0x555cc8ad5650_0 .net "opcode", 5 0, L_0x555cc8ae7f10;  alias, 1 drivers
v0x555cc8ad5710_0 .var "s_inc", 0 0;
v0x555cc8ad5800_0 .var "s_inm", 0 0;
v0x555cc8ad58f0_0 .var "we3", 0 0;
v0x555cc8ad5a30_0 .var "wez", 0 0;
v0x555cc8ad5b20_0 .net "z", 0 0, v0x555cc8ad2560_0;  alias, 1 drivers
E_0x555cc8ab4020 .event edge, v0x555cc8ad4ca0_0, v0x555cc8ad2560_0;
    .scope S_0x555cc8a8ccb0;
T_0 ;
    %wait E_0x555cc8ab3230;
    %load/vec4 v0x555cc8acfc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555cc8acfba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555cc8aac870_0;
    %assign/vec4 v0x555cc8acfba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555cc8ad2760;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x555cc8ad2e40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555cc8ad0700;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x555cc8ad1c50 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555cc8ad0700;
T_3 ;
    %wait E_0x555cc8ab2c50;
    %load/vec4 v0x555cc8ad1eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555cc8ad1dd0_0;
    %load/vec4 v0x555cc8ad1cf0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555cc8ad1c50, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555cc8acfda0;
T_4 ;
    %wait E_0x555cc8ab2f60;
    %load/vec4 v0x555cc8ad02b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x555cc8ad0110_0;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x555cc8ad0110_0;
    %inv;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x555cc8ad0110_0;
    %load/vec4 v0x555cc8ad01f0_0;
    %add;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x555cc8ad0110_0;
    %load/vec4 v0x555cc8ad01f0_0;
    %sub;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x555cc8ad0110_0;
    %load/vec4 v0x555cc8ad01f0_0;
    %and;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x555cc8ad0110_0;
    %load/vec4 v0x555cc8ad01f0_0;
    %or;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x555cc8ad0110_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x555cc8ad01f0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x555cc8ad0390_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555cc8ad2070;
T_5 ;
    %wait E_0x555cc8ab3230;
    %load/vec4 v0x555cc8ad2600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad2560_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555cc8ad22a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x555cc8ad2490_0;
    %assign/vec4 v0x555cc8ad2560_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555cc8ad52b0;
T_6 ;
    %wait E_0x555cc8ab4020;
    %load/vec4 v0x555cc8ad5650_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 0, 3, 6;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 32, 3, 6;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 36, 3, 6;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 40, 3, 6;
    %cmp/z;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 44, 3, 6;
    %cmp/z;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 48, 3, 6;
    %cmp/z;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 52, 3, 6;
    %cmp/z;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_6.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.1 ;
    %load/vec4 v0x555cc8ad5b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
T_6.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cc8ad5a30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555cc8ad5800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555cc8ad5a30_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555cc8ad5520_0, 0;
    %jmp T_6.12;
T_6.12 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555cc8a65a70;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cc8ad63d0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cc8ad63d0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555cc8a65a70;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555cc8ad1c50, 1> {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555cc8ad1c50, 2> {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x555cc8ad1c50, 3> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555cc8ad6470_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555cc8ad6470_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x555cc8a65a70;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$write", "R1 = %d\012 R2 = %d = %d\012", &A<v0x555cc8ad1c50, 1>, &A<v0x555cc8ad1c50, 2>, &A<v0x555cc8ad1c50, 3> {0 0 0};
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb2.v";
    "cpu.v";
    "cd.v";
    "componentes.v";
    "alu.v";
    "memprog.v";
    "uc.v";
