Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun 27 22:32:53 2022
| Host         : DESKTOP-NOQDMH7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file auto_cal_control_sets_placed.rpt
| Design       : auto_cal
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             136 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+----------------------------+------------------------------+------------------+----------------+
|  jisuan/clk_N    |                            |                              |                2 |              4 |
|  shuchu/clk_N__0 |                            | p_0_in[0]                    |                1 |              4 |
|  shuchu/clk_N__0 |                            | count[0]                     |                2 |              4 |
|  clk_IBUF_BUFG   |                            |                              |                2 |              4 |
|  jisuan/clk_N    | sum/controller/E[0]        | rst_IBUF                     |                1 |              8 |
|  shuchu/clk_N__0 |                            |                              |                3 |             12 |
|  jisuan/clk_N    | sum/controller/q_reg[7][0] | rst_IBUF                     |                2 |             16 |
|  clk_IBUF_BUFG   |                            | jisuan/counter[0]_i_1__0_n_0 |                8 |             64 |
|  clk_IBUF_BUFG   |                            | shuchu/clear                 |                8 |             64 |
+------------------+----------------------------+------------------------------+------------------+----------------+


