\hypertarget{stm32f4xx__hal__pwr__ex_8h}{}\doxysection{/\+Users/r\+\_\+middelman/\+Software\+\_\+\+Ontwikkeling/\+VGA-\/\+Project/\+Cube\+IDE/\+Swont\+\_\+ide\+\_\+uart\+\_\+6.5/swont\+\_\+ide/\+Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.h File Reference}
\label{stm32f4xx__hal__pwr__ex_8h}\index{/Users/r\_middelman/Software\_Ontwikkeling/VGA-\/Project/CubeIDE/Swont\_ide\_uart\_6.5/swont\_ide/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h@{/Users/r\_middelman/Software\_Ontwikkeling/VGA-\/Project/CubeIDE/Swont\_ide\_uart\_6.5/swont\_ide/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_pwr\_ex.h}}


Header file of PWR HAL Extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE1}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE2}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___regulator___voltage___scale_gabed272232ad95f663da2a758834d0ba9}{PWR\+\_\+\+REGULATOR\+\_\+\+VOLTAGE\+\_\+\+SCALE3}}~PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0           /$\ast$ Scale 3 mode\+: the maximum value of f\+HCLK is 120 MHz. $\ast$/
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___exported___constants_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+HAL\+\_\+\+PWR\+\_\+\+VOLTAGESCALING\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+REGULATOR\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{FPDS\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d09308d258629a5feea487cf8746c3}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}{CR\+\_\+\+FPDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{FPDS\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{ODEN\+\_\+\+BIT\+\_\+\+NUMBER}}~PWR\+\_\+\+CR\+\_\+\+ODEN\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}{CR\+\_\+\+ODEN\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{ODEN\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}}~PWR\+\_\+\+CR\+\_\+\+ODSWEN\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}{CR\+\_\+\+ODSWEN\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{ODSWEN\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}}~PWR\+\_\+\+CR\+\_\+\+MRLVDS\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}{CR\+\_\+\+MRLVDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{MRLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}}~PWR\+\_\+\+CR\+\_\+\+LPLVDS\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}{CR\+\_\+\+LPLVDS\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{PWR\+\_\+\+CR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{LPLVDS\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa593af0ab76fabc71e48dce7b04f8acf}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{CSR\+\_\+\+BRE\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}{BRE\+\_\+\+BIT\+\_\+\+NUMBER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga007e15203cc13b9f50824ffc103e0a5c}{IS\+\_\+\+PWR\+\_\+\+VOLTAGE\+\_\+\+SCALING\+\_\+\+RANGE}}(VOLTAGE)
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\+\_\+\+PWR\+\_\+\+WAKEUP\+\_\+\+PIN}}(PIN)~((PIN) == \mbox{\hyperlink{group___p_w_r___wake_up___pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{PWR\+\_\+\+WAKEUP\+\_\+\+PIN1}})
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga86c72a23f89c3c335ab784f42536b106}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Flash\+Power\+Down}} (void)
\item 
void \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga12385932ad48ece7fde94d5c3db5cd19}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Flash\+Power\+Down}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga21165778ccc2144040c6a935c9f794a7}{HAL\+\_\+\+PWREx\+\_\+\+Enable\+Bk\+Up\+Reg}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae1b50407389e3ce1132eceb013f823d1}{HAL\+\_\+\+PWREx\+\_\+\+Disable\+Bk\+Up\+Reg}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{HAL\+\_\+\+PWREx\+\_\+\+Get\+Voltage\+Range}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga1a1e616641c2dc696681ace585d9afb5}{HAL\+\_\+\+PWREx\+\_\+\+Control\+Voltage\+Scaling}} (uint32\+\_\+t Voltage\+Scaling)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of PWR HAL Extension module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 