/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 12.2.0-14+deb12u1 -fPIC -Os) */

(* top =  1  *)
(* src = "/root/vaman-task/7474/inc_dec.v:1.1-28.10" *)
module inc_dec(clk, A, B, led, \seg(0) , \seg(1) , \seg(2) , \seg(3) , \seg(4) , \seg(5) , \seg(6) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/root/vaman-task/7474/inc_dec.v:3.12-3.13" *)
  input A;
  (* src = "/root/vaman-task/7474/inc_dec.v:4.12-4.13" *)
  input B;
  (* src = "/root/vaman-task/7474/inc_dec.v:14.6-14.7" *)
  wire Y;
  (* src = "/root/vaman-task/7474/inc_dec.v:8.5-8.6" *)
  wire a;
  (* src = "/root/vaman-task/7474/inc_dec.v:16.10-16.12" *)
  wire \ab(0) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:2.12-2.15" *)
  input clk;
  (* src = "/root/vaman-task/7474/inc_dec.v:5.12-5.15" *)
  output led;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \led_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \led_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \led_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \led_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \led_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \led_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \led_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \led_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \led_LUT2_O.XSL ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(0) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(1) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(2) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(3) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(4) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(5) ;
  (* src = "/root/vaman-task/7474/inc_dec.v:6.16-6.19" *)
  output \seg(6) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \seg_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \seg_LUT1_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \seg_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \seg_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \seg_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \seg_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \seg_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \seg_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \seg_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \seg_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \seg_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \seg_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \seg_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \seg_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \seg_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \seg_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \seg_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \seg_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \seg_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \seg_LUT2_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \seg_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \seg_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \seg_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \seg_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \seg_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \seg_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \seg_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \seg_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \seg_LUT2_O_2.XSL ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:171.9-174.8|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:26.20-33.8" *)
  SDIOMUX_CELL _07_ (
    .I_DAT(_00_),
    .I_EN(1'h1),
    .\I_PAD_$inp (clk),
    .O_DAT(),
    .O_EN(1'h1),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _08_ (
    .I_DAT(_01_),
    .I_EN(1'h1),
    .\I_PAD_$inp (A),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _09_ (
    .I_DAT(_02_),
    .I_EN(1'h1),
    .\I_PAD_$inp (B),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _10_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(Y),
    .O_EN(1'h1),
    .\O_PAD_$out (led)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _11_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(a),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _14_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _15_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _16_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(1'h1),
    .O_EN(1'h1),
    .\O_PAD_$out (\seg(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:64.20-71.8" *)
  SDIOMUX_CELL _17_ (
    .I_DAT(),
    .I_EN(1'h1),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h0),
    .\O_PAD_$out (\seg(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman-task/7474/inc_dec.v:9.1-13.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) a_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(_01_),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(a)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/vaman-task/7474/inc_dec.v:9.1-13.4|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(_00_),
    .QD(_02_),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\ab(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \led_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\ab(0) ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(a),
    .XZ(Y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \seg_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\ab(0) ),
    .FZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \seg_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\ab(0) ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(a),
    .XZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \seg_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(a),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\ab(0) ),
    .XZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \seg_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\ab(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(a),
    .XZ(_03_)
  );
  assign \seg_LUT2_O_1.O  = 1'h0;
  assign \seg_LUT2_O_1.I0  = 1'h0;
  assign \seg_LUT2_O_1.I1  = 1'h0;
  assign \seg_LUT2_O_1.XSL  = \ab(0) ;
  assign \seg_LUT2_O_1.XAB  = a;
  assign \seg_LUT2_O_1.XA1  = 1'h1;
  assign \seg_LUT2_O_1.XA2  = 1'h0;
  assign \seg_LUT2_O_1.XB1  = 1'h1;
  assign \seg_LUT2_O_1.XB2  = 1'h1;
  assign \seg_LUT1_O.O  = 1'h0;
  assign \seg_LUT1_O.I0  = 1'h0;
  assign \seg_LUT2_O.O  = 1'h0;
  assign \led_LUT2_O.XB2  = 1'h1;
  assign \led_LUT2_O.XB1  = 1'h1;
  assign \led_LUT2_O.XA2  = 1'h0;
  assign \seg_LUT2_O_2.O  = 1'h0;
  assign \seg_LUT2_O_2.I0  = 1'h0;
  assign \seg_LUT2_O_2.I1  = 1'h0;
  assign \seg_LUT2_O_2.XSL  = a;
  assign \seg_LUT2_O_2.XAB  = \ab(0) ;
  assign \seg_LUT2_O_2.XA1  = 1'h1;
  assign \seg_LUT2_O_2.XA2  = 1'h0;
  assign \seg_LUT2_O_2.XB1  = 1'h0;
  assign \seg_LUT2_O_2.XB2  = 1'h0;
  assign \led_LUT2_O.XA1  = 1'h1;
  assign \led_LUT2_O.XAB  = \ab(0) ;
  assign \led_LUT2_O.XSL  = a;
  assign \led_LUT2_O.I1  = 1'h0;
  assign \led_LUT2_O.I0  = 1'h0;
  assign \led_LUT2_O.O  = 1'h0;
  assign \seg_LUT2_O.XB1  = 1'h1;
  assign \seg_LUT2_O.XB2  = 1'h1;
  assign \seg_LUT2_O.XA2  = 1'h0;
  assign \seg_LUT2_O.XA1  = 1'h1;
  assign \seg_LUT2_O.XAB  = \ab(0) ;
  assign \seg_LUT2_O.XSL  = a;
  assign \seg_LUT2_O.I1  = 1'h0;
  assign \seg_LUT2_O.I0  = 1'h0;
endmodule
