

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_s'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.978 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] ( I:3.63ns O:3.63ns )   --->   "%numReps_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %numReps"   --->   Operation 5 'read' 'numReps_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln523 = shl i32 %numReps_1, i32 10" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 6 'shl' 'shl_ln523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln523_1 = shl i32 %numReps_1, i32 8" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 7 'shl' 'shl_ln523_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln523 = sub i32 %shl_ln523, i32 %shl_ln523_1" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 8 'sub' 'sub_ln523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shl_ln523_2 = shl i32 %numReps_1, i32 4" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 9 'shl' 'shl_ln523_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%totalIters = add i32 %sub_ln523, i32 %shl_ln523_2" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 10 'add' 'totalIters' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%fence_ln526 = fence void @_ssdm_op_Fence, i32 %numReps, i32 4294967295, i64 %dma2dwc, i8 %out_V" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'fence' 'fence_ln526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (4.14ns)   --->   "%call_ln523 = call void @StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1, i32 %totalIters, i8 %out_V, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 12 'call' 'call_ln523' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 6.79>
ST_3 : Operation 13 [1/2] (6.79ns)   --->   "%call_ln523 = call void @StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1, i32 %totalIters, i8 %out_V, i64 %dma2dwc" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523]   --->   Operation 13 'call' 'call_ln523' <Predicate = true> <Delay = 6.79> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dma2dwc, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty_15, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 17 'ret' 'ret_ln572' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20.000ns, clock uncertainty: 5.400ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	fifo read operation ('numReps') on port 'numReps' [5]  (3.634 ns)

 <State 2>: 8.511ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln523', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523) [8]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln523', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523) [10]  (0.000 ns)
	'add' operation 32 bit ('totalIters', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523) [12]  (4.371 ns)
	'call' operation 0 bit ('call_ln523', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523) to 'StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1' [14]  (4.140 ns)

 <State 3>: 6.795ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln523', /home/emre/Documents/finn/deps/finn-hlslib/streamtools.h:523) to 'StreamingDataWidthConverter_Batch<64u, 8u, 98u>_Pipeline_VITIS_LOOP_526_1' [14]  (6.795 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
