{"vcs1":{"timestamp_begin":1684272294.585097072, "rt":1.44, "ut":0.52, "st":0.24}}
{"vcselab":{"timestamp_begin":1684272296.119747183, "rt":1.28, "ut":0.49, "st":0.17}}
{"link":{"timestamp_begin":1684272297.466318726, "rt":0.49, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684272293.916316150}
{"VCS_COMP_START_TIME": 1684272293.916316150}
{"VCS_COMP_END_TIME": 1684272299.523702953}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 332204}}
{"stitch_vcselab": {"peak_mem": 220988}}
