# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iu_pac.vhd" \
"../../../../../../iufwu_pac.vhd" \
"../../../../../../iufwpre.vhd" \
"../../../../../vhd/iufwpre_test.vhd" \

# Do not sort compile order
nosort
