#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55cdb27bf4c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x55cdb2790110 .enum4 (2)
   "SH_PASS" 2'b00,
   "SH_LEFT" 2'b01,
   "SH_ONE" 2'b10,
   "SH_ONES" 2'b11
 ;
enum0x55cdb27b2270 .enum4 (2)
   "AS_ADD" 2'b00,
   "AS_SUB" 2'b01,
   "AS_A" 2'b10,
   "AS_B" 2'b11
 ;
S_0x55cdb27bf650 .scope module, "main" "main" 3 3;
 .timescale 0 0;
v0x55cdb27f2e50_0 .var "as_ctl", 1 0;
v0x55cdb27f2f80_0 .var "clk", 0 0;
v0x55cdb27f3040_0 .net "out", 15 0, L_0x55cdb27f34a0;  1 drivers
v0x55cdb27f30e0_0 .var "r0_ld", 0 0;
v0x55cdb27f31d0_0 .var "r1_ld", 0 0;
v0x55cdb27f3310_0 .var "reset", 0 0;
v0x55cdb27f33b0_0 .var "shift_ctl", 1 0;
S_0x55cdb27bf7e0 .scope task, "clock_cycle" "clock_cycle" 3 17, 3 17 0, S_0x55cdb27bf650;
 .timescale 0 0;
TD_main.clock_cycle ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27f2f80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdb27f2f80_0, 0, 1;
    %delay 5, 0;
    %end;
S_0x55cdb27bc060 .scope autotask, "ctrl" "ctrl" 3 21, 3 21 0, S_0x55cdb27bf650;
 .timescale 0 0;
v0x55cdb27cb3b0_0 .var "as", 1 0;
v0x55cdb27eff30_0 .var "r", 0 0;
v0x55cdb27efff0_0 .var "r0", 0 0;
v0x55cdb27f0090_0 .var "r1", 0 0;
v0x55cdb27f0150_0 .var "sh", 1 0;
TD_main.ctrl ;
    %load/vec4 v0x55cdb27eff30_0;
    %assign/vec4 v0x55cdb27f3310_0, 0;
    %load/vec4 v0x55cdb27cb3b0_0;
    %assign/vec4 v0x55cdb27f2e50_0, 0;
    %load/vec4 v0x55cdb27f0150_0;
    %assign/vec4 v0x55cdb27f33b0_0, 0;
    %load/vec4 v0x55cdb27f0090_0;
    %assign/vec4 v0x55cdb27f31d0_0, 0;
    %load/vec4 v0x55cdb27efff0_0;
    %assign/vec4 v0x55cdb27f30e0_0, 0;
    %end;
S_0x55cdb27f0280 .scope autotask, "display_state" "display_state" 3 12, 3 12 0, S_0x55cdb27bf650;
 .timescale 0 0;
v0x55cdb27f0460_0 .var/str "msg";
TD_main.display_state ;
    %vpi_call/w 3 13 "$display", "%10s t=%03d R0=%4x R1=%4x as_ctl=%b shift_ctl=%b r1_ld=%b r0_ld=%b reset=%b out=%b", v0x55cdb27f0460_0, $time, v0x55cdb27f26c0_0, v0x55cdb27f2800_0, v0x55cdb27f2e50_0, v0x55cdb27f33b0_0, v0x55cdb27f31d0_0, v0x55cdb27f30e0_0, v0x55cdb27f3310_0, v0x55cdb27f3040_0 {0 0 0};
    %end;
S_0x55cdb27f0520 .scope module, "dut" "seq_gen_dp" 3 10, 4 1 0, S_0x55cdb27bf650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "as_ctl";
    .port_info 4 /INPUT 2 "shift_ctl";
    .port_info 5 /INPUT 1 "r1_ld";
    .port_info 6 /INPUT 1 "r0_ld";
L_0x55cdb27f34a0 .functor BUFZ 16, v0x55cdb27f12e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55cdb27f2240_0 .net "alu_bus", 15 0, v0x55cdb27f0c10_0;  1 drivers
v0x55cdb27f2350_0 .net "as_ctl", 1 0, v0x55cdb27f2e50_0;  1 drivers
v0x55cdb27f2410_0 .net "clk", 0 0, v0x55cdb27f2f80_0;  1 drivers
v0x55cdb27f2530_0 .net "out", 15 0, L_0x55cdb27f34a0;  alias, 1 drivers
v0x55cdb27f25d0_0 .net "r0_ld", 0 0, v0x55cdb27f30e0_0;  1 drivers
v0x55cdb27f26c0_0 .net "r0_v", 15 0, v0x55cdb27f12e0_0;  1 drivers
v0x55cdb27f2760_0 .net "r1_ld", 0 0, v0x55cdb27f31d0_0;  1 drivers
v0x55cdb27f2800_0 .net "r1_v", 15 0, v0x55cdb27f1a50_0;  1 drivers
v0x55cdb27f28f0_0 .net "reset", 0 0, v0x55cdb27f3310_0;  1 drivers
v0x55cdb27f2990_0 .net "sh_bus", 15 0, v0x55cdb27f2140_0;  1 drivers
v0x55cdb27f2aa0_0 .net "shift_ctl", 1 0, v0x55cdb27f33b0_0;  1 drivers
S_0x55cdb27f0700 .scope module, "ALU" "as_alu" 4 13, 5 1 0, S_0x55cdb27f0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /INPUT 2 "ctl";
v0x55cdb27f0940_0 .net "a", 15 0, v0x55cdb27f2140_0;  alias, 1 drivers
v0x55cdb27f0a40_0 .net "b", 15 0, v0x55cdb27f1a50_0;  alias, 1 drivers
v0x55cdb27f0b20_0 .net "ctl", 1 0, v0x55cdb27f2e50_0;  alias, 1 drivers
v0x55cdb27f0c10_0 .var "out", 15 0;
E_0x55cdb27b8990 .event edge, v0x55cdb27f0b20_0, v0x55cdb27f0940_0, v0x55cdb27f0a40_0;
S_0x55cdb27f0da0 .scope module, "R0" "ld_reg" 4 14, 6 1 0, S_0x55cdb27f0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /INPUT 16 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "ld";
v0x55cdb27f1040_0 .net "clk", 0 0, v0x55cdb27f2f80_0;  alias, 1 drivers
v0x55cdb27f1120_0 .net "d", 15 0, v0x55cdb27f0c10_0;  alias, 1 drivers
v0x55cdb27f1210_0 .net "ld", 0 0, v0x55cdb27f30e0_0;  alias, 1 drivers
v0x55cdb27f12e0_0 .var "q", 15 0;
v0x55cdb27f13a0_0 .net "reset", 0 0, v0x55cdb27f3310_0;  alias, 1 drivers
E_0x55cdb27b8c40 .event posedge, v0x55cdb27f1040_0;
S_0x55cdb27f1550 .scope module, "R1" "ld_reg" 4 12, 6 1 0, S_0x55cdb27f0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "q";
    .port_info 1 /INPUT 16 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "ld";
v0x55cdb27f17e0_0 .net "clk", 0 0, v0x55cdb27f2f80_0;  alias, 1 drivers
v0x55cdb27f18b0_0 .net "d", 15 0, v0x55cdb27f12e0_0;  alias, 1 drivers
v0x55cdb27f1980_0 .net "ld", 0 0, v0x55cdb27f31d0_0;  alias, 1 drivers
v0x55cdb27f1a50_0 .var "q", 15 0;
v0x55cdb27f1b20_0 .net "reset", 0 0, v0x55cdb27f3310_0;  alias, 1 drivers
S_0x55cdb27f1ca0 .scope module, "SH" "shifter" 4 11, 7 1 0, S_0x55cdb27f0520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in";
    .port_info 2 /INPUT 2 "ctl";
v0x55cdb27f1f30_0 .net "ctl", 1 0, v0x55cdb27f33b0_0;  alias, 1 drivers
v0x55cdb27f2030_0 .net "in", 15 0, v0x55cdb27f12e0_0;  alias, 1 drivers
v0x55cdb27f2140_0 .var "out", 15 0;
E_0x55cdb27b8ea0 .event edge, v0x55cdb27f1f30_0, v0x55cdb27f12e0_0;
S_0x55cdb27f2c20 .scope autotask, "reset_reg" "reset_reg" 3 25, 3 25 0, S_0x55cdb27bf650;
 .timescale 0 0;
TD_main.reset_reg ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdb27f3310_0, 0, 1;
    %fork TD_main.clock_cycle, S_0x55cdb27bf7e0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27f3310_0, 0, 1;
    %end;
    .scope S_0x55cdb27f1ca0;
T_4 ;
Ewait_0 .event/or E_0x55cdb27b8ea0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55cdb27f1f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55cdb27f2030_0;
    %store/vec4 v0x55cdb27f2140_0, 0, 16;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55cdb27f2030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55cdb27f2140_0, 0, 16;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x55cdb27f2140_0, 0, 16;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x55cdb27f2140_0, 0, 16;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55cdb27f1550;
T_5 ;
    %wait E_0x55cdb27b8c40;
    %load/vec4 v0x55cdb27f1b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55cdb27f1a50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55cdb27f1980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55cdb27f18b0_0;
    %assign/vec4 v0x55cdb27f1a50_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55cdb27f0700;
T_6 ;
Ewait_1 .event/or E_0x55cdb27b8990, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55cdb27f0b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x55cdb27f0940_0;
    %load/vec4 v0x55cdb27f0a40_0;
    %add;
    %store/vec4 v0x55cdb27f0c10_0, 0, 16;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x55cdb27f0940_0;
    %load/vec4 v0x55cdb27f0a40_0;
    %sub;
    %store/vec4 v0x55cdb27f0c10_0, 0, 16;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x55cdb27f0940_0;
    %store/vec4 v0x55cdb27f0c10_0, 0, 16;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x55cdb27f0a40_0;
    %store/vec4 v0x55cdb27f0c10_0, 0, 16;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55cdb27f0da0;
T_7 ;
    %wait E_0x55cdb27b8c40;
    %load/vec4 v0x55cdb27f13a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55cdb27f12e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55cdb27f1210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55cdb27f1120_0;
    %assign/vec4 v0x55cdb27f12e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55cdb27bf650;
T_8 ;
    %alloc S_0x55cdb27bc060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27cb3b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27f0150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27f0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27efff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdb27eff30_0, 0, 1;
    %fork TD_main.ctrl, S_0x55cdb27bc060;
    %join;
    %free S_0x55cdb27bc060;
    %fork TD_main.clock_cycle, S_0x55cdb27bf7e0;
    %join;
    %alloc S_0x55cdb27f0280;
    %pushi/str "reset";
    %store/str v0x55cdb27f0460_0;
    %fork TD_main.display_state, S_0x55cdb27f0280;
    %join;
    %free S_0x55cdb27f0280;
    %alloc S_0x55cdb27bc060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27cb3b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27f0150_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27f0090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdb27efff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27eff30_0, 0, 1;
    %fork TD_main.ctrl, S_0x55cdb27bc060;
    %join;
    %free S_0x55cdb27bc060;
    %fork TD_main.clock_cycle, S_0x55cdb27bf7e0;
    %join;
    %alloc S_0x55cdb27f0280;
    %pushi/str "R0 <= 1";
    %store/str v0x55cdb27f0460_0;
    %fork TD_main.display_state, S_0x55cdb27f0280;
    %join;
    %free S_0x55cdb27f0280;
    %alloc S_0x55cdb27bc060;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27cb3b0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55cdb27f0150_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cdb27f0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27efff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cdb27eff30_0, 0, 1;
    %fork TD_main.ctrl, S_0x55cdb27bc060;
    %join;
    %free S_0x55cdb27bc060;
    %fork TD_main.clock_cycle, S_0x55cdb27bf7e0;
    %join;
    %alloc S_0x55cdb27f0280;
    %pushi/str "R1 <= R0";
    %store/str v0x55cdb27f0460_0;
    %fork TD_main.display_state, S_0x55cdb27f0280;
    %join;
    %free S_0x55cdb27f0280;
    %vpi_call/w 3 41 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb_rtl.v";
    "./seq_gen_dp.v";
    "./as_alu.v";
    "./ld_reg.v";
    "./shifter.v";
