library verilog;
use verilog.vl_types.all;
entity x7seg_dec is
    port(
        D               : in     vl_logic_vector(3 downto 0);
        a_to_g          : out    vl_logic_vector(7 downto 0)
    );
end x7seg_dec;
