#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000018f922ff7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000018f922daf70 .scope package, "snn_soc_pkg" "snn_soc_pkg" 3 34;
 .timescale -9 -12;
P_0000018f92301780 .param/l "ADC_BITS" 0 3 66, +C4<00000000000000000000000000001000>;
P_0000018f923017b8 .param/l "ADC_CHANNELS" 0 3 59, +C4<00000000000000000000000000010100>;
P_0000018f923017f0 .param/l "ADC_MUX_SETTLE_CYCLES" 0 3 113, +C4<00000000000000000000000000000010>;
P_0000018f92301828 .param/l "ADC_SAMPLE_CYCLES" 0 3 114, +C4<00000000000000000000000000000011>;
P_0000018f92301860 .param/l "ADDR_DATA_BASE" 1 3 143, C4<00000000000000010000000000000000>;
P_0000018f92301898 .param/l "ADDR_DATA_END" 1 3 144, C4<00000000000000010011111111111111>;
P_0000018f923018d0 .param/l "ADDR_DMA_BASE" 1 3 157, C4<01000000000000000000000100000000>;
P_0000018f92301908 .param/l "ADDR_DMA_END" 1 3 158, C4<01000000000000000000000111111111>;
P_0000018f92301940 .param/l "ADDR_FIFO_BASE" 1 3 169, C4<01000000000000000000010000000000>;
P_0000018f92301978 .param/l "ADDR_FIFO_END" 1 3 170, C4<01000000000000000000010011111111>;
P_0000018f923019b0 .param/l "ADDR_INSTR_BASE" 1 3 138, C4<00000000000000000000000000000000>;
P_0000018f923019e8 .param/l "ADDR_INSTR_END" 1 3 139, C4<00000000000000000011111111111111>;
P_0000018f92301a20 .param/l "ADDR_REG_BASE" 1 3 153, C4<01000000000000000000000000000000>;
P_0000018f92301a58 .param/l "ADDR_REG_END" 1 3 154, C4<01000000000000000000000011111111>;
P_0000018f92301a90 .param/l "ADDR_SPI_BASE" 1 3 165, C4<01000000000000000000001100000000>;
P_0000018f92301ac8 .param/l "ADDR_SPI_END" 1 3 166, C4<01000000000000000000001111111111>;
P_0000018f92301b00 .param/l "ADDR_UART_BASE" 1 3 161, C4<01000000000000000000001000000000>;
P_0000018f92301b38 .param/l "ADDR_UART_END" 1 3 162, C4<01000000000000000000001011111111>;
P_0000018f92301b70 .param/l "ADDR_WEIGHT_BASE" 1 3 148, C4<00000000000000110000000000000000>;
P_0000018f92301ba8 .param/l "ADDR_WEIGHT_END" 1 3 149, C4<00000000000000110011111111111111>;
P_0000018f92301be0 .param/l "CIM_LATENCY_CYCLES" 0 3 111, +C4<00000000000000000000000000001010>;
P_0000018f92301c18 .param/l "DAC_LATENCY_CYCLES" 0 3 110, +C4<00000000000000000000000000000101>;
P_0000018f92301c50 .param/l "DATA_SRAM_BYTES" 1 3 134, C4<00000000000000000100000000000000>;
P_0000018f92301c88 .param/l "INPUT_FIFO_DEPTH" 0 3 104, +C4<00000000000000000000000100000000>;
P_0000018f92301cc0 .param/l "INSTR_SRAM_BYTES" 1 3 133, C4<00000000000000000100000000000000>;
P_0000018f92301cf8 .param/l "LIF_MEM_WIDTH" 0 3 78, +C4<00000000000000000000000000100000>;
P_0000018f92301d30 .param/l "NEURON_DATA_WIDTH" 0 3 71, +C4<00000000000000000000000000001001>;
P_0000018f92301d68 .param/l "NUM_INPUTS" 0 3 42, +C4<00000000000000000000000001000000>;
P_0000018f92301da0 .param/l "NUM_OUTPUTS" 0 3 45, +C4<00000000000000000000000000001010>;
P_0000018f92301dd8 .param/l "OUTPUT_FIFO_DEPTH" 0 3 105, +C4<00000000000000000000000100000000>;
P_0000018f92301e10 .param/l "PIXEL_BITS" 0 3 62, +C4<00000000000000000000000000001000>;
P_0000018f92301e48 .param/l "THRESHOLD_DEFAULT" 0 3 95, +C4<00000000000000000010011111011000>;
P_0000018f92301e80 .param/l "THRESHOLD_RATIO_DEFAULT" 0 3 86, +C4<00000000000000000000000000000100>;
P_0000018f92301eb8 .param/l "TIMESTEPS_DEFAULT" 0 3 90, +C4<00000000000000000000000000001010>;
P_0000018f92301ef0 .param/l "WEIGHT_SRAM_BYTES" 1 3 135, C4<00000000000000000100000000000000>;
P_0000018f92301f28 .param/l "WL_GROUP_COUNT" 0 3 53, +C4<00000000000000000000000000001000>;
P_0000018f92301f60 .param/l "WL_GROUP_WIDTH" 0 3 52, +C4<00000000000000000000000000001000>;
S_0000018f9226baa0 .scope module, "top_tb_icarus_light" "top_tb_icarus_light" 4 3;
 .timescale -9 -12;
P_0000018f91ceddb0 .param/l "DMA_CTRL" 1 4 14, C4<01000000000000000000000100001000>;
P_0000018f91cedde8 .param/l "DMA_LEN_WORDS" 1 4 13, C4<01000000000000000000000100000100>;
P_0000018f91cede20 .param/l "DMA_SRC_ADDR" 1 4 12, C4<01000000000000000000000100000000>;
P_0000018f91cede58 .param/l "REG_CIM_CTRL" 1 4 8, C4<01000000000000000000000000010100>;
P_0000018f91cede90 .param/l "REG_CIM_TEST" 1 4 10, C4<01000000000000000000000000101100>;
P_0000018f91cedec8 .param/l "REG_OUT_COUNT" 1 4 9, C4<01000000000000000000000000100000>;
P_0000018f91cedf00 .param/l "REG_THRESHOLD" 1 4 6, C4<01000000000000000000000000000000>;
P_0000018f91cedf38 .param/l "REG_TIMESTEPS" 1 4 7, C4<01000000000000000000000000000100>;
L_0000018f9237fc68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000018f9237fcf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000018f921d0750 .functor XOR 1, L_0000018f9237fc68, L_0000018f9237fcf8, C4<0>, C4<0>;
L_0000018f9237fd40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018f921d03d0 .functor XOR 1, L_0000018f921d0750, L_0000018f9237fd40, C4<0>, C4<0>;
L_0000018f9237fd88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018f921d07c0 .functor XOR 1, L_0000018f921d03d0, L_0000018f9237fd88, C4<0>, C4<0>;
L_0000018f9237fdd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000018f91d5d5f0 .functor XOR 1, L_0000018f921d07c0, L_0000018f9237fdd0, C4<0>, C4<0>;
v0000018f923748f0_0 .net *"_ivl_0", 0 0, L_0000018f921d0750;  1 drivers
v0000018f923747b0_0 .net *"_ivl_2", 0 0, L_0000018f921d03d0;  1 drivers
v0000018f923742b0_0 .net *"_ivl_4", 0 0, L_0000018f921d07c0;  1 drivers
v0000018f92373b30_0 .net "_unused_tb", 0 0, L_0000018f91d5d5f0;  1 drivers
v0000018f923739f0_0 .var "cim_done_seen", 0 0;
v0000018f92374fd0_0 .var "clk", 0 0;
v0000018f92374210_0 .var "dma_done_seen", 0 0;
v0000018f92374670_0 .var/i "error_count", 31 0;
v0000018f92374490_0 .var/i "f", 31 0;
v0000018f92373d10_0 .var/i "i", 31 0;
v0000018f92374c10_0 .var "jtag_tck", 0 0;
v0000018f92374d50_0 .var "jtag_tdi", 0 0;
v0000018f92373bd0_0 .net "jtag_tdo", 0 0, L_0000018f9237fdd0;  1 drivers
v0000018f92373a90_0 .var "jtag_tms", 0 0;
v0000018f92374710_0 .var "rd", 31 0;
v0000018f92374cb0_0 .var "rst_n", 0 0;
v0000018f92373c70_0 .net "spi_cs_n", 0 0, L_0000018f9237fcf8;  1 drivers
v0000018f92373ef0_0 .var "spi_miso", 0 0;
v0000018f92374e90_0 .net "spi_mosi", 0 0, L_0000018f9237fd88;  1 drivers
v0000018f92373e50_0 .net "spi_sck", 0 0, L_0000018f9237fd40;  1 drivers
v0000018f92374170_0 .var "uart_rx", 0 0;
v0000018f92374850_0 .net "uart_tx", 0 0, L_0000018f9237fc68;  1 drivers
E_0000018f922d1020 .event anyedge, v0000018f922a4e20_0;
S_0000018f922fd6a0 .scope autotask, "bus_read" "bus_read" 4 79, 4 79 0, S_0000018f9226baa0;
 .timescale -9 -12;
v0000018f922e5220_0 .var "addr", 31 0;
v0000018f922e4be0_0 .var "data", 31 0;
E_0000018f922d11e0 .event negedge, v0000018f922e4d20_0;
TD_top_tb_icarus_light.bus_read ;
    %wait E_0000018f922d11e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f922e4e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e50e0_0, 0, 1;
    %load/vec4 v0000018f922e5220_0;
    %store/vec4 v0000018f922e3420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4b40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f922e34c0_0, 0, 4;
    %wait E_0000018f922d3d20;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f922e41e0_0;
    %store/vec4 v0000018f922e4be0_0, 0, 32;
    %load/vec4 v0000018f922e4fa0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 4 94 "$display", "[ERR] bus_read timeout addr=0x%08h t=%0t", v0000018f922e5220_0, $time {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
T_0.0 ;
    %wait E_0000018f922d11e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e4e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e50e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e3420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4b40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f922e34c0_0, 0, 4;
    %end;
S_0000018f922fe0a0 .scope autotask, "bus_write" "bus_write" 4 52, 4 52 0, S_0000018f9226baa0;
 .timescale -9 -12;
v0000018f922e3a60_0 .var "addr", 31 0;
v0000018f922e4a00_0 .var "data", 31 0;
E_0000018f922d2fa0 .event negedge, v0000018f922e4d20_0;
TD_top_tb_icarus_light.bus_write ;
    %wait E_0000018f922d2fa0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f922e4e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f922e50e0_0, 0, 1;
    %load/vec4 v0000018f922e3a60_0;
    %store/vec4 v0000018f922e3420_0, 0, 32;
    %load/vec4 v0000018f922e4a00_0;
    %store/vec4 v0000018f922e4b40_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018f922e34c0_0, 0, 4;
    %wait E_0000018f922d3d20;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f922e43c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 4 66 "$display", "[ERR] bus_write timeout addr=0x%08h data=0x%08h t=%0t", v0000018f922e3a60_0, v0000018f922e4a00_0, $time {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
T_1.2 ;
    %wait E_0000018f922d2fa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e4e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e50e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e3420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4b40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f922e34c0_0, 0, 4;
    %end;
S_0000018f922fff90 .scope begin, "cim_poll" "cim_poll" 4 185, 4 185 0, S_0000018f9226baa0;
 .timescale -9 -12;
S_0000018f92300120 .scope begin, "dma_poll" "dma_poll" 4 163, 4 163 0, S_0000018f9226baa0;
 .timescale -9 -12;
S_0000018f9219ecb0 .scope module, "dut" "snn_soc_top" 4 37, 5 56 0, S_0000018f9226baa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 1 "spi_cs_n";
    .port_info 5 /OUTPUT 1 "spi_sck";
    .port_info 6 /OUTPUT 1 "spi_mosi";
    .port_info 7 /INPUT 1 "spi_miso";
    .port_info 8 /INPUT 1 "jtag_tck";
    .port_info 9 /INPUT 1 "jtag_tms";
    .port_info 10 /INPUT 1 "jtag_tdi";
    .port_info 11 /OUTPUT 1 "jtag_tdo";
L_0000018f922766d0 .functor XOR 1, L_0000018f92277a80, L_0000018f92373f90, C4<0>, C4<0>;
L_0000018f922779a0 .functor XOR 1, L_0000018f922766d0, v0000018f92362a80_0, C4<0>, C4<0>;
L_0000018f92276200 .functor XOR 1, L_0000018f922779a0, v0000018f92361c20_0, C4<0>, C4<0>;
L_0000018f92276e40 .functor XOR 1, L_0000018f92276200, v0000018f92363920_0, C4<0>, C4<0>;
L_0000018f92276eb0 .functor XOR 1, L_0000018f92276e40, v0000018f92366ee0_0, C4<0>, C4<0>;
L_0000018f92276b30 .functor XOR 1, L_0000018f92374990, L_0000018f92374350, C4<0>, C4<0>;
L_0000018f92276580 .functor XOR 1, L_0000018f92276b30, L_0000018f923ca6b0, C4<0>, C4<0>;
L_0000018f92277310 .functor XOR 1, L_0000018f92276580, v0000018f9236db40_0, C4<0>, C4<0>;
v0000018f9236e360_0 .net *"_ivl_1", 0 0, L_0000018f92373f90;  1 drivers
v0000018f9236f760_0 .net *"_ivl_13", 0 0, L_0000018f92374990;  1 drivers
v0000018f9236f260_0 .net *"_ivl_15", 0 0, L_0000018f92374350;  1 drivers
v0000018f9236e5e0_0 .net *"_ivl_16", 0 0, L_0000018f92276b30;  1 drivers
v0000018f9236dfa0_0 .net *"_ivl_18", 0 0, L_0000018f92276580;  1 drivers
v0000018f9236daa0_0 .net *"_ivl_2", 0 0, L_0000018f922766d0;  1 drivers
L_0000018f9237fbd8 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0000018f9236dd20_0 .net/2u *"_ivl_26", 4 0, L_0000018f9237fbd8;  1 drivers
v0000018f9236ed60_0 .net *"_ivl_28", 0 0, L_0000018f923c9b70;  1 drivers
v0000018f9236d8c0_0 .net *"_ivl_30", 7 0, L_0000018f923ca750;  1 drivers
v0000018f9236de60_0 .net *"_ivl_4", 0 0, L_0000018f922779a0;  1 drivers
v0000018f9236e400_0 .net *"_ivl_6", 0 0, L_0000018f92276200;  1 drivers
v0000018f9236e900_0 .net *"_ivl_8", 0 0, L_0000018f92276e40;  1 drivers
v0000018f9236f620_0 .net "_unused_top", 0 0, L_0000018f92276eb0;  1 drivers
v0000018f9236f6c0_0 .net "_unused_wl_mux", 0 0, L_0000018f92277310;  1 drivers
v0000018f9236ea40_0 .net "adc_done", 0 0, L_0000018f923ca7f0;  1 drivers
v0000018f9236e0e0_0 .net "adc_done_hw", 0 0, v0000018f923657c0_0;  1 drivers
v0000018f9236efe0_0 .var "adc_done_test", 0 0;
v0000018f9236f1c0_0 .net "adc_kick_pulse", 0 0, v0000018f92350870_0;  1 drivers
v0000018f9236f800_0 .net "adc_sat_high", 15 0, v0000018f922a6720_0;  1 drivers
v0000018f9236f3a0_0 .net "adc_sat_low", 15 0, v0000018f922a5b40_0;  1 drivers
v0000018f9236e720_0 .net "adc_start", 0 0, v0000018f922a58c0_0;  1 drivers
v0000018f9236e7c0_0 .net "bitplane_shift", 2 0, v0000018f92350910_0;  1 drivers
v0000018f9236d780_0 .net "bl_data", 7 0, L_0000018f923ca890;  1 drivers
v0000018f9236d820_0 .net "bl_data_hw", 7 0, v0000018f92364500_0;  1 drivers
v0000018f9236d960_0 .net "bl_sel", 4 0, v0000018f922a5460_0;  1 drivers
v0000018f9236da00_0 .net "cim_done", 0 0, L_0000018f923ca4d0;  1 drivers
v0000018f9236eae0_0 .net "cim_done_hw", 0 0, v0000018f92364f00_0;  1 drivers
v0000018f9236ec20_0 .var "cim_done_test", 0 0;
v0000018f9236dbe0_0 .net "cim_start_pulse", 0 0, v0000018f92350af0_0;  1 drivers
v0000018f9236f4e0_0 .net "cim_test_data_neg", 7 0, v0000018f92365900_0;  1 drivers
v0000018f9236ddc0_0 .net "cim_test_data_pos", 7 0, v0000018f92366300_0;  1 drivers
v0000018f9236e4a0_0 .net "cim_test_mode", 0 0, v0000018f92366760_0;  1 drivers
v0000018f9236ecc0_0 .net "clk", 0 0, v0000018f92374fd0_0;  1 drivers
v0000018f9236ee00_0 .net "dac_done_pulse", 0 0, v0000018f92352560_0;  1 drivers
v0000018f9236f080_0 .net "dac_valid", 0 0, v0000018f92353820_0;  1 drivers
v0000018f92370ac0_0 .net "data_rdata", 31 0, L_0000018f92277b60;  1 drivers
v0000018f9236fa80_0 .net "data_req_addr", 31 0, L_0000018f923c7a50;  1 drivers
v0000018f9236fee0_0 .net "data_req_valid", 0 0, L_0000018f922765f0;  1 drivers
v0000018f92370200_0 .net "data_req_wdata", 31 0, L_0000018f922762e0;  1 drivers
v0000018f92370020_0 .net "data_req_write", 0 0, L_0000018f92277380;  1 drivers
v0000018f923702a0_0 .net "data_req_wstrb", 3 0, L_0000018f92276350;  1 drivers
v0000018f92370de0_0 .var "dbg_cim_cycle_cnt", 15 0;
v0000018f92370340_0 .var "dbg_dma_frame_cnt", 15 0;
v0000018f9236fb20_0 .var "dbg_spike_cnt", 15 0;
v0000018f92370660_0 .var "dbg_wl_stall_cnt", 15 0;
v0000018f92370e80_0 .net "dma_rd_addr", 31 0, v0000018f9235c300_0;  1 drivers
v0000018f9236ff80_0 .net "dma_rd_data", 31 0, L_0000018f923c7f50;  1 drivers
v0000018f923700c0_0 .net "dma_rd_en", 0 0, v0000018f9235c620_0;  1 drivers
v0000018f9236fe40_0 .net "dma_rdata", 31 0, v0000018f9235c440_0;  1 drivers
v0000018f92370700_0 .net "dma_req_addr", 31 0, L_0000018f923c7230;  1 drivers
v0000018f923705c0_0 .net "dma_req_valid", 0 0, L_0000018f92276ba0;  1 drivers
v0000018f92370160_0 .net "dma_req_wdata", 31 0, L_0000018f92276c10;  1 drivers
v0000018f923703e0_0 .net "dma_req_write", 0 0, L_0000018f92275fd0;  1 drivers
v0000018f92370480_0 .net "dma_req_wstrb", 3 0, L_0000018f92277ee0;  1 drivers
v0000018f92370520_0 .net "fifo_rdata", 31 0, v0000018f9235cee0_0;  1 drivers
v0000018f923707a0_0 .net "fifo_req_addr", 31 0, L_0000018f923c7550;  1 drivers
v0000018f92370840_0 .net "fifo_req_valid", 0 0, L_0000018f92277850;  1 drivers
v0000018f92370f20_0 .net "fifo_req_wdata", 31 0, L_0000018f92276f90;  1 drivers
v0000018f92370ca0_0 .net "fifo_req_write", 0 0, L_0000018f922775b0;  1 drivers
v0000018f923708e0_0 .net "fifo_req_wstrb", 3 0, L_0000018f92277fc0;  1 drivers
v0000018f92370980_0 .net "in_fifo_count", 8 0, v0000018f92361fe0_0;  1 drivers
v0000018f9236fbc0_0 .net "in_fifo_empty", 0 0, L_0000018f923c8270;  1 drivers
v0000018f92370a20_0 .net "in_fifo_full", 0 0, L_0000018f923c8310;  1 drivers
v0000018f92370b60_0 .net "in_fifo_overflow", 0 0, v0000018f92362a80_0;  1 drivers
v0000018f92370c00_0 .net "in_fifo_pop", 0 0, v0000018f92351310_0;  1 drivers
v0000018f92370d40_0 .net "in_fifo_push", 0 0, v0000018f9235cb20_0;  1 drivers
v0000018f92370fc0_0 .net "in_fifo_rdata", 63 0, L_0000018f922756a0;  1 drivers
v0000018f9236f940_0 .net "in_fifo_underflow", 0 0, v0000018f92361c20_0;  1 drivers
v0000018f9236f9e0_0 .net "in_fifo_wdata", 63 0, v0000018f9235dca0_0;  1 drivers
v0000018f9236fc60_0 .net "instr_rdata", 31 0, L_0000018f92277af0;  1 drivers
v0000018f9236fd00_0 .net "instr_req_addr", 31 0, L_0000018f923c83b0;  1 drivers
v0000018f9236fda0_0 .net "instr_req_valid", 0 0, L_0000018f922774d0;  1 drivers
v0000018f92371650_0 .net "instr_req_wdata", 31 0, L_0000018f92276a50;  1 drivers
v0000018f923725f0_0 .net "instr_req_write", 0 0, L_0000018f92276900;  1 drivers
v0000018f92372370_0 .net "instr_req_wstrb", 3 0, L_0000018f92276270;  1 drivers
v0000018f923727d0_0 .net "jtag_tck", 0 0, v0000018f92374c10_0;  1 drivers
v0000018f92373270_0 .net "jtag_tdi", 0 0, v0000018f92374d50_0;  1 drivers
v0000018f92371150_0 .net "jtag_tdo", 0 0, L_0000018f9237fdd0;  alias, 1 drivers
v0000018f92372410_0 .net "jtag_tms", 0 0, v0000018f92373a90_0;  1 drivers
v0000018f92371bf0_0 .net "neuron_in_data", 89 0, v0000018f922a5780_0;  1 drivers
v0000018f92373090_0 .net "neuron_in_valid", 0 0, v0000018f922a62c0_0;  1 drivers
v0000018f92372d70_0 .net "neuron_threshold", 31 0, v0000018f92366b20_0;  1 drivers
v0000018f92372cd0_0 .net "out_fifo_count", 8 0, v0000018f923631a0_0;  1 drivers
v0000018f92373310_0 .net "out_fifo_empty", 0 0, L_0000018f923c8d10;  1 drivers
v0000018f92371ab0_0 .net "out_fifo_full", 0 0, L_0000018f923c72d0;  1 drivers
v0000018f923716f0_0 .net "out_fifo_overflow", 0 0, v0000018f92363920_0;  1 drivers
v0000018f92372f50_0 .net "out_fifo_pop", 0 0, v0000018f923664e0_0;  1 drivers
v0000018f92372190_0 .net "out_fifo_push", 0 0, v0000018f923641e0_0;  1 drivers
v0000018f92372870_0 .net "out_fifo_rdata", 3 0, L_0000018f92275b70;  1 drivers
v0000018f92373130_0 .net "out_fifo_underflow", 0 0, v0000018f92366ee0_0;  1 drivers
v0000018f92371dd0_0 .net "out_fifo_wdata", 3 0, v0000018f923643c0_0;  1 drivers
v0000018f92371f10_0 .net "reg_rdata", 31 0, v0000018f92366080_0;  1 drivers
v0000018f92373770_0 .net "reg_req_addr", 31 0, L_0000018f923c8090;  1 drivers
v0000018f92372e10_0 .net "reg_req_valid", 0 0, L_0000018f92276970;  1 drivers
v0000018f92372730_0 .net "reg_req_wdata", 31 0, L_0000018f92277690;  1 drivers
v0000018f92372050_0 .net "reg_req_write", 0 0, L_0000018f922769e0;  1 drivers
v0000018f923734f0_0 .net "reg_req_wstrb", 3 0, L_0000018f92276430;  1 drivers
v0000018f923713d0_0 .net "reg_resp_addr", 31 0, L_0000018f92277a10;  1 drivers
v0000018f923720f0_0 .net "reg_resp_read_pulse", 0 0, L_0000018f92277a80;  1 drivers
v0000018f92372910_0 .net "reset_mode", 0 0, v0000018f92366e40_0;  1 drivers
v0000018f923729b0_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  1 drivers
v0000018f92371790_0 .net "snn_busy", 0 0, v0000018f923519f0_0;  1 drivers
v0000018f92372a50_0 .net "snn_done_pulse", 0 0, v0000018f92350eb0_0;  1 drivers
v0000018f92372550_0 .net "snn_soft_reset_pulse", 0 0, v0000018f923696b0_0;  1 drivers
v0000018f92372690_0 .net "snn_start_pulse", 0 0, v0000018f92369890_0;  1 drivers
v0000018f92373810_0 .net "spi_cs_n", 0 0, L_0000018f9237fcf8;  alias, 1 drivers
v0000018f923731d0_0 .net "spi_miso", 0 0, v0000018f92373ef0_0;  1 drivers
v0000018f923724b0_0 .net "spi_mosi", 0 0, L_0000018f9237fd88;  alias, 1 drivers
v0000018f92372af0_0 .net "spi_rdata", 31 0, v0000018f9236afb0_0;  1 drivers
v0000018f92372ff0_0 .net "spi_req_addr", 31 0, L_0000018f923c88b0;  1 drivers
v0000018f92372b90_0 .net "spi_req_valid", 0 0, L_0000018f92276740;  1 drivers
v0000018f92371b50_0 .net "spi_req_wdata", 31 0, L_0000018f92276120;  1 drivers
v0000018f92372c30_0 .net "spi_req_write", 0 0, L_0000018f92275e80;  1 drivers
v0000018f92371830_0 .net "spi_req_wstrb", 3 0, L_0000018f922780a0;  1 drivers
v0000018f92372eb0_0 .net "spi_sck", 0 0, L_0000018f9237fd40;  alias, 1 drivers
v0000018f923733b0_0 .var "test_adc_busy", 0 0;
v0000018f92373450_0 .var "test_adc_cnt", 3 0;
v0000018f923738b0_0 .var "test_cim_busy", 0 0;
v0000018f92371470_0 .var "test_cim_cnt", 3 0;
v0000018f92373590_0 .net "timestep_counter", 7 0, v0000018f92353640_0;  1 drivers
v0000018f92371fb0_0 .net "timesteps", 7 0, v0000018f9236a5b0_0;  1 drivers
v0000018f92373630_0 .net "uart_rdata", 31 0, v0000018f92369930_0;  1 drivers
v0000018f92371290_0 .net "uart_req_addr", 31 0, L_0000018f923c8450;  1 drivers
v0000018f923736d0_0 .net "uart_req_valid", 0 0, L_0000018f92276660;  1 drivers
v0000018f92371c90_0 .net "uart_req_wdata", 31 0, L_0000018f92276040;  1 drivers
v0000018f92372230_0 .net "uart_req_write", 0 0, L_0000018f922773f0;  1 drivers
v0000018f92371e70_0 .net "uart_req_wstrb", 3 0, L_0000018f92277e00;  1 drivers
v0000018f923711f0_0 .net "uart_rx", 0 0, v0000018f92374170_0;  1 drivers
v0000018f923722d0_0 .net "uart_tx", 0 0, L_0000018f9237fc68;  alias, 1 drivers
v0000018f92371330_0 .net "weight_rdata", 31 0, L_0000018f92277bd0;  1 drivers
v0000018f92371510_0 .net "weight_req_addr", 31 0, L_0000018f923c89f0;  1 drivers
v0000018f923715b0_0 .net "weight_req_valid", 0 0, L_0000018f922760b0;  1 drivers
v0000018f923718d0_0 .net "weight_req_wdata", 31 0, L_0000018f92277620;  1 drivers
v0000018f92371970_0 .net "weight_req_write", 0 0, L_0000018f92277540;  1 drivers
v0000018f92371a10_0 .net "weight_req_wstrb", 3 0, L_0000018f922763c0;  1 drivers
v0000018f92371d30_0 .net "wl_bitmap", 63 0, L_0000018f92274280;  1 drivers
v0000018f92374df0_0 .net "wl_bitmap_wrapped", 63 0, L_0000018f922742f0;  1 drivers
v0000018f92374530_0 .net "wl_data", 7 0, v0000018f9236dc80_0;  1 drivers
v0000018f92373db0_0 .net "wl_group_sel", 2 0, v0000018f9236e180_0;  1 drivers
v0000018f92374030_0 .net "wl_latch", 0 0, L_0000018f923ca6b0;  1 drivers
v0000018f92374ad0_0 .net "wl_mux_busy", 0 0, v0000018f9236db40_0;  1 drivers
v0000018f923745d0_0 .net "wl_spike", 63 0, L_0000018f92274440;  1 drivers
v0000018f92373950_0 .net "wl_valid_pulse", 0 0, v0000018f923535a0_0;  1 drivers
v0000018f923740d0_0 .net "wl_valid_pulse_wrapped", 0 0, v0000018f9236e2c0_0;  1 drivers
L_0000018f92373f90 .reduce/and L_0000018f92277a10;
L_0000018f92374990 .reduce/xor v0000018f9236dc80_0;
L_0000018f92374350 .reduce/xor v0000018f9236e180_0;
L_0000018f923ca4d0 .functor MUXZ 1, v0000018f92364f00_0, v0000018f9236ec20_0, v0000018f92366760_0, C4<>;
L_0000018f923ca7f0 .functor MUXZ 1, v0000018f923657c0_0, v0000018f9236efe0_0, v0000018f92366760_0, C4<>;
L_0000018f923c9b70 .cmp/gt 5, L_0000018f9237fbd8, v0000018f922a5460_0;
L_0000018f923ca750 .functor MUXZ 8, v0000018f92365900_0, v0000018f92366300_0, L_0000018f923c9b70, C4<>;
L_0000018f923ca890 .functor MUXZ 8, v0000018f92364500_0, L_0000018f923ca750, v0000018f92366760_0, C4<>;
S_0000018f9219ee40 .scope module, "bus_if" "bus_simple_if" 5 94, 6 47 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
L_0000018f92277460 .functor BUFZ 1, v0000018f92374fd0_0, C4<0>, C4<0>, C4<0>;
v0000018f922e3d80_0 .net "_unused_clk", 0 0, L_0000018f92277460;  1 drivers
v0000018f922e4d20_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f922e3420_0 .var "m_addr", 31 0;
v0000018f922e41e0_0 .net "m_rdata", 31 0, L_0000018f92278030;  1 drivers
v0000018f922e43c0_0 .net "m_ready", 0 0, L_0000018f92277e70;  1 drivers
v0000018f922e4fa0_0 .net "m_rvalid", 0 0, L_0000018f92277f50;  1 drivers
v0000018f922e4e60_0 .var "m_valid", 0 0;
v0000018f922e4b40_0 .var "m_wdata", 31 0;
v0000018f922e50e0_0 .var "m_write", 0 0;
v0000018f922e34c0_0 .var "m_wstrb", 3 0;
S_0000018f91d0e1d0 .scope module, "u_adc" "adc_ctrl" 5 740, 7 40 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "adc_kick_pulse";
    .port_info 3 /OUTPUT 1 "adc_start";
    .port_info 4 /INPUT 1 "adc_done";
    .port_info 5 /INPUT 8 "bl_data";
    .port_info 6 /OUTPUT 5 "bl_sel";
    .port_info 7 /OUTPUT 1 "neuron_in_valid";
    .port_info 8 /OUTPUT 90 "neuron_in_data";
    .port_info 9 /OUTPUT 16 "adc_sat_high";
    .port_info 10 /OUTPUT 16 "adc_sat_low";
P_0000018f921bddd0 .param/l "BL_SEL_MAX" 1 7 66, C4<10011>;
P_0000018f921bde08 .param/l "BL_SEL_WIDTH" 1 7 61, +C4<00000000000000000000000000000101>;
P_0000018f921bde40 .param/l "SETTLE_CNT_W" 1 7 87, +C4<00000000000000000000000000000010>;
enum0000018f91e1b760 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEL" 2'b01,
   "ST_WAIT" 2'b10,
   "ST_DONE" 2'b11
 ;
v0000018f922e36a0_0 .net "adc_done", 0 0, L_0000018f923ca7f0;  alias, 1 drivers
v0000018f922e3740_0 .net "adc_kick_pulse", 0 0, v0000018f92350870_0;  alias, 1 drivers
v0000018f922a6720_0 .var "adc_sat_high", 15 0;
v0000018f922a5b40_0 .var "adc_sat_low", 15 0;
v0000018f922a58c0_0 .var "adc_start", 0 0;
v0000018f922a6a40_0 .net "bl_data", 7 0, L_0000018f923ca890;  alias, 1 drivers
v0000018f922a5460_0 .var "bl_sel", 4 0;
v0000018f922a5640_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f922a5780_0 .var "neuron_in_data", 89 0;
v0000018f922a62c0_0 .var "neuron_in_valid", 0 0;
v0000018f922a5960_0 .var "raw_data", 159 0;
v0000018f922a4e20_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f922a5e60_0 .var "sel_idx", 4 0;
v0000018f922a5c80_0 .var "settle_cnt", 1 0;
v0000018f922a6040_0 .var "state", 1 0;
E_0000018f922d3d20 .event posedge, v0000018f922e4d20_0;
E_0000018f922d33a0/0 .event negedge, v0000018f922a4e20_0;
E_0000018f922d33a0/1 .event posedge, v0000018f922e4d20_0;
E_0000018f922d33a0 .event/or E_0000018f922d33a0/0, E_0000018f922d33a0/1;
S_0000018f91d0e360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 227, 7 227 0, S_0000018f91d0e1d0;
 .timescale -9 -12;
v0000018f922e3600_0 .var/2s "i", 31 0;
S_0000018f91d082f0 .scope module, "u_bus_interconnect" "bus_interconnect" 5 364, 8 72 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "m_valid";
    .port_info 3 /INPUT 1 "m_write";
    .port_info 4 /INPUT 32 "m_addr";
    .port_info 5 /INPUT 32 "m_wdata";
    .port_info 6 /INPUT 4 "m_wstrb";
    .port_info 7 /OUTPUT 1 "m_ready";
    .port_info 8 /OUTPUT 32 "m_rdata";
    .port_info 9 /OUTPUT 1 "m_rvalid";
    .port_info 10 /OUTPUT 1 "instr_req_valid";
    .port_info 11 /OUTPUT 1 "instr_req_write";
    .port_info 12 /OUTPUT 32 "instr_req_addr";
    .port_info 13 /OUTPUT 32 "instr_req_wdata";
    .port_info 14 /OUTPUT 4 "instr_req_wstrb";
    .port_info 15 /INPUT 32 "instr_rdata";
    .port_info 16 /OUTPUT 1 "data_req_valid";
    .port_info 17 /OUTPUT 1 "data_req_write";
    .port_info 18 /OUTPUT 32 "data_req_addr";
    .port_info 19 /OUTPUT 32 "data_req_wdata";
    .port_info 20 /OUTPUT 4 "data_req_wstrb";
    .port_info 21 /INPUT 32 "data_rdata";
    .port_info 22 /OUTPUT 1 "weight_req_valid";
    .port_info 23 /OUTPUT 1 "weight_req_write";
    .port_info 24 /OUTPUT 32 "weight_req_addr";
    .port_info 25 /OUTPUT 32 "weight_req_wdata";
    .port_info 26 /OUTPUT 4 "weight_req_wstrb";
    .port_info 27 /INPUT 32 "weight_rdata";
    .port_info 28 /OUTPUT 1 "reg_req_valid";
    .port_info 29 /OUTPUT 1 "reg_req_write";
    .port_info 30 /OUTPUT 32 "reg_req_addr";
    .port_info 31 /OUTPUT 32 "reg_req_wdata";
    .port_info 32 /OUTPUT 4 "reg_req_wstrb";
    .port_info 33 /INPUT 32 "reg_rdata";
    .port_info 34 /OUTPUT 1 "reg_resp_read_pulse";
    .port_info 35 /OUTPUT 32 "reg_resp_addr";
    .port_info 36 /OUTPUT 1 "dma_req_valid";
    .port_info 37 /OUTPUT 1 "dma_req_write";
    .port_info 38 /OUTPUT 32 "dma_req_addr";
    .port_info 39 /OUTPUT 32 "dma_req_wdata";
    .port_info 40 /OUTPUT 4 "dma_req_wstrb";
    .port_info 41 /INPUT 32 "dma_rdata";
    .port_info 42 /OUTPUT 1 "uart_req_valid";
    .port_info 43 /OUTPUT 1 "uart_req_write";
    .port_info 44 /OUTPUT 32 "uart_req_addr";
    .port_info 45 /OUTPUT 32 "uart_req_wdata";
    .port_info 46 /OUTPUT 4 "uart_req_wstrb";
    .port_info 47 /INPUT 32 "uart_rdata";
    .port_info 48 /OUTPUT 1 "spi_req_valid";
    .port_info 49 /OUTPUT 1 "spi_req_write";
    .port_info 50 /OUTPUT 32 "spi_req_addr";
    .port_info 51 /OUTPUT 32 "spi_req_wdata";
    .port_info 52 /OUTPUT 4 "spi_req_wstrb";
    .port_info 53 /INPUT 32 "spi_rdata";
    .port_info 54 /OUTPUT 1 "fifo_req_valid";
    .port_info 55 /OUTPUT 1 "fifo_req_write";
    .port_info 56 /OUTPUT 32 "fifo_req_addr";
    .port_info 57 /OUTPUT 32 "fifo_req_wdata";
    .port_info 58 /OUTPUT 4 "fifo_req_wstrb";
    .port_info 59 /INPUT 32 "fifo_rdata";
P_0000018f91d08480 .param/l "SEL_DATA" 1 8 211, C4<0010>;
P_0000018f91d084b8 .param/l "SEL_DMA" 1 8 214, C4<0101>;
P_0000018f91d084f0 .param/l "SEL_FIFO" 1 8 217, C4<1000>;
P_0000018f91d08528 .param/l "SEL_INSTR" 1 8 210, C4<0001>;
P_0000018f91d08560 .param/l "SEL_NONE" 1 8 209, C4<0000>;
P_0000018f91d08598 .param/l "SEL_REG" 1 8 213, C4<0100>;
P_0000018f91d085d0 .param/l "SEL_SPI" 1 8 216, C4<0111>;
P_0000018f91d08608 .param/l "SEL_UART" 1 8 215, C4<0110>;
P_0000018f91d08640 .param/l "SEL_WEIGHT" 1 8 212, C4<0011>;
L_0000018f922774d0 .functor AND 1, v0000018f92351c70_0, L_0000018f923743f0, C4<1>, C4<1>;
L_0000018f922765f0 .functor AND 1, v0000018f92351c70_0, L_0000018f92374a30, C4<1>, C4<1>;
L_0000018f922760b0 .functor AND 1, v0000018f92351c70_0, L_0000018f92374b70, C4<1>, C4<1>;
L_0000018f92276970 .functor AND 1, v0000018f92351c70_0, L_0000018f92374f30, C4<1>, C4<1>;
L_0000018f92276ba0 .functor AND 1, v0000018f92351c70_0, L_0000018f923c8f90, C4<1>, C4<1>;
L_0000018f92276660 .functor AND 1, v0000018f92351c70_0, L_0000018f923c9350, C4<1>, C4<1>;
L_0000018f92276740 .functor AND 1, v0000018f92351c70_0, L_0000018f923c7e10, C4<1>, C4<1>;
L_0000018f92277850 .functor AND 1, v0000018f92351c70_0, L_0000018f923c97b0, C4<1>, C4<1>;
L_0000018f92276900 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f92277380 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f92277540 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f922769e0 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f92275fd0 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f922773f0 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f92275e80 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f922775b0 .functor BUFZ 1, v0000018f92350190_0, C4<0>, C4<0>, C4<0>;
L_0000018f92276a50 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f922762e0 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92277620 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92277690 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92276c10 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92276040 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92276120 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92276f90 .functor BUFZ 32, v0000018f923500f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92276270 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92276350 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f922763c0 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92276430 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92277ee0 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92277e00 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f922780a0 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92277fc0 .functor BUFZ 4, v0000018f923514f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000018f92277e70 .functor AND 1, v0000018f92351c70_0, v0000018f92350190_0, C4<1>, C4<1>;
L_0000018f92277f50 .functor AND 1, v0000018f92351c70_0, L_0000018f923c8db0, C4<1>, C4<1>;
L_0000018f92278030 .functor BUFZ 32, v0000018f923513b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f92278110 .functor AND 1, v0000018f92351c70_0, L_0000018f923c93f0, C4<1>, C4<1>;
L_0000018f92277a80 .functor AND 1, L_0000018f92278110, L_0000018f923c8130, C4<1>, C4<1>;
L_0000018f92277a10 .functor BUFZ 32, v0000018f92350410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018f9237f128 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000018f922a4f60_0 .net/2u *"_ivl_0", 3 0, L_0000018f9237f128;  1 drivers
L_0000018f9237f1b8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000018f922a5000_0 .net/2u *"_ivl_12", 3 0, L_0000018f9237f1b8;  1 drivers
v0000018f9227ef50_0 .net *"_ivl_131", 0 0, L_0000018f923c8db0;  1 drivers
v0000018f9227f450_0 .net *"_ivl_137", 0 0, L_0000018f923c93f0;  1 drivers
v0000018f9227fb30_0 .net *"_ivl_139", 0 0, L_0000018f92278110;  1 drivers
v0000018f9227e2d0_0 .net *"_ivl_14", 0 0, L_0000018f92374b70;  1 drivers
L_0000018f9237f5a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000018f9227fc70_0 .net/2u *"_ivl_140", 3 0, L_0000018f9237f5a8;  1 drivers
v0000018f9227e690_0 .net *"_ivl_142", 0 0, L_0000018f923c8130;  1 drivers
L_0000018f9237f200 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000018f9227e9b0_0 .net/2u *"_ivl_18", 3 0, L_0000018f9237f200;  1 drivers
v0000018f9227ea50_0 .net *"_ivl_2", 0 0, L_0000018f923743f0;  1 drivers
v0000018f9227eb90_0 .net *"_ivl_20", 0 0, L_0000018f92374f30;  1 drivers
L_0000018f9237f248 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000018f9234e180_0 .net/2u *"_ivl_24", 3 0, L_0000018f9237f248;  1 drivers
v0000018f9234f620_0 .net *"_ivl_26", 0 0, L_0000018f923c8f90;  1 drivers
L_0000018f9237f290 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000018f9234ec20_0 .net/2u *"_ivl_30", 3 0, L_0000018f9237f290;  1 drivers
v0000018f9234ee00_0 .net *"_ivl_32", 0 0, L_0000018f923c9350;  1 drivers
L_0000018f9237f2d8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000018f9234ed60_0 .net/2u *"_ivl_36", 3 0, L_0000018f9237f2d8;  1 drivers
v0000018f9234f300_0 .net *"_ivl_38", 0 0, L_0000018f923c7e10;  1 drivers
L_0000018f9237f320 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000018f9234eea0_0 .net/2u *"_ivl_42", 3 0, L_0000018f9237f320;  1 drivers
v0000018f9234f120_0 .net *"_ivl_44", 0 0, L_0000018f923c97b0;  1 drivers
L_0000018f9237f170 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000018f9234ef40_0 .net/2u *"_ivl_6", 3 0, L_0000018f9237f170;  1 drivers
L_0000018f9237f368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234f3a0_0 .net/2u *"_ivl_64", 31 0, L_0000018f9237f368;  1 drivers
L_0000018f9237f3b0 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234efe0_0 .net/2u *"_ivl_68", 31 0, L_0000018f9237f3b0;  1 drivers
L_0000018f9237f3f8 .functor BUFT 1, C4<00000000000000110000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234f1c0_0 .net/2u *"_ivl_72", 31 0, L_0000018f9237f3f8;  1 drivers
L_0000018f9237f440 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234eb80_0 .net/2u *"_ivl_76", 31 0, L_0000018f9237f440;  1 drivers
v0000018f9234f080_0 .net *"_ivl_8", 0 0, L_0000018f92374a30;  1 drivers
L_0000018f9237f488 .functor BUFT 1, C4<01000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234e860_0 .net/2u *"_ivl_80", 31 0, L_0000018f9237f488;  1 drivers
L_0000018f9237f4d0 .functor BUFT 1, C4<01000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234f4e0_0 .net/2u *"_ivl_84", 31 0, L_0000018f9237f4d0;  1 drivers
L_0000018f9237f518 .functor BUFT 1, C4<01000000000000000000001100000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234f440_0 .net/2u *"_ivl_88", 31 0, L_0000018f9237f518;  1 drivers
L_0000018f9237f560 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000018f9234fd00_0 .net/2u *"_ivl_92", 31 0, L_0000018f9237f560;  1 drivers
v0000018f9234e4a0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9234f800_0 .net "data_rdata", 31 0, L_0000018f92277b60;  alias, 1 drivers
v0000018f9234e900_0 .net "data_req_addr", 31 0, L_0000018f923c7a50;  alias, 1 drivers
v0000018f9234f6c0_0 .net "data_req_valid", 0 0, L_0000018f922765f0;  alias, 1 drivers
v0000018f9234eae0_0 .net "data_req_wdata", 31 0, L_0000018f922762e0;  alias, 1 drivers
v0000018f9234ea40_0 .net "data_req_write", 0 0, L_0000018f92277380;  alias, 1 drivers
v0000018f9234f580_0 .net "data_req_wstrb", 3 0, L_0000018f92276350;  alias, 1 drivers
v0000018f9234f8a0_0 .net "dma_rdata", 31 0, v0000018f9235c440_0;  alias, 1 drivers
v0000018f9234e400_0 .net "dma_req_addr", 31 0, L_0000018f923c7230;  alias, 1 drivers
v0000018f9234fda0_0 .net "dma_req_valid", 0 0, L_0000018f92276ba0;  alias, 1 drivers
v0000018f9234f940_0 .net "dma_req_wdata", 31 0, L_0000018f92276c10;  alias, 1 drivers
v0000018f9234f260_0 .net "dma_req_write", 0 0, L_0000018f92275fd0;  alias, 1 drivers
v0000018f9234e040_0 .net "dma_req_wstrb", 3 0, L_0000018f92277ee0;  alias, 1 drivers
v0000018f9234f760_0 .net "fifo_rdata", 31 0, v0000018f9235cee0_0;  alias, 1 drivers
v0000018f9234f9e0_0 .net "fifo_req_addr", 31 0, L_0000018f923c7550;  alias, 1 drivers
v0000018f9234e360_0 .net "fifo_req_valid", 0 0, L_0000018f92277850;  alias, 1 drivers
v0000018f9234fa80_0 .net "fifo_req_wdata", 31 0, L_0000018f92276f90;  alias, 1 drivers
v0000018f9234e540_0 .net "fifo_req_write", 0 0, L_0000018f922775b0;  alias, 1 drivers
v0000018f9234e7c0_0 .net "fifo_req_wstrb", 3 0, L_0000018f92277fc0;  alias, 1 drivers
v0000018f9234e5e0_0 .net "instr_rdata", 31 0, L_0000018f92277af0;  alias, 1 drivers
v0000018f9234fb20_0 .net "instr_req_addr", 31 0, L_0000018f923c83b0;  alias, 1 drivers
v0000018f9234e2c0_0 .net "instr_req_valid", 0 0, L_0000018f922774d0;  alias, 1 drivers
v0000018f9234e9a0_0 .net "instr_req_wdata", 31 0, L_0000018f92276a50;  alias, 1 drivers
v0000018f9234fbc0_0 .net "instr_req_write", 0 0, L_0000018f92276900;  alias, 1 drivers
v0000018f9234e680_0 .net "instr_req_wstrb", 3 0, L_0000018f92276270;  alias, 1 drivers
v0000018f9234e0e0_0 .net "m_addr", 31 0, v0000018f922e3420_0;  1 drivers
v0000018f9234e720_0 .net "m_rdata", 31 0, L_0000018f92278030;  alias, 1 drivers
v0000018f9234fc60_0 .net "m_ready", 0 0, L_0000018f92277e70;  alias, 1 drivers
v0000018f9234fe40_0 .net "m_rvalid", 0 0, L_0000018f92277f50;  alias, 1 drivers
v0000018f9234fee0_0 .net "m_valid", 0 0, v0000018f922e4e60_0;  1 drivers
v0000018f9234e220_0 .net "m_wdata", 31 0, v0000018f922e4b40_0;  1 drivers
v0000018f9234ecc0_0 .net "m_write", 0 0, v0000018f922e50e0_0;  1 drivers
v0000018f92350cd0_0 .net "m_wstrb", 3 0, v0000018f922e34c0_0;  1 drivers
v0000018f92351bd0_0 .net "reg_rdata", 31 0, v0000018f92366080_0;  alias, 1 drivers
v0000018f923516d0_0 .net "reg_req_addr", 31 0, L_0000018f923c8090;  alias, 1 drivers
v0000018f92351590_0 .net "reg_req_valid", 0 0, L_0000018f92276970;  alias, 1 drivers
v0000018f92350f50_0 .net "reg_req_wdata", 31 0, L_0000018f92277690;  alias, 1 drivers
v0000018f92351270_0 .net "reg_req_write", 0 0, L_0000018f922769e0;  alias, 1 drivers
v0000018f92351810_0 .net "reg_req_wstrb", 3 0, L_0000018f92276430;  alias, 1 drivers
v0000018f92350370_0 .net "reg_resp_addr", 31 0, L_0000018f92277a10;  alias, 1 drivers
v0000018f92350050_0 .net "reg_resp_read_pulse", 0 0, L_0000018f92277a80;  alias, 1 drivers
v0000018f92350410_0 .var "req_addr", 31 0;
v0000018f923513b0_0 .var "req_rdata", 31 0;
v0000018f92351090_0 .var "req_sel", 3 0;
v0000018f92351c70_0 .var "req_valid", 0 0;
v0000018f923500f0_0 .var "req_wdata", 31 0;
v0000018f92350190_0 .var "req_write", 0 0;
v0000018f923514f0_0 .var "req_wstrb", 3 0;
v0000018f92350730_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92351a90_0 .net "spi_rdata", 31 0, v0000018f9236afb0_0;  alias, 1 drivers
v0000018f92350d70_0 .net "spi_req_addr", 31 0, L_0000018f923c88b0;  alias, 1 drivers
v0000018f92351770_0 .net "spi_req_valid", 0 0, L_0000018f92276740;  alias, 1 drivers
v0000018f92350e10_0 .net "spi_req_wdata", 31 0, L_0000018f92276120;  alias, 1 drivers
v0000018f92350b90_0 .net "spi_req_write", 0 0, L_0000018f92275e80;  alias, 1 drivers
v0000018f92350230_0 .net "spi_req_wstrb", 3 0, L_0000018f922780a0;  alias, 1 drivers
v0000018f92351d10_0 .net "uart_rdata", 31 0, v0000018f92369930_0;  alias, 1 drivers
v0000018f92351630_0 .net "uart_req_addr", 31 0, L_0000018f923c8450;  alias, 1 drivers
v0000018f92351db0_0 .net "uart_req_valid", 0 0, L_0000018f92276660;  alias, 1 drivers
v0000018f923502d0_0 .net "uart_req_wdata", 31 0, L_0000018f92276040;  alias, 1 drivers
v0000018f923504b0_0 .net "uart_req_write", 0 0, L_0000018f922773f0;  alias, 1 drivers
v0000018f92351950_0 .net "uart_req_wstrb", 3 0, L_0000018f92277e00;  alias, 1 drivers
v0000018f923518b0_0 .net "weight_rdata", 31 0, L_0000018f92277bd0;  alias, 1 drivers
v0000018f92350550_0 .net "weight_req_addr", 31 0, L_0000018f923c89f0;  alias, 1 drivers
v0000018f92351130_0 .net "weight_req_valid", 0 0, L_0000018f922760b0;  alias, 1 drivers
v0000018f923505f0_0 .net "weight_req_wdata", 31 0, L_0000018f92277620;  alias, 1 drivers
v0000018f92350690_0 .net "weight_req_write", 0 0, L_0000018f92277540;  alias, 1 drivers
v0000018f92351e50_0 .net "weight_req_wstrb", 3 0, L_0000018f922763c0;  alias, 1 drivers
E_0000018f922d3520/0 .event anyedge, v0000018f92351090_0, v0000018f9234e5e0_0, v0000018f9234f800_0, v0000018f923518b0_0;
E_0000018f922d3520/1 .event anyedge, v0000018f92351bd0_0, v0000018f9234f8a0_0, v0000018f92351d10_0, v0000018f92351a90_0;
E_0000018f922d3520/2 .event anyedge, v0000018f9234f760_0;
E_0000018f922d3520 .event/or E_0000018f922d3520/0, E_0000018f922d3520/1, E_0000018f922d3520/2;
E_0000018f922d3160 .event anyedge, v0000018f92350410_0;
L_0000018f923743f0 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f128;
L_0000018f92374a30 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f170;
L_0000018f92374b70 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f1b8;
L_0000018f92374f30 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f200;
L_0000018f923c8f90 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f248;
L_0000018f923c9350 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f290;
L_0000018f923c7e10 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f2d8;
L_0000018f923c97b0 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f320;
L_0000018f923c83b0 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f368;
L_0000018f923c7a50 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f3b0;
L_0000018f923c89f0 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f3f8;
L_0000018f923c8090 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f440;
L_0000018f923c7230 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f488;
L_0000018f923c8450 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f4d0;
L_0000018f923c88b0 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f518;
L_0000018f923c7550 .arith/sub 32, v0000018f92350410_0, L_0000018f9237f560;
L_0000018f923c8db0 .reduce/nor v0000018f92350190_0;
L_0000018f923c93f0 .reduce/nor v0000018f92350190_0;
L_0000018f923c8130 .cmp/eq 4, v0000018f92351090_0, L_0000018f9237f5a8;
S_0000018f921ad350 .scope autofunction.vec4.s1, "in_range" "in_range" 8 252, 8 252 0, S_0000018f91d082f0;
 .timescale -9 -12;
v0000018f922a60e0_0 .var "addr", 31 0;
v0000018f922a6540_0 .var "base", 31 0;
; Variable in_range is vec4 return value of scope S_0000018f921ad350
v0000018f922a4ba0_0 .var "last", 31 0;
TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range ;
    %load/vec4 v0000018f922a6540_0;
    %load/vec4 v0000018f922a60e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v0000018f922a60e0_0;
    %load/vec4 v0000018f922a4ba0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.4;
    %ret/vec4 0, 0, 1;  Assign to in_range (store_vec4_to_lval)
    %end;
S_0000018f921ad160 .scope module, "u_cim_ctrl" "cim_array_ctrl" 5 656, 9 54 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "start_pulse";
    .port_info 4 /INPUT 8 "timesteps";
    .port_info 5 /INPUT 64 "in_fifo_rdata";
    .port_info 6 /INPUT 1 "in_fifo_empty";
    .port_info 7 /OUTPUT 1 "in_fifo_pop";
    .port_info 8 /OUTPUT 64 "wl_bitmap";
    .port_info 9 /OUTPUT 1 "wl_valid_pulse";
    .port_info 10 /INPUT 1 "dac_done_pulse";
    .port_info 11 /OUTPUT 1 "cim_start_pulse";
    .port_info 12 /INPUT 1 "cim_done";
    .port_info 13 /OUTPUT 1 "adc_kick_pulse";
    .port_info 14 /INPUT 1 "neuron_in_valid";
    .port_info 15 /OUTPUT 1 "busy";
    .port_info 16 /OUTPUT 1 "done_pulse";
    .port_info 17 /OUTPUT 8 "timestep_counter";
    .port_info 18 /OUTPUT 3 "bitplane_shift";
P_0000018f9221ca00 .param/l "BITPLANE_MAX" 1 9 94, C4<111>;
P_0000018f9221ca38 .param/l "BITPLANE_W" 1 9 90, +C4<00000000000000000000000000000011>;
enum0000018f92217f40 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_FETCH" 3'b001,
   "ST_DAC" 3'b010,
   "ST_CIM" 3'b011,
   "ST_ADC" 3'b100,
   "ST_INC" 3'b101,
   "ST_DONE" 3'b110
 ;
L_0000018f92274280 .functor BUFZ 64, v0000018f92353dc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000018f92350870_0 .var "adc_kick_pulse", 0 0;
v0000018f923507d0_0 .var "adc_sent", 0 0;
v0000018f92350910_0 .var "bitplane_shift", 2 0;
v0000018f923519f0_0 .var "busy", 0 0;
v0000018f92350a50_0 .net "cim_done", 0 0, L_0000018f923ca4d0;  alias, 1 drivers
v0000018f92351b30_0 .var "cim_sent", 0 0;
v0000018f92350af0_0 .var "cim_start_pulse", 0 0;
v0000018f92351ef0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92350ff0_0 .net "dac_done_pulse", 0 0, v0000018f92352560_0;  alias, 1 drivers
v0000018f92350c30_0 .var "dac_sent", 0 0;
v0000018f92350eb0_0 .var "done_pulse", 0 0;
v0000018f923511d0_0 .net "in_fifo_empty", 0 0, L_0000018f923c8270;  alias, 1 drivers
v0000018f92351310_0 .var "in_fifo_pop", 0 0;
v0000018f92351450_0 .net "in_fifo_rdata", 63 0, L_0000018f922756a0;  alias, 1 drivers
v0000018f92352ec0_0 .net "neuron_in_valid", 0 0, v0000018f922a62c0_0;  alias, 1 drivers
v0000018f923530a0_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f923524c0_0 .net "soft_reset_pulse", 0 0, v0000018f923696b0_0;  alias, 1 drivers
v0000018f92353960_0 .net "start_pulse", 0 0, v0000018f92369890_0;  alias, 1 drivers
v0000018f92352880_0 .var "state", 2 0;
v0000018f92353640_0 .var "timestep_counter", 7 0;
v0000018f923529c0_0 .net "timesteps", 7 0, v0000018f9236a5b0_0;  alias, 1 drivers
v0000018f92352b00_0 .net "wl_bitmap", 63 0, L_0000018f92274280;  alias, 1 drivers
v0000018f92353dc0_0 .var "wl_reg", 63 0;
v0000018f923535a0_0 .var "wl_valid_pulse", 0 0;
S_0000018f921bf7f0 .scope module, "u_dac" "dac_ctrl" 5 704, 10 58 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap";
    .port_info 3 /INPUT 1 "wl_valid_pulse";
    .port_info 4 /OUTPUT 64 "wl_spike";
    .port_info 5 /OUTPUT 1 "dac_valid";
    .port_info 6 /OUTPUT 1 "dac_done_pulse";
enum0000018f92218080 .enum4 (1)
   "ST_IDLE" 1'b0,
   "ST_LAT" 1'b1
 ;
L_0000018f92274440 .functor BUFZ 64, v0000018f92352060_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000018f92352740_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92352560_0 .var "dac_done_pulse", 0 0;
v0000018f92353820_0 .var "dac_valid", 0 0;
v0000018f92352240_0 .var "lat_cnt", 7 0;
v0000018f92353f00_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f923536e0_0 .var "state", 0 0;
v0000018f92352600_0 .net "wl_bitmap", 63 0, L_0000018f922742f0;  alias, 1 drivers
v0000018f92352060_0 .var "wl_reg", 63 0;
v0000018f923521a0_0 .net "wl_spike", 63 0, L_0000018f92274440;  alias, 1 drivers
v0000018f923533c0_0 .net "wl_valid_pulse", 0 0, v0000018f9236e2c0_0;  alias, 1 drivers
S_0000018f91d3d8b0 .scope module, "u_data_sram" "sram_simple_dp" 5 463, 11 56 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "dma_rd_en";
    .port_info 9 /INPUT 32 "dma_rd_addr";
    .port_info 10 /OUTPUT 32 "dma_rdata";
P_0000018f921be2a0 .param/l "ADDR_BITS" 1 11 82, +C4<00000000000000000000000000001100>;
P_0000018f921be2d8 .param/l "MEM_BYTES" 0 11 57, +C4<00000000000000000100000000000000>;
P_0000018f921be310 .param/l "WORDS" 1 11 81, +C4<00000000000000000001000000000000>;
L_0000018f92277b60 .functor BUFZ 32, L_0000018f923c8a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f92353000_0 .net *"_ivl_10", 31 0, L_0000018f923c8a90;  1 drivers
v0000018f923526a0_0 .net *"_ivl_12", 13 0, L_0000018f923c9490;  1 drivers
L_0000018f9237f6c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f92352420_0 .net *"_ivl_15", 1 0, L_0000018f9237f6c8;  1 drivers
v0000018f92353320_0 .net *"_ivl_18", 31 0, L_0000018f923c7c30;  1 drivers
v0000018f923538c0_0 .net *"_ivl_20", 13 0, L_0000018f923c98f0;  1 drivers
L_0000018f9237f710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f923531e0_0 .net *"_ivl_23", 1 0, L_0000018f9237f710;  1 drivers
L_0000018f9237f758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018f92353be0_0 .net/2u *"_ivl_24", 31 0, L_0000018f9237f758;  1 drivers
L_0000018f9237f680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f92353e60_0 .net/2u *"_ivl_4", 0 0, L_0000018f9237f680;  1 drivers
v0000018f92352ba0_0 .net *"_ivl_6", 65 0, L_0000018f923c7410;  1 drivers
v0000018f923527e0_0 .net "_unused", 0 0, L_0000018f923c7b90;  1 drivers
v0000018f92353280_0 .net "bus_word_addr", 11 0, L_0000018f923c8e50;  1 drivers
v0000018f92353a00_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92352c40_0 .net "dma_rd_addr", 31 0, v0000018f9235c300_0;  alias, 1 drivers
v0000018f92352ce0_0 .net "dma_rd_en", 0 0, v0000018f9235c620_0;  alias, 1 drivers
v0000018f92353780_0 .net "dma_rdata", 31 0, L_0000018f923c7f50;  alias, 1 drivers
v0000018f92353aa0_0 .net "dma_word_addr", 11 0, L_0000018f923c8630;  1 drivers
v0000018f92352920 .array "mem", 4095 0, 31 0;
v0000018f92352100_0 .net "rdata", 31 0, L_0000018f92277b60;  alias, 1 drivers
v0000018f923522e0_0 .net "req_addr", 31 0, L_0000018f923c7a50;  alias, 1 drivers
v0000018f92352a60_0 .net "req_valid", 0 0, L_0000018f922765f0;  alias, 1 drivers
v0000018f92353b40_0 .net "req_wdata", 31 0, L_0000018f922762e0;  alias, 1 drivers
v0000018f92353c80_0 .net "req_write", 0 0, L_0000018f92277380;  alias, 1 drivers
v0000018f92353d20_0 .net "req_wstrb", 3 0, L_0000018f92276350;  alias, 1 drivers
v0000018f92352d80_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
L_0000018f923c8e50 .part L_0000018f923c7a50, 2, 12;
L_0000018f923c8630 .part v0000018f9235c300_0, 2, 12;
L_0000018f923c7410 .concat [ 32 32 1 1], v0000018f9235c300_0, L_0000018f923c7a50, v0000018f92374cb0_0, L_0000018f9237f680;
L_0000018f923c7b90 .reduce/and L_0000018f923c7410;
L_0000018f923c8a90 .array/port v0000018f92352920, L_0000018f923c9490;
L_0000018f923c9490 .concat [ 12 2 0 0], L_0000018f923c8e50, L_0000018f9237f6c8;
L_0000018f923c7c30 .array/port v0000018f92352920, L_0000018f923c98f0;
L_0000018f923c98f0 .concat [ 12 2 0 0], L_0000018f923c8630, L_0000018f9237f710;
L_0000018f923c7f50 .functor MUXZ 32, L_0000018f9237f758, L_0000018f923c7c30, v0000018f9235c620_0, C4<>;
S_0000018f91d3da40 .scope module, "u_dma" "dma_engine" 5 503, 12 64 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "dma_rd_en";
    .port_info 9 /OUTPUT 32 "dma_rd_addr";
    .port_info 10 /INPUT 32 "dma_rd_data";
    .port_info 11 /OUTPUT 1 "in_fifo_push";
    .port_info 12 /OUTPUT 64 "in_fifo_wdata";
    .port_info 13 /INPUT 1 "in_fifo_full";
P_0000018f921bd850 .param/l "REG_DMA_CTRL" 1 12 99, C4<00001000>;
P_0000018f921bd888 .param/l "REG_LEN_WORDS" 1 12 98, C4<00000100>;
P_0000018f921bd8c0 .param/l "REG_SRC_ADDR" 1 12 97, C4<00000000>;
enum0000018f92215b60 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_SETUP" 3'b001,
   "ST_RD0" 3'b010,
   "ST_RD1" 3'b011,
   "ST_PUSH" 3'b100
 ;
L_0000018f92277c40 .functor AND 1, L_0000018f92276ba0, L_0000018f92275fd0, C4<1>, C4<1>;
v0000018f92353500_0 .net *"_ivl_14", 29 0, L_0000018f923c9030;  1 drivers
L_0000018f9237f878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f92352380_0 .net *"_ivl_16", 1 0, L_0000018f9237f878;  1 drivers
v0000018f92352e20_0 .net *"_ivl_18", 31 0, L_0000018f923c81d0;  1 drivers
L_0000018f9237f8c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018f92352f60_0 .net/2u *"_ivl_20", 31 0, L_0000018f9237f8c0;  1 drivers
v0000018f92353460_0 .net *"_ivl_25", 1 0, L_0000018f923c92b0;  1 drivers
L_0000018f9237f908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f923509b0_0 .net/2u *"_ivl_26", 1 0, L_0000018f9237f908;  1 drivers
L_0000018f9237f830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f9235c260_0 .net/2u *"_ivl_4", 0 0, L_0000018f9237f830;  1 drivers
v0000018f9235c3a0_0 .net *"_ivl_7", 23 0, L_0000018f923c86d0;  1 drivers
v0000018f9235c080_0 .net *"_ivl_8", 24 0, L_0000018f923c9530;  1 drivers
v0000018f9235d840_0 .net "_unused", 0 0, L_0000018f923c8950;  1 drivers
v0000018f9235d340_0 .net "addr_align_ok", 0 0, L_0000018f923c7190;  1 drivers
v0000018f9235d0c0_0 .net "addr_offset", 7 0, L_0000018f923c75f0;  1 drivers
v0000018f9235dc00_0 .var "addr_ptr", 31 0;
v0000018f9235dde0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9235c300_0 .var "dma_rd_addr", 31 0;
v0000018f9235d3e0_0 .net "dma_rd_data", 31 0, L_0000018f923c7f50;  alias, 1 drivers
v0000018f9235c620_0 .var "dma_rd_en", 0 0;
v0000018f9235d980_0 .var "done_sticky", 0 0;
v0000018f9235cbc0_0 .net "end_addr", 31 0, L_0000018f923c7690;  1 drivers
v0000018f9235d5c0_0 .net "end_overflow", 0 0, L_0000018f923c7d70;  1 drivers
v0000018f9235cc60_0 .var "err_sticky", 0 0;
v0000018f9235c120_0 .net "in_fifo_full", 0 0, L_0000018f923c8310;  alias, 1 drivers
v0000018f9235cb20_0 .var "in_fifo_push", 0 0;
v0000018f9235dca0_0 .var "in_fifo_wdata", 63 0;
v0000018f9235c940_0 .net "len_bytes", 31 0, L_0000018f923c7cd0;  1 drivers
v0000018f9235d7a0_0 .var "len_words_reg", 31 0;
v0000018f9235c440_0 .var "rdata", 31 0;
v0000018f9235d480_0 .net "req_addr", 31 0, L_0000018f923c7230;  alias, 1 drivers
v0000018f9235dd40_0 .net "req_valid", 0 0, L_0000018f92276ba0;  alias, 1 drivers
v0000018f9235c8a0_0 .net "req_wdata", 31 0, L_0000018f92276c10;  alias, 1 drivers
v0000018f9235cd00_0 .net "req_write", 0 0, L_0000018f92275fd0;  alias, 1 drivers
v0000018f9235df20_0 .net "req_wstrb", 3 0, L_0000018f92277ee0;  alias, 1 drivers
v0000018f9235da20_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f9235d520_0 .var "src_addr_reg", 31 0;
v0000018f9235d660_0 .var "state", 2 0;
v0000018f9235c1c0_0 .var "word0_reg", 31 0;
v0000018f9235c6c0_0 .var "word1_reg", 31 0;
v0000018f9235de80_0 .var "words_rem", 31 0;
v0000018f9235c4e0_0 .net "write_en", 0 0, L_0000018f92277c40;  1 drivers
E_0000018f922d35a0/0 .event anyedge, v0000018f9235d0c0_0, v0000018f9235d520_0, v0000018f9235d7a0_0, v0000018f9235d980_0;
E_0000018f922d35a0/1 .event anyedge, v0000018f9235cc60_0, v0000018f9235d660_0;
E_0000018f922d35a0 .event/or E_0000018f922d35a0/0, E_0000018f922d35a0/1;
E_0000018f922d35e0 .event anyedge, v0000018f9235d660_0, v0000018f9235c120_0, v0000018f9235c6c0_0, v0000018f9235c1c0_0;
E_0000018f922d3b20 .event anyedge, v0000018f9235dc00_0, v0000018f9235d660_0;
L_0000018f923c75f0 .part L_0000018f923c7230, 0, 8;
L_0000018f923c86d0 .part L_0000018f923c7230, 8, 24;
L_0000018f923c9530 .concat [ 24 1 0 0], L_0000018f923c86d0, L_0000018f9237f830;
L_0000018f923c8950 .reduce/and L_0000018f923c9530;
L_0000018f923c9030 .part v0000018f9235d7a0_0, 0, 30;
L_0000018f923c7cd0 .concat [ 2 30 0 0], L_0000018f9237f878, L_0000018f923c9030;
L_0000018f923c81d0 .arith/sum 32, v0000018f9235d520_0, L_0000018f923c7cd0;
L_0000018f923c7690 .arith/sub 32, L_0000018f923c81d0, L_0000018f9237f8c0;
L_0000018f923c92b0 .part v0000018f9235d520_0, 0, 2;
L_0000018f923c7190 .cmp/eq 2, L_0000018f923c92b0, L_0000018f9237f908;
L_0000018f923c7d70 .cmp/gt 32, v0000018f9235d520_0, L_0000018f923c7690;
S_0000018f92360580 .scope module, "u_fifo_regs" "fifo_regs" 5 620, 13 39 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "req_valid";
    .port_info 1 /INPUT 1 "req_write";
    .port_info 2 /INPUT 32 "req_addr";
    .port_info 3 /INPUT 32 "req_wdata";
    .port_info 4 /INPUT 4 "req_wstrb";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /INPUT 9 "in_fifo_count";
    .port_info 7 /INPUT 9 "out_fifo_count";
    .port_info 8 /INPUT 1 "in_fifo_empty";
    .port_info 9 /INPUT 1 "in_fifo_full";
    .port_info 10 /INPUT 1 "out_fifo_empty";
    .port_info 11 /INPUT 1 "out_fifo_full";
P_0000018f921be1f0 .param/l "REG_IN_COUNT" 1 13 61, C4<00000000>;
P_0000018f921be228 .param/l "REG_OUT_COUNT" 1 13 62, C4<00000100>;
P_0000018f921be260 .param/l "REG_STATUS" 1 13 63, C4<00001000>;
L_0000018f9237fb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f9235d020_0 .net/2u *"_ivl_2", 0 0, L_0000018f9237fb48;  1 drivers
v0000018f9235d700_0 .net *"_ivl_5", 23 0, L_0000018f923c9fd0;  1 drivers
v0000018f9235c580_0 .net *"_ivl_6", 62 0, L_0000018f923cacf0;  1 drivers
v0000018f9235dac0_0 .net "_unused", 0 0, L_0000018f923ca610;  1 drivers
v0000018f9235d8e0_0 .net "addr_offset", 7 0, L_0000018f923c79b0;  1 drivers
v0000018f9235db60_0 .net "in_fifo_count", 8 0, v0000018f92361fe0_0;  alias, 1 drivers
v0000018f9235d2a0_0 .net "in_fifo_empty", 0 0, L_0000018f923c8270;  alias, 1 drivers
v0000018f9235cda0_0 .net "in_fifo_full", 0 0, L_0000018f923c8310;  alias, 1 drivers
v0000018f9235c760_0 .net "out_fifo_count", 8 0, v0000018f923631a0_0;  alias, 1 drivers
v0000018f9235c800_0 .net "out_fifo_empty", 0 0, L_0000018f923c8d10;  alias, 1 drivers
v0000018f9235ce40_0 .net "out_fifo_full", 0 0, L_0000018f923c72d0;  alias, 1 drivers
v0000018f9235cee0_0 .var "rdata", 31 0;
v0000018f9235c9e0_0 .net "req_addr", 31 0, L_0000018f923c7550;  alias, 1 drivers
v0000018f9235ca80_0 .net "req_valid", 0 0, L_0000018f92277850;  alias, 1 drivers
v0000018f9235cf80_0 .net "req_wdata", 31 0, L_0000018f92276f90;  alias, 1 drivers
v0000018f9235d160_0 .net "req_write", 0 0, L_0000018f922775b0;  alias, 1 drivers
v0000018f9235d200_0 .net "req_wstrb", 3 0, L_0000018f92277fc0;  alias, 1 drivers
E_0000018f922d30a0/0 .event anyedge, v0000018f9235d8e0_0, v0000018f9235db60_0, v0000018f9235c760_0, v0000018f923511d0_0;
E_0000018f922d30a0/1 .event anyedge, v0000018f9235c120_0, v0000018f9235c800_0, v0000018f9235ce40_0;
E_0000018f922d30a0 .event/or E_0000018f922d30a0/0, E_0000018f922d30a0/1;
L_0000018f923c79b0 .part L_0000018f923c7550, 0, 8;
L_0000018f923c9fd0 .part L_0000018f923c7550, 8, 24;
LS_0000018f923cacf0_0_0 .concat [ 4 32 24 1], L_0000018f92277fc0, L_0000018f92276f90, L_0000018f923c9fd0, L_0000018f922775b0;
LS_0000018f923cacf0_0_4 .concat [ 1 1 0 0], L_0000018f92277850, L_0000018f9237fb48;
L_0000018f923cacf0 .concat [ 61 2 0 0], LS_0000018f923cacf0_0_0, LS_0000018f923cacf0_0_4;
L_0000018f923ca610 .reduce/and L_0000018f923cacf0;
S_0000018f923608a0 .scope module, "u_input_fifo" "fifo_sync" 5 531, 14 86 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 64 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 64 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_0000018f922b3140 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_0000018f922b3178 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_0000018f922b31b0 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_0000018f922b31e8 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_0000018f922b3220 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000001000000>;
L_0000018f92277cb0 .functor OR 1, L_0000018f923c9850, v0000018f92351310_0, C4<0>, C4<0>;
L_0000018f92277d20 .functor AND 1, v0000018f9235cb20_0, L_0000018f92277cb0, C4<1>, C4<1>;
L_0000018f92277d90 .functor AND 1, v0000018f92351310_0, L_0000018f923c7730, C4<1>, C4<1>;
L_0000018f922756a0 .functor BUFZ 64, L_0000018f923c8770, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000018f92362b20_0 .net *"_ivl_1", 0 0, L_0000018f923c9850;  1 drivers
L_0000018f9237f950 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000018f92361cc0_0 .net/2u *"_ivl_10", 8 0, L_0000018f9237f950;  1 drivers
L_0000018f9237f998 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0000018f92361d60_0 .net/2u *"_ivl_14", 8 0, L_0000018f9237f998;  1 drivers
v0000018f92361860_0 .net *"_ivl_18", 63 0, L_0000018f923c8770;  1 drivers
v0000018f923626c0_0 .net *"_ivl_20", 9 0, L_0000018f923c8b30;  1 drivers
L_0000018f9237f9e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f92362e40_0 .net *"_ivl_23", 1 0, L_0000018f9237f9e0;  1 drivers
v0000018f923610e0_0 .net *"_ivl_3", 0 0, L_0000018f92277cb0;  1 drivers
v0000018f92362d00_0 .net *"_ivl_7", 0 0, L_0000018f923c7730;  1 drivers
v0000018f92361900_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92361fe0_0 .var "count", 8 0;
v0000018f92362ee0_0 .net "empty", 0 0, L_0000018f923c8270;  alias, 1 drivers
v0000018f92362620_0 .net "full", 0 0, L_0000018f923c8310;  alias, 1 drivers
v0000018f92362300 .array "mem", 255 0, 63 0;
v0000018f92362a80_0 .var "overflow", 0 0;
v0000018f923621c0_0 .net "pop", 0 0, v0000018f92351310_0;  alias, 1 drivers
v0000018f92362f80_0 .net "pop_fire", 0 0, L_0000018f92277d90;  1 drivers
v0000018f92361a40_0 .net "push", 0 0, v0000018f9235cb20_0;  alias, 1 drivers
v0000018f92361180_0 .net "push_data", 63 0, v0000018f9235dca0_0;  alias, 1 drivers
v0000018f923623a0_0 .net "push_fire", 0 0, L_0000018f92277d20;  1 drivers
v0000018f92362260_0 .net "rd_data", 63 0, L_0000018f922756a0;  alias, 1 drivers
v0000018f92361ae0_0 .var "rd_ptr", 7 0;
v0000018f92361b80_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92361c20_0 .var "underflow", 0 0;
v0000018f92362080_0 .var "wr_ptr", 7 0;
L_0000018f923c9850 .reduce/nor L_0000018f923c8310;
L_0000018f923c7730 .reduce/nor L_0000018f923c8270;
L_0000018f923c8270 .cmp/eq 9, v0000018f92361fe0_0, L_0000018f9237f950;
L_0000018f923c8310 .cmp/eq 9, v0000018f92361fe0_0, L_0000018f9237f998;
L_0000018f923c8770 .array/port v0000018f92362300, L_0000018f923c8b30;
L_0000018f923c8b30 .concat [ 8 2 0 0], v0000018f92361ae0_0, L_0000018f9237f9e0;
S_0000018f92360bc0 .scope module, "u_instr_sram" "sram_simple" 5 448, 15 55 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_0000018f921be350 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_0000018f921be388 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_0000018f921be3c0 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_0000018f92277af0 .functor BUFZ 32, L_0000018f923c95d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f92361220_0 .net *"_ivl_10", 13 0, L_0000018f923c7ff0;  1 drivers
L_0000018f9237f638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f92362120_0 .net *"_ivl_13", 1 0, L_0000018f9237f638;  1 drivers
L_0000018f9237f5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f92362440_0 .net/2u *"_ivl_2", 0 0, L_0000018f9237f5f0;  1 drivers
v0000018f923619a0_0 .net *"_ivl_4", 69 0, L_0000018f923c7eb0;  1 drivers
v0000018f92362c60_0 .net *"_ivl_8", 31 0, L_0000018f923c95d0;  1 drivers
v0000018f923624e0_0 .net "_unused", 0 0, L_0000018f923c9170;  1 drivers
v0000018f92361e00_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f923612c0 .array "mem", 4095 0, 31 0;
v0000018f92362760_0 .net "rdata", 31 0, L_0000018f92277af0;  alias, 1 drivers
v0000018f92362580_0 .net "req_addr", 31 0, L_0000018f923c83b0;  alias, 1 drivers
v0000018f92361400_0 .net "req_valid", 0 0, L_0000018f922774d0;  alias, 1 drivers
v0000018f92361ea0_0 .net "req_wdata", 31 0, L_0000018f92276a50;  alias, 1 drivers
v0000018f92362800_0 .net "req_write", 0 0, L_0000018f92276900;  alias, 1 drivers
v0000018f923628a0_0 .net "req_wstrb", 3 0, L_0000018f92276270;  alias, 1 drivers
v0000018f92362da0_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92361f40_0 .net "word_addr", 11 0, L_0000018f923c74b0;  1 drivers
L_0000018f923c74b0 .part L_0000018f923c83b0, 2, 12;
LS_0000018f923c7eb0_0_0 .concat [ 4 32 32 1], L_0000018f92276270, L_0000018f92276a50, L_0000018f923c83b0, v0000018f92374cb0_0;
LS_0000018f923c7eb0_0_4 .concat [ 1 0 0 0], L_0000018f9237f5f0;
L_0000018f923c7eb0 .concat [ 69 1 0 0], LS_0000018f923c7eb0_0_0, LS_0000018f923c7eb0_0_4;
L_0000018f923c9170 .reduce/and L_0000018f923c7eb0;
L_0000018f923c95d0 .array/port v0000018f923612c0, L_0000018f923c7ff0;
L_0000018f923c7ff0 .concat [ 12 2 0 0], L_0000018f923c74b0, L_0000018f9237f638;
S_0000018f92360a30 .scope module, "u_jtag" "jtag_stub" 5 946, 16 36 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jtag_tck";
    .port_info 1 /INPUT 1 "jtag_tms";
    .port_info 2 /INPUT 1 "jtag_tdi";
    .port_info 3 /OUTPUT 1 "jtag_tdo";
L_0000018f921d1860 .functor XOR 1, v0000018f92374c10_0, v0000018f92373a90_0, C4<0>, C4<0>;
L_0000018f921d18d0 .functor XOR 1, L_0000018f921d1860, v0000018f92374d50_0, C4<0>, C4<0>;
v0000018f92362bc0_0 .net *"_ivl_0", 0 0, L_0000018f921d1860;  1 drivers
v0000018f92361540_0 .net "_unused", 0 0, L_0000018f921d18d0;  1 drivers
v0000018f92362940_0 .net "jtag_tck", 0 0, v0000018f92374c10_0;  alias, 1 drivers
v0000018f923629e0_0 .net "jtag_tdi", 0 0, v0000018f92374d50_0;  alias, 1 drivers
v0000018f92361360_0 .net "jtag_tdo", 0 0, L_0000018f9237fdd0;  alias, 1 drivers
v0000018f923614a0_0 .net "jtag_tms", 0 0, v0000018f92373a90_0;  alias, 1 drivers
S_0000018f92360d50 .scope module, "u_lif" "lif_neurons" 5 764, 17 59 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "neuron_in_valid";
    .port_info 4 /INPUT 90 "neuron_in_data";
    .port_info 5 /INPUT 3 "bitplane_shift";
    .port_info 6 /INPUT 32 "threshold";
    .port_info 7 /INPUT 1 "reset_mode";
    .port_info 8 /OUTPUT 1 "out_fifo_push";
    .port_info 9 /OUTPUT 4 "out_fifo_wdata";
    .port_info 10 /INPUT 1 "out_fifo_full";
P_0000018f922b2de0 .param/l "BITPLANE_MAX" 1 17 89, C4<111>;
P_0000018f922b2e18 .param/l "BITPLANE_W" 1 17 87, +C4<00000000000000000000000000000011>;
P_0000018f922b2e50 .param/l "MEM_W" 1 17 86, +C4<00000000000000000000000000100000>;
P_0000018f922b2e88 .param/l "QADDR_BITS" 1 17 120, +C4<00000000000000000000000000000101>;
P_0000018f922b2ec0 .param/l "QDEPTH" 1 17 119, +C4<00000000000000000000000000100000>;
L_0000018f92274830 .functor BUFZ 1, v0000018f92364460_0, C4<0>, C4<0>, C4<0>;
v0000018f92363e20_0 .net "_unused_queue_overflow", 0 0, L_0000018f92274830;  1 drivers
v0000018f92364140_0 .net "bitplane_shift", 2 0, v0000018f92350910_0;  alias, 1 drivers
v0000018f923650e0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92365540_0 .var/i "i", 31 0;
v0000018f92364000 .array/s "membrane", 9 0, 31 0;
v0000018f923640a0_0 .net "neuron_in_data", 89 0, v0000018f922a5780_0;  alias, 1 drivers
v0000018f92365400_0 .net "neuron_in_valid", 0 0, v0000018f922a62c0_0;  alias, 1 drivers
v0000018f923654a0_0 .net "out_fifo_full", 0 0, L_0000018f923c72d0;  alias, 1 drivers
v0000018f923641e0_0 .var "out_fifo_push", 0 0;
v0000018f923643c0_0 .var "out_fifo_wdata", 3 0;
v0000018f92364640_0 .var "q_count", 5 0;
v0000018f92364460_0 .var "queue_overflow", 0 0;
v0000018f92363380_0 .var "rd_ptr", 4 0;
v0000018f923634c0_0 .net "reset_mode", 0 0, v0000018f92366e40_0;  alias, 1 drivers
v0000018f92364d20_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92364820_0 .net "soft_reset_pulse", 0 0, v0000018f923696b0_0;  alias, 1 drivers
v0000018f923637e0 .array "spike_q", 31 0, 3 0;
v0000018f923648c0_0 .net "threshold", 31 0, v0000018f92366b20_0;  alias, 1 drivers
v0000018f92363560_0 .net/s "threshold_ext", 31 0, L_0000018f923cad90;  1 drivers
v0000018f92364280_0 .var "wr_ptr", 4 0;
L_0000018f923cad90 .concat [ 32 0 0 0], v0000018f92366b20_0;
S_0000018f92360710 .scope begin, "lif_ff" "lif_ff" 17 139, 17 139 0, S_0000018f92360d50;
 .timescale -9 -12;
v0000018f923615e0_0 .var/s "addend", 31 0;
v0000018f92361680_0 .var/s "new_mem", 31 0;
v0000018f92361720_0 .var/s "signed_in", 8 0;
v0000018f923617c0_0 .var "spike", 0 0;
v0000018f92365360_0 .var/2s "temp_count", 31 0;
v0000018f92363f60_0 .var/2s "temp_rd_ptr", 31 0;
v0000018f92364320_0 .var/2s "temp_wr_ptr", 31 0;
S_0000018f92360ee0 .scope module, "u_macro" "cim_macro_blackbox" 5 720, 18 103 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_spike";
    .port_info 3 /INPUT 1 "dac_valid";
    .port_info 4 /INPUT 1 "cim_start";
    .port_info 5 /OUTPUT 1 "cim_done";
    .port_info 6 /INPUT 1 "adc_start";
    .port_info 7 /OUTPUT 1 "adc_done";
    .port_info 8 /INPUT 5 "bl_sel";
    .port_info 9 /OUTPUT 8 "bl_data";
P_0000018f91d2a280 .param/l "ADC_CH_MAX" 1 18 141, C4<10100>;
P_0000018f91d2a2b8 .param/l "BL_SEL_W" 1 18 135, +C4<00000000000000000000000000000101>;
P_0000018f91d2a2f0 .param/l "P_ADC_CHANNELS" 0 18 105, +C4<00000000000000000000000000010100>;
P_0000018f91d2a328 .param/l "P_NUM_INPUTS" 0 18 104, +C4<00000000000000000000000001000000>;
v0000018f92363c40_0 .var "adc_busy", 0 0;
v0000018f92365680_0 .var "adc_cnt", 7 0;
v0000018f923657c0_0 .var "adc_done", 0 0;
v0000018f92364dc0_0 .net "adc_start", 0 0, v0000018f922a58c0_0;  alias, 1 drivers
v0000018f92364500_0 .var "bl_data", 7 0;
v0000018f92365860_0 .var "bl_data_internal", 159 0;
v0000018f923646e0_0 .net "bl_sel", 4 0, v0000018f922a5460_0;  alias, 1 drivers
v0000018f92363100_0 .var "cim_busy", 0 0;
v0000018f92363600_0 .var "cim_cnt", 7 0;
v0000018f92364f00_0 .var "cim_done", 0 0;
v0000018f92364960_0 .net "cim_start", 0 0, v0000018f92350af0_0;  alias, 1 drivers
v0000018f92364e60_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92363420_0 .net "dac_valid", 0 0, v0000018f92353820_0;  alias, 1 drivers
v0000018f92364fa0_0 .var "pop_count", 7 0;
v0000018f923636a0_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92364a00_0 .var "wl_latched", 63 0;
v0000018f92364aa0_0 .net "wl_spike", 63 0, L_0000018f92274440;  alias, 1 drivers
E_0000018f922d3b60 .event anyedge, v0000018f922a5460_0, v0000018f92365860_0;
E_0000018f922d3120 .event anyedge, v0000018f92364a00_0;
S_0000018f923600d0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 288, 18 288 0, S_0000018f92360ee0;
 .timescale -9 -12;
v0000018f923655e0_0 .var/2s "j", 31 0;
S_0000018f92360260 .scope autofunction.vec4.s8, "popcount_fn" "popcount_fn" 18 172, 18 172 0, S_0000018f92360ee0;
 .timescale -9 -12;
v0000018f92365720_0 .var/i "k", 31 0;
; Variable popcount_fn is vec4 return value of scope S_0000018f92360260
v0000018f923645a0_0 .var "v", 63 0;
TD_top_tb_icarus_light.dut.u_macro.popcount_fn ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92365720_0, 0, 32;
T_3.5 ;
    %load/vec4 v0000018f92365720_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.6, 5;
    %retload/vec4 0; Load popcount_fn (draw_signal_vec4)
    %load/vec4 v0000018f923645a0_0;
    %load/vec4 v0000018f92365720_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %load/vec4 v0000018f92365720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92365720_0, 0, 32;
    %jmp T_3.5;
T_3.6 ;
    %end;
S_0000018f923603f0 .scope module, "u_output_fifo" "fifo_sync" 5 548, 14 86 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 4 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 4 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_0000018f922b1be0 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_0000018f922b1c18 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_0000018f922b1c50 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_0000018f922b1c88 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_0000018f922b1cc0 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000000000100>;
L_0000018f92274f30 .functor OR 1, L_0000018f923c8bd0, v0000018f923664e0_0, C4<0>, C4<0>;
L_0000018f92275710 .functor AND 1, v0000018f923641e0_0, L_0000018f92274f30, C4<1>, C4<1>;
L_0000018f92274590 .functor AND 1, v0000018f923664e0_0, L_0000018f923c8c70, C4<1>, C4<1>;
L_0000018f92275b70 .functor BUFZ 4, L_0000018f923c9710, C4<0000>, C4<0000>, C4<0000>;
v0000018f92364c80_0 .net *"_ivl_1", 0 0, L_0000018f923c8bd0;  1 drivers
L_0000018f9237fa28 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000018f92363740_0 .net/2u *"_ivl_10", 8 0, L_0000018f9237fa28;  1 drivers
L_0000018f9237fa70 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0000018f92364b40_0 .net/2u *"_ivl_14", 8 0, L_0000018f9237fa70;  1 drivers
v0000018f92365040_0 .net *"_ivl_18", 3 0, L_0000018f923c9710;  1 drivers
v0000018f92363d80_0 .net *"_ivl_20", 9 0, L_0000018f923c90d0;  1 drivers
L_0000018f9237fab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f92365180_0 .net *"_ivl_23", 1 0, L_0000018f9237fab8;  1 drivers
v0000018f92365220_0 .net *"_ivl_3", 0 0, L_0000018f92274f30;  1 drivers
v0000018f923652c0_0 .net *"_ivl_7", 0 0, L_0000018f923c8c70;  1 drivers
v0000018f92364be0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f923631a0_0 .var "count", 8 0;
v0000018f92363240_0 .net "empty", 0 0, L_0000018f923c8d10;  alias, 1 drivers
v0000018f923632e0_0 .net "full", 0 0, L_0000018f923c72d0;  alias, 1 drivers
v0000018f92363880 .array "mem", 255 0, 3 0;
v0000018f92363920_0 .var "overflow", 0 0;
v0000018f923639c0_0 .net "pop", 0 0, v0000018f923664e0_0;  alias, 1 drivers
v0000018f92363a60_0 .net "pop_fire", 0 0, L_0000018f92274590;  1 drivers
v0000018f92363b00_0 .net "push", 0 0, v0000018f923641e0_0;  alias, 1 drivers
v0000018f92363ba0_0 .net "push_data", 3 0, v0000018f923643c0_0;  alias, 1 drivers
v0000018f92363ce0_0 .net "push_fire", 0 0, L_0000018f92275710;  1 drivers
v0000018f92363ec0_0 .net "rd_data", 3 0, L_0000018f92275b70;  alias, 1 drivers
v0000018f92366c60_0 .var "rd_ptr", 7 0;
v0000018f92365c20_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f92366ee0_0 .var "underflow", 0 0;
v0000018f92365a40_0 .var "wr_ptr", 7 0;
L_0000018f923c8bd0 .reduce/nor L_0000018f923c72d0;
L_0000018f923c8c70 .reduce/nor L_0000018f923c8d10;
L_0000018f923c8d10 .cmp/eq 9, v0000018f923631a0_0, L_0000018f9237fa28;
L_0000018f923c72d0 .cmp/eq 9, v0000018f923631a0_0, L_0000018f9237fa70;
L_0000018f923c9710 .array/port v0000018f92363880, L_0000018f923c90d0;
L_0000018f923c90d0 .concat [ 8 2 0 0], v0000018f92366c60_0, L_0000018f9237fab8;
S_0000018f923686e0 .scope module, "u_reg_bank" "reg_bank" 5 577, 19 96 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "snn_busy";
    .port_info 9 /INPUT 1 "snn_done_pulse";
    .port_info 10 /INPUT 8 "timestep_counter";
    .port_info 11 /INPUT 1 "in_fifo_empty";
    .port_info 12 /INPUT 1 "in_fifo_full";
    .port_info 13 /INPUT 1 "out_fifo_empty";
    .port_info 14 /INPUT 1 "out_fifo_full";
    .port_info 15 /INPUT 4 "out_fifo_rdata";
    .port_info 16 /INPUT 9 "out_fifo_count";
    .port_info 17 /INPUT 16 "adc_sat_high";
    .port_info 18 /INPUT 16 "adc_sat_low";
    .port_info 19 /INPUT 16 "dbg_dma_frame_cnt";
    .port_info 20 /INPUT 16 "dbg_cim_cycle_cnt";
    .port_info 21 /INPUT 16 "dbg_spike_cnt";
    .port_info 22 /INPUT 16 "dbg_wl_stall_cnt";
    .port_info 23 /OUTPUT 32 "neuron_threshold";
    .port_info 24 /OUTPUT 8 "timesteps";
    .port_info 25 /OUTPUT 1 "reset_mode";
    .port_info 26 /OUTPUT 1 "start_pulse";
    .port_info 27 /OUTPUT 1 "soft_reset_pulse";
    .port_info 28 /OUTPUT 1 "cim_test_mode";
    .port_info 29 /OUTPUT 8 "cim_test_data_pos";
    .port_info 30 /OUTPUT 8 "cim_test_data_neg";
    .port_info 31 /OUTPUT 1 "out_fifo_pop";
P_0000018f91d67620 .param/l "REG_ADC_SAT_COUNT" 1 19 176, C4<00101000>;
P_0000018f91d67658 .param/l "REG_CIM_CTRL" 1 19 165, C4<00010100>;
P_0000018f91d67690 .param/l "REG_CIM_TEST" 1 19 178, C4<00101100>;
P_0000018f91d676c8 .param/l "REG_DBG_CNT_0" 1 19 180, C4<00110000>;
P_0000018f91d67700 .param/l "REG_DBG_CNT_1" 1 19 181, C4<00110100>;
P_0000018f91d67738 .param/l "REG_NUM_INPUTS" 1 19 162, C4<00001000>;
P_0000018f91d67770 .param/l "REG_NUM_OUTPUTS" 1 19 163, C4<00001100>;
P_0000018f91d677a8 .param/l "REG_OUT_COUNT" 1 19 168, C4<00100000>;
P_0000018f91d677e0 .param/l "REG_OUT_DATA" 1 19 167, C4<00011100>;
P_0000018f91d67818 .param/l "REG_RESET_MODE" 1 19 164, C4<00010000>;
P_0000018f91d67850 .param/l "REG_STATUS" 1 19 166, C4<00011000>;
P_0000018f91d67888 .param/l "REG_THRESHOLD" 1 19 160, C4<00000000>;
P_0000018f91d678c0 .param/l "REG_THRESHOLD_RATIO" 1 19 174, C4<00100100>;
P_0000018f91d678f8 .param/l "REG_TIMESTEPS" 1 19 161, C4<00000100>;
L_0000018f92274210 .functor AND 1, L_0000018f92276970, L_0000018f922769e0, C4<1>, C4<1>;
v0000018f923661c0_0 .net *"_ivl_10", 25 0, L_0000018f923c7870;  1 drivers
L_0000018f9237fb00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f92366a80_0 .net/2u *"_ivl_4", 0 0, L_0000018f9237fb00;  1 drivers
v0000018f92365f40_0 .net *"_ivl_7", 23 0, L_0000018f923c9670;  1 drivers
v0000018f92366120_0 .net *"_ivl_9", 0 0, L_0000018f923c77d0;  1 drivers
v0000018f92366f80_0 .net "_unused", 0 0, L_0000018f923c7910;  1 drivers
v0000018f92366800_0 .net "adc_sat_high", 15 0, v0000018f922a6720_0;  alias, 1 drivers
v0000018f92366580_0 .net "adc_sat_low", 15 0, v0000018f922a5b40_0;  alias, 1 drivers
v0000018f92365d60_0 .net "addr_offset", 7 0, L_0000018f923c7370;  1 drivers
v0000018f92365900_0 .var "cim_test_data_neg", 7 0;
v0000018f92366300_0 .var "cim_test_data_pos", 7 0;
v0000018f92366760_0 .var "cim_test_mode", 0 0;
v0000018f923659a0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f92365ae0_0 .net "dbg_cim_cycle_cnt", 15 0, v0000018f92370de0_0;  1 drivers
v0000018f92366440_0 .net "dbg_dma_frame_cnt", 15 0, v0000018f92370340_0;  1 drivers
v0000018f923663a0_0 .net "dbg_spike_cnt", 15 0, v0000018f9236fb20_0;  1 drivers
v0000018f92365b80_0 .net "dbg_wl_stall_cnt", 15 0, v0000018f92370660_0;  1 drivers
v0000018f92365cc0_0 .var "done_sticky", 0 0;
v0000018f92365e00_0 .net "in_fifo_empty", 0 0, L_0000018f923c8270;  alias, 1 drivers
v0000018f92365ea0_0 .net "in_fifo_full", 0 0, L_0000018f923c8310;  alias, 1 drivers
v0000018f92366b20_0 .var "neuron_threshold", 31 0;
v0000018f92366bc0_0 .net "out_fifo_count", 8 0, v0000018f923631a0_0;  alias, 1 drivers
v0000018f92366260_0 .net "out_fifo_empty", 0 0, L_0000018f923c8d10;  alias, 1 drivers
v0000018f92366d00_0 .net "out_fifo_full", 0 0, L_0000018f923c72d0;  alias, 1 drivers
v0000018f923664e0_0 .var "out_fifo_pop", 0 0;
v0000018f92365fe0_0 .net "out_fifo_rdata", 3 0, L_0000018f92275b70;  alias, 1 drivers
v0000018f92366620_0 .var "pop_pending", 0 0;
v0000018f92366080_0 .var "rdata", 31 0;
v0000018f923666c0_0 .net "req_addr", 31 0, L_0000018f923c8090;  alias, 1 drivers
v0000018f923668a0_0 .net "req_valid", 0 0, L_0000018f92276970;  alias, 1 drivers
v0000018f92366940_0 .net "req_wdata", 31 0, L_0000018f92277690;  alias, 1 drivers
v0000018f92366da0_0 .net "req_write", 0 0, L_0000018f922769e0;  alias, 1 drivers
v0000018f923669e0_0 .net "req_wstrb", 3 0, L_0000018f92276430;  alias, 1 drivers
v0000018f92366e40_0 .var "reset_mode", 0 0;
v0000018f92369b10_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f9236a8d0_0 .net "snn_busy", 0 0, v0000018f923519f0_0;  alias, 1 drivers
v0000018f923691b0_0 .net "snn_done_pulse", 0 0, v0000018f92350eb0_0;  alias, 1 drivers
v0000018f923696b0_0 .var "soft_reset_pulse", 0 0;
v0000018f92369890_0 .var "start_pulse", 0 0;
v0000018f92369cf0_0 .var "threshold_ratio", 7 0;
v0000018f92369a70_0 .net "timestep_counter", 7 0, v0000018f92353640_0;  alias, 1 drivers
v0000018f9236a5b0_0 .var "timesteps", 7 0;
v0000018f92369ed0_0 .net "write_en", 0 0, L_0000018f92274210;  1 drivers
E_0000018f922d3e60/0 .event anyedge, v0000018f92365d60_0, v0000018f923648c0_0, v0000018f923529c0_0, v0000018f923634c0_0;
E_0000018f922d3e60/1 .event anyedge, v0000018f92365cc0_0, v0000018f923519f0_0, v0000018f923511d0_0, v0000018f9235c120_0;
E_0000018f922d3e60/2 .event anyedge, v0000018f9235c800_0, v0000018f9235ce40_0, v0000018f92353640_0, v0000018f92363ec0_0;
E_0000018f922d3e60/3 .event anyedge, v0000018f9235c760_0, v0000018f92369cf0_0, v0000018f922a5b40_0, v0000018f922a6720_0;
E_0000018f922d3e60/4 .event anyedge, v0000018f92365900_0, v0000018f92366300_0, v0000018f92366760_0, v0000018f92365ae0_0;
E_0000018f922d3e60/5 .event anyedge, v0000018f92366440_0, v0000018f92365b80_0, v0000018f923663a0_0;
E_0000018f922d3e60 .event/or E_0000018f922d3e60/0, E_0000018f922d3e60/1, E_0000018f922d3e60/2, E_0000018f922d3e60/3, E_0000018f922d3e60/4, E_0000018f922d3e60/5;
L_0000018f923c7370 .part L_0000018f923c8090, 0, 8;
L_0000018f923c9670 .part L_0000018f923c8090, 8, 24;
L_0000018f923c77d0 .part L_0000018f92276430, 3, 1;
L_0000018f923c7870 .concat [ 1 24 1 0], L_0000018f923c77d0, L_0000018f923c9670, L_0000018f9237fb00;
L_0000018f923c7910 .reduce/and L_0000018f923c7870;
S_0000018f92368230 .scope module, "u_spi" "spi_stub" 5 928, 20 41 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "spi_cs_n";
    .port_info 9 /OUTPUT 1 "spi_sck";
    .port_info 10 /OUTPUT 1 "spi_mosi";
    .port_info 11 /INPUT 1 "spi_miso";
P_0000018f91d0e4f0 .param/l "REG_CTRL" 1 20 61, C4<00000000>;
P_0000018f91d0e528 .param/l "REG_RXDATA" 1 20 64, C4<00001100>;
P_0000018f91d0e560 .param/l "REG_STATUS" 1 20 62, C4<00000100>;
P_0000018f91d0e598 .param/l "REG_TXDATA" 1 20 63, C4<00001000>;
L_0000018f921d1630 .functor AND 1, L_0000018f92276740, L_0000018f92275e80, C4<1>, C4<1>;
L_0000018f9237fcb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f923694d0_0 .net/2u *"_ivl_4", 0 0, L_0000018f9237fcb0;  1 drivers
v0000018f9236a830_0 .net *"_ivl_7", 23 0, L_0000018f923ca430;  1 drivers
v0000018f9236a6f0_0 .net *"_ivl_8", 29 0, L_0000018f923caf70;  1 drivers
v0000018f923699d0_0 .net "_unused", 0 0, L_0000018f923ca9d0;  1 drivers
v0000018f923692f0_0 .net "addr_offset", 7 0, L_0000018f923cac50;  1 drivers
v0000018f9236a3d0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9236add0_0 .var "ctrl_reg", 31 0;
v0000018f9236afb0_0 .var "rdata", 31 0;
v0000018f9236a970_0 .net "req_addr", 31 0, L_0000018f923c88b0;  alias, 1 drivers
v0000018f9236a470_0 .net "req_valid", 0 0, L_0000018f92276740;  alias, 1 drivers
v0000018f92369f70_0 .net "req_wdata", 31 0, L_0000018f92276120;  alias, 1 drivers
v0000018f92369750_0 .net "req_write", 0 0, L_0000018f92275e80;  alias, 1 drivers
v0000018f92369570_0 .net "req_wstrb", 3 0, L_0000018f922780a0;  alias, 1 drivers
v0000018f92369110_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f923697f0_0 .net "spi_cs_n", 0 0, L_0000018f9237fcf8;  alias, 1 drivers
v0000018f9236a790_0 .net "spi_miso", 0 0, v0000018f92373ef0_0;  alias, 1 drivers
v0000018f9236a510_0 .net "spi_mosi", 0 0, L_0000018f9237fd88;  alias, 1 drivers
v0000018f9236a650_0 .net "spi_sck", 0 0, L_0000018f9237fd40;  alias, 1 drivers
v0000018f92369bb0_0 .var "status_reg", 31 0;
v0000018f92369c50_0 .var "txdata_reg", 31 0;
v0000018f9236af10_0 .net "write_en", 0 0, L_0000018f921d1630;  1 drivers
E_0000018f922d3620 .event anyedge, v0000018f923692f0_0, v0000018f9236add0_0, v0000018f92369bb0_0, v0000018f92369c50_0;
L_0000018f923cac50 .part L_0000018f923c88b0, 0, 8;
L_0000018f923ca430 .part L_0000018f923c88b0, 8, 24;
L_0000018f923caf70 .concat [ 1 4 24 1], v0000018f92373ef0_0, L_0000018f922780a0, L_0000018f923ca430, L_0000018f9237fcb0;
L_0000018f923ca9d0 .reduce/and L_0000018f923caf70;
S_0000018f923683c0 .scope module, "u_uart" "uart_stub" 5 913, 21 33 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "uart_rx";
    .port_info 9 /OUTPUT 1 "uart_tx";
P_0000018f92194360 .param/l "REG_CTRL" 1 21 56, C4<00001100>;
P_0000018f92194398 .param/l "REG_RXDATA" 1 21 54, C4<00000100>;
P_0000018f921943d0 .param/l "REG_STATUS" 1 21 55, C4<00001000>;
P_0000018f92194408 .param/l "REG_TXDATA" 1 21 53, C4<00000000>;
L_0000018f921d15c0 .functor AND 1, L_0000018f92276660, L_0000018f922773f0, C4<1>, C4<1>;
L_0000018f9237fc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f92369430_0 .net/2u *"_ivl_4", 0 0, L_0000018f9237fc20;  1 drivers
v0000018f9236aa10_0 .net *"_ivl_7", 23 0, L_0000018f923ca930;  1 drivers
v0000018f92369250_0 .net *"_ivl_8", 29 0, L_0000018f923cabb0;  1 drivers
v0000018f9236a0b0_0 .net "_unused", 0 0, L_0000018f923cb010;  1 drivers
v0000018f9236ab50_0 .net "addr_offset", 7 0, L_0000018f923cab10;  1 drivers
v0000018f9236a150_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9236aab0_0 .var "ctrl_reg", 31 0;
v0000018f92369930_0 .var "rdata", 31 0;
v0000018f92369390_0 .net "req_addr", 31 0, L_0000018f923c8450;  alias, 1 drivers
v0000018f92369e30_0 .net "req_valid", 0 0, L_0000018f92276660;  alias, 1 drivers
v0000018f92369610_0 .net "req_wdata", 31 0, L_0000018f92276040;  alias, 1 drivers
v0000018f9236a010_0 .net "req_write", 0 0, L_0000018f922773f0;  alias, 1 drivers
v0000018f92369d90_0 .net "req_wstrb", 3 0, L_0000018f92277e00;  alias, 1 drivers
v0000018f9236abf0_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f9236a290_0 .var "status_reg", 31 0;
v0000018f9236a1f0_0 .var "txdata_reg", 31 0;
v0000018f9236ac90_0 .net "uart_rx", 0 0, v0000018f92374170_0;  alias, 1 drivers
v0000018f9236a330_0 .net "uart_tx", 0 0, L_0000018f9237fc68;  alias, 1 drivers
v0000018f9236ad30_0 .net "write_en", 0 0, L_0000018f921d15c0;  1 drivers
E_0000018f922d3f20 .event anyedge, v0000018f9236ab50_0, v0000018f9236a1f0_0, v0000018f9236a290_0, v0000018f9236aab0_0;
L_0000018f923cab10 .part L_0000018f923c8450, 0, 8;
L_0000018f923ca930 .part L_0000018f923c8450, 8, 24;
L_0000018f923cabb0 .concat [ 1 4 24 1], v0000018f92374170_0, L_0000018f92277e00, L_0000018f923ca930, L_0000018f9237fc20;
L_0000018f923cb010 .reduce/and L_0000018f923cabb0;
S_0000018f92367420 .scope module, "u_weight_sram" "sram_simple" 5 482, 15 55 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_0000018f921be560 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_0000018f921be598 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_0000018f921be5d0 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_0000018f92277bd0 .functor BUFZ 32, L_0000018f923c8590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018f9236ae70_0 .net *"_ivl_10", 13 0, L_0000018f923c9210;  1 drivers
L_0000018f9237f7e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018f9236e540_0 .net *"_ivl_13", 1 0, L_0000018f9237f7e8;  1 drivers
L_0000018f9237f7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000018f9236f440_0 .net/2u *"_ivl_2", 0 0, L_0000018f9237f7a0;  1 drivers
v0000018f9236f300_0 .net *"_ivl_4", 69 0, L_0000018f923c8810;  1 drivers
v0000018f9236d6e0_0 .net *"_ivl_8", 31 0, L_0000018f923c8590;  1 drivers
v0000018f9236eb80_0 .net "_unused", 0 0, L_0000018f923c8ef0;  1 drivers
v0000018f9236f8a0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9236e680 .array "mem", 4095 0, 31 0;
v0000018f9236d460_0 .net "rdata", 31 0, L_0000018f92277bd0;  alias, 1 drivers
v0000018f9236d140_0 .net "req_addr", 31 0, L_0000018f923c89f0;  alias, 1 drivers
v0000018f9236d1e0_0 .net "req_valid", 0 0, L_0000018f922760b0;  alias, 1 drivers
v0000018f9236d500_0 .net "req_wdata", 31 0, L_0000018f92277620;  alias, 1 drivers
v0000018f9236f120_0 .net "req_write", 0 0, L_0000018f92277540;  alias, 1 drivers
v0000018f9236f580_0 .net "req_wstrb", 3 0, L_0000018f922763c0;  alias, 1 drivers
v0000018f9236e040_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f9236e9a0_0 .net "word_addr", 11 0, L_0000018f923c84f0;  1 drivers
L_0000018f923c84f0 .part L_0000018f923c89f0, 2, 12;
LS_0000018f923c8810_0_0 .concat [ 4 32 32 1], L_0000018f922763c0, L_0000018f92277620, L_0000018f923c89f0, v0000018f92374cb0_0;
LS_0000018f923c8810_0_4 .concat [ 1 0 0 0], L_0000018f9237f7a0;
L_0000018f923c8810 .concat [ 69 1 0 0], LS_0000018f923c8810_0_0, LS_0000018f923c8810_0_4;
L_0000018f923c8ef0 .reduce/and L_0000018f923c8810;
L_0000018f923c8590 .array/port v0000018f9236e680, L_0000018f923c9210;
L_0000018f923c9210 .concat [ 12 2 0 0], L_0000018f923c84f0, L_0000018f9237f7e8;
S_0000018f92368a00 .scope module, "u_wl_mux_wrapper" "wl_mux_wrapper" 5 686, 22 103 0, S_0000018f9219ecb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap_in";
    .port_info 3 /INPUT 1 "wl_valid_pulse_in";
    .port_info 4 /OUTPUT 64 "wl_bitmap_out";
    .port_info 5 /OUTPUT 1 "wl_valid_pulse_out";
    .port_info 6 /OUTPUT 8 "wl_data";
    .port_info 7 /OUTPUT 3 "wl_group_sel";
    .port_info 8 /OUTPUT 1 "wl_latch";
    .port_info 9 /OUTPUT 1 "wl_busy";
P_0000018f92194450 .param/l "GROUPS" 1 22 137, +C4<00000000000000000000000000001000>;
P_0000018f92194488 .param/l "GROUP_W_SEL" 1 22 138, +C4<00000000000000000000000000000011>;
P_0000018f921944c0 .param/l "P_GROUP_W" 0 22 105, +C4<00000000000000000000000000001000>;
P_0000018f921944f8 .param/l "P_NUM_INPUTS" 0 22 104, +C4<00000000000000000000000001000000>;
enum0000018f92217fe0 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEND" 2'b01,
   "ST_DONE" 2'b10
 ;
L_0000018f922742f0 .functor BUFZ 64, v0000018f9236d3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000018f9237fb90 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018f9236e860_0 .net/2u *"_ivl_4", 1 0, L_0000018f9237fb90;  1 drivers
v0000018f9236eea0_0 .net "clk", 0 0, v0000018f92374fd0_0;  alias, 1 drivers
v0000018f9236e180_0 .var "grp_idx", 2 0;
v0000018f9236d280_0 .net "rst_n", 0 0, v0000018f92374cb0_0;  alias, 1 drivers
v0000018f9236df00_0 .var "state", 1 0;
v0000018f9236d5a0_0 .net "wl_bitmap_in", 63 0, L_0000018f92274280;  alias, 1 drivers
v0000018f9236ef40_0 .net "wl_bitmap_out", 63 0, L_0000018f922742f0;  alias, 1 drivers
v0000018f9236d3c0_0 .var "wl_buf", 63 0;
v0000018f9236db40_0 .var "wl_busy", 0 0;
v0000018f9236dc80_0 .var "wl_data", 7 0;
v0000018f9236e220_0 .net "wl_group_sel", 2 0, v0000018f9236e180_0;  alias, 1 drivers
v0000018f9236d640_0 .net "wl_latch", 0 0, L_0000018f923ca6b0;  alias, 1 drivers
v0000018f9236d320_0 .net "wl_valid_pulse_in", 0 0, v0000018f923535a0_0;  alias, 1 drivers
v0000018f9236e2c0_0 .var "wl_valid_pulse_out", 0 0;
E_0000018f922d31a0 .event anyedge, v0000018f9236e180_0, v0000018f9236d3c0_0;
L_0000018f923ca6b0 .cmp/eq 2, v0000018f9236df00_0, L_0000018f9237fb90;
    .scope S_0000018f91d082f0;
T_4 ;
Ewait_0 .event/or E_0000018f922d3160, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 16383, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 65536, 0, 32;
    %pushi/vec4 81919, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 196608, 0, 32;
    %pushi/vec4 212991, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 1073741824, 0, 32;
    %pushi/vec4 1073742079, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 1073742080, 0, 32;
    %pushi/vec4 1073742335, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 1073742336, 0, 32;
    %pushi/vec4 1073742591, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 1073742592, 0, 32;
    %pushi/vec4 1073742847, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
    %jmp T_4.13;
T_4.12 ;
    %alloc S_0000018f921ad350;
    %load/vec4 v0000018f92350410_0;
    %pushi/vec4 1073742848, 0, 32;
    %pushi/vec4 1073743103, 0, 32;
    %store/vec4 v0000018f922a4ba0_0, 0, 32;
    %store/vec4 v0000018f922a6540_0, 0, 32;
    %store/vec4 v0000018f922a60e0_0, 0, 32;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_bus_interconnect.in_range, S_0000018f921ad350;
    %free S_0000018f921ad350;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018f92351090_0, 0, 4;
T_4.14 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018f91d082f0;
T_5 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92350730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f92350410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f923500f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f923514f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000018f9234fee0_0;
    %assign/vec4 v0000018f92351c70_0, 0;
    %load/vec4 v0000018f9234fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000018f9234ecc0_0;
    %assign/vec4 v0000018f92350190_0, 0;
    %load/vec4 v0000018f9234e0e0_0;
    %assign/vec4 v0000018f92350410_0, 0;
    %load/vec4 v0000018f9234e220_0;
    %assign/vec4 v0000018f923500f0_0, 0;
    %load/vec4 v0000018f92350cd0_0;
    %assign/vec4 v0000018f923514f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000018f91d082f0;
T_6 ;
Ewait_1 .event/or E_0000018f922d3520, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %load/vec4 v0000018f92351090_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v0000018f9234e5e0_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v0000018f9234f800_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0000018f923518b0_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000018f92351bd0_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000018f9234f8a0_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0000018f92351d10_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0000018f92351a90_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000018f9234f760_0;
    %store/vec4 v0000018f923513b0_0, 0, 32;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018f92360bc0;
T_7 ;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f92361400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000018f92362800_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018f923628a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0000018f92361ea0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018f92361f40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f923612c0, 0, 4;
T_7.3 ;
    %load/vec4 v0000018f923628a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0000018f92361ea0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018f92361f40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f923612c0, 4, 5;
T_7.5 ;
    %load/vec4 v0000018f923628a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000018f92361ea0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000018f92361f40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f923612c0, 4, 5;
T_7.7 ;
    %load/vec4 v0000018f923628a0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0000018f92361ea0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000018f92361f40_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f923612c0, 4, 5;
T_7.9 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018f91d3d8b0;
T_8 ;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f92352a60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0000018f92353c80_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000018f92353d20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %load/vec4 v0000018f92353b40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018f92353280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92352920, 0, 4;
T_8.3 ;
    %load/vec4 v0000018f92353d20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0000018f92353b40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018f92353280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92352920, 4, 5;
T_8.5 ;
    %load/vec4 v0000018f92353d20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %load/vec4 v0000018f92353b40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000018f92353280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92352920, 4, 5;
T_8.7 ;
    %load/vec4 v0000018f92353d20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0000018f92353b40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000018f92353280_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92352920, 4, 5;
T_8.9 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000018f92367420;
T_9 ;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f9236d1e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0000018f9236f120_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000018f9236f580_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.3, 8;
    %load/vec4 v0000018f9236d500_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000018f9236e9a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f9236e680, 0, 4;
T_9.3 ;
    %load/vec4 v0000018f9236f580_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0000018f9236d500_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000018f9236e9a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f9236e680, 4, 5;
T_9.5 ;
    %load/vec4 v0000018f9236f580_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0000018f9236d500_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000018f9236e9a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f9236e680, 4, 5;
T_9.7 ;
    %load/vec4 v0000018f9236f580_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %load/vec4 v0000018f9236d500_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000018f9236e9a0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f9236e680, 4, 5;
T_9.9 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000018f91d3da40;
T_10 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f9235da20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235d520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235d7a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018f9235c4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000018f9235d0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d520_0, 4, 5;
T_10.8 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d520_0, 4, 5;
T_10.10 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.12, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d520_0, 4, 5;
T_10.12 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d520_0, 4, 5;
T_10.14 ;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d7a0_0, 4, 5;
T_10.16 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d7a0_0, 4, 5;
T_10.18 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d7a0_0, 4, 5;
T_10.20 ;
    %load/vec4 v0000018f9235df20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.22, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f9235d7a0_0, 4, 5;
T_10.22 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018f91d3da40;
T_11 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f9235da20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235dc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235de80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235c1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9235c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000018f9235c4e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0000018f9235d0c0_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
T_11.5 ;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
T_11.7 ;
T_11.2 ;
    %load/vec4 v0000018f9235d660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0000018f9235c4e0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.19, 10;
    %load/vec4 v0000018f9235d0c0_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.18, 9;
    %load/vec4 v0000018f9235c8a0_0;
    %parti/s 1, 0, 2;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0000018f9235d7a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.21;
T_11.20 ;
    %load/vec4 v0000018f9235d7a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.23;
T_11.22 ;
    %load/vec4 v0000018f9235d340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.25;
T_11.24 ;
    %load/vec4 v0000018f9235d520_0;
    %cmpi/u 65536, 0, 32;
    %jmp/1 T_11.29, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000018f9235d5c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_11.29;
    %jmp/1 T_11.28, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000018f9235cbc0_0;
    %cmpi/u 81919, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_11.28;
    %jmp/0xz  T_11.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.27;
T_11.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9235cc60_0, 0;
    %load/vec4 v0000018f9235d520_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0000018f9235dc00_0, 0;
    %load/vec4 v0000018f9235d7a0_0;
    %assign/vec4 v0000018f9235de80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
T_11.27 ;
T_11.25 ;
T_11.23 ;
T_11.21 ;
T_11.16 ;
    %jmp T_11.15;
T_11.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0000018f9235d3e0_0;
    %assign/vec4 v0000018f9235c1c0_0, 0;
    %load/vec4 v0000018f9235dc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000018f9235dc00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0000018f9235d3e0_0;
    %assign/vec4 v0000018f9235c6c0_0, 0;
    %load/vec4 v0000018f9235dc00_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000018f9235dc00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0000018f9235c120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0000018f9235de80_0;
    %subi 2, 0, 32;
    %assign/vec4 v0000018f9235de80_0, 0;
    %load/vec4 v0000018f9235de80_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_11.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9235d980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
    %jmp T_11.33;
T_11.32 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018f9235d660_0, 0;
T_11.33 ;
T_11.30 ;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000018f91d3da40;
T_12 ;
Ewait_2 .event/or E_0000018f922d3b20, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f9235c620_0, 0, 1;
    %load/vec4 v0000018f9235dc00_0;
    %store/vec4 v0000018f9235c300_0, 0, 32;
    %load/vec4 v0000018f9235d660_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f9235c620_0, 0, 1;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f9235c620_0, 0, 1;
    %load/vec4 v0000018f9235dc00_0;
    %store/vec4 v0000018f9235c300_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f9235c620_0, 0, 1;
    %load/vec4 v0000018f9235dc00_0;
    %store/vec4 v0000018f9235c300_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000018f91d3da40;
T_13 ;
Ewait_3 .event/or E_0000018f922d35e0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f9235cb20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000018f9235dca0_0, 0, 64;
    %load/vec4 v0000018f9235d660_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_13.2, 4;
    %load/vec4 v0000018f9235c120_0;
    %nor/r;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f9235cb20_0, 0, 1;
    %load/vec4 v0000018f9235c6c0_0;
    %load/vec4 v0000018f9235c1c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f9235dca0_0, 0, 64;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000018f91d3da40;
T_14 ;
Ewait_4 .event/or E_0000018f922d35a0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9235c440_0, 0, 32;
    %load/vec4 v0000018f9235d0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9235c440_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0000018f9235d520_0;
    %store/vec4 v0000018f9235c440_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0000018f9235d7a0_0;
    %store/vec4 v0000018f9235c440_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000018f9235d980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235c440_0, 4, 1;
    %load/vec4 v0000018f9235cc60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235c440_0, 4, 1;
    %load/vec4 v0000018f9235d660_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235c440_0, 4, 1;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000018f923608a0;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0000018f923608a0;
T_16 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92361b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92361ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92362080_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000018f92361fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92362a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92361c20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000018f92361a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.3, 9;
    %load/vec4 v0000018f92362620_0;
    %and;
T_16.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0000018f923621c0_0;
    %nor/r;
    %and;
T_16.2;
    %assign/vec4 v0000018f92362a80_0, 0;
    %load/vec4 v0000018f923621c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0000018f92362ee0_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.4, 8;
    %load/vec4 v0000018f92361a40_0;
    %nor/r;
    %and;
T_16.4;
    %assign/vec4 v0000018f92361c20_0, 0;
    %load/vec4 v0000018f923623a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0000018f92361180_0;
    %load/vec4 v0000018f92362080_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92362300, 0, 4;
    %load/vec4 v0000018f92362080_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018f92362080_0, 0;
T_16.6 ;
    %load/vec4 v0000018f92362f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0000018f92361ae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018f92361ae0_0, 0;
T_16.8 ;
    %load/vec4 v0000018f923623a0_0;
    %load/vec4 v0000018f92362f80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %load/vec4 v0000018f92361fe0_0;
    %assign/vec4 v0000018f92361fe0_0, 0;
    %jmp T_16.13;
T_16.10 ;
    %load/vec4 v0000018f92361fe0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000018f92361fe0_0, 0;
    %jmp T_16.13;
T_16.11 ;
    %load/vec4 v0000018f92361fe0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000018f92361fe0_0, 0;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000018f923603f0;
T_17 ;
    %end;
    .thread T_17;
    .scope S_0000018f923603f0;
T_18 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92365c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92366c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92365a40_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000018f923631a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92363920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92366ee0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000018f92363b00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.3, 9;
    %load/vec4 v0000018f923632e0_0;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v0000018f923639c0_0;
    %nor/r;
    %and;
T_18.2;
    %assign/vec4 v0000018f92363920_0, 0;
    %load/vec4 v0000018f923639c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0000018f92363240_0;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.4, 8;
    %load/vec4 v0000018f92363b00_0;
    %nor/r;
    %and;
T_18.4;
    %assign/vec4 v0000018f92366ee0_0, 0;
    %load/vec4 v0000018f92363ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0000018f92363ba0_0;
    %load/vec4 v0000018f92365a40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92363880, 0, 4;
    %load/vec4 v0000018f92365a40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018f92365a40_0, 0;
T_18.6 ;
    %load/vec4 v0000018f92363a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0000018f92366c60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018f92366c60_0, 0;
T_18.8 ;
    %load/vec4 v0000018f92363ce0_0;
    %load/vec4 v0000018f92363a60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %load/vec4 v0000018f923631a0_0;
    %assign/vec4 v0000018f923631a0_0, 0;
    %jmp T_18.13;
T_18.10 ;
    %load/vec4 v0000018f923631a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000018f923631a0_0, 0;
    %jmp T_18.13;
T_18.11 ;
    %load/vec4 v0000018f923631a0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000018f923631a0_0, 0;
    %jmp T_18.13;
T_18.13 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000018f923686e0;
T_19 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92369b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 10200, 0, 32;
    %assign/vec4 v0000018f92366b20_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000018f9236a5b0_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000018f92369cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92366e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92369890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923696b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92365cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92366760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92366300_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92365900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92369890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923696b0_0, 0;
    %load/vec4 v0000018f923691b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92365cc0_0, 0;
T_19.2 ;
    %load/vec4 v0000018f92369ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0000018f92365d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %jmp T_19.13;
T_19.6 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f92366b20_0, 4, 5;
T_19.14 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f92366b20_0, 4, 5;
T_19.16 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f92366b20_0, 4, 5;
T_19.18 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000018f92366b20_0, 4, 5;
T_19.20 ;
    %jmp T_19.13;
T_19.7 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000018f9236a5b0_0, 0;
T_19.22 ;
    %jmp T_19.13;
T_19.8 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018f92366e40_0, 0;
T_19.24 ;
    %jmp T_19.13;
T_19.9 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.26, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000018f92369cf0_0, 0;
T_19.26 ;
    %jmp T_19.13;
T_19.10 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.28, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018f92366760_0, 0;
T_19.28 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000018f92366300_0, 0;
T_19.30 ;
    %load/vec4 v0000018f923669e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %load/vec4 v0000018f92366940_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000018f92365900_0, 0;
T_19.32 ;
    %jmp T_19.13;
T_19.11 ;
    %load/vec4 v0000018f92366940_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92369890_0, 0;
T_19.34 ;
    %load/vec4 v0000018f92366940_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923696b0_0, 0;
T_19.36 ;
    %load/vec4 v0000018f92366940_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92365cc0_0, 0;
T_19.38 ;
    %jmp T_19.13;
T_19.13 ;
    %pop/vec4 1;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000018f923686e0;
T_20 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92369b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92366620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923664e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000018f92366620_0;
    %assign/vec4 v0000018f923664e0_0, 0;
    %load/vec4 v0000018f923668a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.4, 10;
    %load/vec4 v0000018f92366da0_0;
    %nor/r;
    %and;
T_20.4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.3, 9;
    %load/vec4 v0000018f92365d60_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0000018f92366260_0;
    %nor/r;
    %and;
T_20.2;
    %assign/vec4 v0000018f92366620_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000018f923686e0;
T_21 ;
Ewait_5 .event/or E_0000018f922d3e60, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %load/vec4 v0000018f92365d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.0 ;
    %load/vec4 v0000018f92366b20_0;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000018f9236a5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.2 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.3 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000018f92366e40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %load/vec4 v0000018f92365cc0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %jmp T_21.15;
T_21.6 ;
    %load/vec4 v0000018f9236a8d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %load/vec4 v0000018f92365e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %load/vec4 v0000018f92365ea0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %load/vec4 v0000018f92366260_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %load/vec4 v0000018f92366d00_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 1;
    %load/vec4 v0000018f92369a70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f92366080_0, 4, 8;
    %jmp T_21.15;
T_21.7 ;
    %load/vec4 v0000018f92366260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.17;
T_21.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000018f92365fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
T_21.17 ;
    %jmp T_21.15;
T_21.8 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000018f92366bc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000018f92369cf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.10 ;
    %load/vec4 v0000018f92366580_0;
    %load/vec4 v0000018f92366800_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.11 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000018f92365900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018f92366300_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 7;
    %load/vec4 v0000018f92366760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.12 ;
    %load/vec4 v0000018f92365ae0_0;
    %load/vec4 v0000018f92366440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.13 ;
    %load/vec4 v0000018f92365b80_0;
    %load/vec4 v0000018f923663a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f92366080_0, 0, 32;
    %jmp T_21.15;
T_21.15 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000018f92360580;
T_22 ;
Ewait_6 .event/or E_0000018f922d30a0, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9235cee0_0, 0, 32;
    %load/vec4 v0000018f9235d8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9235cee0_0, 0, 32;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000018f9235db60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f9235cee0_0, 0, 32;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000018f9235c760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018f9235cee0_0, 0, 32;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0000018f9235d2a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235cee0_0, 4, 1;
    %load/vec4 v0000018f9235cda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235cee0_0, 4, 1;
    %load/vec4 v0000018f9235c800_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235cee0_0, 4, 1;
    %load/vec4 v0000018f9235ce40_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000018f9235cee0_0, 4, 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000018f921ad160;
T_23 ;
    %end;
    .thread T_23;
    .scope S_0000018f921ad160;
T_24 ;
    %wait E_0000018f922d3d20;
    %load/vec4 v0000018f923530a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_24.2, 9;
    %load/vec4 v0000018f923519f0_0;
    %and;
T_24.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000018f921ad160;
T_25 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f923530a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018f92353dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923535a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92353640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923507d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923535a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350eb0_0, 0;
    %load/vec4 v0000018f923524c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92353640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923507d0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0000018f92352880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %jmp T_25.12;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %load/vec4 v0000018f92353960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.13, 8;
    %load/vec4 v0000018f923529c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92353640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92350eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %jmp T_25.16;
T_25.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92353640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.16 ;
T_25.13 ;
    %jmp T_25.12;
T_25.5 ;
    %load/vec4 v0000018f923511d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %load/vec4 v0000018f92351450_0;
    %assign/vec4 v0000018f92353dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92351310_0, 0;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018f92353dc0_0, 0;
T_25.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92350c30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %jmp T_25.12;
T_25.6 ;
    %load/vec4 v0000018f92350c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923535a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92350c30_0, 0;
T_25.19 ;
    %load/vec4 v0000018f92350ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92351b30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.21 ;
    %jmp T_25.12;
T_25.7 ;
    %load/vec4 v0000018f92351b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92350af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92351b30_0, 0;
T_25.23 ;
    %load/vec4 v0000018f92350a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923507d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.25 ;
    %jmp T_25.12;
T_25.8 ;
    %load/vec4 v0000018f923507d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92350870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923507d0_0, 0;
T_25.27 ;
    %load/vec4 v0000018f92352ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.29 ;
    %jmp T_25.12;
T_25.9 ;
    %load/vec4 v0000018f92350910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.31, 4;
    %load/vec4 v0000018f923529c0_0;
    %pad/u 32;
    %load/vec4 v0000018f92353640_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.33, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %jmp T_25.34;
T_25.33 ;
    %load/vec4 v0000018f92353640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000018f92353640_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.34 ;
    %jmp T_25.32;
T_25.31 ;
    %load/vec4 v0000018f92350910_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000018f92350910_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
T_25.32 ;
    %jmp T_25.12;
T_25.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923519f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92350eb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f92352880_0, 0;
    %jmp T_25.12;
T_25.12 ;
    %pop/vec4 1;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000018f92368a00;
T_26 ;
Ewait_7 .event/or E_0000018f922d31a0, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018f9236dc80_0, 0, 8;
    %load/vec4 v0000018f9236d3c0_0;
    %load/vec4 v0000018f9236e180_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0000018f9236dc80_0, 0, 8;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000018f92368a00;
T_27 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f9236d280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f9236df00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018f9236d3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9236e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236e2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236db40_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236e2c0_0, 0;
    %load/vec4 v0000018f9236df00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f9236df00_0, 0;
    %jmp T_27.6;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236db40_0, 0;
    %load/vec4 v0000018f9236d320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.7, 8;
    %load/vec4 v0000018f9236d5a0_0;
    %assign/vec4 v0000018f9236d3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018f9236e180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9236db40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018f9236df00_0, 0;
T_27.7 ;
    %jmp T_27.6;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9236db40_0, 0;
    %load/vec4 v0000018f9236e180_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_27.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018f9236df00_0, 0;
    %jmp T_27.10;
T_27.9 ;
    %load/vec4 v0000018f9236e180_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000018f9236e180_0, 0;
T_27.10 ;
    %jmp T_27.6;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236db40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9236e2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f9236df00_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
    %load/vec4 v0000018f9236d320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.13, 9;
    %load/vec4 v0000018f9236df00_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_27.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %vpi_call/w 22 248 "$warning", "[wl_mux_wrapper] \346\224\266\345\210\260\351\207\215\345\205\245 wl_valid_pulse_in\357\274\214\345\275\223\345\211\215\345\270\247\345\260\232\346\234\252\345\256\214\346\210\220\345\217\221\351\200\201" {0 0 0};
T_27.11 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000018f92368a00;
T_28 ;
    %end;
    .thread T_28;
    .scope S_0000018f921bf7f0;
T_29 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92353f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923536e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92353820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92352560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92352240_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018f92352060_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92352560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92353820_0, 0;
    %load/vec4 v0000018f923536e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923536e0_0, 0;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0000018f923533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0000018f92352600_0;
    %assign/vec4 v0000018f92352060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92353820_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000018f92352240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923536e0_0, 0;
T_29.6 ;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0000018f92352240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92352560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923536e0_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0000018f92352240_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000018f92352240_0, 0;
T_29.9 ;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000018f92360ee0;
T_30 ;
Ewait_8 .event/or E_0000018f922d3120, E_0x0;
    %wait Ewait_8;
    %alloc S_0000018f92360260;
    %load/vec4 v0000018f92364a00_0;
    %store/vec4 v0000018f923645a0_0, 0, 64;
    %callf/vec4 TD_top_tb_icarus_light.dut.u_macro.popcount_fn, S_0000018f92360260;
    %free S_0000018f92360260;
    %store/vec4 v0000018f92364fa0_0, 0, 8;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000018f92360ee0;
T_31 ;
Ewait_9 .event/or E_0000018f922d3b60, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000018f923646e0_0;
    %cmpi/u 20, 0, 5;
    %jmp/0xz  T_31.0, 5;
    %load/vec4 v0000018f92365860_0;
    %load/vec4 v0000018f923646e0_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %part/u 8;
    %store/vec4 v0000018f92364500_0, 0, 8;
    %jmp T_31.1;
T_31.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000018f92364500_0, 0, 8;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000018f92360ee0;
T_32 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f923636a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000018f92364a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92364f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923657c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92363600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018f92365680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92363100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92363c40_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000018f92365860_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92364f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923657c0_0, 0;
    %load/vec4 v0000018f92363420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000018f92364aa0_0;
    %assign/vec4 v0000018f92364a00_0, 0;
T_32.2 ;
    %load/vec4 v0000018f92364960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.6, 9;
    %load/vec4 v0000018f92363100_0;
    %nor/r;
    %and;
T_32.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92363100_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000018f92363600_0, 0;
T_32.4 ;
    %load/vec4 v0000018f92363100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.7, 8;
    %load/vec4 v0000018f92363600_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92364f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92363100_0, 0;
    %jmp T_32.10;
T_32.9 ;
    %load/vec4 v0000018f92363600_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000018f92363600_0, 0;
T_32.10 ;
T_32.7 ;
    %load/vec4 v0000018f92364dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.13, 9;
    %load/vec4 v0000018f92363c40_0;
    %nor/r;
    %and;
T_32.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92363c40_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000018f92365680_0, 0;
T_32.11 ;
    %load/vec4 v0000018f92363c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.14, 8;
    %load/vec4 v0000018f92365680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923657c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92363c40_0, 0;
    %fork t_1, S_0000018f923600d0;
    %jmp t_0;
    .scope S_0000018f923600d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f923655e0_0, 0, 32;
T_32.18 ;
    %load/vec4 v0000018f923655e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_32.19, 5;
    %load/vec4 v0000018f923655e0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz  T_32.20, 5;
    %load/vec4 v0000018f92364fa0_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %load/vec4 v0000018f923655e0_0;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018f923655e0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000018f92365860_0, 4, 5;
    %jmp T_32.21;
T_32.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000018f92364fa0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000018f923655e0_0;
    %subi 10, 0, 32;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018f923655e0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000018f92365860_0, 4, 5;
T_32.21 ;
    %load/vec4 v0000018f923655e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018f923655e0_0, 0, 32;
    %jmp T_32.18;
T_32.19 ;
    %end;
    .scope S_0000018f92360ee0;
t_0 %join;
    %jmp T_32.17;
T_32.16 ;
    %load/vec4 v0000018f92365680_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000018f92365680_0, 0;
T_32.17 ;
T_32.14 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000018f92360ee0;
T_33 ;
    %wait E_0000018f922d3d20;
    %vpi_func 18 318 "$isunknown" 1, v0000018f923646e0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000018f91d0e1d0;
T_34 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f922a4e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f922a5e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f922a5460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f922a5c80_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000018f922a5960_0, 0;
    %pushi/vec4 0, 0, 90;
    %assign/vec4 v0000018f922a5780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f922a62c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f922a58c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f922a6720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f922a5b40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f922a58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f922a62c0_0, 0;
    %load/vec4 v0000018f922a5e60_0;
    %assign/vec4 v0000018f922a5460_0, 0;
    %load/vec4 v0000018f922a6040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
    %jmp T_34.7;
T_34.2 ;
    %load/vec4 v0000018f922e3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f922a5e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f922a5460_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000018f922a5960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f922a6720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f922a5b40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018f922a5c80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
T_34.8 ;
    %jmp T_34.7;
T_34.3 ;
    %load/vec4 v0000018f922a5e60_0;
    %assign/vec4 v0000018f922a5460_0, 0;
    %load/vec4 v0000018f922a5c80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f922a58c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
    %jmp T_34.11;
T_34.10 ;
    %load/vec4 v0000018f922a5c80_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000018f922a5c80_0, 0;
T_34.11 ;
    %jmp T_34.7;
T_34.4 ;
    %load/vec4 v0000018f922a5e60_0;
    %assign/vec4 v0000018f922a5460_0, 0;
    %load/vec4 v0000018f922e36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.12, 8;
    %load/vec4 v0000018f922a6a40_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018f922a5e60_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %ix/vec4 4;
    %assign/vec4/off/d v0000018f922a5960_0, 4, 5;
    %load/vec4 v0000018f922a6a40_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_34.14, 4;
    %load/vec4 v0000018f922a6720_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f922a6720_0, 0;
T_34.14 ;
    %load/vec4 v0000018f922a6a40_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_34.16, 4;
    %load/vec4 v0000018f922a5b40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f922a5b40_0, 0;
T_34.16 ;
    %load/vec4 v0000018f922a5e60_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_34.18, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
    %jmp T_34.19;
T_34.18 ;
    %load/vec4 v0000018f922a5e60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000018f922a5e60_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018f922a5c80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
T_34.19 ;
T_34.12 ;
    %jmp T_34.7;
T_34.5 ;
    %fork t_3, S_0000018f91d0e360;
    %jmp t_2;
    .scope S_0000018f91d0e360;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e3600_0, 0, 32;
T_34.20 ;
    %load/vec4 v0000018f922e3600_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_34.21, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018f922a5960_0;
    %load/vec4 v0000018f922e3600_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000018f922a5960_0;
    %load/vec4 v0000018f922e3600_0;
    %addi 10, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0000018f922e3600_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000018f922a5780_0, 4, 5;
    %load/vec4 v0000018f922e3600_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018f922e3600_0, 0, 32;
    %jmp T_34.20;
T_34.21 ;
    %end;
    .scope S_0000018f91d0e1d0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f922a62c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018f922a6040_0, 0;
    %jmp T_34.7;
T_34.7 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000018f91d0e1d0;
T_35 ;
    %wait E_0000018f922d3d20;
    %vpi_func 7 252 "$isunknown" 1, v0000018f922a5e60_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
T_35.0 ;
    %vpi_func 7 259 "$isunknown" 1, v0000018f922a5460_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
T_35.2 ;
    %load/vec4 v0000018f922a62c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
T_35.4 ;
    %load/vec4 v0000018f922e36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
T_35.6 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000018f92360d50;
T_36 ;
    %end;
    .thread T_36;
    .scope S_0000018f92360d50;
T_37 ;
    %wait E_0000018f922d33a0;
    %fork t_5, S_0000018f92360710;
    %jmp t_4;
    .scope S_0000018f92360710;
t_5 ;
    %load/vec4 v0000018f92364d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
T_37.2 ;
    %load/vec4 v0000018f92365540_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_37.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018f92365540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92364000, 0, 4;
    %load/vec4 v0000018f92365540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
    %jmp T_37.2;
T_37.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f92363380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f92364280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018f92364640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923641e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f923643c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92364460_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923641e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f92364460_0, 0;
    %load/vec4 v0000018f92364820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
T_37.6 ;
    %load/vec4 v0000018f92365540_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_37.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018f92365540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92364000, 0, 4;
    %load/vec4 v0000018f92365540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
    %jmp T_37.6;
T_37.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f92363380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000018f92364280_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000018f92364640_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000018f92364640_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018f92365360_0, 0, 32;
    %load/vec4 v0000018f92363380_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018f92363f60_0, 0, 32;
    %load/vec4 v0000018f92364280_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000018f92364320_0, 0, 32;
    %load/vec4 v0000018f92365360_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_37.10, 5;
    %load/vec4 v0000018f923654a0_0;
    %nor/r;
    %and;
T_37.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923641e0_0, 0;
    %ix/getv/s 4, v0000018f92363f60_0;
    %load/vec4a v0000018f923637e0, 4;
    %assign/vec4 v0000018f923643c0_0, 0;
    %load/vec4 v0000018f92363f60_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_37.12, 8;
T_37.11 ; End of true expr.
    %load/vec4 v0000018f92363f60_0;
    %addi 1, 0, 32;
    %jmp/0 T_37.12, 8;
 ; End of false expr.
    %blend;
T_37.12;
    %cast2;
    %store/vec4 v0000018f92363f60_0, 0, 32;
    %load/vec4 v0000018f92365360_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018f92365360_0, 0, 32;
T_37.8 ;
    %load/vec4 v0000018f92365400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.13, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
T_37.15 ;
    %load/vec4 v0000018f92365540_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_37.16, 5;
    %load/vec4 v0000018f923640a0_0;
    %load/vec4 v0000018f92365540_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %part/s 9;
    %store/vec4 v0000018f92361720_0, 0, 9;
    %load/vec4 v0000018f92361720_0;
    %pad/s 32;
    %ix/getv 4, v0000018f92364140_0;
    %shiftl 4;
    %store/vec4 v0000018f923615e0_0, 0, 32;
    %ix/getv/s 4, v0000018f92365540_0;
    %load/vec4a v0000018f92364000, 4;
    %load/vec4 v0000018f923615e0_0;
    %add;
    %store/vec4 v0000018f92361680_0, 0, 32;
    %load/vec4 v0000018f92363560_0;
    %load/vec4 v0000018f92361680_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_37.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f923617c0_0, 0, 1;
    %load/vec4 v0000018f923634c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.19, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92361680_0, 0, 32;
    %jmp T_37.20;
T_37.19 ;
    %load/vec4 v0000018f92361680_0;
    %load/vec4 v0000018f92363560_0;
    %sub;
    %store/vec4 v0000018f92361680_0, 0, 32;
T_37.20 ;
    %jmp T_37.18;
T_37.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f923617c0_0, 0, 1;
T_37.18 ;
    %load/vec4 v0000018f92361680_0;
    %ix/getv/s 3, v0000018f92365540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f92364000, 0, 4;
    %load/vec4 v0000018f923617c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.21, 8;
    %load/vec4 v0000018f92365360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_37.23, 5;
    %load/vec4 v0000018f92365540_0;
    %parti/s 4, 0, 2;
    %ix/getv/s 3, v0000018f92364320_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018f923637e0, 0, 4;
    %load/vec4 v0000018f92364320_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_37.25, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_37.26, 8;
T_37.25 ; End of true expr.
    %load/vec4 v0000018f92364320_0;
    %addi 1, 0, 32;
    %jmp/0 T_37.26, 8;
 ; End of false expr.
    %blend;
T_37.26;
    %cast2;
    %store/vec4 v0000018f92364320_0, 0, 32;
    %load/vec4 v0000018f92365360_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000018f92365360_0, 0, 32;
    %jmp T_37.24;
T_37.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f92364460_0, 0;
T_37.24 ;
T_37.21 ;
    %load/vec4 v0000018f92365540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92365540_0, 0, 32;
    %jmp T_37.15;
T_37.16 ;
T_37.13 ;
    %load/vec4 v0000018f92363f60_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000018f92363380_0, 0;
    %load/vec4 v0000018f92364320_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000018f92364280_0, 0;
    %load/vec4 v0000018f92365360_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000018f92364640_0, 0;
T_37.5 ;
T_37.1 ;
    %end;
    .scope S_0000018f92360d50;
t_4 %join;
    %jmp T_37;
    .thread T_37;
    .scope S_0000018f923683c0;
T_38 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f9236abf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9236a1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9236aab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9236a290_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000018f9236ad30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000018f9236ab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v0000018f92369610_0;
    %assign/vec4 v0000018f9236a1f0_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v0000018f92369610_0;
    %assign/vec4 v0000018f9236aab0_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000018f923683c0;
T_39 ;
Ewait_10 .event/or E_0000018f922d3f20, E_0x0;
    %wait Ewait_10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %load/vec4 v0000018f9236ab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %jmp T_39.5;
T_39.0 ;
    %load/vec4 v0000018f9236a1f0_0;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %jmp T_39.5;
T_39.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %jmp T_39.5;
T_39.2 ;
    %load/vec4 v0000018f9236a290_0;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %jmp T_39.5;
T_39.3 ;
    %load/vec4 v0000018f9236aab0_0;
    %store/vec4 v0000018f92369930_0, 0, 32;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000018f92368230;
T_40 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f92369110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f9236add0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f92369bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018f92369c50_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000018f9236af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0000018f923692f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %jmp T_40.7;
T_40.4 ;
    %load/vec4 v0000018f92369f70_0;
    %assign/vec4 v0000018f9236add0_0, 0;
    %jmp T_40.7;
T_40.5 ;
    %load/vec4 v0000018f92369f70_0;
    %assign/vec4 v0000018f92369c50_0, 0;
    %jmp T_40.7;
T_40.7 ;
    %pop/vec4 1;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000018f92368230;
T_41 ;
Ewait_11 .event/or E_0000018f922d3620, E_0x0;
    %wait Ewait_11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %load/vec4 v0000018f923692f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %jmp T_41.5;
T_41.0 ;
    %load/vec4 v0000018f9236add0_0;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %jmp T_41.5;
T_41.1 ;
    %load/vec4 v0000018f92369bb0_0;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0000018f92369c50_0;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %jmp T_41.5;
T_41.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f9236afb0_0, 0, 32;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000018f9219ecb0;
T_42 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f923729b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236efe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f92371470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923738b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f92373450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923733b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f9236efe0_0, 0;
    %load/vec4 v0000018f9236dbe0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.4, 9;
    %load/vec4 v0000018f923738b0_0;
    %nor/r;
    %and;
T_42.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923738b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018f92371470_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0000018f923738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.5, 8;
    %load/vec4 v0000018f92371470_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_42.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9236ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923738b0_0, 0;
    %jmp T_42.8;
T_42.7 ;
    %load/vec4 v0000018f92371470_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000018f92371470_0, 0;
T_42.8 ;
T_42.5 ;
T_42.3 ;
    %load/vec4 v0000018f9236e720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_42.11, 9;
    %load/vec4 v0000018f923733b0_0;
    %nor/r;
    %and;
T_42.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f923733b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018f92373450_0, 0;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v0000018f923733b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.12, 8;
    %load/vec4 v0000018f92373450_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_42.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018f9236efe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018f923733b0_0, 0;
    %jmp T_42.15;
T_42.14 ;
    %load/vec4 v0000018f92373450_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000018f92373450_0, 0;
T_42.15 ;
T_42.12 ;
T_42.10 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000018f9219ecb0;
T_43 ;
    %wait E_0000018f922d33a0;
    %load/vec4 v0000018f923729b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f92370340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f92370de0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f9236fb20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000018f92370660_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0000018f92370d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.4, 9;
    %load/vec4 v0000018f92370340_0;
    %and/r;
    %nor/r;
    %and;
T_43.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0000018f92370340_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f92370340_0, 0;
T_43.2 ;
    %load/vec4 v0000018f92371790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.7, 9;
    %load/vec4 v0000018f92370de0_0;
    %and/r;
    %nor/r;
    %and;
T_43.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.5, 8;
    %load/vec4 v0000018f92370de0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f92370de0_0, 0;
T_43.5 ;
    %load/vec4 v0000018f92372190_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.10, 9;
    %load/vec4 v0000018f9236fb20_0;
    %and/r;
    %nor/r;
    %and;
T_43.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0000018f9236fb20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f9236fb20_0, 0;
T_43.8 ;
    %load/vec4 v0000018f92373950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_43.14, 10;
    %load/vec4 v0000018f92374ad0_0;
    %and;
T_43.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_43.13, 9;
    %load/vec4 v0000018f92370660_0;
    %and/r;
    %nor/r;
    %and;
T_43.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.11, 8;
    %load/vec4 v0000018f92370660_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000018f92370660_0, 0;
T_43.11 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000018f9226baa0;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92374fd0_0, 0, 1;
T_44.0 ;
    %delay 10000, 0;
    %load/vec4 v0000018f92374fd0_0;
    %inv;
    %store/vec4 v0000018f92374fd0_0, 0, 1;
    %jmp T_44.0;
    %end;
    .thread T_44;
    .scope S_0000018f9226baa0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92374cb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f92374170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92373ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92374c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92373a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92374d50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e4e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f922e50e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e3420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4b40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000018f922e34c0_0, 0, 4;
    %pushi/vec4 5, 0, 32;
T_45.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_45.1, 5;
    %jmp/1 T_45.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018f922d3d20;
    %jmp T_45.0;
T_45.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f92374cb0_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0000018f9226baa0;
T_46 ;
    %vpi_call/w 4 131 "$dumpfile", "waves/icarus_light.vcd" {0 0 0};
    %vpi_call/w 4 132 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018f9226baa0 {0 0 0};
    %end;
    .thread T_46;
    .scope S_0000018f9226baa0;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f92374210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018f923739f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92374710_0, 0, 32;
T_47.0 ;
    %load/vec4 v0000018f92374cb0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_47.1, 6;
    %wait E_0000018f922d1020;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 2, 0, 32;
T_47.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.3, 5;
    %jmp/1 T_47.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018f922d3d20;
    %jmp T_47.2;
T_47.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 144 "$display", "[INFO] Icarus light smoke test start" {0 0 0};
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073741828, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073741824, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 10200, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073741868, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92374490_0, 0, 32;
T_47.4 ;
    %load/vec4 v0000018f92374490_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_47.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
T_47.6 ;
    %load/vec4 v0000018f92373d10_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_47.7, 5;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 65536, 0, 32;
    %load/vec4 v0000018f92374490_0;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0000018f92373d10_0;
    %muli 8, 0, 32;
    %add;
    %addi 0, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 255, 0, 32;
    %load/vec4 v0000018f92373d10_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 65536, 0, 32;
    %load/vec4 v0000018f92374490_0;
    %muli 8, 0, 32;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0000018f92373d10_0;
    %muli 8, 0, 32;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %load/vec4 v0000018f92373d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
    %jmp T_47.6;
T_47.7 ;
    %load/vec4 v0000018f92374490_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374490_0, 0, 32;
    %jmp T_47.4;
T_47.5 ;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073742080, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073742084, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073742088, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %fork t_7, S_0000018f92300120;
    %jmp t_6;
    .scope S_0000018f92300120;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
T_47.8 ;
    %load/vec4 v0000018f92373d10_0;
    %cmpi/s 1200, 0, 32;
    %jmp/0xz T_47.9, 5;
    %alloc S_0000018f922fd6a0;
    %pushi/vec4 1073742088, 0, 32;
    %store/vec4 v0000018f922e5220_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_read, S_0000018f922fd6a0;
    %join;
    %load/vec4 v0000018f922e4be0_0;
    %store/vec4 v0000018f92374710_0, 0, 32;
    %free S_0000018f922fd6a0;
    %load/vec4 v0000018f92374710_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f92374210_0, 0, 1;
    %load/vec4 v0000018f92373d10_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 168 "$display", "[INFO] DMA done after %0d polls, DMA_CTRL=0x%08h", S<0,vec4,s32>, v0000018f92374710_0 {1 0 0};
    %disable S_0000018f92300120;
T_47.10 ;
    %load/vec4 v0000018f92373d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
    %jmp T_47.8;
T_47.9 ;
    %end;
    .scope S_0000018f9226baa0;
t_6 %join;
    %load/vec4 v0000018f92374210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.12, 8;
    %vpi_call/w 4 175 "$display", "[ERR] DMA done not observed" {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
T_47.12 ;
    %load/vec4 v0000018f92374710_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.14, 8;
    %vpi_call/w 4 179 "$display", "[ERR] DMA error bit set, DMA_CTRL=0x%08h", v0000018f92374710_0 {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
T_47.14 ;
    %alloc S_0000018f922fe0a0;
    %pushi/vec4 1073741844, 0, 32;
    %store/vec4 v0000018f922e3a60_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000018f922e4a00_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_write, S_0000018f922fe0a0;
    %join;
    %free S_0000018f922fe0a0;
    %fork t_9, S_0000018f922fff90;
    %jmp t_8;
    .scope S_0000018f922fff90;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
T_47.16 ;
    %load/vec4 v0000018f92373d10_0;
    %cmpi/s 60000, 0, 32;
    %jmp/0xz T_47.17, 5;
    %alloc S_0000018f922fd6a0;
    %pushi/vec4 1073741844, 0, 32;
    %store/vec4 v0000018f922e5220_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_read, S_0000018f922fd6a0;
    %join;
    %load/vec4 v0000018f922e4be0_0;
    %store/vec4 v0000018f92374710_0, 0, 32;
    %free S_0000018f922fd6a0;
    %load/vec4 v0000018f92374710_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018f923739f0_0, 0, 1;
    %load/vec4 v0000018f92373d10_0;
    %addi 1, 0, 32;
    %vpi_call/w 4 190 "$display", "[INFO] CIM done after %0d polls, CIM_CTRL=0x%08h", S<0,vec4,s32>, v0000018f92374710_0 {1 0 0};
    %disable S_0000018f922fff90;
T_47.18 ;
    %load/vec4 v0000018f92373d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92373d10_0, 0, 32;
    %jmp T_47.16;
T_47.17 ;
    %end;
    .scope S_0000018f9226baa0;
t_8 %join;
    %load/vec4 v0000018f923739f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.20, 8;
    %vpi_call/w 4 197 "$display", "[ERR] CIM done not observed" {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018f92374670_0, 0, 32;
T_47.20 ;
    %alloc S_0000018f922fd6a0;
    %pushi/vec4 1073741856, 0, 32;
    %store/vec4 v0000018f922e5220_0, 0, 32;
    %fork TD_top_tb_icarus_light.bus_read, S_0000018f922fd6a0;
    %join;
    %load/vec4 v0000018f922e4be0_0;
    %store/vec4 v0000018f92374710_0, 0, 32;
    %free S_0000018f922fd6a0;
    %vpi_call/w 4 202 "$display", "[INFO] OUT_FIFO_COUNT=0x%08h (%0d)", v0000018f92374710_0, v0000018f92374710_0 {0 0 0};
    %load/vec4 v0000018f92374670_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.22, 4;
    %vpi_call/w 4 205 "$display", "LIGHT_SMOKETEST_PASS" {0 0 0};
    %jmp T_47.23;
T_47.22 ;
    %vpi_call/w 4 207 "$display", "LIGHT_SMOKETEST_FAIL errors=%0d", v0000018f92374670_0 {0 0 0};
T_47.23 ;
    %pushi/vec4 10, 0, 32;
T_47.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_47.25, 5;
    %jmp/1 T_47.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000018f922d3d20;
    %jmp T_47.24;
T_47.25 ;
    %pop/vec4 1;
    %vpi_call/w 4 211 "$finish" {0 0 0};
    %end;
    .thread T_47;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/top/snn_soc_pkg.sv";
    "../tb/top_tb_icarus_light.sv";
    "../rtl/top/snn_soc_top.sv";
    "../rtl/bus/bus_simple_if.sv";
    "../rtl/snn/adc_ctrl.sv";
    "../rtl/bus/bus_interconnect.sv";
    "../rtl/snn/cim_array_ctrl.sv";
    "../rtl/snn/dac_ctrl.sv";
    "../rtl/mem/sram_simple_dp.sv";
    "../rtl/dma/dma_engine.sv";
    "../rtl/reg/fifo_regs.sv";
    "../rtl/mem/fifo_sync.sv";
    "../rtl/mem/sram_simple.sv";
    "../rtl/periph/jtag_stub.sv";
    "../rtl/snn/lif_neurons.sv";
    "../rtl/snn/cim_macro_blackbox.sv";
    "../rtl/reg/reg_bank.sv";
    "../rtl/periph/spi_stub.sv";
    "../rtl/periph/uart_stub.sv";
    "../rtl/snn/wl_mux_wrapper.sv";
