Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/Codigos_VHDL/BloquesCombinacionales/Decodegeneric/tes_isim_beh.exe -prj /home/ise/Codigos_VHDL/BloquesCombinacionales/Decodegeneric/tes_beh.prj work.tes 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/Decodegeneric/decogeneric.vhd" into library work
Parsing VHDL file "/home/ise/Codigos_VHDL/BloquesCombinacionales/Decodegeneric/tes.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96656 KB
Fuse CPU Usage: 1120 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity decogeneric [\decogeneric(3)\]
Compiling architecture behavior of entity tes
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/ise/Codigos_VHDL/BloquesCombinacionales/Decodegeneric/tes_isim_beh.exe
Fuse Memory Usage: 111880 KB
Fuse CPU Usage: 1290 ms
GCC CPU Usage: 280 ms
