Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 20:57:09 2024
| Host         : a02-519a running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  138         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (291)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138)
--------------------------
 There are 138 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (291)
--------------------------------------------------
 There are 291 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  311          inf        0.000                      0                  311           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_8_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.743ns  (logic 7.958ns (27.688%)  route 20.784ns (72.312%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          2.606     9.112    display_2/DISP_1[4]_i_23_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.236 r  display_2/DISP_8[4]_i_12/O
                         net (fo=5, routed)           1.037    10.272    display_2/DISP_8[4]_i_12_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.148    10.420 r  display_2/DISP_8[2]_i_12/O
                         net (fo=8, routed)           1.939    12.359    display_2/DISP_8[2]_i_12_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I2_O)        0.328    12.687 f  display_2/DISP_8[2]_i_10/O
                         net (fo=18, routed)          1.154    13.841    display_2/DISP_8[0]_i_61_n_0
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.152    13.993 r  display_2/DISP_8[0]_i_103/O
                         net (fo=4, routed)           1.047    15.040    display_2/DISP_8[0]_i_103_n_0
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.332    15.372 r  display_2/DISP_8[0]_i_161/O
                         net (fo=1, routed)           0.000    15.372    display_2/DISP_8[0]_i_161_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.752 r  display_2/DISP_8_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.752    display_2/DISP_8_reg[0]_i_132_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.909 f  display_2/DISP_8_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.293    17.202    display_2/DISP_8_reg[0]_i_99_n_2
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.361    17.563 r  display_2/DISP_8[0]_i_91/O
                         net (fo=2, routed)           0.688    18.251    display_2/DISP_8[0]_i_91_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I3_O)        0.327    18.578 r  display_2/DISP_8[0]_i_95/O
                         net (fo=1, routed)           0.000    18.578    display_2/DISP_8[0]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.979 r  display_2/DISP_8_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.979    display_2/DISP_8_reg[0]_i_55_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.218 r  display_2/DISP_8_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.958    20.177    display_2/DISP_8_reg[0]_i_43_n_5
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.328    20.505 r  display_2/DISP_8[0]_i_24/O
                         net (fo=2, routed)           0.857    21.362    display_2/DISP_8[0]_i_24_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.328    21.690 r  display_2/DISP_8[0]_i_28/O
                         net (fo=1, routed)           0.000    21.690    display_2/DISP_8[0]_i_28_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.268 r  display_2/DISP_8_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.812    23.080    display_2/DISP_8_reg[0]_i_15_n_5
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.301    23.381 r  display_2/DISP_8[0]_i_19/O
                         net (fo=1, routed)           0.000    23.381    display_2/DISP_8[0]_i_19_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.961 r  display_2/DISP_8_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.793    24.753    display_2/DISP_8_reg[0]_i_14_n_5
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.302    25.055 r  display_2/DISP_8[2]_i_7/O
                         net (fo=1, routed)           0.000    25.055    display_2/DISP_8[2]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.282 r  display_2/DISP_8_reg[2]_i_5/O[1]
                         net (fo=7, routed)           0.953    26.236    display_2/DISP_8_reg[2]_i_5_n_6
    SLICE_X5Y51          LUT5 (Prop_lut5_I0_O)        0.297    26.533 r  display_2/DISP_8[4]_i_9/O
                         net (fo=3, routed)           0.811    27.343    display_2/DISP_8[4]_i_9_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.326    27.669 r  display_2/DISP_8[4]_i_5/O
                         net (fo=2, routed)           0.949    28.619    display_2/DISP_8[4]_i_5_n_0
    SLICE_X7Y51          LUT4 (Prop_lut4_I1_O)        0.124    28.743 r  display_2/DISP_8[4]_i_2/O
                         net (fo=1, routed)           0.000    28.743    display_2/DISP_8[4]_i_2_n_0
    SLICE_X7Y51          FDSE                                         r  display_2/DISP_8_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_6_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.587ns  (logic 7.961ns (27.850%)  route 20.625ns (72.150%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          3.033     9.539    display_2/DISP_1[4]_i_23_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.663 f  display_2/DISP_6[4]_i_12/O
                         net (fo=5, routed)           1.005    10.669    display_2/DISP_6[4]_i_12_n_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.150    10.819 r  display_2/DISP_6[2]_i_12/O
                         net (fo=8, routed)           1.255    12.073    display_2/DISP_6[2]_i_12_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.399 f  display_2/DISP_6[2]_i_10/O
                         net (fo=18, routed)          0.866    13.265    display_2/DISP_6[0]_i_61_n_0
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.152    13.417 r  display_2/DISP_6[0]_i_103/O
                         net (fo=4, routed)           1.252    14.669    display_2/DISP_6[0]_i_103_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.348    15.017 r  display_2/DISP_6[0]_i_161/O
                         net (fo=1, routed)           0.000    15.017    display_2/DISP_6[0]_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.397 r  display_2/DISP_6_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.397    display_2/DISP_6_reg[0]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 f  display_2/DISP_6_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          0.837    16.390    display_2/DISP_6_reg[0]_i_99_n_2
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.361    16.751 r  display_2/DISP_6[0]_i_91/O
                         net (fo=2, routed)           0.819    17.570    display_2/DISP_6[0]_i_91_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331    17.901 r  display_2/DISP_6[0]_i_95/O
                         net (fo=1, routed)           0.000    17.901    display_2/DISP_6[0]_i_95_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.277 r  display_2/DISP_6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.277    display_2/DISP_6_reg[0]_i_55_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.516 r  display_2/DISP_6_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.936    19.452    display_2/DISP_6_reg[0]_i_43_n_5
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.329    19.781 r  display_2/DISP_6[0]_i_24/O
                         net (fo=2, routed)           1.089    20.870    display_2/DISP_6[0]_i_24_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.326    21.196 r  display_2/DISP_6[0]_i_28/O
                         net (fo=1, routed)           0.000    21.196    display_2/DISP_6[0]_i_28_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.776 r  display_2/DISP_6_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.849    22.625    display_2/DISP_6_reg[0]_i_15_n_5
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.302    22.927 r  display_2/DISP_6[0]_i_19/O
                         net (fo=1, routed)           0.000    22.927    display_2/DISP_6[0]_i_19_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.507 r  display_2/DISP_6_reg[0]_i_14/O[2]
                         net (fo=1, routed)           1.075    24.581    display_2/DISP_6_reg[0]_i_14_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.302    24.883 r  display_2/DISP_6[2]_i_7/O
                         net (fo=1, routed)           0.000    24.883    display_2/DISP_6[2]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    25.113 r  display_2/DISP_6_reg[2]_i_5/O[1]
                         net (fo=7, routed)           0.916    26.029    display_2/DISP_6_reg[2]_i_5_n_6
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.300    26.329 r  display_2/DISP_6[4]_i_7/O
                         net (fo=4, routed)           1.175    27.504    display_2/DISP_6[4]_i_7_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.326    27.830 r  display_2/DISP_6[4]_i_4/O
                         net (fo=1, routed)           0.633    28.463    display_2/DISP_6[4]_i_4_n_0
    SLICE_X15Y51         LUT4 (Prop_lut4_I0_O)        0.124    28.587 r  display_2/DISP_6[4]_i_2/O
                         net (fo=1, routed)           0.000    28.587    display_2/DISP_6[4]_i_2_n_0
    SLICE_X15Y51         FDSE                                         r  display_2/DISP_6_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_8_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.551ns  (logic 7.958ns (27.874%)  route 20.592ns (72.125%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          2.606     9.112    display_2/DISP_1[4]_i_23_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.236 r  display_2/DISP_8[4]_i_12/O
                         net (fo=5, routed)           1.037    10.272    display_2/DISP_8[4]_i_12_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.148    10.420 r  display_2/DISP_8[2]_i_12/O
                         net (fo=8, routed)           1.939    12.359    display_2/DISP_8[2]_i_12_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I2_O)        0.328    12.687 f  display_2/DISP_8[2]_i_10/O
                         net (fo=18, routed)          1.154    13.841    display_2/DISP_8[0]_i_61_n_0
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.152    13.993 r  display_2/DISP_8[0]_i_103/O
                         net (fo=4, routed)           1.047    15.040    display_2/DISP_8[0]_i_103_n_0
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.332    15.372 r  display_2/DISP_8[0]_i_161/O
                         net (fo=1, routed)           0.000    15.372    display_2/DISP_8[0]_i_161_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.752 r  display_2/DISP_8_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.752    display_2/DISP_8_reg[0]_i_132_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.909 f  display_2/DISP_8_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.293    17.202    display_2/DISP_8_reg[0]_i_99_n_2
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.361    17.563 r  display_2/DISP_8[0]_i_91/O
                         net (fo=2, routed)           0.688    18.251    display_2/DISP_8[0]_i_91_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I3_O)        0.327    18.578 r  display_2/DISP_8[0]_i_95/O
                         net (fo=1, routed)           0.000    18.578    display_2/DISP_8[0]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.979 r  display_2/DISP_8_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.979    display_2/DISP_8_reg[0]_i_55_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.218 r  display_2/DISP_8_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.958    20.177    display_2/DISP_8_reg[0]_i_43_n_5
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.328    20.505 r  display_2/DISP_8[0]_i_24/O
                         net (fo=2, routed)           0.857    21.362    display_2/DISP_8[0]_i_24_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.328    21.690 r  display_2/DISP_8[0]_i_28/O
                         net (fo=1, routed)           0.000    21.690    display_2/DISP_8[0]_i_28_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.268 r  display_2/DISP_8_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.812    23.080    display_2/DISP_8_reg[0]_i_15_n_5
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.301    23.381 r  display_2/DISP_8[0]_i_19/O
                         net (fo=1, routed)           0.000    23.381    display_2/DISP_8[0]_i_19_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.961 r  display_2/DISP_8_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.793    24.753    display_2/DISP_8_reg[0]_i_14_n_5
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.302    25.055 r  display_2/DISP_8[2]_i_7/O
                         net (fo=1, routed)           0.000    25.055    display_2/DISP_8[2]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.282 r  display_2/DISP_8_reg[2]_i_5/O[1]
                         net (fo=7, routed)           0.953    26.236    display_2/DISP_8_reg[2]_i_5_n_6
    SLICE_X5Y51          LUT5 (Prop_lut5_I0_O)        0.297    26.533 f  display_2/DISP_8[4]_i_9/O
                         net (fo=3, routed)           0.978    27.510    display_2/DISP_8[4]_i_9_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.326    27.836 f  display_2/DISP_8[3]_i_2/O
                         net (fo=2, routed)           0.590    28.427    display_2/DISP_8[3]_i_2_n_0
    SLICE_X7Y51          LUT4 (Prop_lut4_I1_O)        0.124    28.551 r  display_2/DISP_8[3]_i_1/O
                         net (fo=1, routed)           0.000    28.551    display_2/DISP_8[3]_i_1_n_0
    SLICE_X7Y51          FDSE                                         r  display_2/DISP_8_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_6_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.419ns  (logic 7.765ns (27.324%)  route 20.654ns (72.676%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          3.033     9.539    display_2/DISP_1[4]_i_23_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.663 f  display_2/DISP_6[4]_i_12/O
                         net (fo=5, routed)           1.005    10.669    display_2/DISP_6[4]_i_12_n_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.150    10.819 r  display_2/DISP_6[2]_i_12/O
                         net (fo=8, routed)           1.255    12.073    display_2/DISP_6[2]_i_12_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.399 f  display_2/DISP_6[2]_i_10/O
                         net (fo=18, routed)          0.866    13.265    display_2/DISP_6[0]_i_61_n_0
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.152    13.417 r  display_2/DISP_6[0]_i_103/O
                         net (fo=4, routed)           1.252    14.669    display_2/DISP_6[0]_i_103_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.348    15.017 r  display_2/DISP_6[0]_i_161/O
                         net (fo=1, routed)           0.000    15.017    display_2/DISP_6[0]_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.397 r  display_2/DISP_6_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.397    display_2/DISP_6_reg[0]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 f  display_2/DISP_6_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          0.837    16.390    display_2/DISP_6_reg[0]_i_99_n_2
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.361    16.751 r  display_2/DISP_6[0]_i_91/O
                         net (fo=2, routed)           0.819    17.570    display_2/DISP_6[0]_i_91_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331    17.901 r  display_2/DISP_6[0]_i_95/O
                         net (fo=1, routed)           0.000    17.901    display_2/DISP_6[0]_i_95_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.277 r  display_2/DISP_6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.277    display_2/DISP_6_reg[0]_i_55_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.516 r  display_2/DISP_6_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.936    19.452    display_2/DISP_6_reg[0]_i_43_n_5
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.329    19.781 r  display_2/DISP_6[0]_i_24/O
                         net (fo=2, routed)           1.089    20.870    display_2/DISP_6[0]_i_24_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.326    21.196 r  display_2/DISP_6[0]_i_28/O
                         net (fo=1, routed)           0.000    21.196    display_2/DISP_6[0]_i_28_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.776 r  display_2/DISP_6_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.849    22.625    display_2/DISP_6_reg[0]_i_15_n_5
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.302    22.927 r  display_2/DISP_6[0]_i_19/O
                         net (fo=1, routed)           0.000    22.927    display_2/DISP_6[0]_i_19_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.507 r  display_2/DISP_6_reg[0]_i_14/O[2]
                         net (fo=1, routed)           1.075    24.581    display_2/DISP_6_reg[0]_i_14_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.302    24.883 r  display_2/DISP_6[2]_i_7/O
                         net (fo=1, routed)           0.000    24.883    display_2/DISP_6[2]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    25.113 f  display_2/DISP_6_reg[2]_i_5/O[1]
                         net (fo=7, routed)           1.112    26.225    display_2/DISP_6_reg[2]_i_5_n_6
    SLICE_X15Y49         LUT6 (Prop_lut6_I5_O)        0.306    26.531 f  display_2/DISP_6[4]_i_10/O
                         net (fo=3, routed)           0.963    27.494    display_2/DISP_6[4]_i_10_n_0
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.124    27.618 r  display_2/DISP_6[3]_i_3/O
                         net (fo=2, routed)           0.677    28.295    display_2/DISP_6[3]_i_3_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.419 r  display_2/DISP_6[2]_i_1/O
                         net (fo=1, routed)           0.000    28.419    display_2/DISP_6[2]_i_1_n_0
    SLICE_X15Y50         FDSE                                         r  display_2/DISP_6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_8_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.412ns  (logic 7.762ns (27.321%)  route 20.649ns (72.679%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          2.606     9.112    display_2/DISP_1[4]_i_23_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.236 r  display_2/DISP_8[4]_i_12/O
                         net (fo=5, routed)           1.037    10.272    display_2/DISP_8[4]_i_12_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.148    10.420 r  display_2/DISP_8[2]_i_12/O
                         net (fo=8, routed)           1.939    12.359    display_2/DISP_8[2]_i_12_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I2_O)        0.328    12.687 f  display_2/DISP_8[2]_i_10/O
                         net (fo=18, routed)          1.154    13.841    display_2/DISP_8[0]_i_61_n_0
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.152    13.993 r  display_2/DISP_8[0]_i_103/O
                         net (fo=4, routed)           1.047    15.040    display_2/DISP_8[0]_i_103_n_0
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.332    15.372 r  display_2/DISP_8[0]_i_161/O
                         net (fo=1, routed)           0.000    15.372    display_2/DISP_8[0]_i_161_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.752 r  display_2/DISP_8_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.752    display_2/DISP_8_reg[0]_i_132_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.909 f  display_2/DISP_8_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.293    17.202    display_2/DISP_8_reg[0]_i_99_n_2
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.361    17.563 r  display_2/DISP_8[0]_i_91/O
                         net (fo=2, routed)           0.688    18.251    display_2/DISP_8[0]_i_91_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I3_O)        0.327    18.578 r  display_2/DISP_8[0]_i_95/O
                         net (fo=1, routed)           0.000    18.578    display_2/DISP_8[0]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.979 r  display_2/DISP_8_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.979    display_2/DISP_8_reg[0]_i_55_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.218 r  display_2/DISP_8_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.958    20.177    display_2/DISP_8_reg[0]_i_43_n_5
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.328    20.505 r  display_2/DISP_8[0]_i_24/O
                         net (fo=2, routed)           0.857    21.362    display_2/DISP_8[0]_i_24_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.328    21.690 r  display_2/DISP_8[0]_i_28/O
                         net (fo=1, routed)           0.000    21.690    display_2/DISP_8[0]_i_28_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.268 r  display_2/DISP_8_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.812    23.080    display_2/DISP_8_reg[0]_i_15_n_5
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.301    23.381 r  display_2/DISP_8[0]_i_19/O
                         net (fo=1, routed)           0.000    23.381    display_2/DISP_8[0]_i_19_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.961 r  display_2/DISP_8_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.793    24.753    display_2/DISP_8_reg[0]_i_14_n_5
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.302    25.055 r  display_2/DISP_8[2]_i_7/O
                         net (fo=1, routed)           0.000    25.055    display_2/DISP_8[2]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.282 r  display_2/DISP_8_reg[2]_i_5/O[1]
                         net (fo=7, routed)           1.080    26.363    display_2/DISP_8_reg[2]_i_5_n_6
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.303    26.666 r  display_2/DISP_8[4]_i_10/O
                         net (fo=3, routed)           0.829    27.495    display_2/DISP_8[4]_i_10_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  display_2/DISP_8[2]_i_3/O
                         net (fo=2, routed)           0.669    28.288    display_2/DISP_8[2]_i_3_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I4_O)        0.124    28.412 r  display_2/DISP_8[2]_i_1/O
                         net (fo=1, routed)           0.000    28.412    display_2/DISP_8[2]_i_1_n_0
    SLICE_X7Y51          FDSE                                         r  display_2/DISP_8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_8_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.410ns  (logic 7.762ns (27.323%)  route 20.647ns (72.677%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=6 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          2.606     9.112    display_2/DISP_1[4]_i_23_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I5_O)        0.124     9.236 r  display_2/DISP_8[4]_i_12/O
                         net (fo=5, routed)           1.037    10.272    display_2/DISP_8[4]_i_12_n_0
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.148    10.420 r  display_2/DISP_8[2]_i_12/O
                         net (fo=8, routed)           1.939    12.359    display_2/DISP_8[2]_i_12_n_0
    SLICE_X0Y42          LUT5 (Prop_lut5_I2_O)        0.328    12.687 f  display_2/DISP_8[2]_i_10/O
                         net (fo=18, routed)          1.154    13.841    display_2/DISP_8[0]_i_61_n_0
    SLICE_X5Y42          LUT2 (Prop_lut2_I0_O)        0.152    13.993 r  display_2/DISP_8[0]_i_103/O
                         net (fo=4, routed)           1.047    15.040    display_2/DISP_8[0]_i_103_n_0
    SLICE_X2Y39          LUT2 (Prop_lut2_I0_O)        0.332    15.372 r  display_2/DISP_8[0]_i_161/O
                         net (fo=1, routed)           0.000    15.372    display_2/DISP_8[0]_i_161_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.752 r  display_2/DISP_8_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.752    display_2/DISP_8_reg[0]_i_132_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.909 f  display_2/DISP_8_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.293    17.202    display_2/DISP_8_reg[0]_i_99_n_2
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.361    17.563 r  display_2/DISP_8[0]_i_91/O
                         net (fo=2, routed)           0.688    18.251    display_2/DISP_8[0]_i_91_n_0
    SLICE_X1Y44          LUT4 (Prop_lut4_I3_O)        0.327    18.578 r  display_2/DISP_8[0]_i_95/O
                         net (fo=1, routed)           0.000    18.578    display_2/DISP_8[0]_i_95_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.979 r  display_2/DISP_8_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.979    display_2/DISP_8_reg[0]_i_55_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.218 r  display_2/DISP_8_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.958    20.177    display_2/DISP_8_reg[0]_i_43_n_5
    SLICE_X2Y45          LUT3 (Prop_lut3_I0_O)        0.328    20.505 r  display_2/DISP_8[0]_i_24/O
                         net (fo=2, routed)           0.857    21.362    display_2/DISP_8[0]_i_24_n_0
    SLICE_X2Y45          LUT4 (Prop_lut4_I3_O)        0.328    21.690 r  display_2/DISP_8[0]_i_28/O
                         net (fo=1, routed)           0.000    21.690    display_2/DISP_8[0]_i_28_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.268 r  display_2/DISP_8_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.812    23.080    display_2/DISP_8_reg[0]_i_15_n_5
    SLICE_X0Y45          LUT4 (Prop_lut4_I1_O)        0.301    23.381 r  display_2/DISP_8[0]_i_19/O
                         net (fo=1, routed)           0.000    23.381    display_2/DISP_8[0]_i_19_n_0
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.961 r  display_2/DISP_8_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.793    24.753    display_2/DISP_8_reg[0]_i_14_n_5
    SLICE_X3Y45          LUT2 (Prop_lut2_I0_O)        0.302    25.055 r  display_2/DISP_8[2]_i_7/O
                         net (fo=1, routed)           0.000    25.055    display_2/DISP_8[2]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    25.282 r  display_2/DISP_8_reg[2]_i_5/O[1]
                         net (fo=7, routed)           1.080    26.363    display_2/DISP_8_reg[2]_i_5_n_6
    SLICE_X7Y50          LUT6 (Prop_lut6_I5_O)        0.303    26.666 r  display_2/DISP_8[4]_i_10/O
                         net (fo=3, routed)           0.829    27.495    display_2/DISP_8[4]_i_10_n_0
    SLICE_X6Y51          LUT4 (Prop_lut4_I1_O)        0.124    27.619 r  display_2/DISP_8[2]_i_3/O
                         net (fo=2, routed)           0.667    28.286    display_2/DISP_8[2]_i_3_n_0
    SLICE_X7Y51          LUT4 (Prop_lut4_I0_O)        0.124    28.410 r  display_2/DISP_8[1]_i_1/O
                         net (fo=1, routed)           0.000    28.410    display_2/DISP_8[1]_i_1_n_0
    SLICE_X7Y51          FDSE                                         r  display_2/DISP_8_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_6_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.125ns  (logic 7.765ns (27.610%)  route 20.360ns (72.390%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          3.033     9.539    display_2/DISP_1[4]_i_23_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.663 f  display_2/DISP_6[4]_i_12/O
                         net (fo=5, routed)           1.005    10.669    display_2/DISP_6[4]_i_12_n_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.150    10.819 r  display_2/DISP_6[2]_i_12/O
                         net (fo=8, routed)           1.255    12.073    display_2/DISP_6[2]_i_12_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.399 f  display_2/DISP_6[2]_i_10/O
                         net (fo=18, routed)          0.866    13.265    display_2/DISP_6[0]_i_61_n_0
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.152    13.417 r  display_2/DISP_6[0]_i_103/O
                         net (fo=4, routed)           1.252    14.669    display_2/DISP_6[0]_i_103_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.348    15.017 r  display_2/DISP_6[0]_i_161/O
                         net (fo=1, routed)           0.000    15.017    display_2/DISP_6[0]_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.397 r  display_2/DISP_6_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.397    display_2/DISP_6_reg[0]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 f  display_2/DISP_6_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          0.837    16.390    display_2/DISP_6_reg[0]_i_99_n_2
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.361    16.751 r  display_2/DISP_6[0]_i_91/O
                         net (fo=2, routed)           0.819    17.570    display_2/DISP_6[0]_i_91_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331    17.901 r  display_2/DISP_6[0]_i_95/O
                         net (fo=1, routed)           0.000    17.901    display_2/DISP_6[0]_i_95_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.277 r  display_2/DISP_6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.277    display_2/DISP_6_reg[0]_i_55_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.516 r  display_2/DISP_6_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.936    19.452    display_2/DISP_6_reg[0]_i_43_n_5
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.329    19.781 r  display_2/DISP_6[0]_i_24/O
                         net (fo=2, routed)           1.089    20.870    display_2/DISP_6[0]_i_24_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.326    21.196 r  display_2/DISP_6[0]_i_28/O
                         net (fo=1, routed)           0.000    21.196    display_2/DISP_6[0]_i_28_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.776 r  display_2/DISP_6_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.849    22.625    display_2/DISP_6_reg[0]_i_15_n_5
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.302    22.927 r  display_2/DISP_6[0]_i_19/O
                         net (fo=1, routed)           0.000    22.927    display_2/DISP_6[0]_i_19_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.507 r  display_2/DISP_6_reg[0]_i_14/O[2]
                         net (fo=1, routed)           1.075    24.581    display_2/DISP_6_reg[0]_i_14_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.302    24.883 r  display_2/DISP_6[2]_i_7/O
                         net (fo=1, routed)           0.000    24.883    display_2/DISP_6[2]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    25.113 f  display_2/DISP_6_reg[2]_i_5/O[1]
                         net (fo=7, routed)           0.916    26.029    display_2/DISP_6_reg[2]_i_5_n_6
    SLICE_X15Y49         LUT5 (Prop_lut5_I3_O)        0.306    26.335 f  display_2/DISP_6[4]_i_11/O
                         net (fo=2, routed)           0.677    27.011    display_2/DISP_6[4]_i_11_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.135 f  display_2/DISP_6[3]_i_2/O
                         net (fo=2, routed)           0.865    28.001    display_2/DISP_6[3]_i_2_n_0
    SLICE_X13Y50         LUT4 (Prop_lut4_I1_O)        0.124    28.125 r  display_2/DISP_6[3]_i_1/O
                         net (fo=1, routed)           0.000    28.125    display_2/DISP_6[3]_i_1_n_0
    SLICE_X13Y50         FDSE                                         r  display_2/DISP_6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_6_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.004ns  (logic 7.765ns (27.729%)  route 20.239ns (72.271%))
  Logic Levels:           23  (CARRY4=7 IBUF=1 LUT2=3 LUT3=3 LUT4=5 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 r  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          3.033     9.539    display_2/DISP_1[4]_i_23_n_0
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.663 f  display_2/DISP_6[4]_i_12/O
                         net (fo=5, routed)           1.005    10.669    display_2/DISP_6[4]_i_12_n_0
    SLICE_X11Y39         LUT3 (Prop_lut3_I1_O)        0.150    10.819 r  display_2/DISP_6[2]_i_12/O
                         net (fo=8, routed)           1.255    12.073    display_2/DISP_6[2]_i_12_n_0
    SLICE_X14Y42         LUT5 (Prop_lut5_I2_O)        0.326    12.399 f  display_2/DISP_6[2]_i_10/O
                         net (fo=18, routed)          0.866    13.265    display_2/DISP_6[0]_i_61_n_0
    SLICE_X12Y41         LUT2 (Prop_lut2_I0_O)        0.152    13.417 r  display_2/DISP_6[0]_i_103/O
                         net (fo=4, routed)           1.252    14.669    display_2/DISP_6[0]_i_103_n_0
    SLICE_X12Y35         LUT2 (Prop_lut2_I0_O)        0.348    15.017 r  display_2/DISP_6[0]_i_161/O
                         net (fo=1, routed)           0.000    15.017    display_2/DISP_6[0]_i_161_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.397 r  display_2/DISP_6_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    15.397    display_2/DISP_6_reg[0]_i_132_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.554 f  display_2/DISP_6_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          0.837    16.390    display_2/DISP_6_reg[0]_i_99_n_2
    SLICE_X14Y38         LUT3 (Prop_lut3_I1_O)        0.361    16.751 r  display_2/DISP_6[0]_i_91/O
                         net (fo=2, routed)           0.819    17.570    display_2/DISP_6[0]_i_91_n_0
    SLICE_X14Y38         LUT4 (Prop_lut4_I3_O)        0.331    17.901 r  display_2/DISP_6[0]_i_95/O
                         net (fo=1, routed)           0.000    17.901    display_2/DISP_6[0]_i_95_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.277 r  display_2/DISP_6_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    18.277    display_2/DISP_6_reg[0]_i_55_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.516 r  display_2/DISP_6_reg[0]_i_43/O[2]
                         net (fo=2, routed)           0.936    19.452    display_2/DISP_6_reg[0]_i_43_n_5
    SLICE_X13Y41         LUT3 (Prop_lut3_I0_O)        0.329    19.781 r  display_2/DISP_6[0]_i_24/O
                         net (fo=2, routed)           1.089    20.870    display_2/DISP_6[0]_i_24_n_0
    SLICE_X13Y41         LUT4 (Prop_lut4_I3_O)        0.326    21.196 r  display_2/DISP_6[0]_i_28/O
                         net (fo=1, routed)           0.000    21.196    display_2/DISP_6[0]_i_28_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.776 r  display_2/DISP_6_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.849    22.625    display_2/DISP_6_reg[0]_i_15_n_5
    SLICE_X13Y43         LUT4 (Prop_lut4_I1_O)        0.302    22.927 r  display_2/DISP_6[0]_i_19/O
                         net (fo=1, routed)           0.000    22.927    display_2/DISP_6[0]_i_19_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.507 r  display_2/DISP_6_reg[0]_i_14/O[2]
                         net (fo=1, routed)           1.075    24.581    display_2/DISP_6_reg[0]_i_14_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I0_O)        0.302    24.883 r  display_2/DISP_6[2]_i_7/O
                         net (fo=1, routed)           0.000    24.883    display_2/DISP_6[2]_i_7_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    25.113 r  display_2/DISP_6_reg[2]_i_5/O[1]
                         net (fo=7, routed)           0.916    26.029    display_2/DISP_6_reg[2]_i_5_n_6
    SLICE_X15Y49         LUT5 (Prop_lut5_I3_O)        0.306    26.335 r  display_2/DISP_6[4]_i_11/O
                         net (fo=2, routed)           0.677    27.011    display_2/DISP_6[4]_i_11_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.135 r  display_2/DISP_6[3]_i_2/O
                         net (fo=2, routed)           0.745    27.880    display_2/DISP_6[3]_i_2_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I1_O)        0.124    28.004 r  display_2/DISP_6[1]_i_1/O
                         net (fo=1, routed)           0.000    28.004    display_2/DISP_6[1]_i_1_n_0
    SLICE_X14Y49         FDSE                                         r  display_2/DISP_6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_7_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.699ns  (logic 7.944ns (28.682%)  route 19.754ns (71.318%))
  Logic Levels:           25  (CARRY4=9 IBUF=1 LUT2=1 LUT3=4 LUT4=5 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          1.642     8.148    display_2/DISP_1[4]_i_23_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  display_2/DISP_7[4]_i_12/O
                         net (fo=5, routed)           1.660     9.932    display_2/DISP_7[4]_i_12_n_0
    SLICE_X4Y59          LUT6 (Prop_lut6_I3_O)        0.124    10.056 r  display_2/DISP_7[4]_i_6/O
                         net (fo=13, routed)          1.003    11.059    display_2/DISP_7[4]_i_6_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.183 f  display_2/DISP_7[0]_i_4/O
                         net (fo=24, routed)          1.300    12.483    display_2/DISP_75[2]
    SLICE_X6Y61          LUT3 (Prop_lut3_I2_O)        0.153    12.636 r  display_2/DISP_7[0]_i_136/O
                         net (fo=4, routed)           0.821    13.457    display_2/DISP_7[0]_i_136_n_0
    SLICE_X3Y59          LUT3 (Prop_lut3_I0_O)        0.331    13.788 r  display_2/DISP_7[0]_i_154/O
                         net (fo=1, routed)           0.000    13.788    display_2/DISP_7[0]_i_154_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.189 r  display_2/DISP_7_reg[0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    14.189    display_2/DISP_7_reg[0]_i_119_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.303 r  display_2/DISP_7_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.303    display_2/DISP_7_reg[0]_i_132_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.460 f  display_2/DISP_7_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.055    15.515    display_2/DISP_7_reg[0]_i_99_n_2
    SLICE_X1Y63          LUT3 (Prop_lut3_I1_O)        0.359    15.874 r  display_2/DISP_7[0]_i_91/O
                         net (fo=2, routed)           0.690    16.564    display_2/DISP_7[0]_i_91_n_0
    SLICE_X1Y63          LUT4 (Prop_lut4_I3_O)        0.327    16.891 r  display_2/DISP_7[0]_i_95/O
                         net (fo=1, routed)           0.000    16.891    display_2/DISP_7[0]_i_95_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.292 r  display_2/DISP_7_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    17.292    display_2/DISP_7_reg[0]_i_55_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.515 r  display_2/DISP_7_reg[0]_i_43/O[0]
                         net (fo=2, routed)           0.972    18.487    display_2/DISP_7_reg[0]_i_43_n_7
    SLICE_X5Y64          LUT3 (Prop_lut3_I2_O)        0.329    18.816 r  display_2/DISP_7[0]_i_32/O
                         net (fo=2, routed)           0.688    19.504    display_2/DISP_7[0]_i_32_n_0
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.327    19.831 r  display_2/DISP_7[0]_i_36/O
                         net (fo=1, routed)           0.000    19.831    display_2/DISP_7[0]_i_36_n_0
    SLICE_X5Y64          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.232 r  display_2/DISP_7_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.232    display_2/DISP_7_reg[0]_i_21_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.471 r  display_2/DISP_7_reg[0]_i_15/O[2]
                         net (fo=4, routed)           0.899    21.370    display_2/DISP_7_reg[0]_i_15_n_5
    SLICE_X4Y65          LUT4 (Prop_lut4_I1_O)        0.302    21.672 r  display_2/DISP_7[0]_i_19/O
                         net (fo=1, routed)           0.000    21.672    display_2/DISP_7[0]_i_19_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.252 r  display_2/DISP_7_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.808    23.060    display_2/DISP_7_reg[0]_i_14_n_5
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.302    23.362 r  display_2/DISP_7[4]_i_15/O
                         net (fo=1, routed)           0.000    23.362    display_2/DISP_7[4]_i_15_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    23.589 r  display_2/DISP_7_reg[4]_i_13/O[1]
                         net (fo=7, routed)           0.868    24.457    display_2/DISP_7_reg[4]_i_13_n_6
    SLICE_X2Y64          LUT5 (Prop_lut5_I0_O)        0.329    24.786 r  display_2/DISP_7[4]_i_8/O
                         net (fo=3, routed)           0.972    25.758    display_2/DISP_7[4]_i_8_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I2_O)        0.328    26.086 r  display_2/DISP_7[3]_i_2/O
                         net (fo=2, routed)           1.488    27.575    display_2/DISP_7[3]_i_2_n_0
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.124    27.699 r  display_2/DISP_7[1]_i_1/O
                         net (fo=1, routed)           0.000    27.699    display_2/DISP_7[1]_i_1_n_0
    SLICE_X8Y56          FDSE                                         r  display_2/DISP_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW15
                            (input port)
  Destination:            display_2/DISP_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.612ns  (logic 8.062ns (29.199%)  route 19.549ns (70.801%))
  Logic Levels:           24  (CARRY4=8 IBUF=1 LUT2=3 LUT3=3 LUT4=3 LUT5=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW15 (IN)
                         net (fo=0)                   0.000     0.000    SW15
    V10                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SW15_IBUF_inst/O
                         net (fo=47, routed)          4.888     6.382    display_2/LED17_R_OBUF
    SLICE_X0Y50          LUT4 (Prop_lut4_I3_O)        0.124     6.506 f  display_2/DISP_1[4]_i_23/O
                         net (fo=32, routed)          1.802     8.308    display_2/DISP_1[4]_i_23_n_0
    SLICE_X12Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.432 r  display_2/DISP_3[4]_i_12/O
                         net (fo=5, routed)           1.309     9.742    display_2/DISP_3[4]_i_12_n_0
    SLICE_X9Y48          LUT3 (Prop_lut3_I1_O)        0.152     9.894 r  display_2/DISP_3[4]_i_20/O
                         net (fo=8, routed)           1.257    11.150    display_2/DISP_3[4]_i_20_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I2_O)        0.354    11.504 f  display_2/DISP_3[4]_i_18/O
                         net (fo=18, routed)          0.841    12.345    display_2/DISP_3[0]_i_61_n_0
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.352    12.697 r  display_2/DISP_3[0]_i_103/O
                         net (fo=4, routed)           0.684    13.382    display_2/DISP_3[0]_i_103_n_0
    SLICE_X4Y44          LUT2 (Prop_lut2_I0_O)        0.332    13.714 r  display_2/DISP_3[0]_i_161/O
                         net (fo=1, routed)           0.000    13.714    display_2/DISP_3[0]_i_161_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.112 r  display_2/DISP_3_reg[0]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.112    display_2/DISP_3_reg[0]_i_132_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.269 f  display_2/DISP_3_reg[0]_i_99/CO[1]
                         net (fo=31, routed)          1.415    15.684    display_2/DISP_3_reg[0]_i_99_n_2
    SLICE_X7Y48          LUT3 (Prop_lut3_I1_O)        0.357    16.041 r  display_2/DISP_3[0]_i_67/O
                         net (fo=2, routed)           1.093    17.133    display_2/DISP_3[0]_i_67_n_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I0_O)        0.326    17.459 r  display_2/DISP_3[0]_i_71/O
                         net (fo=1, routed)           0.000    17.459    display_2/DISP_3[0]_i_71_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.009 r  display_2/DISP_3_reg[0]_i_43/CO[3]
                         net (fo=1, routed)           0.000    18.009    display_2/DISP_3_reg[0]_i_43_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.231 r  display_2/DISP_3_reg[0]_i_40/O[0]
                         net (fo=2, routed)           0.901    19.132    display_2/DISP_3_reg[0]_i_40_n_7
    SLICE_X8Y48          LUT3 (Prop_lut3_I0_O)        0.328    19.460 r  display_2/DISP_3[0]_i_22/O
                         net (fo=2, routed)           0.708    20.168    display_2/DISP_3[0]_i_22_n_0
    SLICE_X8Y48          LUT4 (Prop_lut4_I0_O)        0.331    20.499 r  display_2/DISP_3[0]_i_26/O
                         net (fo=1, routed)           0.000    20.499    display_2/DISP_3[0]_i_26_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.875 r  display_2/DISP_3_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.875    display_2/DISP_3_reg[0]_i_15_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.094 r  display_2/DISP_3_reg[0]_i_30/O[0]
                         net (fo=1, routed)           0.858    21.951    display_2/DISP_3_reg[0]_i_30_n_7
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.295    22.246 r  display_2/DISP_3[0]_i_18/O
                         net (fo=1, routed)           0.000    22.246    display_2/DISP_3[0]_i_18_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    22.496 r  display_2/DISP_3_reg[0]_i_14/O[2]
                         net (fo=1, routed)           0.825    23.322    display_2/DISP_3_reg[0]_i_14_n_5
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.301    23.623 r  display_2/DISP_3[4]_i_15/O
                         net (fo=1, routed)           0.000    23.623    display_2/DISP_3[4]_i_15_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    23.853 r  display_2/DISP_3_reg[4]_i_13/O[1]
                         net (fo=7, routed)           1.302    25.155    display_2/DISP_3_reg[4]_i_13_n_6
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.334    25.489 r  display_2/DISP_3[4]_i_8/O
                         net (fo=3, routed)           0.830    26.319    display_2/DISP_3[4]_i_8_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.332    26.651 r  display_2/DISP_3[4]_i_4/O
                         net (fo=2, routed)           0.836    27.488    display_2/DISP_3[4]_i_4_n_0
    SLICE_X11Y52         LUT6 (Prop_lut6_I3_O)        0.124    27.612 r  display_2/DISP_3[2]_i_1/O
                         net (fo=1, routed)           0.000    27.612    display_2/DISP_3[2]_i_1_n_0
    SLICE_X11Y52         FDSE                                         r  display_2/DISP_3_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_2/display/dis_clk/count_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_2/display/display_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  display_2/display/dis_clk/count_reg[17]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_2/display/dis_clk/count_reg[17]/Q
                         net (fo=2, routed)           0.118     0.259    display_2/display/count_reg[17]
    SLICE_X1Y57          FDRE                                         r  display_2/display/display_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_2/display/display_sel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_2/display/an_out_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.715%)  route 0.126ns (47.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  display_2/display/display_sel_reg[1]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_2/display/display_sel_reg[1]/Q
                         net (fo=18, routed)          0.126     0.267    display_2/display/display_sel[1]
    SLICE_X1Y56          FDSE                                         r  display_2/display/an_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_2/display/dis_clk/count_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_2/display/display_sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.979%)  route 0.130ns (48.021%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE                         0.000     0.000 r  display_2/display/dis_clk/count_reg[19]/C
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_2/display/dis_clk/count_reg[19]/Q
                         net (fo=2, routed)           0.130     0.271    display_2/display/count_reg[19]
    SLICE_X1Y57          FDRE                                         r  display_2/display/display_sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_r/sig_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_r/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  btn_r/sig_count_reg[2]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  btn_r/sig_count_reg[2]/Q
                         net (fo=4, routed)           0.089     0.230    btn_r/sig_count_reg_n_0_[2]
    SLICE_X10Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.275 r  btn_r/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.275    btn_r/FSM_sequential_state[1]_i_1_n_0
    SLICE_X10Y33         FDRE                                         r  btn_r/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_l/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_l/sig_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  btn_l/sig_count_reg[1]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_l/sig_count_reg[1]/Q
                         net (fo=5, routed)           0.083     0.211    btn_l/sig_count_reg_n_0_[1]
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  btn_l/sig_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    btn_l/sig_count[2]_i_1__0_n_0
    SLICE_X1Y33          FDRE                                         r  btn_l/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_r/sig_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_r/sig_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE                         0.000     0.000 r  btn_r/sig_count_reg[1]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  btn_r/sig_count_reg[1]/Q
                         net (fo=5, routed)           0.084     0.212    btn_r/sig_count_reg_n_0_[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I1_O)        0.099     0.311 r  btn_r/sig_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.311    btn_r/sig_count[2]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  btn_r/sig_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_2/display/display_sel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_2/display/an_out_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.157%)  route 0.178ns (55.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  display_2/display/display_sel_reg[2]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_2/display/display_sel_reg[2]/Q
                         net (fo=12, routed)          0.178     0.319    display_2/display/display_sel[2]
    SLICE_X0Y51          FDSE                                         r  display_2/display/an_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_2/display/display_sel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_2/display/an_out_reg[5]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.157%)  route 0.178ns (55.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE                         0.000     0.000 r  display_2/display/display_sel_reg[2]/C
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_2/display/display_sel_reg[2]/Q
                         net (fo=12, routed)          0.178     0.319    display_2/display/display_sel[2]
    SLICE_X0Y51          FDSE                                         r  display_2/display/an_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_r/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_r/sig_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33         FDRE                         0.000     0.000 r  btn_r/FSM_sequential_state_reg[0]/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  btn_r/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.117     0.281    btn_r/state__0[0]
    SLICE_X11Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  btn_r/sig_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.326    btn_r/sig_count[0]_i_1_n_0
    SLICE_X11Y33         FDRE                                         r  btn_r/sig_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_l/sig_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn_l/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.186ns (56.821%)  route 0.141ns (43.179%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  btn_l/sig_count_reg[0]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  btn_l/sig_count_reg[0]/Q
                         net (fo=6, routed)           0.141     0.282    btn_l/sig_count_reg_n_0_[0]
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.327 r  btn_l/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    btn_l/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y33          FDRE                                         r  btn_l/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





