Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 07:39:55 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sys_top_control_sets_placed.rpt
| Design       : sys_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |              13 |            5 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              13 |            5 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |              40 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                  Enable Signal                 |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  symb_det_inst/squared_adc0_carry__0_n_2 |                                                | symb_det_inst/squared_adc0_inferred__0/i__carry__0_n_2 |                1 |              1 |         1.00 |
|  myuart_inst/busy_reg_i_2_n_0            |                                                |                                                        |                2 |              2 |         1.00 |
|  symb_det_inst/E[0]                      |                                                |                                                        |                1 |              3 |         3.00 |
|  clk_wiz_inst/inst/clk_12288k            | adc_ctrl_inst/FSM_onehot_state[3]_i_1_n_0      | clr_IBUF                                               |                1 |              4 |         4.00 |
|  clk_BUFG                                | myuart_inst/bitposition[3]_i_1_n_0             | myuart_inst/baudcounter[3]_i_1_n_0                     |                1 |              4 |         4.00 |
|  clk_BUFG                                | myuart_inst/state[3]_i_1_n_0                   | clr_IBUF                                               |                2 |              4 |         2.00 |
|  clk_BUFG                                | symb_det_inst/p_0_in__0                        | myuart_inst/baudcounter[3]_i_1_n_0                     |                1 |              4 |         4.00 |
|  clk_BUFG                                |                                                |                                                        |                3 |              5 |         1.67 |
|  clk_BUFG                                |                                                | clr_IBUF                                               |                2 |              6 |         3.00 |
|  clk_BUFG                                | symb_det_inst/FSM_sequential_state_reg[2]_1[0] |                                                        |                2 |              6 |         3.00 |
|  clk_wiz_inst/inst/clk_12288k            |                                                | clr_IBUF                                               |                3 |              7 |         2.33 |
|  clk_wiz_inst/inst/clk_12288k            | clk_wiz_inst/inst/locked                       |                                                        |                3 |              7 |         2.33 |
|  mcdecoder_inst/dout_reg[7]_i_2_n_0      |                                                |                                                        |                3 |              8 |         2.67 |
|  myuart_inst/din_buffer_reg[8]_i_1_n_0   |                                                |                                                        |                3 |              8 |         2.67 |
|  clk_BUFG                                | symb_det_inst/freq_counter[7]_i_2_n_0          | symb_det_inst/freq_counter[7]_i_1_n_0                  |                4 |              8 |         2.00 |
|  clk_wiz_inst/inst/clk_12288k            | adc_ctrl_inst/data_0                           | clr_IBUF                                               |                3 |             12 |         4.00 |
|  clk_wiz_inst/inst/clk_12288k            | adc_ctrl_inst/dshift                           | clr_IBUF                                               |                3 |             12 |         4.00 |
|  clk_BUFG                                | symb_det_inst/p_0_in__0                        | symb_det_inst/note_clk_counter[11]_i_1_n_0             |                3 |             12 |         4.00 |
+------------------------------------------+------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


