Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug  4 01:26:17 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.330        0.000                      0                 3523        0.134        0.000                      0                 3523        4.500        0.000                       0                  1746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           2.330        0.000                      0                 3522        0.134        0.000                      0                 3522        9.500        0.000                       0                  1744  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        2.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.073ns  (logic 5.552ns (32.519%)  route 11.521ns (67.481%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns = ( 27.583 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 r  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.109    23.714    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    23.838 r  riscv_steel_core_instance/prev_port1_write_request_i_1/O
                         net (fo=4, routed)           0.458    24.296    riscv_steel_core_instance/prev_write_request_reg_2
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.124    24.420 r  riscv_steel_core_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           0.841    25.261    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653    27.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.575    28.158    
                         clock uncertainty           -0.035    28.123    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.591    dual_port_ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.591    
                         arrival time                         -25.261    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.120ns  (logic 5.552ns (32.431%)  route 11.568ns (67.569%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.726    25.308    uart_instance/tx_register
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y101        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.120ns  (logic 5.552ns (32.431%)  route 11.568ns (67.569%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.726    25.308    uart_instance/tx_register
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y101        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.120ns  (logic 5.552ns (32.431%)  route 11.568ns (67.569%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.726    25.308    uart_instance/tx_register
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y101        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        17.120ns  (logic 5.552ns (32.431%)  route 11.568ns (67.569%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.726    25.308    uart_instance/tx_register
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y101        FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y101        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.308    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.999ns  (logic 5.552ns (32.661%)  route 11.447ns (67.339%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.588ns = ( 27.588 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 r  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 r  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 r  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 r  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          1.109    23.714    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    23.838 r  riscv_steel_core_instance/prev_port1_write_request_i_1/O
                         net (fo=4, routed)           0.437    24.275    riscv_steel_core_instance/prev_write_request_reg_2
    SLICE_X15Y108        LUT6 (Prop_lut6_I0_O)        0.124    24.399 r  riscv_steel_core_instance/ram_reg_0_i_21/O
                         net (fo=1, routed)           0.788    25.187    dual_port_ram_instance/p_0_in0_out[0]
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.658    27.588    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK
                         clock pessimism              0.575    28.163    
                         clock uncertainty           -0.035    28.128    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.596    dual_port_ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         27.596    
                         arrival time                         -25.187    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 5.552ns (32.698%)  route 11.428ns (67.302%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns = ( 27.543 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.586    25.168    uart_instance/tx_register
    SLICE_X21Y104        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.613    27.543    uart_instance/internal_clock_BUFG
    SLICE_X21Y104        FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.106    
                         clock uncertainty           -0.035    28.070    
    SLICE_X21Y104        FDRE (Setup_fdre_C_R)       -0.429    27.641    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.641    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 5.552ns (32.698%)  route 11.428ns (67.302%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.586    25.168    uart_instance/tx_register
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y102        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 5.552ns (32.698%)  route 11.428ns (67.302%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.586    25.168    uart_instance/tx_register
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y102        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 dual_port_ram_instance/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 5.552ns (32.698%)  route 11.428ns (67.302%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.544ns = ( 27.544 - 20.000 ) 
    Source Clock Delay      (SCD):    8.188ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.783     8.188    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    10.642 r  dual_port_ram_instance/ram_reg_2/DOBDO[0]
                         net (fo=3, routed)           1.686    12.328    riscv_steel_core_instance/port0_rdata[12]
    SLICE_X25Y107        LUT5 (Prop_lut5_I0_O)        0.152    12.480 r  riscv_steel_core_instance/immediate_stage3[16]_i_2/O
                         net (fo=117, routed)         0.834    13.314    riscv_steel_core_instance/ram_reg_2_2
    SLICE_X28Y107        LUT2 (Prop_lut2_I0_O)        0.321    13.635 r  riscv_steel_core_instance/rs1_data_stage3[31]_i_19/O
                         net (fo=32, routed)          1.476    15.110    riscv_steel_core_instance/rs1_data_stage3[31]_i_19_n_0
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.332    15.442 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_5/O
                         net (fo=1, routed)           0.923    16.365    riscv_steel_core_instance/rs1_data_stage3[17]_i_5_n_0
    SLICE_X28Y127        LUT6 (Prop_lut6_I3_O)        0.124    16.489 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_2/O
                         net (fo=1, routed)           0.625    17.114    riscv_steel_core_instance/rs1_data_stage3[17]_i_2_n_0
    SLICE_X28Y125        LUT4 (Prop_lut4_I2_O)        0.124    17.238 r  riscv_steel_core_instance/rs1_data_stage3[17]_i_1/O
                         net (fo=5, routed)           1.009    18.247    riscv_steel_core_instance/rs1_data[17]
    SLICE_X15Y118        LUT6 (Prop_lut6_I3_O)        0.124    18.371 r  riscv_steel_core_instance/target_address_adder_stage3[17]_i_4/O
                         net (fo=1, routed)           0.000    18.371    dual_port_ram_instance/prev_data_address_reg[19][1]
    SLICE_X15Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.921 r  dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.921    dual_port_ram_instance/target_address_adder_stage3_reg[17]_i_1_n_0
    SLICE_X15Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.035 r  dual_port_ram_instance/prev_data_address_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.035    dual_port_ram_instance/prev_data_address_reg[20]_i_1_n_0
    SLICE_X15Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    19.291 f  dual_port_ram_instance/target_address_adder_stage3_reg[27]_i_1/O[2]
                         net (fo=4, routed)           0.987    20.277    riscv_steel_core_instance/target_address_adder_stage3_reg[27]_0[2]
    SLICE_X5Y122         LUT4 (Prop_lut4_I2_O)        0.297    20.574 f  riscv_steel_core_instance/prev_data_address[26]_i_1__0/O
                         net (fo=2, routed)           0.831    21.406    riscv_steel_core_instance/prev_data_address[26]_i_1__0_n_0
    SLICE_X5Y122         LUT6 (Prop_lut6_I0_O)        0.332    21.738 f  riscv_steel_core_instance/ram_reg_0_i_27/O
                         net (fo=1, routed)           0.743    22.481    riscv_steel_core_instance/ram_reg_0_i_27_n_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    22.605 f  riscv_steel_core_instance/ram_reg_0_i_22/O
                         net (fo=63, routed)          0.972    23.577    riscv_steel_core_instance/ram_reg_0_i_22_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I0_O)        0.124    23.701 f  riscv_steel_core_instance/tx_bit_counter[3]_i_4/O
                         net (fo=22, routed)          0.757    24.458    riscv_steel_core_instance/prev_data_address_reg[4]_0
    SLICE_X20Y103        LUT5 (Prop_lut5_I0_O)        0.124    24.582 r  riscv_steel_core_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.586    25.168    uart_instance/tx_register
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.614    27.544    uart_instance/internal_clock_BUFG
    SLICE_X21Y102        FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.107    
                         clock uncertainty           -0.035    28.071    
    SLICE_X21Y102        FDRE (Setup_fdre_C_R)       -0.429    27.642    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.642    
                         arrival time                         -25.168    
  -------------------------------------------------------------------
                         slack                                  2.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.594ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.668     2.594    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     2.735 r  riscv_steel_core_instance/program_counter_reg[14]/Q
                         net (fo=3, routed)           0.068     2.803    riscv_steel_core_instance/program_counter[14]
    SLICE_X5Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.940     3.449    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y117         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[14]/C
                         clock pessimism             -0.856     2.594    
    SLICE_X5Y117         FDRE (Hold_fdre_C_D)         0.075     2.669    riscv_steel_core_instance/program_counter_stage3_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/program_counter_reg[30]/Q
                         net (fo=3, routed)           0.068     2.768    riscv_steel_core_instance/program_counter_reg[31]_0[24]
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[30]/C
                         clock pessimism             -0.856     2.559    
    SLICE_X11Y124        FDRE (Hold_fdre_C_D)         0.075     2.634    riscv_steel_core_instance/program_counter_stage3_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.667     2.593    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  riscv_steel_core_instance/program_counter_reg[19]/Q
                         net (fo=3, routed)           0.069     2.803    riscv_steel_core_instance/program_counter_reg[31]_0[13]
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.940     3.449    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[19]/C
                         clock pessimism             -0.857     2.593    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.075     2.668    riscv_steel_core_instance/program_counter_stage3_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.591ns
    Clock Pessimism Removal (CPR):    0.856ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.665     2.591    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     2.732 r  riscv_steel_core_instance/program_counter_reg[20]/Q
                         net (fo=3, routed)           0.069     2.801    riscv_steel_core_instance/program_counter_reg[31]_0[14]
    SLICE_X5Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.937     3.446    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[20]/C
                         clock pessimism             -0.856     2.591    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.075     2.666    riscv_steel_core_instance/program_counter_stage3_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.592ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.666     2.592    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.141     2.733 r  riscv_steel_core_instance/program_counter_reg[22]/Q
                         net (fo=3, routed)           0.069     2.802    riscv_steel_core_instance/program_counter_reg[31]_0[16]
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.939     3.448    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y120         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[22]/C
                         clock pessimism             -0.857     2.592    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.075     2.667    riscv_steel_core_instance/program_counter_stage3_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.667     2.593    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  riscv_steel_core_instance/program_counter_reg[24]/Q
                         net (fo=3, routed)           0.069     2.803    riscv_steel_core_instance/program_counter_reg[31]_0[18]
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.940     3.449    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y119         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[24]/C
                         clock pessimism             -0.857     2.593    
    SLICE_X3Y119         FDRE (Hold_fdre_C_D)         0.071     2.664    riscv_steel_core_instance/program_counter_stage3_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.857ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.643     2.569    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y112        FDRE (Prop_fdre_C_Q)         0.164     2.733 r  riscv_steel_core_instance/program_counter_reg[1]/Q
                         net (fo=3, routed)           0.068     2.801    riscv_steel_core_instance/program_counter_reg[31]_0[0]
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.916     3.425    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y112        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[1]/C
                         clock pessimism             -0.857     2.569    
    SLICE_X14Y112        FDRE (Hold_fdre_C_D)         0.060     2.629    riscv_steel_core_instance/program_counter_stage3_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.629    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y124        FDRE (Prop_fdre_C_Q)         0.164     2.723 r  riscv_steel_core_instance/program_counter_reg[28]/Q
                         net (fo=3, routed)           0.068     2.791    riscv_steel_core_instance/program_counter_reg[31]_0[22]
    SLICE_X12Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.904     3.413    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y124        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[28]/C
                         clock pessimism             -0.855     2.559    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.060     2.619    riscv_steel_core_instance/program_counter_stage3_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.634     2.560    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.164     2.724 r  riscv_steel_core_instance/program_counter_reg[31]/Q
                         net (fo=3, routed)           0.068     2.792    riscv_steel_core_instance/program_counter_reg[31]_0[25]
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[31]/C
                         clock pessimism             -0.855     2.560    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.053     2.613    riscv_steel_core_instance/program_counter_stage3_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.150%)  route 0.080ns (32.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.855ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.634     2.560    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.164     2.724 r  riscv_steel_core_instance/program_counter_reg[29]/Q
                         net (fo=3, routed)           0.080     2.804    riscv_steel_core_instance/program_counter_reg[31]_0[23]
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.905     3.414    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X12Y123        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[29]/C
                         clock pessimism             -0.855     2.560    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.060     2.620    riscv_steel_core_instance/program_counter_stage3_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y20   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y22   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y21   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X16Y107  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port0_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port1_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  dual_port_ram_instance/prev_port1_wdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  dual_port_ram_instance/prev_port1_wdata_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y109  dual_port_ram_instance/prev_port1_wdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y109  dual_port_ram_instance/prev_port1_wdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y110  dual_port_ram_instance/prev_port1_wdata_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y110  dual_port_ram_instance/prev_port1_wdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port0_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port0_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y107  dual_port_ram_instance/port1_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  dual_port_ram_instance/prev_port1_wdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y103  dual_port_ram_instance/prev_port1_wdata_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y109  dual_port_ram_instance/prev_port1_wdata_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X17Y109  dual_port_ram_instance/prev_port1_wdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y110  dual_port_ram_instance/prev_port1_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y110  dual_port_ram_instance/prev_port1_wdata_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.507ns  (logic 3.977ns (61.120%)  route 2.530ns (38.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.739     8.145    uart_instance/internal_clock_BUFG
    SLICE_X20Y104        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.456     8.601 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           2.530    11.131    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.652 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.652    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.363ns (64.878%)  route 0.738ns (35.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.645     2.571    uart_instance/internal_clock_BUFG
    SLICE_X20Y104        FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y104        FDRE (Prop_fdre_C_Q)         0.141     2.712 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.738     3.450    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.672 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.672    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1997 Endpoints
Min Delay          1997 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.617ns  (logic 2.093ns (18.015%)  route 9.524ns (81.985%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        7.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.947     8.414    riscv_steel_core_instance/reset_IBUF
    SLICE_X24Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.564 f  riscv_steel_core_instance/prev_data_wdata[18]_i_4/O
                         net (fo=1, routed)           0.694     9.259    riscv_steel_core_instance/prev_data_wdata[18]_i_4_n_0
    SLICE_X24Y113        LUT6 (Prop_lut6_I5_O)        0.326     9.585 r  riscv_steel_core_instance/prev_data_wdata[18]_i_1/O
                         net (fo=2, routed)           1.220    10.804    riscv_steel_core_instance/data_wdata[18]
    SLICE_X12Y108        LUT2 (Prop_lut2_I1_O)        0.150    10.954 r  riscv_steel_core_instance/ram_reg_2_i_6/O
                         net (fo=2, routed)           0.663    11.617    dual_port_ram_instance/p_1_in[18]
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.657     7.587    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/prev_port1_wdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.496ns  (logic 2.093ns (18.205%)  route 9.403ns (81.795%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.947     8.414    riscv_steel_core_instance/reset_IBUF
    SLICE_X24Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.564 f  riscv_steel_core_instance/prev_data_wdata[18]_i_4/O
                         net (fo=1, routed)           0.694     9.259    riscv_steel_core_instance/prev_data_wdata[18]_i_4_n_0
    SLICE_X24Y113        LUT6 (Prop_lut6_I5_O)        0.326     9.585 r  riscv_steel_core_instance/prev_data_wdata[18]_i_1/O
                         net (fo=2, routed)           1.220    10.804    riscv_steel_core_instance/data_wdata[18]
    SLICE_X12Y108        LUT2 (Prop_lut2_I1_O)        0.150    10.954 r  riscv_steel_core_instance/ram_reg_2_i_6/O
                         net (fo=2, routed)           0.541    11.496    dual_port_ram_instance/p_1_in[18]
    SLICE_X12Y106        FDRE                                         r  dual_port_ram_instance/prev_port1_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.615     7.545    dual_port_ram_instance/internal_clock_BUFG
    SLICE_X12Y106        FDRE                                         r  dual_port_ram_instance/prev_port1_wdata_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_1/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.959ns  (logic 2.075ns (18.933%)  route 8.884ns (81.067%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        7.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.536     7.003    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.127 r  riscv_steel_core_instance/prev_data_wdata[25]_i_7/O
                         net (fo=13, routed)          1.462     8.589    riscv_steel_core_instance/port0_read_request_ack_reg
    SLICE_X24Y111        LUT3 (Prop_lut3_I0_O)        0.152     8.741 r  riscv_steel_core_instance/ram_reg_1_i_11/O
                         net (fo=1, routed)           1.024     9.765    riscv_steel_core_instance/ram_reg_1_i_11_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I4_O)        0.332    10.097 r  riscv_steel_core_instance/ram_reg_1_i_1/O
                         net (fo=2, routed)           0.862    10.959    dual_port_ram_instance/p_1_in[15]
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.653     7.583    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y22         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.850ns  (logic 2.159ns (19.898%)  route 8.691ns (80.102%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.536     7.003    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.127 r  riscv_steel_core_instance/prev_data_wdata[25]_i_7/O
                         net (fo=13, routed)          0.624     7.751    riscv_steel_core_instance/port0_read_request_ack_reg
    SLICE_X25Y109        LUT3 (Prop_lut3_I2_O)        0.118     7.869 f  riscv_steel_core_instance/prev_data_wdata[24]_i_4/O
                         net (fo=1, routed)           0.801     8.670    riscv_steel_core_instance/prev_data_wdata[24]_i_4_n_0
    SLICE_X25Y110        LUT6 (Prop_lut6_I5_O)        0.326     8.996 r  riscv_steel_core_instance/prev_data_wdata[24]_i_1/O
                         net (fo=3, routed)           0.999     9.995    riscv_steel_core_instance/data_wdata[24]
    SLICE_X16Y111        LUT6 (Prop_lut6_I5_O)        0.124    10.119 r  riscv_steel_core_instance/ram_reg_3_i_8/O
                         net (fo=1, routed)           0.730    10.850    dual_port_ram_instance/p_1_in[24]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.827ns  (logic 2.075ns (19.164%)  route 8.752ns (80.836%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.018     7.485    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y108        LUT3 (Prop_lut3_I0_O)        0.152     7.637 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.990     8.627    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X21Y110        LUT6 (Prop_lut6_I0_O)        0.332     8.959 f  riscv_steel_core_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.778     9.736    riscv_steel_core_instance/ram_reg_3_i_10_n_0
    SLICE_X16Y112        LUT6 (Prop_lut6_I2_O)        0.124     9.860 r  riscv_steel_core_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.967    10.827    dual_port_ram_instance/p_0_in0_out[3]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.784ns  (logic 2.075ns (19.239%)  route 8.709ns (80.761%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        6.018     7.485    riscv_steel_core_instance/reset_IBUF
    SLICE_X20Y108        LUT3 (Prop_lut3_I0_O)        0.152     7.637 r  riscv_steel_core_instance/ram_reg_0_i_28/O
                         net (fo=4, routed)           0.990     8.627    riscv_steel_core_instance/prev_write_request_reg_0
    SLICE_X21Y110        LUT6 (Prop_lut6_I0_O)        0.332     8.959 f  riscv_steel_core_instance/ram_reg_3_i_10/O
                         net (fo=9, routed)           0.836     9.794    riscv_steel_core_instance/ram_reg_3_i_10_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I2_O)        0.124     9.918 r  riscv_steel_core_instance/ram_reg_3_i_2/O
                         net (fo=1, routed)           0.866    10.784    dual_port_ram_instance/p_1_in[30]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/prev_port1_wdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 2.075ns (19.273%)  route 8.691ns (80.727%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        7.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.536     7.003    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.127 r  riscv_steel_core_instance/prev_data_wdata[25]_i_7/O
                         net (fo=13, routed)          1.462     8.589    riscv_steel_core_instance/port0_read_request_ack_reg
    SLICE_X24Y111        LUT3 (Prop_lut3_I0_O)        0.152     8.741 r  riscv_steel_core_instance/ram_reg_1_i_11/O
                         net (fo=1, routed)           1.024     9.765    riscv_steel_core_instance/ram_reg_1_i_11_n_0
    SLICE_X22Y110        LUT5 (Prop_lut5_I4_O)        0.332    10.097 r  riscv_steel_core_instance/ram_reg_1_i_1/O
                         net (fo=2, routed)           0.668    10.765    dual_port_ram_instance/p_1_in[15]
    SLICE_X15Y110        FDRE                                         r  dual_port_ram_instance/prev_port1_wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.613     7.543    dual_port_ram_instance/internal_clock_BUFG
    SLICE_X15Y110        FDRE                                         r  dual_port_ram_instance/prev_port1_wdata_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.697ns  (logic 2.166ns (20.247%)  route 8.531ns (79.753%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.536     7.003    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.127 r  riscv_steel_core_instance/prev_data_wdata[25]_i_7/O
                         net (fo=13, routed)          0.586     7.713    riscv_steel_core_instance/port0_read_request_ack_reg
    SLICE_X22Y111        LUT3 (Prop_lut3_I2_O)        0.119     7.832 f  riscv_steel_core_instance/prev_data_wdata[25]_i_4/O
                         net (fo=1, routed)           0.583     8.416    riscv_steel_core_instance/prev_data_wdata[25]_i_4_n_0
    SLICE_X23Y111        LUT6 (Prop_lut6_I5_O)        0.332     8.748 r  riscv_steel_core_instance/prev_data_wdata[25]_i_1/O
                         net (fo=3, routed)           0.979     9.727    riscv_steel_core_instance/data_wdata[25]
    SLICE_X15Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.851 r  riscv_steel_core_instance/ram_reg_3_i_7/O
                         net (fo=1, routed)           0.846    10.697    dual_port_ram_instance/p_1_in[25]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.631ns  (logic 2.072ns (19.489%)  route 8.559ns (80.511%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        7.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.846     7.313    riscv_steel_core_instance/reset_IBUF
    SLICE_X17Y113        LUT3 (Prop_lut3_I0_O)        0.154     7.467 f  riscv_steel_core_instance/prev_data_wdata[29]_i_5/O
                         net (fo=1, routed)           1.092     8.558    riscv_steel_core_instance/prev_data_wdata[29]_i_5_n_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I5_O)        0.327     8.885 r  riscv_steel_core_instance/prev_data_wdata[29]_i_1/O
                         net (fo=3, routed)           0.921     9.806    riscv_steel_core_instance/data_wdata[29]
    SLICE_X14Y113        LUT6 (Prop_lut6_I5_O)        0.124     9.930 r  riscv_steel_core_instance/ram_reg_3_i_3/O
                         net (fo=1, routed)           0.701    10.631    dual_port_ram_instance/p_1_in[29]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.648     7.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 2.214ns (20.965%)  route 8.346ns (79.035%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        7.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=1735, routed)        5.536     7.003    riscv_steel_core_instance/reset_IBUF
    SLICE_X23Y107        LUT2 (Prop_lut2_I1_O)        0.124     7.127 r  riscv_steel_core_instance/prev_data_wdata[25]_i_7/O
                         net (fo=13, routed)          0.700     7.827    riscv_steel_core_instance/port0_read_request_ack_reg
    SLICE_X22Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.951 f  riscv_steel_core_instance/prev_data_wdata[7]_i_2/O
                         net (fo=8, routed)           0.434     8.385    riscv_steel_core_instance/prev_data_wdata[7]_i_2_n_0
    SLICE_X23Y107        LUT5 (Prop_lut5_I2_O)        0.118     8.503 r  riscv_steel_core_instance/prev_data_wdata[7]_i_1/O
                         net (fo=3, routed)           1.016     9.519    riscv_steel_core_instance/data_wdata[7]
    SLICE_X15Y106        LUT2 (Prop_lut2_I1_O)        0.381     9.900 r  riscv_steel_core_instance/ram_reg_0_i_13/O
                         net (fo=2, routed)           0.660    10.560    dual_port_ram_instance/p_1_in[7]
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        1.658     7.588    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.235ns (26.486%)  route 0.652ns (73.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.652     0.887    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/mepc_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/mepc_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.235ns (26.486%)  route 0.652ns (73.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.652     0.887    riscv_steel_core_instance/reset_IBUF
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X3Y123         FDRE                                         r  riscv_steel_core_instance/mepc_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mepc_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.235ns (26.140%)  route 0.663ns (73.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.663     0.898    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.932     3.441    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y124         FDRE                                         r  riscv_steel_core_instance/mepc_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/mscratch_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.235ns (26.013%)  route 0.668ns (73.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.668     0.903    riscv_steel_core_instance/reset_IBUF
    SLICE_X4Y124         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.932     3.441    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X4Y124         FDRE                                         r  riscv_steel_core_instance/mscratch_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/prev_data_address_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/prev_data_address_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/program_counter_stage3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.235ns (24.661%)  route 0.717ns (75.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=1735, routed)        0.717     0.952    riscv_steel_core_instance/reset_IBUF
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=1743, routed)        0.933     3.442    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y123         FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[27]/C





