\hypertarget{structports_1_1Pin}{}\section{ports\+:\+:Pin$<$ p, b $>$ Struct Template Reference}
\label{structports_1_1Pin}\index{ports\+::\+Pin$<$ p, b $>$@{ports\+::\+Pin$<$ p, b $>$}}


Every pin has one ore multiple typedefs of this class.  




{\ttfamily \#include $<$ports.\+h$>$}

\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{structports_1_1__Io}{\+\_\+\+Io}$<$ p, b, \+\_\+\+I\+O\+Reg\+::\+D\+D\+Rx $>$ {\bfseries \+\_\+\+D\+DR}\hypertarget{structports_1_1Pin_a520a470d63ee662a6e32050e23118405}{}\label{structports_1_1Pin_a520a470d63ee662a6e32050e23118405}

\item 
typedef \hyperlink{structports_1_1__Io}{\+\_\+\+Io}$<$ p, b, \+\_\+\+I\+O\+Reg\+::\+P\+O\+R\+Tx $>$ {\bfseries \+\_\+\+P\+O\+RT}\hypertarget{structports_1_1Pin_a21300f49ada5e9c43c8c7fd3c5d02bab}{}\label{structports_1_1Pin_a21300f49ada5e9c43c8c7fd3c5d02bab}

\item 
typedef \hyperlink{structports_1_1__Io}{\+\_\+\+Io}$<$ p, b, \+\_\+\+I\+O\+Reg\+::\+P\+I\+Nx $>$ {\bfseries \+\_\+\+P\+IN}\hypertarget{structports_1_1Pin_a11990dc8597439185ba300ee0bbc54e6}{}\label{structports_1_1Pin_a11990dc8597439185ba300ee0bbc54e6}

\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static void \hyperlink{structports_1_1Pin_a0ab0631ab14e62fd6f131005e96c298c}{set\+DD} (const enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} dd)\hypertarget{structports_1_1Pin_a0ab0631ab14e62fd6f131005e96c298c}{}\label{structports_1_1Pin_a0ab0631ab14e62fd6f131005e96c298c}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily D\+DR = dd;}. \end{DoxyCompactList}\item 
static enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} \hyperlink{structports_1_1Pin_a7aabcc753e62bd94ee9a8186e9d050ab}{get\+DD} ()\hypertarget{structports_1_1Pin_a7aabcc753e62bd94ee9a8186e9d050ab}{}\label{structports_1_1Pin_a7aabcc753e62bd94ee9a8186e9d050ab}

\begin{DoxyCompactList}\small\item\em returns either Data\+Direction\+::\+In or Data\+Direction\+::\+Output by reading from D\+DR and casting the bit value. \end{DoxyCompactList}\item 
static void \hyperlink{structports_1_1Pin_a11ba9e7aeda2d867780dee32234f2c7e}{set\+Pull\+Up} (const enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} pull\+Up)\hypertarget{structports_1_1Pin_a11ba9e7aeda2d867780dee32234f2c7e}{}\label{structports_1_1Pin_a11ba9e7aeda2d867780dee32234f2c7e}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily P\+O\+RT = pull\+Up;}. \end{DoxyCompactList}\item 
static enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} \hyperlink{structports_1_1Pin_a5a5e3c8e256954043d749752859ea300}{get\+Pull\+Up} ()\hypertarget{structports_1_1Pin_a5a5e3c8e256954043d749752859ea300}{}\label{structports_1_1Pin_a5a5e3c8e256954043d749752859ea300}

\begin{DoxyCompactList}\small\item\em returns either Pull\+Up\+::\+Off or Pull\+Up\+::\+On by reading from P\+O\+RT and casting the bit value. \end{DoxyCompactList}\item 
static void \hyperlink{structports_1_1Pin_ae2f380ea5586a2eaa6e0d0b85dbf0983}{set\+To\+Input} (const enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} pull\+Up)\hypertarget{structports_1_1Pin_ae2f380ea5586a2eaa6e0d0b85dbf0983}{}\label{structports_1_1Pin_ae2f380ea5586a2eaa6e0d0b85dbf0983}

\begin{DoxyCompactList}\small\item\em Equivalent to first setting the data direction {\ttfamily D\+DR = Data\+Direction\+::\+Input;} followed by setting the pull up resistor\+: {\ttfamily P\+O\+RT = pullup;}. \end{DoxyCompactList}\item 
static void \hyperlink{structports_1_1Pin_a3caf6009548ed46020910f36d2b0f4f9}{toggle} ()\hypertarget{structports_1_1Pin_a3caf6009548ed46020910f36d2b0f4f9}{}\label{structports_1_1Pin_a3caf6009548ed46020910f36d2b0f4f9}

\begin{DoxyCompactList}\small\item\em Equivalent to {\ttfamily P\+IN = 1;} which toggles the output if pin is in output mode. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static enum \hyperlink{namespaceports_a9949317f344930bd6ad1097e80c97b67}{\+\_\+\+Port} \hyperlink{structports_1_1Pin_ad63613b8c14441d28e3f3d935da67e77}{port} = p\hypertarget{structports_1_1Pin_ad63613b8c14441d28e3f3d935da67e77}{}\label{structports_1_1Pin_ad63613b8c14441d28e3f3d935da67e77}

\begin{DoxyCompactList}\small\item\em The port name (enum \+\_\+\+Port) of this pin. \end{DoxyCompactList}\item 
static const uint8\+\_\+t \hyperlink{structports_1_1Pin_aea726b85cfe5e49822dd2517da5c860f}{bit} = b\hypertarget{structports_1_1Pin_aea726b85cfe5e49822dd2517da5c860f}{}\label{structports_1_1Pin_aea726b85cfe5e49822dd2517da5c860f}

\begin{DoxyCompactList}\small\item\em The bit position (0-\/7) inside the D\+D\+Rx, P\+O\+R\+Tx or P\+I\+Nx register. \end{DoxyCompactList}\item 
static \hyperlink{structports_1_1__Io}{\+\_\+\+D\+DR} \hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{D\+DR}
\begin{DoxyCompactList}\small\item\em Simplified access to the D\+DR value of this pin. \end{DoxyCompactList}\item 
static \hyperlink{structports_1_1__Io}{\+\_\+\+P\+O\+RT} \hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{P\+O\+RT}
\begin{DoxyCompactList}\small\item\em Simplified access to the P\+O\+RT value of this pin. \end{DoxyCompactList}\item 
static \hyperlink{structports_1_1__Io}{\+\_\+\+P\+IN} \hyperlink{structports_1_1Pin_ae2e45a41082457c350f71f7a720265d4}{P\+IN}
\begin{DoxyCompactList}\small\item\em Simplified access to the P\+IN value of this pin. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\subsubsection*{template$<$enum \+\_\+\+Port p, uint8\+\_\+t b$>$\\*
struct ports\+::\+Pin$<$ p, b $>$}

Every pin has one ore multiple typedefs of this class. 

The port name (enum \+\_\+\+Port) and the bit in the registers is provided as static variables.

In addition reading or setting the value of a pin is simplified through \hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{D\+DR} \hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{P\+O\+RT} and \hyperlink{structports_1_1Pin_ae2e45a41082457c350f71f7a720265d4}{P\+IN} which have cast converters from uint8\+\_\+t.

Using those static members (\hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{D\+DR}, \hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{P\+O\+RT} or \hyperlink{structports_1_1Pin_ae2e45a41082457c350f71f7a720265d4}{P\+IN}) liberates you from writing bit operations. If your pin is for instance B2, a typical way to set the D\+DR value of the pin to 0 would have been\+: {\ttfamily P\+O\+R\+TB \&= $\sim$(\+\_\+\+B\+V(2));}.

The exact same thing may now be done by writing\+: {\ttfamily P\+O\+R\+T\+\_\+\+B2\+::\+D\+DR = 0;}

When using the enums \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} or \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} the compiler verifies that the enum is used for the correct register.

The compiler does not verify that you are in the correct \char`\"{}mode\char`\"{}. Calling \hyperlink{structports_1_1Pin_a11ba9e7aeda2d867780dee32234f2c7e}{set\+Pull\+Up()} when the pin is in output mode will change the output! You would need to switch to input first ({\ttfamily D\+DR = Data\+Direction\+::\+Input;}). 

\subsection{Member Data Documentation}
\index{ports\+::\+Pin@{ports\+::\+Pin}!D\+DR@{D\+DR}}
\index{D\+DR@{D\+DR}!ports\+::\+Pin@{ports\+::\+Pin}}
\subsubsection[{\texorpdfstring{D\+DR}{DDR}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum \+\_\+\+Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+D\+DR} {\bf ports\+::\+Pin}$<$ p, b $>$\+::D\+DR\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{}\label{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}


Simplified access to the D\+DR value of this pin. 

A cast operator of this variable allows you to read and write the D\+DR value for this bit as if every bit had its own {\ttfamily uint8\+\_\+t}.

Cast operators to and from enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} are also implemented and prevent accidental use of an incorrect register.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR = Data\+Direction\+::\+Input;}
\item {\ttfamily uint8\+\_\+t current\+D\+DR = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;}
\item {\ttfamily enum Data\+Direction current\+D\+D\+R2 = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;} 
\end{DoxyItemize}\index{ports\+::\+Pin@{ports\+::\+Pin}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!ports\+::\+Pin@{ports\+::\+Pin}}
\subsubsection[{\texorpdfstring{P\+IN}{PIN}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum \+\_\+\+Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+P\+IN} {\bf ports\+::\+Pin}$<$ p, b $>$\+::P\+IN\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structports_1_1Pin_ae2e45a41082457c350f71f7a720265d4}{}\label{structports_1_1Pin_ae2e45a41082457c350f71f7a720265d4}


Simplified access to the P\+IN value of this pin. 

A cast operator of this variable allows you to read and write the D\+DR value for this bit as if every bit had its own uint8\+\_\+t.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR = Data\+Direction\+::\+Input;}
\item {\ttfamily uint8\+\_\+t current\+D\+DR = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;}
\item {\ttfamily Data\+Direction current\+D\+D\+R2 = P\+O\+R\+T\+\_\+\+C3\+::\+D\+DR;} 
\end{DoxyItemize}\index{ports\+::\+Pin@{ports\+::\+Pin}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!ports\+::\+Pin@{ports\+::\+Pin}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}template$<$enum \+\_\+\+Port p, uint8\+\_\+t b$>$ {\bf Pin}$<$ p, b $>$\+::{\bf \+\_\+\+P\+O\+RT} {\bf ports\+::\+Pin}$<$ p, b $>$\+::P\+O\+RT\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{}\label{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}


Simplified access to the P\+O\+RT value of this pin. 

A cast operator of this variable allows you to read and write the P\+O\+RT value for this bit as if every bit had its own {\ttfamily uint8\+\_\+t}.

Cast operators to and from enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} are also implemented and prevent accidental use of an incorrect register.

Examples\+:


\begin{DoxyItemize}
\item {\ttfamily P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT = 1;}
\item {\ttfamily uint8\+\_\+t current\+Port = P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT;}
\item {\ttfamily enum Pull\+Up current\+Pull\+Up = P\+O\+R\+T\+\_\+\+A\+D\+C4\+::\+P\+O\+RT;} 
\end{DoxyItemize}

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/ports.\+h\end{DoxyCompactItemize}
