{
    "line_num": [
        [
            85,
            102
        ]
    ],
    "blocks": [
        "always @(posedge clk or posedge reset) begin\n    if (reset) begin\n      if (INITIALIZE_TO_ZERO) begin\n        o_read_data <= {DATA_WIDTH{1'b0}};\n        for (i = 0; i < (2**ADDRESS_WIDTH); i = i + 1) begin\n            mem[i] <= (INITIALIZE_TO_ZERO == 2) ? {DATA_WIDTH{1'b1}} : {DATA_WIDTH{1'b0}};\n        end\n      end\n    end\n    else begin\n        \n        o_read_data <= i_write_enable ? {DATA_WIDTH{1'd0}} : mem[i_address];\n\n        \n        if (i_write_enable)\n            mem[i_address] <= i_write_data;\n    end\nend"
    ]
}