###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Sat Mar 23 00:41:53 2024
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[134]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_134_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.582
= Slack Time                   -0.782
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_134_ | CP ^        |        |       |   1.348 |    0.566 | 
     | core_instance/psum_mem_instance/Q_reg_134_ | CP ^ -> Q ^ | EDFQD1 | 0.233 |   1.581 |    0.799 | 
     |                                            | out[134] ^  |        | 0.001 |   1.582 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[128]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_128_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.558
= Slack Time                   -0.758
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_128_ | CP ^        |        |       |   1.348 |    0.590 | 
     | core_instance/psum_mem_instance/Q_reg_128_ | CP ^ -> Q ^ | EDFQD1 | 0.208 |   1.556 |    0.799 | 
     |                                            | out[128] ^  |        | 0.001 |   1.558 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[155]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_155_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.541
= Slack Time                   -0.741
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_155_ | CP ^        |        |       |   1.348 |    0.607 | 
     | core_instance/psum_mem_instance/Q_reg_155_ | CP ^ -> Q v | EDFQD1 | 0.193 |   1.541 |    0.800 | 
     |                                            | out[155] v  |        | 0.000 |   1.541 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[121]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_121_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.540
= Slack Time                   -0.740
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_121_ | CP ^        |        |       |   1.348 |    0.608 | 
     | core_instance/psum_mem_instance/Q_reg_121_ | CP ^ -> Q v | EDFQD1 | 0.192 |   1.540 |    0.800 | 
     |                                            | out[121] v  |        | 0.000 |   1.540 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[150]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance/psum_mem_instance/Q_reg_150_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.540
= Slack Time                   -0.740
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.348
     = Beginpoint Arrival Time       1.348
     +------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                            |             |        |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance/psum_mem_instance/Q_reg_150_ | CP ^        |        |       |   1.348 |    0.608 | 
     | core_instance/psum_mem_instance/Q_reg_150_ | CP ^ -> Q v | EDFQD1 | 0.192 |   1.540 |    0.800 | 
     |                                            | out[150] v  |        | 0.000 |   1.540 |    0.800 | 
     +------------------------------------------------------------------------------------------------+ 

