Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_gray_scale_top_0_wrapper_xst.prj"
Verilog Include Directory          : {"/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/" "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/cf_lib/edk/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/nfs/tools/xilinx/ise/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system_gray_scale_top_0_wrapper.ngc"

---- Source Options
Top Module Name                    : system_gray_scale_top_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v" into library gray_scale_top_v1_00_a
Parsing module <AXIvideo2Mat_32_1080_1920_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_18ns_27_3.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_mul_8ns_18ns_27_3_MulnS_0>.
Parsing module <gray_scale_mul_8ns_18ns_27_3>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_20ns_28_3.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_mul_8ns_20ns_28_3_MulnS_1>.
Parsing module <gray_scale_mul_8ns_20ns_28_3>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_21ns_29_3.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_mul_8ns_21ns_29_3_MulnS_2>.
Parsing module <gray_scale_mul_8ns_21ns_29_3>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v" into library gray_scale_top_v1_00_a
Parsing module <CvtColor_0_32_32_1080_1920_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_cols_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V_channel6.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_cols_V_channel6>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_0_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_1_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_2_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_rows_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V_channel5.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg>.
Parsing module <FIFO_gray_scale_img_0_rows_V_channel5>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_cols_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_1_cols_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_1_cols_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_0_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_1_data_stream_0_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_1_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_1_data_stream_1_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_2_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_1_data_stream_2_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_rows_V.v" into library gray_scale_top_v1_00_a
Parsing module <FIFO_gray_scale_img_1_rows_V_shiftReg>.
Parsing module <FIFO_gray_scale_img_1_rows_V>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init.v" into library gray_scale_top_v1_00_a
Parsing module <init>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init_1.v" into library gray_scale_top_v1_00_a
Parsing module <init_1>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v" into library gray_scale_top_v1_00_a
Parsing module <Mat2AXIvideo_32_1080_1920_32_s>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_ap_rst_if.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_ap_rst_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_CONTROL_BUS_if.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_CONTROL_BUS_if>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_INPUT_STREAM_if>.
Parsing module <gray_scale_INPUT_STREAM_fifo>.
Parsing module <gray_scale_INPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_OUTPUT_STREAM_if>.
Parsing module <gray_scale_OUTPUT_STREAM_fifo>.
Parsing module <gray_scale_OUTPUT_STREAM_reg_slice>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_top.v" into library gray_scale_top_v1_00_a
Parsing module <gray_scale_top>.
Analyzing Verilog file "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/hdl/system_gray_scale_top_0_wrapper.v" into library work
Parsing module <system_gray_scale_top_0_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_gray_scale_top_0_wrapper>.

Elaborating module <gray_scale_top(C_S_AXI_CONTROL_BUS_ADDR_WIDTH=5,C_S_AXI_CONTROL_BUS_DATA_WIDTH=32)>.

Elaborating module <gray_scale>.

Elaborating module <init>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init.v" Line 213: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <init_1>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init_1.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v" Line 511: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <CvtColor_0_32_32_1080_1920_s>.

Elaborating module <gray_scale_mul_8ns_18ns_27_3(ID=17,NUM_STAGE=3,din0_WIDTH=8,din1_WIDTH=18,dout_WIDTH=27)>.

Elaborating module <gray_scale_mul_8ns_18ns_27_3_MulnS_0>.

Elaborating module <gray_scale_mul_8ns_20ns_28_3(ID=18,NUM_STAGE=3,din0_WIDTH=8,din1_WIDTH=20,dout_WIDTH=28)>.

Elaborating module <gray_scale_mul_8ns_20ns_28_3_MulnS_1>.

Elaborating module <gray_scale_mul_8ns_21ns_29_3(ID=19,NUM_STAGE=3,din0_WIDTH=8,din1_WIDTH=21,dout_WIDTH=29)>.

Elaborating module <gray_scale_mul_8ns_21ns_29_3_MulnS_2>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v" Line 552: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v" Line 575: Result of 27-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v" Line 578: Result of 28-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v" Line 581: Result of 29-bit expression is truncated to fit in 8-bit target.

Elaborating module <Mat2AXIvideo_32_1080_1920_32_s>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v" Line 350: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_0_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_0_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_0_rows_V_channel5>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V_channel5.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V_channel5.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_0_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_0_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_0_cols_V_channel6>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V_channel6.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V_channel6.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_1_rows_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_rows_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_rows_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_1_rows_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_1_cols_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_cols_V.v" Line 94: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_cols_V.v" Line 102: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <FIFO_gray_scale_img_1_cols_V_shiftReg(DATA_WIDTH=32'b01100,ADDR_WIDTH=32'b010,DEPTH=32'b011)>.

Elaborating module <FIFO_gray_scale_img_0_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_gray_scale_img_0_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_gray_scale_img_0_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_gray_scale_img_1_data_stream_0_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_0_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_0_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_gray_scale_img_1_data_stream_1_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_1_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_1_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.

Elaborating module <FIFO_gray_scale_img_1_data_stream_2_V>.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_2_V.v" Line 94: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_2_V.v" Line 102: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg(DATA_WIDTH=32'b01000,ADDR_WIDTH=32'b01,DEPTH=32'b010)>.
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" Line 667: Assignment to ap_reg_procdone_AXIvideo2Mat_32_1080_1920_32_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" Line 681: Assignment to ap_reg_procdone_CvtColor_0_32_32_1080_1920_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" Line 709: Assignment to ap_reg_procdone_init_1_U0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" Line 723: Assignment to ap_reg_procdone_init_U0 ignored, since the identifier is never used

Elaborating module <gray_scale_CONTROL_BUS_if(C_ADDR_WIDTH=5,C_DATA_WIDTH=32)>.

Elaborating module <gray_scale_INPUT_STREAM_if>.

Elaborating module <gray_scale_INPUT_STREAM_reg_slice(N=44)>.

Elaborating module <gray_scale_INPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <gray_scale_INPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <gray_scale_INPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <gray_scale_OUTPUT_STREAM_if>.

Elaborating module <gray_scale_OUTPUT_STREAM_reg_slice(N=44)>.

Elaborating module <gray_scale_OUTPUT_STREAM_fifo(DATA_BITS=32,DEPTH_BITS=4)>.

Elaborating module <gray_scale_OUTPUT_STREAM_fifo(DATA_BITS=4,DEPTH_BITS=4)>.

Elaborating module <gray_scale_OUTPUT_STREAM_fifo(DATA_BITS=1,DEPTH_BITS=4)>.

Elaborating module <gray_scale_ap_rst_if(RESET_ACTIVE_LOW=1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_gray_scale_top_0_wrapper>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/hdl/system_gray_scale_top_0_wrapper.v".
    Summary:
	no macro.
Unit <system_gray_scale_top_0_wrapper> synthesized.

Synthesizing Unit <gray_scale_top>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_top.v".
        C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5
        C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <gray_scale_top> synthesized.

Synthesizing Unit <gray_scale>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v".
        ap_const_logic_0 = 1'b0
        ap_const_lv32_0 = 32'b00000000000000000000000000000000
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_0 = 1'b0
        ap_const_logic_1 = 1'b1
        ap_true = 1'b1
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" line 394: Output port <ap_done> of the instance <AXIvideo2Mat_32_1080_1920_32_U0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale.v" line 436: Output port <ap_done> of the instance <CvtColor_0_32_32_1080_1920_U0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0>.
    Found 1-bit register for signal <ap_reg_ready_AXIvideo2Mat_32_1080_1920_32_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_channel6_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_channel5_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_0_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_cols_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_img_1_rows_V_full_n>.
    Found 1-bit register for signal <ap_reg_ready_init_1_U0_ap_ready>.
    Found 1-bit register for signal <ap_reg_ready_init_U0_ap_ready>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <gray_scale> synthesized.

Synthesizing Unit <init>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    Found 12-bit register for signal <ap_return_2_preg>.
    Found 12-bit register for signal <ap_return_3_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <init> synthesized.

Synthesizing Unit <init_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/init_1.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_true = 1'b1
WARNING:Xst:647 - Input <p_rows<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p_cols<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_done_reg>.
    Found 12-bit register for signal <ap_return_0_preg>.
    Found 12-bit register for signal <ap_return_1_preg>.
    WARNING:Xst:2404 -  FFs/Latches <ap_CS_fsm<0><0:0>> (without init value) have a constant value of 0 in block <init_1>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <init_1> synthesized.

Synthesizing Unit <AXIvideo2Mat_32_1080_1920_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/AXIvideo2Mat_32_1080_1920_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 3'b000
        ap_ST_st2_fsm_1 = 3'b001
        ap_ST_st3_fsm_2 = 3'b010
        ap_ST_st4_fsm_3 = 3'b011
        ap_ST_pp1_stg0_fsm_4 = 3'b100
        ap_ST_st7_fsm_5 = 3'b101
        ap_ST_st8_fsm_6 = 3'b110
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv1_1 = 1'b1
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv32_F = 32'b00000000000000000000000000001111
        ap_const_lv32_10 = 32'b00000000000000000000000000010000
        ap_const_lv32_17 = 32'b00000000000000000000000000010111
        ap_const_lv32_1 = 32'b00000000000000000000000000000001
        ap_true = 1'b1
WARNING:Xst:647 - Input <AXI_video_strm_V_keep_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_strb_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_id_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AXI_video_strm_V_dest_V_dout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp1_it1>.
    Found 32-bit register for signal <axi_0_1_reg_211>.
    Found 32-bit register for signal <axi_0_2_reg_255>.
    Found 32-bit register for signal <axi_0_4_reg_314>.
    Found 1-bit register for signal <axi_4_1_reg_200>.
    Found 1-bit register for signal <axi_4_4_reg_302>.
    Found 1-bit register for signal <eol_1_reg_244>.
    Found 1-bit register for signal <eol_3_reg_326>.
    Found 1-bit register for signal <eol_reg_266>.
    Found 12-bit register for signal <p_1_reg_233>.
    Found 12-bit register for signal <p_s_reg_222>.
    Found 1-bit register for signal <sof_1_fu_110>.
    Found 1-bit register for signal <sof_reg_189>.
    Found 1-bit register for signal <axi_4_reg_165>.
    Found 32-bit register for signal <axi_reg_177>.
    Found 1-bit register for signal <exitcond2_reg_471>.
    Found 12-bit register for signal <i_V_reg_466>.
    Found 1-bit register for signal <not_sof_2_reg_485>.
    Found 1-bit register for signal <sof_1_load_reg_480>.
    Found 3-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_0> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_367_p2> created at line 556.
    Found 12-bit adder for signal <j_V_fu_378_p2> created at line 560.
    Found 12-bit comparator equal for signal <exitcond1_fu_362_p2> created at line 554
    Found 12-bit comparator equal for signal <exitcond2_fu_373_p2> created at line 555
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <AXIvideo2Mat_32_1080_1920_32_s>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 177 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <AXIvideo2Mat_32_1080_1920_32_s> synthesized.

Synthesizing Unit <CvtColor_0_32_32_1080_1920_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/CvtColor_0_32_32_1080_1920_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st10_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv27_3A5E3 = 27'b000000000111010010111100011
        ap_const_lv28_99168 = 28'b0000000010011001000101101000
        ap_const_lv29_12C8B4 = 29'b00000000100101100100010110100
        ap_const_lv32_15 = 32'b00000000000000000000000000010101
        ap_const_lv32_1C = 32'b00000000000000000000000000011100
        ap_const_lv32_14 = 32'b00000000000000000000000000010100
        ap_const_lv32_8 = 32'b00000000000000000000000000001000
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it5>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it6>.
    Found 12-bit register for signal <i_reg_137>.
    Found 12-bit register for signal <j_reg_148>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_298_pp0_it1>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_298_pp0_it2>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_298_pp0_it3>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_298_pp0_it4>.
    Found 1-bit register for signal <ap_reg_ppstg_exitcond_reg_298_pp0_it5>.
    Found 1-bit register for signal <exitcond_reg_298>.
    Found 12-bit register for signal <i_1_reg_293>.
    Found 29-bit register for signal <p_Val2_1_reg_337>.
    Found 28-bit register for signal <p_Val2_3_reg_342>.
    Found 28-bit register for signal <p_Val2_2_reg_332>.
    Found 27-bit register for signal <p_Val2_s_reg_327>.
    Found 1-bit register for signal <tmp_11_reg_352>.
    Found 8-bit register for signal <tmp_1_reg_347>.
    Found 8-bit register for signal <grp_fu_205_p00<7:0>>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_1> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_1_fu_165_p2> created at line 584.
    Found 12-bit adder for signal <j_1_fu_176_p2> created at line 585.
    Found 28-bit adder for signal <p_Val2_3_fu_214_p2> created at line 586.
    Found 29-bit adder for signal <p_Val2_4_fu_222_p2> created at line 587.
    Found 9-bit adder for signal <p_Val2_6_fu_251_p2> created at line 589.
    Found 12-bit comparator equal for signal <exitcond8_fu_160_p2> created at line 573
    Found 12-bit comparator equal for signal <exitcond_fu_171_p2> created at line 574
    WARNING:Xst:2404 -  FFs/Latches <ap_done_reg<0:0>> (without init value) have a constant value of 0 in block <CvtColor_0_32_32_1080_1920_s>.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 178 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CvtColor_0_32_32_1080_1920_s> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_18ns_27_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_18ns_27_3.v".
        ID = 17
        NUM_STAGE = 3
        din0_WIDTH = 8
        din1_WIDTH = 18
        dout_WIDTH = 27
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gray_scale_mul_8ns_18ns_27_3> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_18ns_27_3_MulnS_0>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_18ns_27_3.v".
    Set property "KEEP = TRUE" for signal <a>.
    Set property "KEEP = TRUE" for signal <b>.
    Found 18-bit register for signal <b_reg>.
    Found 27-bit register for signal <buff0>.
    Found 8-bit register for signal <a_reg>.
    Found 8x18-bit multiplier for signal <tmp_product<25:0>> created at line 23.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal b may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplier(s).
	inferred  53 D-type flip-flop(s).
Unit <gray_scale_mul_8ns_18ns_27_3_MulnS_0> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_20ns_28_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_20ns_28_3.v".
        ID = 18
        NUM_STAGE = 3
        din0_WIDTH = 8
        din1_WIDTH = 20
        dout_WIDTH = 28
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gray_scale_mul_8ns_20ns_28_3> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_20ns_28_3_MulnS_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_20ns_28_3.v".
    Set property "KEEP = TRUE" for signal <a>.
    Set property "KEEP = TRUE" for signal <b>.
    Found 20-bit register for signal <b_reg>.
    Found 28-bit register for signal <buff0>.
    Found 8-bit register for signal <a_reg>.
    Found 8x20-bit multiplier for signal <tmp_product> created at line 23.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal b may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplier(s).
	inferred  56 D-type flip-flop(s).
Unit <gray_scale_mul_8ns_20ns_28_3_MulnS_1> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_21ns_29_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_21ns_29_3.v".
        ID = 19
        NUM_STAGE = 3
        din0_WIDTH = 8
        din1_WIDTH = 21
        dout_WIDTH = 29
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <gray_scale_mul_8ns_21ns_29_3> synthesized.

Synthesizing Unit <gray_scale_mul_8ns_21ns_29_3_MulnS_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_mul_8ns_21ns_29_3.v".
    Set property "KEEP = TRUE" for signal <a>.
    Set property "KEEP = TRUE" for signal <b>.
    Found 21-bit register for signal <b_reg>.
    Found 29-bit register for signal <buff0>.
    Found 8-bit register for signal <a_reg>.
    Found 8x21-bit multiplier for signal <tmp_product> created at line 23.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal b may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplier(s).
	inferred  58 D-type flip-flop(s).
Unit <gray_scale_mul_8ns_21ns_29_3_MulnS_2> synthesized.

Synthesizing Unit <Mat2AXIvideo_32_1080_1920_32_s>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/Mat2AXIvideo_32_1080_1920_32_s.v".
        ap_const_logic_1 = 1'b1
        ap_const_logic_0 = 1'b0
        ap_ST_st1_fsm_0 = 2'b00
        ap_ST_st2_fsm_1 = 2'b01
        ap_ST_pp0_stg0_fsm_2 = 2'b10
        ap_ST_st5_fsm_3 = 2'b11
        ap_const_lv1_0 = 1'b0
        ap_const_lv12_0 = 12'b000000000000
        ap_const_lv4_F = 4'b1111
        ap_const_lv4_0 = 4'b0000
        ap_const_lv1_1 = 1'b1
        ap_const_lv13_1FFF = 13'b1111111111111
        ap_const_lv12_1 = 12'b000000000001
        ap_const_lv8_FF = 8'b11111111
        ap_true = 1'b1
    Found 1-bit register for signal <ap_done_reg>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it0>.
    Found 1-bit register for signal <ap_reg_ppiten_pp0_it1>.
    Found 12-bit register for signal <p_3_reg_178>.
    Found 12-bit register for signal <p_s_reg_167>.
    Found 1-bit register for signal <tmp_user_V_fu_104>.
    Found 1-bit register for signal <axi_last_V_reg_297>.
    Found 1-bit register for signal <exitcond4_reg_288>.
    Found 12-bit register for signal <i_V_reg_283>.
    Found 13-bit register for signal <op2_assign_reg_275>.
    Found 2-bit register for signal <ap_CS_fsm>.
    Found finite state machine <FSM_2> for signal <ap_CS_fsm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | ap_clk (rising_edge)                           |
    | Reset              | ap_rst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <i_V_fu_210_p2> created at line 383.
    Found 12-bit adder for signal <j_V_fu_221_p2> created at line 384.
    Found 13-bit adder for signal <op2_assign_fu_194_p2> created at line 385.
    Found 13-bit comparator equal for signal <axi_last_V_fu_231_p2> created at line 380
    Found 12-bit comparator equal for signal <exitcond3_fu_205_p2> created at line 381
    Found 12-bit comparator equal for signal <exitcond4_fu_216_p2> created at line 382
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <Mat2AXIvideo_32_1080_1920_32_s> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_18_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_18_o_GND_18_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_rows_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_rows_V_channel5>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V_channel5.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_20_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_20_o_GND_20_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_rows_V_channel5> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_rows_V_channel5.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_22_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_22_o_GND_22_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_cols_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_cols_V_channel6>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V_channel6.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_24_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_24_o_GND_24_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_cols_V_channel6> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_cols_V_channel6.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_rows_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_rows_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_26_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_26_o_GND_26_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_rows_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_rows_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_rows_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_rows_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_cols_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_cols_V.v".
        MEM_STYLE = "shiftreg"
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 3-bit register for signal <mOutPtr>.
    Found 3-bit adder for signal <mOutPtr[2]_GND_28_o_add_18_OUT> created at line 102.
    Found 3-bit subtractor for signal <GND_28_o_GND_28_o_sub_11_OUT<2:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_cols_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_cols_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_cols_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001100
        ADDR_WIDTH = 32'b00000000000000000000000000000010
        DEPTH = 32'b00000000000000000000000000000011
    Found 36-bit register for signal <n0006[35:0]>.
    Found 12-bit 3-to-1 multiplexer for signal <q> created at line 41.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_cols_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_30_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_30_o_GND_30_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_32_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_32_o_GND_32_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_34_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_34_o_GND_34_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_0_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_0_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_0_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_36_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_36_o_GND_36_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_0_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_0_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_1_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_1_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_38_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_38_o_GND_38_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_1_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_1_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_2_V>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_2_V.v".
        MEM_STYLE = "auto"
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 1-bit register for signal <internal_empty_n>.
    Found 1-bit register for signal <internal_full_n>.
    Found 2-bit register for signal <mOutPtr>.
    Found 2-bit adder for signal <mOutPtr[1]_GND_40_o_add_18_OUT> created at line 102.
    Found 2-bit subtractor for signal <GND_40_o_GND_40_o_sub_11_OUT<1:0>> created at line 94.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_2_V> synthesized.

Synthesizing Unit <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/FIFO_gray_scale_img_1_data_stream_2_V.v".
        DATA_WIDTH = 32'b00000000000000000000000000001000
        ADDR_WIDTH = 32'b00000000000000000000000000000001
        DEPTH = 32'b00000000000000000000000000000010
    Found 16-bit register for signal <n0006[15:0]>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg> synthesized.

Synthesizing Unit <gray_scale_CONTROL_BUS_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_CONTROL_BUS_if.v".
        C_ADDR_WIDTH = 5
        C_DATA_WIDTH = 32
    Found 5-bit register for signal <waddr>.
    Found 2-bit register for signal <rstate>.
    Found 32-bit register for signal <rdata>.
    Found 1-bit register for signal <ap_start>.
    Found 1-bit register for signal <ap_done>.
    Found 1-bit register for signal <auto_restart>.
    Found 1-bit register for signal <gie>.
    Found 2-bit register for signal <ier>.
    Found 1-bit register for signal <isr<0>>.
    Found 1-bit register for signal <isr<1>>.
    Found 32-bit register for signal <_rows>.
    Found 32-bit register for signal <_cols>.
    Found 2-bit register for signal <wstate>.
    Found finite state machine <FSM_3> for signal <rstate>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_157_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <wstate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | ACLK (rising_edge)                             |
    | Reset              | ARESETN_INV_157_o (positive)                   |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 8-to-1 multiplexer for signal <_n0174> created at line 209.
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <gray_scale_CONTROL_BUS_if> synthesized.

Synthesizing Unit <gray_scale_INPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <gray_scale_INPUT_STREAM_if> synthesized.

Synthesizing Unit <gray_scale_INPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gray_scale_INPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <gray_scale_INPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_45_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_45_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_INPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <gray_scale_INPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_47_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_47_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_INPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <gray_scale_INPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_INPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_49_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_49_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_INPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <gray_scale_OUTPUT_STREAM_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v".
    Summary:
	no macro.
Unit <gray_scale_OUTPUT_STREAM_if> synthesized.

Synthesizing Unit <gray_scale_OUTPUT_STREAM_reg_slice>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v".
        N = 44
    Found 44-bit register for signal <data_p2>.
    Found 1-bit register for signal <s_ready_t>.
    Found 2-bit register for signal <state>.
    Found 44-bit register for signal <data_p1>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 10                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit 4-to-1 multiplexer for signal <next> created at line 379.
    Summary:
	inferred  89 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gray_scale_OUTPUT_STREAM_reg_slice> synthesized.

Synthesizing Unit <gray_scale_OUTPUT_STREAM_fifo_1>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v".
        DATA_BITS = 32
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><31>>.
    Found 1-bit register for signal <mem<0><30>>.
    Found 1-bit register for signal <mem<0><29>>.
    Found 1-bit register for signal <mem<0><28>>.
    Found 1-bit register for signal <mem<0><27>>.
    Found 1-bit register for signal <mem<0><26>>.
    Found 1-bit register for signal <mem<0><25>>.
    Found 1-bit register for signal <mem<0><24>>.
    Found 1-bit register for signal <mem<0><23>>.
    Found 1-bit register for signal <mem<0><22>>.
    Found 1-bit register for signal <mem<0><21>>.
    Found 1-bit register for signal <mem<0><20>>.
    Found 1-bit register for signal <mem<0><19>>.
    Found 1-bit register for signal <mem<0><18>>.
    Found 1-bit register for signal <mem<0><17>>.
    Found 1-bit register for signal <mem<0><16>>.
    Found 1-bit register for signal <mem<0><15>>.
    Found 1-bit register for signal <mem<0><14>>.
    Found 1-bit register for signal <mem<0><13>>.
    Found 1-bit register for signal <mem<0><12>>.
    Found 1-bit register for signal <mem<0><11>>.
    Found 1-bit register for signal <mem<0><10>>.
    Found 1-bit register for signal <mem<0><9>>.
    Found 1-bit register for signal <mem<0><8>>.
    Found 1-bit register for signal <mem<0><7>>.
    Found 1-bit register for signal <mem<0><6>>.
    Found 1-bit register for signal <mem<0><5>>.
    Found 1-bit register for signal <mem<0><4>>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><31>>.
    Found 1-bit register for signal <mem<1><30>>.
    Found 1-bit register for signal <mem<1><29>>.
    Found 1-bit register for signal <mem<1><28>>.
    Found 1-bit register for signal <mem<1><27>>.
    Found 1-bit register for signal <mem<1><26>>.
    Found 1-bit register for signal <mem<1><25>>.
    Found 1-bit register for signal <mem<1><24>>.
    Found 1-bit register for signal <mem<1><23>>.
    Found 1-bit register for signal <mem<1><22>>.
    Found 1-bit register for signal <mem<1><21>>.
    Found 1-bit register for signal <mem<1><20>>.
    Found 1-bit register for signal <mem<1><19>>.
    Found 1-bit register for signal <mem<1><18>>.
    Found 1-bit register for signal <mem<1><17>>.
    Found 1-bit register for signal <mem<1><16>>.
    Found 1-bit register for signal <mem<1><15>>.
    Found 1-bit register for signal <mem<1><14>>.
    Found 1-bit register for signal <mem<1><13>>.
    Found 1-bit register for signal <mem<1><12>>.
    Found 1-bit register for signal <mem<1><11>>.
    Found 1-bit register for signal <mem<1><10>>.
    Found 1-bit register for signal <mem<1><9>>.
    Found 1-bit register for signal <mem<1><8>>.
    Found 1-bit register for signal <mem<1><7>>.
    Found 1-bit register for signal <mem<1><6>>.
    Found 1-bit register for signal <mem<1><5>>.
    Found 1-bit register for signal <mem<1><4>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><31>>.
    Found 1-bit register for signal <mem<2><30>>.
    Found 1-bit register for signal <mem<2><29>>.
    Found 1-bit register for signal <mem<2><28>>.
    Found 1-bit register for signal <mem<2><27>>.
    Found 1-bit register for signal <mem<2><26>>.
    Found 1-bit register for signal <mem<2><25>>.
    Found 1-bit register for signal <mem<2><24>>.
    Found 1-bit register for signal <mem<2><23>>.
    Found 1-bit register for signal <mem<2><22>>.
    Found 1-bit register for signal <mem<2><21>>.
    Found 1-bit register for signal <mem<2><20>>.
    Found 1-bit register for signal <mem<2><19>>.
    Found 1-bit register for signal <mem<2><18>>.
    Found 1-bit register for signal <mem<2><17>>.
    Found 1-bit register for signal <mem<2><16>>.
    Found 1-bit register for signal <mem<2><15>>.
    Found 1-bit register for signal <mem<2><14>>.
    Found 1-bit register for signal <mem<2><13>>.
    Found 1-bit register for signal <mem<2><12>>.
    Found 1-bit register for signal <mem<2><11>>.
    Found 1-bit register for signal <mem<2><10>>.
    Found 1-bit register for signal <mem<2><9>>.
    Found 1-bit register for signal <mem<2><8>>.
    Found 1-bit register for signal <mem<2><7>>.
    Found 1-bit register for signal <mem<2><6>>.
    Found 1-bit register for signal <mem<2><5>>.
    Found 1-bit register for signal <mem<2><4>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><31>>.
    Found 1-bit register for signal <mem<3><30>>.
    Found 1-bit register for signal <mem<3><29>>.
    Found 1-bit register for signal <mem<3><28>>.
    Found 1-bit register for signal <mem<3><27>>.
    Found 1-bit register for signal <mem<3><26>>.
    Found 1-bit register for signal <mem<3><25>>.
    Found 1-bit register for signal <mem<3><24>>.
    Found 1-bit register for signal <mem<3><23>>.
    Found 1-bit register for signal <mem<3><22>>.
    Found 1-bit register for signal <mem<3><21>>.
    Found 1-bit register for signal <mem<3><20>>.
    Found 1-bit register for signal <mem<3><19>>.
    Found 1-bit register for signal <mem<3><18>>.
    Found 1-bit register for signal <mem<3><17>>.
    Found 1-bit register for signal <mem<3><16>>.
    Found 1-bit register for signal <mem<3><15>>.
    Found 1-bit register for signal <mem<3><14>>.
    Found 1-bit register for signal <mem<3><13>>.
    Found 1-bit register for signal <mem<3><12>>.
    Found 1-bit register for signal <mem<3><11>>.
    Found 1-bit register for signal <mem<3><10>>.
    Found 1-bit register for signal <mem<3><9>>.
    Found 1-bit register for signal <mem<3><8>>.
    Found 1-bit register for signal <mem<3><7>>.
    Found 1-bit register for signal <mem<3><6>>.
    Found 1-bit register for signal <mem<3><5>>.
    Found 1-bit register for signal <mem<3><4>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><31>>.
    Found 1-bit register for signal <mem<4><30>>.
    Found 1-bit register for signal <mem<4><29>>.
    Found 1-bit register for signal <mem<4><28>>.
    Found 1-bit register for signal <mem<4><27>>.
    Found 1-bit register for signal <mem<4><26>>.
    Found 1-bit register for signal <mem<4><25>>.
    Found 1-bit register for signal <mem<4><24>>.
    Found 1-bit register for signal <mem<4><23>>.
    Found 1-bit register for signal <mem<4><22>>.
    Found 1-bit register for signal <mem<4><21>>.
    Found 1-bit register for signal <mem<4><20>>.
    Found 1-bit register for signal <mem<4><19>>.
    Found 1-bit register for signal <mem<4><18>>.
    Found 1-bit register for signal <mem<4><17>>.
    Found 1-bit register for signal <mem<4><16>>.
    Found 1-bit register for signal <mem<4><15>>.
    Found 1-bit register for signal <mem<4><14>>.
    Found 1-bit register for signal <mem<4><13>>.
    Found 1-bit register for signal <mem<4><12>>.
    Found 1-bit register for signal <mem<4><11>>.
    Found 1-bit register for signal <mem<4><10>>.
    Found 1-bit register for signal <mem<4><9>>.
    Found 1-bit register for signal <mem<4><8>>.
    Found 1-bit register for signal <mem<4><7>>.
    Found 1-bit register for signal <mem<4><6>>.
    Found 1-bit register for signal <mem<4><5>>.
    Found 1-bit register for signal <mem<4><4>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><31>>.
    Found 1-bit register for signal <mem<5><30>>.
    Found 1-bit register for signal <mem<5><29>>.
    Found 1-bit register for signal <mem<5><28>>.
    Found 1-bit register for signal <mem<5><27>>.
    Found 1-bit register for signal <mem<5><26>>.
    Found 1-bit register for signal <mem<5><25>>.
    Found 1-bit register for signal <mem<5><24>>.
    Found 1-bit register for signal <mem<5><23>>.
    Found 1-bit register for signal <mem<5><22>>.
    Found 1-bit register for signal <mem<5><21>>.
    Found 1-bit register for signal <mem<5><20>>.
    Found 1-bit register for signal <mem<5><19>>.
    Found 1-bit register for signal <mem<5><18>>.
    Found 1-bit register for signal <mem<5><17>>.
    Found 1-bit register for signal <mem<5><16>>.
    Found 1-bit register for signal <mem<5><15>>.
    Found 1-bit register for signal <mem<5><14>>.
    Found 1-bit register for signal <mem<5><13>>.
    Found 1-bit register for signal <mem<5><12>>.
    Found 1-bit register for signal <mem<5><11>>.
    Found 1-bit register for signal <mem<5><10>>.
    Found 1-bit register for signal <mem<5><9>>.
    Found 1-bit register for signal <mem<5><8>>.
    Found 1-bit register for signal <mem<5><7>>.
    Found 1-bit register for signal <mem<5><6>>.
    Found 1-bit register for signal <mem<5><5>>.
    Found 1-bit register for signal <mem<5><4>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><31>>.
    Found 1-bit register for signal <mem<6><30>>.
    Found 1-bit register for signal <mem<6><29>>.
    Found 1-bit register for signal <mem<6><28>>.
    Found 1-bit register for signal <mem<6><27>>.
    Found 1-bit register for signal <mem<6><26>>.
    Found 1-bit register for signal <mem<6><25>>.
    Found 1-bit register for signal <mem<6><24>>.
    Found 1-bit register for signal <mem<6><23>>.
    Found 1-bit register for signal <mem<6><22>>.
    Found 1-bit register for signal <mem<6><21>>.
    Found 1-bit register for signal <mem<6><20>>.
    Found 1-bit register for signal <mem<6><19>>.
    Found 1-bit register for signal <mem<6><18>>.
    Found 1-bit register for signal <mem<6><17>>.
    Found 1-bit register for signal <mem<6><16>>.
    Found 1-bit register for signal <mem<6><15>>.
    Found 1-bit register for signal <mem<6><14>>.
    Found 1-bit register for signal <mem<6><13>>.
    Found 1-bit register for signal <mem<6><12>>.
    Found 1-bit register for signal <mem<6><11>>.
    Found 1-bit register for signal <mem<6><10>>.
    Found 1-bit register for signal <mem<6><9>>.
    Found 1-bit register for signal <mem<6><8>>.
    Found 1-bit register for signal <mem<6><7>>.
    Found 1-bit register for signal <mem<6><6>>.
    Found 1-bit register for signal <mem<6><5>>.
    Found 1-bit register for signal <mem<6><4>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><31>>.
    Found 1-bit register for signal <mem<7><30>>.
    Found 1-bit register for signal <mem<7><29>>.
    Found 1-bit register for signal <mem<7><28>>.
    Found 1-bit register for signal <mem<7><27>>.
    Found 1-bit register for signal <mem<7><26>>.
    Found 1-bit register for signal <mem<7><25>>.
    Found 1-bit register for signal <mem<7><24>>.
    Found 1-bit register for signal <mem<7><23>>.
    Found 1-bit register for signal <mem<7><22>>.
    Found 1-bit register for signal <mem<7><21>>.
    Found 1-bit register for signal <mem<7><20>>.
    Found 1-bit register for signal <mem<7><19>>.
    Found 1-bit register for signal <mem<7><18>>.
    Found 1-bit register for signal <mem<7><17>>.
    Found 1-bit register for signal <mem<7><16>>.
    Found 1-bit register for signal <mem<7><15>>.
    Found 1-bit register for signal <mem<7><14>>.
    Found 1-bit register for signal <mem<7><13>>.
    Found 1-bit register for signal <mem<7><12>>.
    Found 1-bit register for signal <mem<7><11>>.
    Found 1-bit register for signal <mem<7><10>>.
    Found 1-bit register for signal <mem<7><9>>.
    Found 1-bit register for signal <mem<7><8>>.
    Found 1-bit register for signal <mem<7><7>>.
    Found 1-bit register for signal <mem<7><6>>.
    Found 1-bit register for signal <mem<7><5>>.
    Found 1-bit register for signal <mem<7><4>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><31>>.
    Found 1-bit register for signal <mem<8><30>>.
    Found 1-bit register for signal <mem<8><29>>.
    Found 1-bit register for signal <mem<8><28>>.
    Found 1-bit register for signal <mem<8><27>>.
    Found 1-bit register for signal <mem<8><26>>.
    Found 1-bit register for signal <mem<8><25>>.
    Found 1-bit register for signal <mem<8><24>>.
    Found 1-bit register for signal <mem<8><23>>.
    Found 1-bit register for signal <mem<8><22>>.
    Found 1-bit register for signal <mem<8><21>>.
    Found 1-bit register for signal <mem<8><20>>.
    Found 1-bit register for signal <mem<8><19>>.
    Found 1-bit register for signal <mem<8><18>>.
    Found 1-bit register for signal <mem<8><17>>.
    Found 1-bit register for signal <mem<8><16>>.
    Found 1-bit register for signal <mem<8><15>>.
    Found 1-bit register for signal <mem<8><14>>.
    Found 1-bit register for signal <mem<8><13>>.
    Found 1-bit register for signal <mem<8><12>>.
    Found 1-bit register for signal <mem<8><11>>.
    Found 1-bit register for signal <mem<8><10>>.
    Found 1-bit register for signal <mem<8><9>>.
    Found 1-bit register for signal <mem<8><8>>.
    Found 1-bit register for signal <mem<8><7>>.
    Found 1-bit register for signal <mem<8><6>>.
    Found 1-bit register for signal <mem<8><5>>.
    Found 1-bit register for signal <mem<8><4>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><31>>.
    Found 1-bit register for signal <mem<9><30>>.
    Found 1-bit register for signal <mem<9><29>>.
    Found 1-bit register for signal <mem<9><28>>.
    Found 1-bit register for signal <mem<9><27>>.
    Found 1-bit register for signal <mem<9><26>>.
    Found 1-bit register for signal <mem<9><25>>.
    Found 1-bit register for signal <mem<9><24>>.
    Found 1-bit register for signal <mem<9><23>>.
    Found 1-bit register for signal <mem<9><22>>.
    Found 1-bit register for signal <mem<9><21>>.
    Found 1-bit register for signal <mem<9><20>>.
    Found 1-bit register for signal <mem<9><19>>.
    Found 1-bit register for signal <mem<9><18>>.
    Found 1-bit register for signal <mem<9><17>>.
    Found 1-bit register for signal <mem<9><16>>.
    Found 1-bit register for signal <mem<9><15>>.
    Found 1-bit register for signal <mem<9><14>>.
    Found 1-bit register for signal <mem<9><13>>.
    Found 1-bit register for signal <mem<9><12>>.
    Found 1-bit register for signal <mem<9><11>>.
    Found 1-bit register for signal <mem<9><10>>.
    Found 1-bit register for signal <mem<9><9>>.
    Found 1-bit register for signal <mem<9><8>>.
    Found 1-bit register for signal <mem<9><7>>.
    Found 1-bit register for signal <mem<9><6>>.
    Found 1-bit register for signal <mem<9><5>>.
    Found 1-bit register for signal <mem<9><4>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><31>>.
    Found 1-bit register for signal <mem<10><30>>.
    Found 1-bit register for signal <mem<10><29>>.
    Found 1-bit register for signal <mem<10><28>>.
    Found 1-bit register for signal <mem<10><27>>.
    Found 1-bit register for signal <mem<10><26>>.
    Found 1-bit register for signal <mem<10><25>>.
    Found 1-bit register for signal <mem<10><24>>.
    Found 1-bit register for signal <mem<10><23>>.
    Found 1-bit register for signal <mem<10><22>>.
    Found 1-bit register for signal <mem<10><21>>.
    Found 1-bit register for signal <mem<10><20>>.
    Found 1-bit register for signal <mem<10><19>>.
    Found 1-bit register for signal <mem<10><18>>.
    Found 1-bit register for signal <mem<10><17>>.
    Found 1-bit register for signal <mem<10><16>>.
    Found 1-bit register for signal <mem<10><15>>.
    Found 1-bit register for signal <mem<10><14>>.
    Found 1-bit register for signal <mem<10><13>>.
    Found 1-bit register for signal <mem<10><12>>.
    Found 1-bit register for signal <mem<10><11>>.
    Found 1-bit register for signal <mem<10><10>>.
    Found 1-bit register for signal <mem<10><9>>.
    Found 1-bit register for signal <mem<10><8>>.
    Found 1-bit register for signal <mem<10><7>>.
    Found 1-bit register for signal <mem<10><6>>.
    Found 1-bit register for signal <mem<10><5>>.
    Found 1-bit register for signal <mem<10><4>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><31>>.
    Found 1-bit register for signal <mem<11><30>>.
    Found 1-bit register for signal <mem<11><29>>.
    Found 1-bit register for signal <mem<11><28>>.
    Found 1-bit register for signal <mem<11><27>>.
    Found 1-bit register for signal <mem<11><26>>.
    Found 1-bit register for signal <mem<11><25>>.
    Found 1-bit register for signal <mem<11><24>>.
    Found 1-bit register for signal <mem<11><23>>.
    Found 1-bit register for signal <mem<11><22>>.
    Found 1-bit register for signal <mem<11><21>>.
    Found 1-bit register for signal <mem<11><20>>.
    Found 1-bit register for signal <mem<11><19>>.
    Found 1-bit register for signal <mem<11><18>>.
    Found 1-bit register for signal <mem<11><17>>.
    Found 1-bit register for signal <mem<11><16>>.
    Found 1-bit register for signal <mem<11><15>>.
    Found 1-bit register for signal <mem<11><14>>.
    Found 1-bit register for signal <mem<11><13>>.
    Found 1-bit register for signal <mem<11><12>>.
    Found 1-bit register for signal <mem<11><11>>.
    Found 1-bit register for signal <mem<11><10>>.
    Found 1-bit register for signal <mem<11><9>>.
    Found 1-bit register for signal <mem<11><8>>.
    Found 1-bit register for signal <mem<11><7>>.
    Found 1-bit register for signal <mem<11><6>>.
    Found 1-bit register for signal <mem<11><5>>.
    Found 1-bit register for signal <mem<11><4>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><31>>.
    Found 1-bit register for signal <mem<12><30>>.
    Found 1-bit register for signal <mem<12><29>>.
    Found 1-bit register for signal <mem<12><28>>.
    Found 1-bit register for signal <mem<12><27>>.
    Found 1-bit register for signal <mem<12><26>>.
    Found 1-bit register for signal <mem<12><25>>.
    Found 1-bit register for signal <mem<12><24>>.
    Found 1-bit register for signal <mem<12><23>>.
    Found 1-bit register for signal <mem<12><22>>.
    Found 1-bit register for signal <mem<12><21>>.
    Found 1-bit register for signal <mem<12><20>>.
    Found 1-bit register for signal <mem<12><19>>.
    Found 1-bit register for signal <mem<12><18>>.
    Found 1-bit register for signal <mem<12><17>>.
    Found 1-bit register for signal <mem<12><16>>.
    Found 1-bit register for signal <mem<12><15>>.
    Found 1-bit register for signal <mem<12><14>>.
    Found 1-bit register for signal <mem<12><13>>.
    Found 1-bit register for signal <mem<12><12>>.
    Found 1-bit register for signal <mem<12><11>>.
    Found 1-bit register for signal <mem<12><10>>.
    Found 1-bit register for signal <mem<12><9>>.
    Found 1-bit register for signal <mem<12><8>>.
    Found 1-bit register for signal <mem<12><7>>.
    Found 1-bit register for signal <mem<12><6>>.
    Found 1-bit register for signal <mem<12><5>>.
    Found 1-bit register for signal <mem<12><4>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><31>>.
    Found 1-bit register for signal <mem<13><30>>.
    Found 1-bit register for signal <mem<13><29>>.
    Found 1-bit register for signal <mem<13><28>>.
    Found 1-bit register for signal <mem<13><27>>.
    Found 1-bit register for signal <mem<13><26>>.
    Found 1-bit register for signal <mem<13><25>>.
    Found 1-bit register for signal <mem<13><24>>.
    Found 1-bit register for signal <mem<13><23>>.
    Found 1-bit register for signal <mem<13><22>>.
    Found 1-bit register for signal <mem<13><21>>.
    Found 1-bit register for signal <mem<13><20>>.
    Found 1-bit register for signal <mem<13><19>>.
    Found 1-bit register for signal <mem<13><18>>.
    Found 1-bit register for signal <mem<13><17>>.
    Found 1-bit register for signal <mem<13><16>>.
    Found 1-bit register for signal <mem<13><15>>.
    Found 1-bit register for signal <mem<13><14>>.
    Found 1-bit register for signal <mem<13><13>>.
    Found 1-bit register for signal <mem<13><12>>.
    Found 1-bit register for signal <mem<13><11>>.
    Found 1-bit register for signal <mem<13><10>>.
    Found 1-bit register for signal <mem<13><9>>.
    Found 1-bit register for signal <mem<13><8>>.
    Found 1-bit register for signal <mem<13><7>>.
    Found 1-bit register for signal <mem<13><6>>.
    Found 1-bit register for signal <mem<13><5>>.
    Found 1-bit register for signal <mem<13><4>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><31>>.
    Found 1-bit register for signal <mem<14><30>>.
    Found 1-bit register for signal <mem<14><29>>.
    Found 1-bit register for signal <mem<14><28>>.
    Found 1-bit register for signal <mem<14><27>>.
    Found 1-bit register for signal <mem<14><26>>.
    Found 1-bit register for signal <mem<14><25>>.
    Found 1-bit register for signal <mem<14><24>>.
    Found 1-bit register for signal <mem<14><23>>.
    Found 1-bit register for signal <mem<14><22>>.
    Found 1-bit register for signal <mem<14><21>>.
    Found 1-bit register for signal <mem<14><20>>.
    Found 1-bit register for signal <mem<14><19>>.
    Found 1-bit register for signal <mem<14><18>>.
    Found 1-bit register for signal <mem<14><17>>.
    Found 1-bit register for signal <mem<14><16>>.
    Found 1-bit register for signal <mem<14><15>>.
    Found 1-bit register for signal <mem<14><14>>.
    Found 1-bit register for signal <mem<14><13>>.
    Found 1-bit register for signal <mem<14><12>>.
    Found 1-bit register for signal <mem<14><11>>.
    Found 1-bit register for signal <mem<14><10>>.
    Found 1-bit register for signal <mem<14><9>>.
    Found 1-bit register for signal <mem<14><8>>.
    Found 1-bit register for signal <mem<14><7>>.
    Found 1-bit register for signal <mem<14><6>>.
    Found 1-bit register for signal <mem<14><5>>.
    Found 1-bit register for signal <mem<14><4>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><31>>.
    Found 1-bit register for signal <mem<15><30>>.
    Found 1-bit register for signal <mem<15><29>>.
    Found 1-bit register for signal <mem<15><28>>.
    Found 1-bit register for signal <mem<15><27>>.
    Found 1-bit register for signal <mem<15><26>>.
    Found 1-bit register for signal <mem<15><25>>.
    Found 1-bit register for signal <mem<15><24>>.
    Found 1-bit register for signal <mem<15><23>>.
    Found 1-bit register for signal <mem<15><22>>.
    Found 1-bit register for signal <mem<15><21>>.
    Found 1-bit register for signal <mem<15><20>>.
    Found 1-bit register for signal <mem<15><19>>.
    Found 1-bit register for signal <mem<15><18>>.
    Found 1-bit register for signal <mem<15><17>>.
    Found 1-bit register for signal <mem<15><16>>.
    Found 1-bit register for signal <mem<15><15>>.
    Found 1-bit register for signal <mem<15><14>>.
    Found 1-bit register for signal <mem<15><13>>.
    Found 1-bit register for signal <mem<15><12>>.
    Found 1-bit register for signal <mem<15><11>>.
    Found 1-bit register for signal <mem<15><10>>.
    Found 1-bit register for signal <mem<15><9>>.
    Found 1-bit register for signal <mem<15><8>>.
    Found 1-bit register for signal <mem<15><7>>.
    Found 1-bit register for signal <mem<15><6>>.
    Found 1-bit register for signal <mem<15><5>>.
    Found 1-bit register for signal <mem<15><4>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_53_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_53_o_add_4_OUT> created at line 279.
    Found 32-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 518 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_OUTPUT_STREAM_fifo_1> synthesized.

Synthesizing Unit <gray_scale_OUTPUT_STREAM_fifo_2>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v".
        DATA_BITS = 4
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0><3>>.
    Found 1-bit register for signal <mem<0><2>>.
    Found 1-bit register for signal <mem<0><1>>.
    Found 1-bit register for signal <mem<0><0>>.
    Found 1-bit register for signal <mem<1><3>>.
    Found 1-bit register for signal <mem<1><2>>.
    Found 1-bit register for signal <mem<1><1>>.
    Found 1-bit register for signal <mem<1><0>>.
    Found 1-bit register for signal <mem<2><3>>.
    Found 1-bit register for signal <mem<2><2>>.
    Found 1-bit register for signal <mem<2><1>>.
    Found 1-bit register for signal <mem<2><0>>.
    Found 1-bit register for signal <mem<3><3>>.
    Found 1-bit register for signal <mem<3><2>>.
    Found 1-bit register for signal <mem<3><1>>.
    Found 1-bit register for signal <mem<3><0>>.
    Found 1-bit register for signal <mem<4><3>>.
    Found 1-bit register for signal <mem<4><2>>.
    Found 1-bit register for signal <mem<4><1>>.
    Found 1-bit register for signal <mem<4><0>>.
    Found 1-bit register for signal <mem<5><3>>.
    Found 1-bit register for signal <mem<5><2>>.
    Found 1-bit register for signal <mem<5><1>>.
    Found 1-bit register for signal <mem<5><0>>.
    Found 1-bit register for signal <mem<6><3>>.
    Found 1-bit register for signal <mem<6><2>>.
    Found 1-bit register for signal <mem<6><1>>.
    Found 1-bit register for signal <mem<6><0>>.
    Found 1-bit register for signal <mem<7><3>>.
    Found 1-bit register for signal <mem<7><2>>.
    Found 1-bit register for signal <mem<7><1>>.
    Found 1-bit register for signal <mem<7><0>>.
    Found 1-bit register for signal <mem<8><3>>.
    Found 1-bit register for signal <mem<8><2>>.
    Found 1-bit register for signal <mem<8><1>>.
    Found 1-bit register for signal <mem<8><0>>.
    Found 1-bit register for signal <mem<9><3>>.
    Found 1-bit register for signal <mem<9><2>>.
    Found 1-bit register for signal <mem<9><1>>.
    Found 1-bit register for signal <mem<9><0>>.
    Found 1-bit register for signal <mem<10><3>>.
    Found 1-bit register for signal <mem<10><2>>.
    Found 1-bit register for signal <mem<10><1>>.
    Found 1-bit register for signal <mem<10><0>>.
    Found 1-bit register for signal <mem<11><3>>.
    Found 1-bit register for signal <mem<11><2>>.
    Found 1-bit register for signal <mem<11><1>>.
    Found 1-bit register for signal <mem<11><0>>.
    Found 1-bit register for signal <mem<12><3>>.
    Found 1-bit register for signal <mem<12><2>>.
    Found 1-bit register for signal <mem<12><1>>.
    Found 1-bit register for signal <mem<12><0>>.
    Found 1-bit register for signal <mem<13><3>>.
    Found 1-bit register for signal <mem<13><2>>.
    Found 1-bit register for signal <mem<13><1>>.
    Found 1-bit register for signal <mem<13><0>>.
    Found 1-bit register for signal <mem<14><3>>.
    Found 1-bit register for signal <mem<14><2>>.
    Found 1-bit register for signal <mem<14><1>>.
    Found 1-bit register for signal <mem<14><0>>.
    Found 1-bit register for signal <mem<15><3>>.
    Found 1-bit register for signal <mem<15><2>>.
    Found 1-bit register for signal <mem<15><1>>.
    Found 1-bit register for signal <mem<15><0>>.
    Found 4-bit subtractor for signal <index[3]_GND_55_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_55_o_add_4_OUT> created at line 279.
    Found 4-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_OUTPUT_STREAM_fifo_2> synthesized.

Synthesizing Unit <gray_scale_OUTPUT_STREAM_fifo_3>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_OUTPUT_STREAM_if.v".
        DATA_BITS = 1
        DEPTH_BITS = 4
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <index>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <mem<0>>.
    Found 1-bit register for signal <mem<1>>.
    Found 1-bit register for signal <mem<2>>.
    Found 1-bit register for signal <mem<3>>.
    Found 1-bit register for signal <mem<4>>.
    Found 1-bit register for signal <mem<5>>.
    Found 1-bit register for signal <mem<6>>.
    Found 1-bit register for signal <mem<7>>.
    Found 1-bit register for signal <mem<8>>.
    Found 1-bit register for signal <mem<9>>.
    Found 1-bit register for signal <mem<10>>.
    Found 1-bit register for signal <mem<11>>.
    Found 1-bit register for signal <mem<12>>.
    Found 1-bit register for signal <mem<13>>.
    Found 1-bit register for signal <mem<14>>.
    Found 1-bit register for signal <mem<15>>.
    Found 4-bit subtractor for signal <index[3]_GND_57_o_sub_4_OUT> created at line 277.
    Found 4-bit adder for signal <index[3]_GND_57_o_add_4_OUT> created at line 279.
    Found 1-bit 16-to-1 multiplexer for signal <dout> created at line 250.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <gray_scale_OUTPUT_STREAM_fifo_3> synthesized.

Synthesizing Unit <gray_scale_ap_rst_if>.
    Related source file is "/nfs/TUEIEDAprojects/SystemDesign/work/zynq/mamatha/uzair_sharif/EDA_Munish/work_dir/DSE/systems/pcores/gray_scale_top_v1_00_a/synhdl/verilog/gray_scale_ap_rst_if.v".
        RESET_ACTIVE_LOW = 1
    Summary:
	no macro.
Unit <gray_scale_ap_rst_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 18x8-bit multiplier                                   : 1
 20x8-bit multiplier                                   : 1
 21x8-bit multiplier                                   : 1
# Adders/Subtractors                                   : 36
 12-bit adder                                          : 6
 13-bit adder                                          : 1
 2-bit addsub                                          : 6
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 3-bit addsub                                          : 6
 4-bit addsub                                          : 14
 9-bit adder                                           : 1
# Registers                                            : 411
 1-bit register                                        : 233
 12-bit register                                       : 15
 13-bit register                                       : 1
 16-bit register                                       : 6
 18-bit register                                       : 1
 2-bit register                                        : 7
 20-bit register                                       : 1
 21-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 3
 29-bit register                                       : 2
 3-bit register                                        : 6
 32-bit register                                       : 39
 36-bit register                                       : 6
 4-bit register                                        : 78
 44-bit register                                       : 4
 5-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 7
 12-bit comparator equal                               : 6
 13-bit comparator equal                               : 1
# Multiplexers                                         : 97
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 45
 12-bit 2-to-1 multiplexer                             : 6
 12-bit 3-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 16-to-1 multiplexer                            : 2
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 8-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 4
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 7
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <buff0<26:26>> (without init value) have a constant value of 0 in block <gray_scale_mul_8ns_18ns_27_3_MulnS_0>.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<17> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<17> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<16> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<16> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<15> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<15> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<14> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<14> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<13> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<13> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<12> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<12> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<11> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<11> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<10> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<10> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<9> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<9> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<8> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<8> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<7> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<7> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<6> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<6> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<5> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<5> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<4> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<4> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<3> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<3> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<2> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<2> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<1> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<1> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U, both signals b<0> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<0> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<20> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<20> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<19> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<19> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<18> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<18> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<17> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<17> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<16> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<16> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<15> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<15> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<14> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<14> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<13> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<13> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<12> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<12> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<11> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<11> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<10> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<10> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<9> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<9> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<8> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<8> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<7> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<7> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<6> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<6> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<5> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<5> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<4> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<4> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<3> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<3> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<2> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<2> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<1> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<1> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U, both signals b<0> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<0> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<17> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<17> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<16> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<16> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<15> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<15> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<14> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<14> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<13> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<13> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<12> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<12> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<11> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<11> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<10> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<10> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<9> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<9> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<8> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<8> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<7> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<7> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<6> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<6> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<5> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<5> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<4> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<4> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<3> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<3> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<2> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<18> have a KEEP attribute, signal b<2> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<1> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<1> will be lost.
WARNING:Xst:1303 - From in and out of unit gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U, both signals b<0> and gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b<19> have a KEEP attribute, signal b<0> will be lost.

Synthesizing (advanced) Unit <AXIvideo2Mat_32_1080_1920_32_s>.
The following registers are absorbed into counter <p_1_reg_233>: 1 register on signal <p_1_reg_233>.
Unit <AXIvideo2Mat_32_1080_1920_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <CvtColor_0_32_32_1080_1920_s>.
The following registers are absorbed into counter <j_reg_148>: 1 register on signal <j_reg_148>.
	Multiplier <gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U/Mmult_tmp_product> in block <CvtColor_0_32_32_1080_1920_s> and adder/subtractor <Madd_p_Val2_4_fu_222_p2> in block <CvtColor_0_32_32_1080_1920_s> are combined into a MAC<gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U/Maddsub_tmp_product>.
	The following registers are also absorbed by the MAC: <gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U/b_reg> in block <CvtColor_0_32_32_1080_1920_s>, <gray_scale_mul_8ns_21ns_29_3_U19/gray_scale_mul_8ns_21ns_29_3_MulnS_2_U/a_reg> in block <CvtColor_0_32_32_1080_1920_s>, <p_Val2_1_reg_337> in block <CvtColor_0_32_32_1080_1920_s>.
	Multiplier <gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/Mmult_tmp_product> in block <CvtColor_0_32_32_1080_1920_s> and adder/subtractor <Madd_p_Val2_3_fu_214_p2> in block <CvtColor_0_32_32_1080_1920_s> are combined into a MAC<gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/Maddsub_tmp_product>.
	The following registers are also absorbed by the MAC: <gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/b_reg> in block <CvtColor_0_32_32_1080_1920_s>, <gray_scale_mul_8ns_20ns_28_3_U18/gray_scale_mul_8ns_20ns_28_3_MulnS_1_U/a_reg> in block <CvtColor_0_32_32_1080_1920_s>, <p_Val2_2_reg_332> in block <CvtColor_0_32_32_1080_1920_s>, <p_Val2_3_reg_342> in block <CvtColor_0_32_32_1080_1920_s>.
	Found pipelined multiplier on signal <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/tmp_product>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/Mmult_tmp_product<25:0> by adding 1 register level(s).
Unit <CvtColor_0_32_32_1080_1920_s> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_cols_V_channel6>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_cols_V_channel6> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_rows_V_channel5>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_0_rows_V_channel5> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_cols_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_1_cols_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_0_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_1_data_stream_0_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_1_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_1_data_stream_1_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_2_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_1_data_stream_2_V> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_rows_V>.
The following registers are absorbed into counter <mOutPtr>: 1 register on signal <mOutPtr>.
Unit <FIFO_gray_scale_img_1_rows_V> synthesized (advanced).

Synthesizing (advanced) Unit <Mat2AXIvideo_32_1080_1920_32_s>.
The following registers are absorbed into counter <p_3_reg_178>: 1 register on signal <p_3_reg_178>.
Unit <Mat2AXIvideo_32_1080_1920_32_s> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_1>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_2>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_3>.
The following registers are absorbed into counter <index>: 1 register on signal <index>.
Unit <gray_scale_OUTPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_0_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_0_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_0_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_cols_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_1_cols_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg>.
	Found 2-bit dynamic shift register for signal <q<0>>.
	Found 2-bit dynamic shift register for signal <q<1>>.
	Found 2-bit dynamic shift register for signal <q<2>>.
	Found 2-bit dynamic shift register for signal <q<3>>.
	Found 2-bit dynamic shift register for signal <q<4>>.
	Found 2-bit dynamic shift register for signal <q<5>>.
	Found 2-bit dynamic shift register for signal <q<6>>.
	Found 2-bit dynamic shift register for signal <q<7>>.
Unit <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_gray_scale_img_1_rows_V_shiftReg>.
	Found 3-bit dynamic shift register for signal <q<0>>.
	Found 3-bit dynamic shift register for signal <q<1>>.
	Found 3-bit dynamic shift register for signal <q<2>>.
	Found 3-bit dynamic shift register for signal <q<3>>.
	Found 3-bit dynamic shift register for signal <q<4>>.
	Found 3-bit dynamic shift register for signal <q<5>>.
	Found 3-bit dynamic shift register for signal <q<6>>.
	Found 3-bit dynamic shift register for signal <q<7>>.
	Found 3-bit dynamic shift register for signal <q<8>>.
	Found 3-bit dynamic shift register for signal <q<9>>.
	Found 3-bit dynamic shift register for signal <q<10>>.
	Found 3-bit dynamic shift register for signal <q<11>>.
Unit <FIFO_gray_scale_img_1_rows_V_shiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <gray_scale_INPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <gray_scale_INPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_INPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <gray_scale_INPUT_STREAM_fifo_3> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_1>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
	Found 16-bit dynamic shift register for signal <dout<8>>.
	Found 16-bit dynamic shift register for signal <dout<9>>.
	Found 16-bit dynamic shift register for signal <dout<10>>.
	Found 16-bit dynamic shift register for signal <dout<11>>.
	Found 16-bit dynamic shift register for signal <dout<12>>.
	Found 16-bit dynamic shift register for signal <dout<13>>.
	Found 16-bit dynamic shift register for signal <dout<14>>.
	Found 16-bit dynamic shift register for signal <dout<15>>.
	Found 16-bit dynamic shift register for signal <dout<16>>.
	Found 16-bit dynamic shift register for signal <dout<17>>.
	Found 16-bit dynamic shift register for signal <dout<18>>.
	Found 16-bit dynamic shift register for signal <dout<19>>.
	Found 16-bit dynamic shift register for signal <dout<20>>.
	Found 16-bit dynamic shift register for signal <dout<21>>.
	Found 16-bit dynamic shift register for signal <dout<22>>.
	Found 16-bit dynamic shift register for signal <dout<23>>.
	Found 16-bit dynamic shift register for signal <dout<24>>.
	Found 16-bit dynamic shift register for signal <dout<25>>.
	Found 16-bit dynamic shift register for signal <dout<26>>.
	Found 16-bit dynamic shift register for signal <dout<27>>.
	Found 16-bit dynamic shift register for signal <dout<28>>.
	Found 16-bit dynamic shift register for signal <dout<29>>.
	Found 16-bit dynamic shift register for signal <dout<30>>.
	Found 16-bit dynamic shift register for signal <dout<31>>.
Unit <gray_scale_OUTPUT_STREAM_fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_2>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
Unit <gray_scale_OUTPUT_STREAM_fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <gray_scale_OUTPUT_STREAM_fifo_3>.
	Found 16-bit dynamic shift register for signal <dout>.
Unit <gray_scale_OUTPUT_STREAM_fifo_3> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 2
 20x8-to-28-bit MAC                                    : 1
 21x8-to-29-bit MAC                                    : 1
# Multipliers                                          : 1
 18x8-bit registered multiplier                        : 1
# Adders/Subtractors                                   : 5
 12-bit adder                                          : 3
 13-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 29
 12-bit up counter                                     : 3
 2-bit updown counter                                  : 6
 3-bit updown counter                                  : 6
 4-bit updown counter                                  : 14
# Registers                                            : 738
 Flip-Flops                                            : 738
# Shift Registers                                      : 208
 16-bit dynamic shift register                         : 88
 2-bit dynamic shift register                          : 48
 3-bit dynamic shift register                          : 72
# Comparators                                          : 7
 12-bit comparator equal                               : 6
 13-bit comparator equal                               : 1
# Multiplexers                                         : 109
 1-bit 2-to-1 multiplexer                              : 91
 12-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 44-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_2> in Unit <CvtColor_0_32_32_1080_1920_s> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_3> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_4> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_9> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_11> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_12> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_14> 
INFO:Xst:2261 - The FF/Latch <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_0> in Unit <CvtColor_0_32_32_1080_1920_s> is equivalent to the following 10 FFs/Latches, which will be removed : <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_1> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_5> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_6> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_7> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_8> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_10> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_13> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_15> <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_16>
   <gray_scale_mul_8ns_18ns_27_3_U17/gray_scale_mul_8ns_18ns_27_3_MulnS_0_U/b_reg_17> 
WARNING:Xst:1293 - FF/Latch <ap_done_reg> has a constant value of 0 in block <Mat2AXIvideo_32_1080_1920_32_s>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/FSM_3> on signal <rstate[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/FSM_4> on signal <wstate[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/rs/FSM_6> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 10    | 10
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_U/AXIvideo2Mat_32_1080_1920_32_U0/FSM_0> on signal <ap_CS_fsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0001000
 100   | 0010000
 101   | 0100000
 110   | 1000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/FSM_2> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gray_scale_top_0/gray_scale_U/CvtColor_0_32_32_1080_1920_U0/FSM_1> on signal <ap_CS_fsm[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
WARNING:Xst:2677 - Node <axi_reg_177_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_reg_177_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_4_reg_314_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_1_reg_211_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_24> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_25> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_26> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_27> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_28> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_29> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_30> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.
WARNING:Xst:2677 - Node <axi_0_2_reg_255_31> of sequential type is unconnected in block <AXIvideo2Mat_32_1080_1920_32_s>.

Optimizing unit <FIFO_gray_scale_img_0_rows_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_rows_V_channel5_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_cols_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_cols_V_channel6_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_1_rows_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_1_cols_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_2_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_0_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_1_V_shiftReg> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_2_V_shiftReg> ...

Optimizing unit <system_gray_scale_top_0_wrapper> ...

Optimizing unit <gray_scale_CONTROL_BUS_if> ...

Optimizing unit <gray_scale_INPUT_STREAM_if> ...

Optimizing unit <gray_scale_INPUT_STREAM_reg_slice> ...

Optimizing unit <gray_scale_INPUT_STREAM_fifo_1> ...

Optimizing unit <gray_scale_INPUT_STREAM_fifo_2> ...

Optimizing unit <gray_scale_INPUT_STREAM_fifo_3> ...

Optimizing unit <gray_scale_OUTPUT_STREAM_if> ...

Optimizing unit <gray_scale_OUTPUT_STREAM_fifo_1> ...

Optimizing unit <gray_scale_OUTPUT_STREAM_fifo_2> ...

Optimizing unit <gray_scale_OUTPUT_STREAM_fifo_3> ...

Optimizing unit <gray_scale_OUTPUT_STREAM_reg_slice> ...

Optimizing unit <gray_scale> ...
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0> has a constant value of 0 in block <gray_scale>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ap_reg_procdone_Mat2AXIvideo_32_1080_1920_32_U0> has a constant value of 0 in block <gray_scale>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <AXIvideo2Mat_32_1080_1920_32_s> ...

Optimizing unit <init> ...

Optimizing unit <init_1> ...

Optimizing unit <Mat2AXIvideo_32_1080_1920_32_s> ...

Optimizing unit <CvtColor_0_32_32_1080_1920_s> ...

Optimizing unit <FIFO_gray_scale_img_0_rows_V> ...

Optimizing unit <FIFO_gray_scale_img_0_rows_V_channel5> ...

Optimizing unit <FIFO_gray_scale_img_0_cols_V> ...

Optimizing unit <FIFO_gray_scale_img_0_cols_V_channel6> ...

Optimizing unit <FIFO_gray_scale_img_1_rows_V> ...

Optimizing unit <FIFO_gray_scale_img_1_cols_V> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_0_V> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_1_V> ...

Optimizing unit <FIFO_gray_scale_img_0_data_stream_2_V> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_0_V> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_1_V> ...

Optimizing unit <FIFO_gray_scale_img_1_data_stream_2_V> ...
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_43> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_42> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_39> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_38> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_37> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_36> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_35> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_34> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_33> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_32> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_31> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_30> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_29> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_28> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_27> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_26> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_25> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p1_24> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_43> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_42> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_39> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_38> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_37> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_36> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_35> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_34> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_33> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_32> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_31> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_30> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_29> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_28> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_27> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_26> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_25> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/rs/data_p2_24> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_31_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_30_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_29_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_28_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_27_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_26_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_25_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/Mshreg_dout_24_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_3_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_1_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_0_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/Mshreg_dout_2_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
WARNING:Xst:2677 - Node <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/Mshreg_dout_0> of sequential type is unconnected in block <system_gray_scale_top_0_wrapper>.
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_data_stream_0_V_U/mOutPtr_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_data_stream_1_V_U/mOutPtr_0> <gray_scale_top_0/gray_scale_U/img_0_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_data_stream_0_V_U/mOutPtr_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_data_stream_1_V_U/mOutPtr_1> <gray_scale_top_0/gray_scale_U/img_0_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_0_rows_V_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_0_cols_V_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_0_rows_V_channel5_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_0_cols_V_channel6_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_3> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_3> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_4> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_4> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_5> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_5> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_6> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_6> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_7> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_7> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_8> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_8> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_9> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_9> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_channel5_U/mOutPtr_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_channel6_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_data_stream_0_V_U/internal_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_data_stream_1_V_U/internal_full_n> <gray_scale_top_0/gray_scale_U/img_1_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_channel5_U/mOutPtr_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_channel6_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/full> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/full> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/full> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/full> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/full> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/full> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_channel5_U/mOutPtr_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_channel6_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_U/internal_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_data_stream_0_V_U/mOutPtr_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_data_stream_1_V_U/mOutPtr_0> <gray_scale_top_0/gray_scale_U/img_1_data_stream_2_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_rows_V_U/internal_empty_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_data_stream_0_V_U/mOutPtr_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_data_stream_1_V_U/mOutPtr_1> <gray_scale_top_0/gray_scale_U/img_1_data_stream_2_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_data_stream_0_V_U/internal_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_data_stream_1_V_U/internal_full_n> <gray_scale_top_0/gray_scale_U/img_0_data_stream_2_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/empty> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/empty> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/empty> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/empty> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/empty> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/empty> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/index_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_0> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_0> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_0> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/index_0> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/index_0> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/index_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_1> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_1> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_1> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/index_1> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/index_1> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/index_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_2> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_2> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_2> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/index_2> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/index_2> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_data_V_fifo/index_3> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_strb_V_fifo/index_3> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_keep_V_fifo/index_3> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_dest_V_fifo/index_3> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_id_V_fifo/index_3> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_last_V_fifo/index_3> <gray_scale_top_0/gray_scale_INPUT_STREAM_if_U/input_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/full> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/full> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/full> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/full> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/full> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/full> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/full> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_data_stream_0_V_U/internal_empty_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_data_stream_1_V_U/internal_empty_n> <gray_scale_top_0/gray_scale_U/img_0_data_stream_2_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_U/internal_empty_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_U/mOutPtr_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_U/mOutPtr_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_U/mOutPtr_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_U/mOutPtr_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_channel5_U/internal_empty_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_channel6_U/internal_empty_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_U/mOutPtr_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_U/mOutPtr_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_0_rows_V_channel5_U/internal_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_0_cols_V_channel6_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_3> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_3> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_4> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_4> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_5> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_5> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_6> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_6> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_7> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_7> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_8> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_8> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_9> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_9> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_10> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_10> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_3_preg_11> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_2_preg_11> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_1_rows_V_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/ap_reg_ready_img_1_cols_V_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_rows_V_U/internal_full_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_cols_V_U/internal_full_n> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_0> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_0> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_0> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_0> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_0> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_0> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_0> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_1> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_1> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_1> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_1> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_1> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_1> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_1> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_2> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_2> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_2> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_2> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_2> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_2> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_2> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/index_3> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/index_3> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/index_3> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/index_3> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/index_3> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/index_3> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/index_3> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_10> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_10> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/init_U0/ap_return_1_preg_11> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following FF/Latch, which will be removed : <gray_scale_top_0/gray_scale_U/init_U0/ap_return_0_preg_11> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_data_V_fifo/empty> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 6 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_strb_V_fifo/empty> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_keep_V_fifo/empty> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_dest_V_fifo/empty> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_id_V_fifo/empty> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_last_V_fifo/empty> <gray_scale_top_0/gray_scale_OUTPUT_STREAM_if_U/output_V_user_V_fifo/empty> 
INFO:Xst:2261 - The FF/Latch <gray_scale_top_0/gray_scale_U/img_1_data_stream_0_V_U/internal_empty_n> in Unit <system_gray_scale_top_0_wrapper> is equivalent to the following 2 FFs/Latches, which will be removed : <gray_scale_top_0/gray_scale_U/img_1_data_stream_1_V_U/internal_empty_n> <gray_scale_top_0/gray_scale_U/img_1_data_stream_2_V_U/internal_empty_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_gray_scale_top_0_wrapper, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 627
 Flip-Flops                                            : 627

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_gray_scale_top_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 984
#      GND                         : 1
#      INV                         : 25
#      LUT1                        : 66
#      LUT2                        : 44
#      LUT3                        : 208
#      LUT4                        : 56
#      LUT5                        : 172
#      LUT6                        : 235
#      MUXCY                       : 87
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 85
# FlipFlops/Latches                : 627
#      FD                          : 77
#      FDC                         : 2
#      FDE                         : 359
#      FDP                         : 2
#      FDPE                        : 8
#      FDR                         : 92
#      FDRE                        : 71
#      FDS                         : 6
#      FDSE                        : 10
# Shift Registers                  : 190
#      SRLC16E                     : 190
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             627  out of  106400     0%  
 Number of Slice LUTs:                  996  out of  53200     1%  
    Number used as Logic:               806  out of  53200     1%  
    Number used as Memory:              190  out of  17400     1%  
       Number used as SRL:              190

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1056
   Number with an unused Flip Flop:     429  out of   1056    40%  
   Number with an unused LUT:            60  out of   1056     5%  
   Number of fully used LUT-FF pairs:   567  out of   1056    53%  
   Number of unique control sets:        34

IO Utilization: 
 Number of IOs:                         187
 Number of bonded IOBs:                   0  out of    200     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                      3  out of    220     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                             | Load  |
-----------------------------------+-------------------------------------------------------------------+-------+
aclk                               | NONE(gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/wstate_FSM_FFd2)| 820   |
-----------------------------------+-------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.471ns (Maximum Frequency: 288.101MHz)
   Minimum input arrival time before clock: 2.254ns
   Maximum output required time after clock: 0.951ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'aclk'
  Clock period: 3.471ns (frequency: 288.101MHz)
  Total number of paths / destination ports: 20955 / 2054
-------------------------------------------------------------------------
Delay:               3.471ns (Levels of Logic = 5)
  Source:            gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_1 (FF)
  Destination:       gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/p_3_reg_178_11 (FF)
  Source Clock:      aclk rising
  Destination Clock: aclk rising

  Data Path: gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_1 to gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/p_3_reg_178_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            10   0.282   0.544  gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_1 (gray_scale_top_0/gray_scale_U/img_1_rows_V_U/mOutPtr_1)
     LUT2:I0->O           21   0.053   0.529  gray_scale_top_0/gray_scale_U/img_1_rows_V_U/Mmux_shiftReg_addr21 (gray_scale_top_0/gray_scale_U/img_1_cols_V_U/shiftReg_addr<1>)
     SRLC16E:A1->Q         2   0.053   0.608  gray_scale_top_0/gray_scale_U/img_1_cols_V_U/U_FIFO_gray_scale_img_1_cols_V_ram/Mshreg_q_5_0 (gray_scale_top_0/gray_scale_U/img_1_cols_V_dout<5>)
     LUT6:I3->O            7   0.053   0.675  gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/exitcond4_fu_216_p2122 (gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/exitcond4_fu_216_p2121)
     LUT6:I2->O           12   0.053   0.557  gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/PWR_14_o_exitcond4_fu_216_p2[0]_AND_1455_o (gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/PWR_14_o_exitcond4_fu_216_p2[0]_AND_1455_o)
     LUT4:I2->O            1   0.053   0.000  gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/p_3_reg_178_11_rstpot (gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/p_3_reg_178_11_rstpot)
     FD:D                      0.011          gray_scale_top_0/gray_scale_U/Mat2AXIvideo_32_1080_1920_32_U0/p_3_reg_178_11
    ----------------------------------------
    Total                      3.471ns (0.558ns logic, 2.913ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aclk'
  Total number of paths / destination ports: 782 / 531
-------------------------------------------------------------------------
Offset:              2.254ns (Levels of Logic = 4)
  Source:            s_axi_CONTROL_BUS_WVALID (PAD)
  Destination:       gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/isr_1 (FF)
  Destination Clock: aclk rising

  Data Path: s_axi_CONTROL_BUS_WVALID to gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/isr_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            5   0.053   0.440  gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_1663_o21 (gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_1663_o_bdd2)
     LUT3:I2->O            3   0.053   0.649  gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_1674_o1 (gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/w_hs_WSTRB[0]_AND_1674_o)
     LUT5:I1->O            1   0.053   0.602  gray_scale_top_0/gray_scale_U/ap_sig_top_allready1_SW6 (N261)
     LUT6:I3->O            1   0.053   0.000  gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/isr_1_glue_set (gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/isr_1_glue_set)
     FDR:D                     0.011          gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/isr_1
    ----------------------------------------
    Total                      2.254ns (0.563ns logic, 1.691ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aclk'
  Total number of paths / destination ports: 87 / 84
-------------------------------------------------------------------------
Offset:              0.951ns (Levels of Logic = 1)
  Source:            gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/gie (FF)
  Destination:       interrupt (PAD)
  Source Clock:      aclk rising

  Data Path: gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/gie to interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.616  gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/gie (gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/gie)
     LUT3:I0->O            0   0.053   0.000  gray_scale_top_0/gray_scale_CONTROL_BUS_if_U/interrupt1 (interrupt)
    ----------------------------------------
    Total                      0.951ns (0.335ns logic, 0.616ns route)
                                       (35.2% logic, 64.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
aclk           |    3.471|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 12.09 secs
 
--> 


Total memory usage is 526400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  198 (   0 filtered)
Number of infos    :   71 (   0 filtered)

