==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.844 seconds; current allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.126 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.449 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.573 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.845 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 30.712 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 32.759 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 32.917 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.089 seconds; current allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.313 seconds; current allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 40.779 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv ../../Images/DSCF1324.JPG OUT -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.251 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.791 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 37.996 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.275 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.145 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 37.486 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.934 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.175 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.054 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 40.857 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 39.815 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 41.336 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 40.874 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 42.966 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 40.399 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 42.742 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 42.519 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 41.907 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.889 seconds; current allocated memory: 0.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 38.925 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 44.493 seconds; current allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 41.818 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 43.899 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 45.107 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 46.615 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 22.357 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 104.662 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 124.009 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 147.359 seconds; current allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 159.141 seconds; current allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 251.828 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 80.504 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 95.217 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 44.842 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.911 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.659 seconds; current allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.224 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 55.746 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 62.41 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 59.352 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 57.343 seconds; current allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 56.66 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.261 seconds; current allocated memory: 0.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 69.494 seconds; current allocated memory: 0.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 70.923 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 67.49 seconds; current allocated memory: 0.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 49.031 seconds; current allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 58.614 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 56.592 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.974 seconds; current allocated memory: 0.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 57.51 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.506 seconds; current allocated memory: 0.348 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 52.084 seconds; current allocated memory: 0.375 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 58.715 seconds; current allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 57.616 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.946 seconds; current allocated memory: 0.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 115.852 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:88)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:95)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:101)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:88)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:95)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:101)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/csynth.tcl:22)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 118.254 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'Convolutie'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.533 seconds; current allocated memory: 2.625 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 115.711 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:88)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:95)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.h:5:101)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:88)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:95)
WARNING: [HLS 207-3972] type specifier missing, defaults to 'int' (Convolutie/source/Convolutie.c:6:101)
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/csynth.tcl:22)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.168 seconds; current allocated memory: 118.211 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'Convolutie'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.152 seconds; current allocated memory: 2.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 49.367 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 43.151 seconds; current allocated memory: 0.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csim_design -argv input.png -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 43.726 seconds; current allocated memory: 0.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 110.027 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/csynth.tcl:22)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 112.039 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'Convolutie'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.961 seconds; current allocated memory: 2.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 110.047 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 111.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 317 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_6> at Convolutie/source/Convolutie.c:41:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_5> at Convolutie/source/Convolutie.c:33:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'image_r' (Convolutie/source/Convolutie.c:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'output_r' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.335 seconds; current allocated memory: 114.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 120.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 122.828 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:35:75) to (Convolutie/source/Convolutie.c:36:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 146.660 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_4' (Convolutie/source/Convolutie.c:28:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (Convolutie/source/Convolutie.c:27:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (Convolutie/source/Convolutie.c:24:22) in function 'applyConvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 167.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 171.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 173.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_33_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:35) [42]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 173.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 174.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_41_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln41', Convolutie/source/Convolutie.c:41) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:41 [14]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:43) on local variable 'ch', Convolutie/source/Convolutie.c:41 [17]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:43) [33]  (1.707 ns)
	'add' operation 9 bit ('add_ln317', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:43) [41]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:43) [45]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 174.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 175.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 176.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 176.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 178.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_33_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 180.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' pipeline 'VITIS_LOOP_41_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_41_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 182.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width' and 'channels' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 185.488 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 190.805 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.969 seconds; current allocated memory: 198.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.575 seconds; current allocated memory: 88.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 34.207 seconds; current allocated memory: 8.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 109.707 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 317 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 175 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 149 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_41_6> at Convolutie/source/Convolutie.c:41:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_33_5> at Convolutie/source/Convolutie.c:33:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'image_r' (Convolutie/source/Convolutie.c:6:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'output_r' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.941 seconds; current allocated memory: 114.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 114.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 120.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 122.785 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:35:75) to (Convolutie/source/Convolutie.c:36:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 146.320 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_28_4' (Convolutie/source/Convolutie.c:28:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_3' (Convolutie/source/Convolutie.c:27:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (Convolutie/source/Convolutie.c:24:22) in function 'applyConvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 167.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 172.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 173.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' (loop 'VITIS_LOOP_33_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln35', Convolutie/source/Convolutie.c:35) of variable 'sum[2]', Convolutie/source/Convolutie.c:35 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:35) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_33_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:35) [41]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 174.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 174.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_41_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln41', Convolutie/source/Convolutie.c:41) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:41 [14]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:43) on local variable 'ch', Convolutie/source/Convolutie.c:41 [17]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:43) [33]  (1.707 ns)
	'sub' operation 8 bit ('sub_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:43) [43]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:43) [45]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 174.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 175.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 176.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 176.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 178.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_33_5' pipeline 'VITIS_LOOP_33_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_33_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 181.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_41_6' pipeline 'VITIS_LOOP_41_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_41_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 182.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'height', 'width' and 'channels' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 185.574 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.964 seconds; current allocated memory: 191.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.972 seconds; current allocated memory: 198.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.108 seconds; current allocated memory: 89.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.685 seconds; current allocated memory: 8.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 115.270 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
ERROR: [HLS 207-2371] conflicting types for 'applyConvolution' (Convolutie/source/Convolutie.c:6:6)
INFO: [HLS 207-70] previous declaration is here (Convolutie/source/Convolutie.h:5:6)
ERROR: [HLS 207-3433] redefinition of 'kernel' with a different type: 'float [3][3]' vs 'float (*)[3]' (Convolutie/source/Convolutie.c:19:8)
INFO: [HLS 207-71] previous definition is here (Convolutie/source/Convolutie.c:6:111)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 116.023 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
ERROR: [HLS 207-2371] conflicting types for 'applyConvolution' (Convolutie/source/Convolutie.c:6:6)
INFO: [HLS 207-70] previous declaration is here (Convolutie/source/Convolutie.h:5:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel' (Convolutie/source/Convolutie.c:15:38)
WARNING: [HLS 207-5554] invalid variable expr  (Convolutie/source/Convolutie.c:15:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 115.645 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel' (Convolutie/source/Convolutie.c:15:38)
WARNING: [HLS 207-5554] invalid variable expr  (Convolutie/source/Convolutie.c:15:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.223 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 110.340 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 112.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,266 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_6> at Convolutie/source/Convolutie.c:42:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_5> at Convolutie/source/Convolutie.c:34:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_25_1'(Convolutie/source/Convolutie.c:25:22) has been inferred on bundle 'output_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:25:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_5'(Convolutie/source/Convolutie.c:34:38) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:34:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_42_6'(Convolutie/source/Convolutie.c:42:30) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:42:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.927 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.672 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 121.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 123.469 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:36:75) to (Convolutie/source/Convolutie.c:37:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 147.223 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_4' (Convolutie/source/Convolutie.c:29:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (Convolutie/source/Convolutie.c:28:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (Convolutie/source/Convolutie.c:25:22) in function 'applyConvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 169.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 173.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 174.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_34_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:36) [46]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 175.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 175.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln42', Convolutie/source/Convolutie.c:42) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:42 [18]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:44) on local variable 'ch', Convolutie/source/Convolutie.c:42 [21]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:44) [40]  (1.707 ns)
	'sub' operation 8 bit ('sub_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [50]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [52]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 176.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 176.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 178.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 179.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 180.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_34_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 183.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_42_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 185.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r_offset' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'output_r_offset', 'width', 'height' and 'channels' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 191.164 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 197.551 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.066 seconds; current allocated memory: 207.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.354 seconds; current allocated memory: 97.156 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.167 seconds; current allocated memory: 9.918 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 19.703 seconds; current allocated memory: 9.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 115.465 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 117.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,266 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_6> at Convolutie/source/Convolutie.c:42:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_5> at Convolutie/source/Convolutie.c:34:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_25_1'(Convolutie/source/Convolutie.c:25:22) has been inferred on bundle 'output_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:25:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_5'(Convolutie/source/Convolutie.c:34:38) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:34:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_42_6'(Convolutie/source/Convolutie.c:42:30) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:42:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.652 seconds; current allocated memory: 120.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 120.055 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 127.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 129.375 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:36:75) to (Convolutie/source/Convolutie.c:37:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 153.410 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_4' (Convolutie/source/Convolutie.c:29:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (Convolutie/source/Convolutie.c:28:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (Convolutie/source/Convolutie.c:25:22) in function 'applyConvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 175.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 179.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 180.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_34_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:36) [46]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 181.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 181.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln42', Convolutie/source/Convolutie.c:42) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:42 [18]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:44) on local variable 'ch', Convolutie/source/Convolutie.c:42 [21]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:44) [40]  (1.707 ns)
	'add' operation 9 bit ('add_ln317', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [48]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [52]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 182.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 182.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 184.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 184.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 186.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_34_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 189.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_42_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 191.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'width', 'height' and 'channels' to AXI-Lite port conv.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 196.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 202.824 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 212.504 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 14.024 seconds; current allocated memory: 97.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 109.336 MB.
INFO: [HLS 200-10] Analyzing design file 'Convolutie/source/Convolutie.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 111.629 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,266 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 320 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 185 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 194 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/02_PXL/HAC_PXL_2024/Image_filter_taak/HLS/Convolutie/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'applyConvolution' (Convolutie/source/Convolutie.c:6:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_6> at Convolutie/source/Convolutie.c:42:30 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_34_5> at Convolutie/source/Convolutie.c:34:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< unknown> at  
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_25_1'(Convolutie/source/Convolutie.c:25:22) has been inferred on bundle 'output_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:25:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_5'(Convolutie/source/Convolutie.c:34:38) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:34:38)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_42_6'(Convolutie/source/Convolutie.c:42:30) has been inferred on bundle 'input_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Convolutie/source/Convolutie.c:42:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.737 seconds; current allocated memory: 114.094 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 114.094 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 120.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 123.227 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'sum' (Convolutie/source/Convolutie.c:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sum' (Convolutie/source/Convolutie.c:27) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Convolutie/source/Convolutie.c:36:75) to (Convolutie/source/Convolutie.c:37:29) in function 'applyConvolution'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'applyConvolution' (Convolutie/source/Convolutie.c:6:38)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 146.875 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_29_4' (Convolutie/source/Convolutie.c:29:34) in function 'applyConvolution' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_28_3' (Convolutie/source/Convolutie.c:28:30) in function 'applyConvolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (Convolutie/source/Convolutie.c:25:22) in function 'applyConvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 168.699 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'applyConvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 172.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 173.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_5'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
WARNING: [HLS 200-880] The II Violation in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' (loop 'VITIS_LOOP_34_5'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_0_6_write_ln36', Convolutie/source/Convolutie.c:36) of variable 'sum[2]', Convolutie/source/Convolutie.c:36 on local variable 'sum_0_6' and 'load' operation 32 bit ('sum_0_6_load_1', Convolutie/source/Convolutie.c:36) on local variable 'sum_0_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 22, loop 'VITIS_LOOP_34_5'
WARNING: [HLS 200-871] Estimated clock period (6.312 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' consists of the following:
	'sitofp' operation 32 bit ('conv', Convolutie/source/Convolutie.c:36) [46]  (6.312 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 175.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 175.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_42_6'
WARNING: [HLS 200-871] Estimated clock period (6.178 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' consists of the following:
	'store' operation 0 bit ('ch_write_ln42', Convolutie/source/Convolutie.c:42) of constant 0 on local variable 'ch', Convolutie/source/Convolutie.c:42 [18]  (1.588 ns)
	'load' operation 31 bit ('ch', Convolutie/source/Convolutie.c:44) on local variable 'ch', Convolutie/source/Convolutie.c:42 [21]  (0.000 ns)
	'mux' operation 32 bit ('x', Convolutie/source/Convolutie.c:44) [40]  (1.707 ns)
	'add' operation 9 bit ('add_ln317', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [48]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->Convolutie/source/Convolutie.c:44) [52]  (0.968 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 175.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 175.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 177.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 178.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 180.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_34_5' pipeline 'VITIS_LOOP_34_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_34_5/m_axi_input_r_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_34_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 182.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'applyConvolution_Pipeline_VITIS_LOOP_42_6' pipeline 'VITIS_LOOP_42_6' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_input_r_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'applyConvolution_Pipeline_VITIS_LOOP_42_6/m_axi_output_r_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 185.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'applyConvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/input_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/output_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/image_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'applyConvolution/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'applyConvolution' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'image_r', 'out_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'width', 'height' and 'channels' to AXI-Lite port conv.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_64s_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'applyConvolution'.
INFO: [RTMG 210-279] Implementing memory 'applyConvolution_kernel_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 190.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 197.332 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.994 seconds; current allocated memory: 206.773 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for applyConvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for applyConvolution.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.574 seconds; current allocated memory: 97.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Convolutie/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite applyConvolution 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Convolutie/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.61 seconds; current allocated memory: 9.984 MB.
