library ieee;
use ieee.std_logic_1164.all;

entity ROM is
	port(PC : in std_logic_vector(15 downto 0);
			Instruction: out std_logic_vector(15 downto 0));
end ROM;