INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xjasek15/MPC-PLD/07_PC/PC_07_Templates/Templates/UART_Tx_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_Tx_block'
