<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PX4 Firmware: src/drivers/uavcan/uavcan_drivers/stm32/driver/include/uavcan_stm32/bxcan.hpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PX4 Firmware
   </div>
   <div id="projectbrief">PX4 Autopilot Software http://px4.io</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('df/dfd/bxcan_8hpp_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">bxcan.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../df/dfd/bxcan_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014 Pavel Kirienko &lt;pavel.kirienko@gmail.com&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Bit definitions were copied from NuttX STM32 CAN driver.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="../../d1/d27/stm32_2driver_2include_2uavcan__stm32_2build__config_8hpp.html">uavcan_stm32/build_config.hpp</a>&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;uavcan/uavcan.hpp&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef UAVCAN_CPP_VERSION</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"># error UAVCAN_CPP_VERSION</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#if UAVCAN_CPP_VERSION &lt; UAVCAN_CPP11</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// #undef&#39;ed at the end of this file</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor"># define constexpr const</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../d3/d3c/namespaceuavcan__stm32.html">   22</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d3c/namespaceuavcan__stm32.html">uavcan_stm32</a></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;{</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html">   24</a></span>&#160;<span class="keyword">namespace </span>bxcan</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;{</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html">   27</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html">TxMailboxType</a> {</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a14d74aa094f919e62f0cc83b2ae044fd">   28</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a14d74aa094f919e62f0cc83b2ae044fd">TIR</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a61ac00ae8cfd5aaef3187e02bee821ac">   29</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a61ac00ae8cfd5aaef3187e02bee821ac">TDTR</a>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#aa39c15d32fa0eae655d48505f71bc2c2">   30</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#aa39c15d32fa0eae655d48505f71bc2c2">TDLR</a>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#ad0c9e3f1d68c6a6ac0066d7c55010218">   31</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#ad0c9e3f1d68c6a6ac0066d7c55010218">TDHR</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;};</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html">   34</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html">RxMailboxType</a> {</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#afedb6958b444b55ef9d3b8daa9a58123">   35</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#afedb6958b444b55ef9d3b8daa9a58123">RIR</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a2185eb28309bd25af966f19cf924c196">   36</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a2185eb28309bd25af966f19cf924c196">RDTR</a>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#ad1de71f37bfd17b81266ee36ead8cf77">   37</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#ad1de71f37bfd17b81266ee36ead8cf77">RDLR</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a0ede717ec39fbe12944fb18b251a34d7">   38</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a0ede717ec39fbe12944fb18b251a34d7">RDHR</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html">   41</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html">FilterRegisterType</a> {</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a31ca9862a0c37dab20e2e913e51e9da4">   42</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a31ca9862a0c37dab20e2e913e51e9da4">FR1</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a54ca979e111ac03a1d983a22bf9f800d">   43</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a54ca979e111ac03a1d983a22bf9f800d">FR2</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">   46</a></span>&#160;<span class="keyword">struct </span><a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">CanType</a> {</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a5fe1a699f828af878324c15fdfdcd6fa">   47</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a5fe1a699f828af878324c15fdfdcd6fa">MCR</a>;                 <span class="comment">/*!&lt; CAN master control register,         Address offset: 0x00          */</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#af8cbd5429f95ca4dbd9fdd9598886580">   48</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#af8cbd5429f95ca4dbd9fdd9598886580">MSR</a>;                 <span class="comment">/*!&lt; CAN master status register,          Address offset: 0x04          */</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#accb9b384a5fd009ceb2d7ec0d8e1a74d">   49</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#accb9b384a5fd009ceb2d7ec0d8e1a74d">TSR</a>;                 <span class="comment">/*!&lt; CAN transmit status register,        Address offset: 0x08          */</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aeac8e90edba37568062815f41fa629a9">   50</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aeac8e90edba37568062815f41fa629a9">RF0R</a>;                <span class="comment">/*!&lt; CAN receive FIFO 0 register,         Address offset: 0x0C          */</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aaeb659d61c897e20b2d008ed122ea3a6">   51</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aaeb659d61c897e20b2d008ed122ea3a6">RF1R</a>;                <span class="comment">/*!&lt; CAN receive FIFO 1 register,         Address offset: 0x10          */</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0a3eb62b8b0e21e5addfe934e8a63d4a">   52</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0a3eb62b8b0e21e5addfe934e8a63d4a">IER</a>;                 <span class="comment">/*!&lt; CAN interrupt enable register,       Address offset: 0x14          */</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a050d067e1852783d1c5a8e1152c89d2f">   53</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a050d067e1852783d1c5a8e1152c89d2f">ESR</a>;                 <span class="comment">/*!&lt; CAN error status register,           Address offset: 0x18          */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a9a493b11789dd970711cc4fde13e207f">   54</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a9a493b11789dd970711cc4fde13e207f">BTR</a>;                 <span class="comment">/*!&lt; CAN bit timing register,             Address offset: 0x1C          */</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a35477774a698d78700da7e863e25dcde">   55</a></span>&#160;    uint32_t           RESERVED0[88];       <span class="comment">/*!&lt; Reserved, 0x020 - 0x17F                                            */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a78db7cf096323d9715a4fb17b43cdd99">   56</a></span>&#160;    <a class="code" href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html">TxMailboxType</a>      TxMailbox[3];        <span class="comment">/*!&lt; CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC */</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a2cc115f3d8efad4350cd8c853417be93">   57</a></span>&#160;    <a class="code" href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html">RxMailboxType</a>      RxMailbox[2];        <span class="comment">/*!&lt; CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a2f93a85cbc412a4d6d6a6df1f74907fa">   58</a></span>&#160;    uint32_t           RESERVED1[12];       <span class="comment">/*!&lt; Reserved, 0x1D0 - 0x1FF                                            */</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0fc5393cc145602a339597ca62ae44ee">   59</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0fc5393cc145602a339597ca62ae44ee">FMR</a>;                 <span class="comment">/*!&lt; CAN filter master register,          Address offset: 0x200         */</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aecbf6515af0be3635068588ae163727b">   60</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aecbf6515af0be3635068588ae163727b">FM1R</a>;                <span class="comment">/*!&lt; CAN filter mode register,            Address offset: 0x204         */</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7da0bb9d03735d98bc1448d45020702c">   61</a></span>&#160;    uint32_t           <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7da0bb9d03735d98bc1448d45020702c">RESERVED2</a>;           <span class="comment">/*!&lt; Reserved, 0x208                                                    */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa2cdac7fb7e069280bdb45c8d1f154eb">   62</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa2cdac7fb7e069280bdb45c8d1f154eb">FS1R</a>;                <span class="comment">/*!&lt; CAN filter scale register,           Address offset: 0x20C         */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa0e0a68d5aace1d6a531ca6d4a6d4f8e">   63</a></span>&#160;    uint32_t           <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa0e0a68d5aace1d6a531ca6d4a6d4f8e">RESERVED3</a>;           <span class="comment">/*!&lt; Reserved, 0x210                                                    */</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a3158f733510a73caa51b931c356e9f34">   64</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a3158f733510a73caa51b931c356e9f34">FFA1R</a>;               <span class="comment">/*!&lt; CAN filter FIFO assignment register, Address offset: 0x214         */</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a1a297ff844563929d27490386cfa34c7">   65</a></span>&#160;    uint32_t           <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a1a297ff844563929d27490386cfa34c7">RESERVED4</a>;           <span class="comment">/*!&lt; Reserved, 0x218                                                    */</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7390999350dd36839d3d02d97d845ece">   66</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7390999350dd36839d3d02d97d845ece">FA1R</a>;                <span class="comment">/*!&lt; CAN filter activation register,      Address offset: 0x21C         */</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a356462c554c13c3a6540ca093bb0f945">   67</a></span>&#160;    uint32_t           RESERVED5[8];        <span class="comment">/*!&lt; Reserved, 0x220-0x23F                                              */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a3b7b2a7479bcb3bc8135c139b5edc307">   68</a></span>&#160;    <a class="code" href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html">FilterRegisterType</a> FilterRegister[28];  <span class="comment">/*!&lt; CAN Filter Register,                 Address offset: 0x240-0x31C   */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;};</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * CANx register sets</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7e8b4af91a678dc1275fb95df3ceab0a">   74</a></span>&#160;<a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">CanType</a> *<span class="keyword">const</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7e8b4af91a678dc1275fb95df3ceab0a">Can</a>[UAVCAN_STM32_NUM_IFACES] = {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">CanType</a> *<span class="keyword">&gt;</span>(0x40006400)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;#<span class="keywordflow">if</span> UAVCAN_STM32_NUM_IFACES &gt; 1</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    ,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    reinterpret_cast&lt;CanType *&gt;(0x40006800)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* CAN master control register */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a35f2287a9b1a2d22a05fb7e262516970">   84</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a35f2287a9b1a2d22a05fb7e262516970">MCR_INRQ</a> = (1U &lt;&lt; 0);            <span class="comment">/* Bit 0: Initialization Request */</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2f08095b3ac1320cff6d9329246482df">   85</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2f08095b3ac1320cff6d9329246482df">MCR_SLEEP</a> = (1U &lt;&lt; 1);           <span class="comment">/* Bit 1: Sleep Mode Request */</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a85943599e97136a6ec0640c78f33e754">   86</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a85943599e97136a6ec0640c78f33e754">MCR_TXFP</a> = (1U &lt;&lt; 2);            <span class="comment">/* Bit 2: Transmit FIFO Priority */</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a98a3f71074833dae7729c10749dd7c89">   87</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a98a3f71074833dae7729c10749dd7c89">MCR_RFLM</a> = (1U &lt;&lt; 3);            <span class="comment">/* Bit 3: Receive FIFO Locked Mode */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdb1372455030b25cf8f0d738ae96a2a">   88</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdb1372455030b25cf8f0d738ae96a2a">MCR_NART</a> = (1U &lt;&lt; 4);            <span class="comment">/* Bit 4: No Automatic Retransmission */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5799c6bfc8aae4a2d28fc0688b41e4fc">   89</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5799c6bfc8aae4a2d28fc0688b41e4fc">MCR_AWUM</a> = (1U &lt;&lt; 5);            <span class="comment">/* Bit 5: Automatic Wakeup Mode */</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9e46bf2af0187b905121fa9c1f2ec1c">   90</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9e46bf2af0187b905121fa9c1f2ec1c">MCR_ABOM</a> = (1U &lt;&lt; 6);            <span class="comment">/* Bit 6: Automatic Bus-Off Management */</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa46714fcde6da358fbb38d9d939c5c2a">   91</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa46714fcde6da358fbb38d9d939c5c2a">MCR_TTCM</a> = (1U &lt;&lt; 7);            <span class="comment">/* Bit 7: Time Triggered Communication Mode Enable */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a95892f60b45d5a4db9da574d8f6195b9">   92</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a95892f60b45d5a4db9da574d8f6195b9">MCR_RESET</a> = (1U &lt;&lt; 15);          <span class="comment">/* Bit 15: bxCAN software master reset */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75e41ce29473af3b4ebb839f16758da7">   93</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75e41ce29473af3b4ebb839f16758da7">MCR_DBF</a> = (1U &lt;&lt; 16);            <span class="comment">/* Bit 16: Debug freeze */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/* CAN master status register */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae85506b8c6467413803d85d03744e445">   97</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae85506b8c6467413803d85d03744e445">MSR_INAK</a> = (1U &lt;&lt; 0);            <span class="comment">/* Bit 0: Initialization Acknowledge */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a263b48568abbf431b728d9ec410e5756">   98</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a263b48568abbf431b728d9ec410e5756">MSR_SLAK</a> = (1U &lt;&lt; 1);            <span class="comment">/* Bit 1: Sleep Acknowledge */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0a46dae79f2d0a792ee10b7125ff943">   99</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0a46dae79f2d0a792ee10b7125ff943">MSR_ERRI</a> = (1U &lt;&lt; 2);            <span class="comment">/* Bit 2: Error Interrupt */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a25300f081c64a05fde80333e6bf1041f">  100</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a25300f081c64a05fde80333e6bf1041f">MSR_WKUI</a> = (1U &lt;&lt; 3);            <span class="comment">/* Bit 3: Wakeup Interrupt */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29e850c077580ed2128de88df590b762">  101</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29e850c077580ed2128de88df590b762">MSR_SLAKI</a> = (1U &lt;&lt; 4);           <span class="comment">/* Bit 4: Sleep acknowledge interrupt */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a645e62819ad005ec8730c40c649b2633">  102</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a645e62819ad005ec8730c40c649b2633">MSR_TXM</a> = (1U &lt;&lt; 8);             <span class="comment">/* Bit 8: Transmit Mode */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6b1dd8e450e1d2c15e6e83cf81069ff">  103</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6b1dd8e450e1d2c15e6e83cf81069ff">MSR_RXM</a> = (1U &lt;&lt; 9);             <span class="comment">/* Bit 9: Receive Mode */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac7f10d51258997d207123dc389dc73cc">  104</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac7f10d51258997d207123dc389dc73cc">MSR_SAMP</a> = (1U &lt;&lt; 10);           <span class="comment">/* Bit 10: Last Sample Point */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92d1c1ee5041e920132b547f25975bf9">  105</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92d1c1ee5041e920132b547f25975bf9">MSR_RX</a> = (1U &lt;&lt; 11);             <span class="comment">/* Bit 11: CAN Rx Signal */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* CAN transmit status register */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4de46d980d6e13c24d6656a0d0bc976f">  109</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4de46d980d6e13c24d6656a0d0bc976f">TSR_RQCP0</a> = (1U &lt;&lt; 0);           <span class="comment">/* Bit 0: Request Completed Mailbox 0 */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2663a776da4cf7cc9038ee19d48b1f5d">  110</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2663a776da4cf7cc9038ee19d48b1f5d">TSR_TXOK0</a> = (1U &lt;&lt; 1);           <span class="comment">/* Bit 1 : Transmission OK of Mailbox 0 */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a72a1a59ddafa6a2b771b0ab2a6ad8db4">  111</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a72a1a59ddafa6a2b771b0ab2a6ad8db4">TSR_ALST0</a> = (1U &lt;&lt; 2);           <span class="comment">/* Bit 2 : Arbitration Lost for Mailbox 0 */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdaf1a7f53a41d1e6391f5c914d46ab9">  112</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdaf1a7f53a41d1e6391f5c914d46ab9">TSR_TERR0</a> = (1U &lt;&lt; 3);           <span class="comment">/* Bit 3 : Transmission Error of Mailbox 0 */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a50aa4089fbe2acce9ce1c57ea73b5f1b">  113</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a50aa4089fbe2acce9ce1c57ea73b5f1b">TSR_ABRQ0</a> = (1U &lt;&lt; 7);           <span class="comment">/* Bit 7 : Abort Request for Mailbox 0 */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5f46ed3a1ee9681498b853e88b88dea3">  114</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5f46ed3a1ee9681498b853e88b88dea3">TSR_RQCP1</a> = (1U &lt;&lt; 8);           <span class="comment">/* Bit 8 : Request Completed Mailbox 1 */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a627a9dc5c68b84ce16a5e21a46abb140">  115</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a627a9dc5c68b84ce16a5e21a46abb140">TSR_TXOK1</a> = (1U &lt;&lt; 9);           <span class="comment">/* Bit 9 : Transmission OK of Mailbox 1 */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac4da2be4b941ac555631050139d01a68">  116</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac4da2be4b941ac555631050139d01a68">TSR_ALST1</a> = (1U &lt;&lt; 10);          <span class="comment">/* Bit 10 : Arbitration Lost for Mailbox 1 */</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4fa28f7bcc8ad390a4de82dd6b40470a">  117</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4fa28f7bcc8ad390a4de82dd6b40470a">TSR_TERR1</a> = (1U &lt;&lt; 11);          <span class="comment">/* Bit 11 : Transmission Error of Mailbox 1 */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0dfc2829c4128b5c3b5c2db741a2ec0c">  118</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0dfc2829c4128b5c3b5c2db741a2ec0c">TSR_ABRQ1</a> = (1U &lt;&lt; 15);          <span class="comment">/* Bit 15 : Abort Request for Mailbox 1 */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92b8a9479e64e30b6e945474d57ca0bc">  119</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92b8a9479e64e30b6e945474d57ca0bc">TSR_RQCP2</a> = (1U &lt;&lt; 16);          <span class="comment">/* Bit 16 : Request Completed Mailbox 2 */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abc8e4a2a350739de78948ed584ba27a8">  120</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abc8e4a2a350739de78948ed584ba27a8">TSR_TXOK2</a> = (1U &lt;&lt; 17);          <span class="comment">/* Bit 17 : Transmission OK of Mailbox 2 */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a252c3c966d480fe4e36560cd8e3546d3">  121</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a252c3c966d480fe4e36560cd8e3546d3">TSR_ALST2</a> = (1U &lt;&lt; 18);          <span class="comment">/* Bit 18: Arbitration Lost for Mailbox 2 */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aae9a9f54f9861c5ffdb7d4b6128ddcad">  122</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aae9a9f54f9861c5ffdb7d4b6128ddcad">TSR_TERR2</a> = (1U &lt;&lt; 19);          <span class="comment">/* Bit 19: Transmission Error of Mailbox 2 */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a05e2695061faec906dd0058c1eb20547">  123</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a05e2695061faec906dd0058c1eb20547">TSR_ABRQ2</a> = (1U &lt;&lt; 23);          <span class="comment">/* Bit 23: Abort Request for Mailbox 2 */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab1c338fc555ac016886b50faf761e05a">  124</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab1c338fc555ac016886b50faf761e05a">TSR_CODE_SHIFT</a> = (24U);          <span class="comment">/* Bits 25-24: Mailbox Code */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa8fb9527758fd69247a0ab013d2fe991">  125</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa8fb9527758fd69247a0ab013d2fe991">TSR_CODE_MASK</a> = (3U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab1c338fc555ac016886b50faf761e05a">TSR_CODE_SHIFT</a>);</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9f22720d85684fbee3d7cbd9367894c">  126</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9f22720d85684fbee3d7cbd9367894c">TSR_TME0</a> = (1U &lt;&lt; 26);           <span class="comment">/* Bit 26: Transmit Mailbox 0 Empty */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4cadbb33b20b8dc97fefc46412fe2e18">  127</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4cadbb33b20b8dc97fefc46412fe2e18">TSR_TME1</a> = (1U &lt;&lt; 27);           <span class="comment">/* Bit 27: Transmit Mailbox 1 Empty */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a103810473a43a46b120f571cc6a24393">  128</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a103810473a43a46b120f571cc6a24393">TSR_TME2</a> = (1U &lt;&lt; 28);           <span class="comment">/* Bit 28: Transmit Mailbox 2 Empty */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abe40afc3e28972c622e01c41b6fe70ca">  129</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abe40afc3e28972c622e01c41b6fe70ca">TSR_LOW0</a> = (1U &lt;&lt; 29);           <span class="comment">/* Bit 29: Lowest Priority Flag for Mailbox 0 */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29ef08ff31205e21e8a86ee51f721324">  130</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29ef08ff31205e21e8a86ee51f721324">TSR_LOW1</a> = (1U &lt;&lt; 30);           <span class="comment">/* Bit 30: Lowest Priority Flag for Mailbox 1 */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa75c2e2f1c98217b7d1140401286b67d">  131</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa75c2e2f1c98217b7d1140401286b67d">TSR_LOW2</a> = (1U &lt;&lt; 31);           <span class="comment">/* Bit 31: Lowest Priority Flag for Mailbox 2 */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* CAN receive FIFO 0/1 registers */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a318210c74607f9ed9450396f87a39751">  135</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a318210c74607f9ed9450396f87a39751">RFR_FMP_SHIFT</a> = (0U);            <span class="comment">/* Bits 1-0: FIFO Message Pending */</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04e976d7c354d449fa9a60f370e01e7f">  136</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04e976d7c354d449fa9a60f370e01e7f">RFR_FMP_MASK</a> = (3U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a318210c74607f9ed9450396f87a39751">RFR_FMP_SHIFT</a>);</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a332aaab8391326a0722ff34328327434">  137</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a332aaab8391326a0722ff34328327434">RFR_FULL</a> = (1U &lt;&lt; 3);            <span class="comment">/* Bit 3: FIFO 0 Full */</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a280e61057c7276e48f91f463943684ca">  138</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a280e61057c7276e48f91f463943684ca">RFR_FOVR</a> = (1U &lt;&lt; 4);            <span class="comment">/* Bit 4: FIFO 0 Overrun */</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a024f95c04d6ddd8de0e7df54292ddfeb">  139</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a024f95c04d6ddd8de0e7df54292ddfeb">RFR_RFOM</a> = (1U &lt;&lt; 5);            <span class="comment">/* Bit 5: Release FIFO 0 Output Mailbox */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* CAN interrupt enable register */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75a9740fe4905be348104bb887624ed0">  143</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75a9740fe4905be348104bb887624ed0">IER_TMEIE</a> = (1U &lt;&lt; 0);           <span class="comment">/* Bit 0: Transmit Mailbox Empty Interrupt Enable */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adb11fca25dcc7f332fd1719506c0d47a">  144</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adb11fca25dcc7f332fd1719506c0d47a">IER_FMPIE0</a> = (1U &lt;&lt; 1);          <span class="comment">/* Bit 1: FIFO Message Pending Interrupt Enable */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae3fd6f34ade133fb01802ac9753fb684">  145</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae3fd6f34ade133fb01802ac9753fb684">IER_FFIE0</a> = (1U &lt;&lt; 2);           <span class="comment">/* Bit 2: FIFO Full Interrupt Enable */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a087a20d1b5ca7cb61ebf5d07c73eec54">  146</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a087a20d1b5ca7cb61ebf5d07c73eec54">IER_FOVIE0</a> = (1U &lt;&lt; 3);          <span class="comment">/* Bit 3: FIFO Overrun Interrupt Enable */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2577dc1c4e5b914146af2e0d0f21334a">  147</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2577dc1c4e5b914146af2e0d0f21334a">IER_FMPIE1</a> = (1U &lt;&lt; 4);          <span class="comment">/* Bit 4: FIFO Message Pending Interrupt Enable */</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ea8db1b53af3fe967515b902f58ceaf">  148</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ea8db1b53af3fe967515b902f58ceaf">IER_FFIE1</a> = (1U &lt;&lt; 5);           <span class="comment">/* Bit 5: FIFO Full Interrupt Enable */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa175af295fae2f01c2c645e0f96baff1">  149</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa175af295fae2f01c2c645e0f96baff1">IER_FOVIE1</a> = (1U &lt;&lt; 6);          <span class="comment">/* Bit 6: FIFO Overrun Interrupt Enable */</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abea3c397e6395a6bd57db2454f89c003">  150</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abea3c397e6395a6bd57db2454f89c003">IER_EWGIE</a> = (1U &lt;&lt; 8);           <span class="comment">/* Bit 8: Error Warning Interrupt Enable */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f8271b531d2999be4b0fd4f9c937cb8">  151</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f8271b531d2999be4b0fd4f9c937cb8">IER_EPVIE</a> = (1U &lt;&lt; 9);           <span class="comment">/* Bit 9: Error Passive Interrupt Enable */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a34581410ed0552778ced0abe4141be6b">  152</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a34581410ed0552778ced0abe4141be6b">IER_BOFIE</a> = (1U &lt;&lt; 10);          <span class="comment">/* Bit 10: Bus-Off Interrupt Enable */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3df2f012e1de3e0a011dbd5bb36cbe4">  153</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3df2f012e1de3e0a011dbd5bb36cbe4">IER_LECIE</a> = (1U &lt;&lt; 11);          <span class="comment">/* Bit 11: Last Error Code Interrupt Enable */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a27850e0c69ce2ac88a733f617afc69db">  154</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a27850e0c69ce2ac88a733f617afc69db">IER_ERRIE</a> = (1U &lt;&lt; 15);          <span class="comment">/* Bit 15: Error Interrupt Enable */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0516c8461256cdebb796a2149334d43d">  155</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0516c8461256cdebb796a2149334d43d">IER_WKUIE</a> = (1U &lt;&lt; 16);          <span class="comment">/* Bit 16: Wakeup Interrupt Enable */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aac34e4581edafd8438ac5646c843a530">  156</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aac34e4581edafd8438ac5646c843a530">IER_SLKIE</a> = (1U &lt;&lt; 17);          <span class="comment">/* Bit 17: Sleep Interrupt Enable */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* CAN error status register */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6e6e4b8810cee78704ac56c4ad22a3d7">  160</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6e6e4b8810cee78704ac56c4ad22a3d7">ESR_EWGF</a> = (1U &lt;&lt; 0);            <span class="comment">/* Bit 0: Error Warning Flag */</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7daa08f8b81f7e6f2c579c3c3dfdae0f">  161</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7daa08f8b81f7e6f2c579c3c3dfdae0f">ESR_EPVF</a> = (1U &lt;&lt; 1);            <span class="comment">/* Bit 1: Error Passive Flag */</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3aeec5f130d24a30aa70b5e3f6a49fca">  162</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3aeec5f130d24a30aa70b5e3f6a49fca">ESR_BOFF</a> = (1U &lt;&lt; 2);            <span class="comment">/* Bit 2: Bus-Off Flag */</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">  163</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a> = (4U);            <span class="comment">/* Bits 6-4: Last Error Code */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a009dfb61c301cbb3a9982de8d7f594c5">  164</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a009dfb61c301cbb3a9982de8d7f594c5">ESR_LEC_MASK</a> = (7U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aed6df4ddbc975330f1830fde147e8b38">  165</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aed6df4ddbc975330f1830fde147e8b38">ESR_NOERROR</a> = (0U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);        <span class="comment">/* 000: No Error */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0547cfdacd44bd2b51a5dadcd62b2dbb">  166</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0547cfdacd44bd2b51a5dadcd62b2dbb">ESR_STUFFERROR</a> = (1U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);     <span class="comment">/* 001: Stuff Error */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2c05a312783224f1286be6789b381997">  167</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2c05a312783224f1286be6789b381997">ESR_FORMERROR</a> = (2U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);      <span class="comment">/* 010: Form Error */</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a38d27ccf10c2dc2ef6a4702748de5e03">  168</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a38d27ccf10c2dc2ef6a4702748de5e03">ESR_ACKERROR</a> = (3U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);       <span class="comment">/* 011: Acknowledgment Error */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4a4760cf72690b9773ffac8d7eacb214">  169</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4a4760cf72690b9773ffac8d7eacb214">ESR_BRECERROR</a> = (4U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);      <span class="comment">/* 100: Bit recessive Error */</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a098d77b21997289e061bbc3133e5e4a8">  170</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a098d77b21997289e061bbc3133e5e4a8">ESR_BDOMERROR</a> = (5U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);      <span class="comment">/* 101: Bit dominant Error */</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4abde4b5fe70f10b0b8e7bf0619f0670">  171</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4abde4b5fe70f10b0b8e7bf0619f0670">ESR_CRCERRPR</a> = (6U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);       <span class="comment">/* 110: CRC Error */</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa76663fda2e8ea7060bdb7ab508dd6d5">  172</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa76663fda2e8ea7060bdb7ab508dd6d5">ESR_SWERROR</a> = (7U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">ESR_LEC_SHIFT</a>);        <span class="comment">/* 111: Set by software */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a348c20ddfd653b504f2f24f667642001">  173</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a348c20ddfd653b504f2f24f667642001">ESR_TEC_SHIFT</a> = (16U);           <span class="comment">/* Bits 23-16: LS byte of the 9-bit Transmit Error Counter */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af2b7b2ec74751126ad415451d873840e">  174</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af2b7b2ec74751126ad415451d873840e">ESR_TEC_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a348c20ddfd653b504f2f24f667642001">ESR_TEC_SHIFT</a>);</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aee4ff9d572c2442384446592f1f21c30">  175</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aee4ff9d572c2442384446592f1f21c30">ESR_REC_SHIFT</a> = (24U);           <span class="comment">/* Bits 31-24: Receive Error Counter */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1711ec327cb7a31b2e12ab0f1433fef2">  176</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1711ec327cb7a31b2e12ab0f1433fef2">ESR_REC_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aee4ff9d572c2442384446592f1f21c30">ESR_REC_SHIFT</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* CAN bit timing register */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d7e22d2ac921316936440b4dbc6800e">  180</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d7e22d2ac921316936440b4dbc6800e">BTR_BRP_SHIFT</a> = (0U);            <span class="comment">/* Bits 9-0: Baud Rate Prescaler */</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a78eeb2cf50970080a9dc57b11bb9629a">  181</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a78eeb2cf50970080a9dc57b11bb9629a">BTR_BRP_MASK</a> = (0x03FFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d7e22d2ac921316936440b4dbc6800e">BTR_BRP_SHIFT</a>);</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a67b361bbe85d0a6d5f02fe1f16cb19ac">  182</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a67b361bbe85d0a6d5f02fe1f16cb19ac">BTR_TS1_SHIFT</a> = (16U);           <span class="comment">/* Bits 19-16: Time Segment 1 */</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a475ba5e1eb4cb6b6a360c6edcd9bc0c8">  183</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a475ba5e1eb4cb6b6a360c6edcd9bc0c8">BTR_TS1_MASK</a> = (0x0FU &lt;&lt;  <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a67b361bbe85d0a6d5f02fe1f16cb19ac">BTR_TS1_SHIFT</a>);</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#affadecc9695493811e9220aa45061f92">  184</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#affadecc9695493811e9220aa45061f92">BTR_TS2_SHIFT</a> = (20U);           <span class="comment">/* Bits 22-20: Time Segment 2 */</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6e22ac18e60ecea0adada2ecf7c796c">  185</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6e22ac18e60ecea0adada2ecf7c796c">BTR_TS2_MASK</a> = (7U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#affadecc9695493811e9220aa45061f92">BTR_TS2_SHIFT</a>);</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6a538bd4407cf0d86f4edccc425fdfa9">  186</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6a538bd4407cf0d86f4edccc425fdfa9">BTR_SJW_SHIFT</a> = (24U);           <span class="comment">/* Bits 25-24: Resynchronization Jump Width */</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab34a7ec2225f6e8784b4d830d927bf8c">  187</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab34a7ec2225f6e8784b4d830d927bf8c">BTR_SJW_MASK</a> = (3U &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6a538bd4407cf0d86f4edccc425fdfa9">BTR_SJW_SHIFT</a>);</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa65fd832c6cb21156fdfd3281ad0ff61">  188</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa65fd832c6cb21156fdfd3281ad0ff61">BTR_LBKM</a> = (1U &lt;&lt; 30);           <span class="comment">/* Bit 30: Loop Back Mode (Debug);*/</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad75d1db6ec0ec6bae92b40352283dd41">  189</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad75d1db6ec0ec6bae92b40352283dd41">BTR_SILM</a> = (1U &lt;&lt; 31);           <span class="comment">/* Bit 31: Silent Mode (Debug);*/</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada72e574fa457b87c8d0575ef2a0f2c6">  191</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada72e574fa457b87c8d0575ef2a0f2c6">BTR_BRP_MAX</a> = (1024U);           <span class="comment">/* Maximum BTR value (without decrement);*/</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3c3333abcdb9d3dcfbe47ad73d3e168">  192</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3c3333abcdb9d3dcfbe47ad73d3e168">BTR_TSEG1_MAX</a> = (16U);           <span class="comment">/* Maximum TSEG1 value (without decrement);*/</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a788d87f72c0ef9f7dfe0db399d3da1fe">  193</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a788d87f72c0ef9f7dfe0db399d3da1fe">BTR_TSEG2_MAX</a> = (8U);            <span class="comment">/* Maximum TSEG2 value (without decrement);*/</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* TX mailbox identifier register */</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a11c121e0ba43551c2c6e3db117e4d71b">  197</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a11c121e0ba43551c2c6e3db117e4d71b">TIR_TXRQ</a> = (1U &lt;&lt; 0);            <span class="comment">/* Bit 0: Transmit Mailbox Request */</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6472e20a4c8099529183c35042de7ac7">  198</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6472e20a4c8099529183c35042de7ac7">TIR_RTR</a> = (1U &lt;&lt; 1);             <span class="comment">/* Bit 1: Remote Transmission Request */</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9c2fa3c7c57f20dbd5e8072af3830e5">  199</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9c2fa3c7c57f20dbd5e8072af3830e5">TIR_IDE</a> = (1U &lt;&lt; 2);             <span class="comment">/* Bit 2: Identifier Extension */</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1fe1bf49bfb1915568ece7620df93bcc">  200</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1fe1bf49bfb1915568ece7620df93bcc">TIR_EXID_SHIFT</a> = (3U);           <span class="comment">/* Bit 3-31: Extended Identifier */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3859d7188281f7a76f70f464571b4a94">  201</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3859d7188281f7a76f70f464571b4a94">TIR_EXID_MASK</a> = (0x1FFFFFFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1fe1bf49bfb1915568ece7620df93bcc">TIR_EXID_SHIFT</a>);</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e3e62639961050cef9eb5b162888b1b">  202</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e3e62639961050cef9eb5b162888b1b">TIR_STID_SHIFT</a> = (21U);          <span class="comment">/* Bits 21-31: Standard Identifier */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e2cc887acc081e5580c90d2d3b14c40">  203</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e2cc887acc081e5580c90d2d3b14c40">TIR_STID_MASK</a> = (0x07FFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e3e62639961050cef9eb5b162888b1b">TIR_STID_SHIFT</a>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Mailbox data length control and time stamp register */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9face1ca77d1b8e1641ee39ee0883f98">  207</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9face1ca77d1b8e1641ee39ee0883f98">TDTR_DLC_SHIFT</a> = (0U);           <span class="comment">/* Bits 3:0: Data Length Code */</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1d3da60c3ea59191cfc9edfc18e1a9a6">  208</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1d3da60c3ea59191cfc9edfc18e1a9a6">TDTR_DLC_MASK</a> = (0x0FU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9face1ca77d1b8e1641ee39ee0883f98">TDTR_DLC_SHIFT</a>);</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af5a24eb39b7d9a8caebba107b2ee6eab">  209</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af5a24eb39b7d9a8caebba107b2ee6eab">TDTR_TGT</a> = (1U &lt;&lt; 8);            <span class="comment">/* Bit 8: Transmit Global Time */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a31b7ebfd88001d76b1b2c55818ec11ed">  210</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a31b7ebfd88001d76b1b2c55818ec11ed">TDTR_TIME_SHIFT</a> = (16U);         <span class="comment">/* Bits 31:16: Message Time Stamp */</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f95388f08b5bb3b9512b5bcfbd3bd2d">  211</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f95388f08b5bb3b9512b5bcfbd3bd2d">TDTR_TIME_MASK</a> = (0xFFFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a31b7ebfd88001d76b1b2c55818ec11ed">TDTR_TIME_SHIFT</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Mailbox data low register */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ecc3a51542be226d1277532541de7dc">  215</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ecc3a51542be226d1277532541de7dc">TDLR_DATA0_SHIFT</a> = (0U);         <span class="comment">/* Bits 7-0: Data Byte 0 */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7b0f349866fefb22a3a9853e18561c75">  216</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7b0f349866fefb22a3a9853e18561c75">TDLR_DATA0_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ecc3a51542be226d1277532541de7dc">TDLR_DATA0_SHIFT</a>);</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a242479823b1482ae8106d0b8c0a475c3">  217</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a242479823b1482ae8106d0b8c0a475c3">TDLR_DATA1_SHIFT</a> = (8U);         <span class="comment">/* Bits 15-8: Data Byte 1 */</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a43683e7d7c99ebaa23f6c3481f5bdfc9">  218</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a43683e7d7c99ebaa23f6c3481f5bdfc9">TDLR_DATA1_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a242479823b1482ae8106d0b8c0a475c3">TDLR_DATA1_SHIFT</a>);</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a82226bd5ef19f0697cee71ddea331e29">  219</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a82226bd5ef19f0697cee71ddea331e29">TDLR_DATA2_SHIFT</a> = (16U);        <span class="comment">/* Bits 23-16: Data Byte 2 */</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0281fc2a97b0f3b4dc48af2f65dcf85">  220</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0281fc2a97b0f3b4dc48af2f65dcf85">TDLR_DATA2_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a82226bd5ef19f0697cee71ddea331e29">TDLR_DATA2_SHIFT</a>);</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7d0995c312bd7049b924a6a52e0c9574">  221</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7d0995c312bd7049b924a6a52e0c9574">TDLR_DATA3_SHIFT</a> = (24U);        <span class="comment">/* Bits 31-24: Data Byte 3 */</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3d9281b0093d507cf9b5ecd8aeda13ae">  222</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3d9281b0093d507cf9b5ecd8aeda13ae">TDLR_DATA3_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7d0995c312bd7049b924a6a52e0c9574">TDLR_DATA3_SHIFT</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* Mailbox data high register */</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0be6e288b09d9456256944baa83af535">  226</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0be6e288b09d9456256944baa83af535">TDHR_DATA4_SHIFT</a> = (0U);         <span class="comment">/* Bits 7-0: Data Byte 4 */</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8bbb911ffdfc6c75cb637e1903672bd7">  227</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8bbb911ffdfc6c75cb637e1903672bd7">TDHR_DATA4_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0be6e288b09d9456256944baa83af535">TDHR_DATA4_SHIFT</a>);</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aeb9de6939670289fe290b111ae75c1e8">  228</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aeb9de6939670289fe290b111ae75c1e8">TDHR_DATA5_SHIFT</a> = (8U);         <span class="comment">/* Bits 15-8: Data Byte 5 */</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9b14aaffd70b68274633e85f09cedd76">  229</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9b14aaffd70b68274633e85f09cedd76">TDHR_DATA5_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aeb9de6939670289fe290b111ae75c1e8">TDHR_DATA5_SHIFT</a>);</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9d75922c3367b11ae92200b9e7663f9">  230</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9d75922c3367b11ae92200b9e7663f9">TDHR_DATA6_SHIFT</a> = (16U);        <span class="comment">/* Bits 23-16: Data Byte 6 */</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3f4f26679f044a88b56b50b7b6131e38">  231</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3f4f26679f044a88b56b50b7b6131e38">TDHR_DATA6_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9d75922c3367b11ae92200b9e7663f9">TDHR_DATA6_SHIFT</a>);</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1edeeca26da0798ae0b322ade5bc8f1c">  232</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1edeeca26da0798ae0b322ade5bc8f1c">TDHR_DATA7_SHIFT</a> = (24U);        <span class="comment">/* Bits 31-24: Data Byte 7 */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1c27d68e97aa998041dc82ffeba80c11">  233</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1c27d68e97aa998041dc82ffeba80c11">TDHR_DATA7_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1edeeca26da0798ae0b322ade5bc8f1c">TDHR_DATA7_SHIFT</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* Rx FIFO mailbox identifier register */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a564c3e510692f1125a874cf5848c7cbb">  237</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a564c3e510692f1125a874cf5848c7cbb">RIR_RTR</a> = (1U &lt;&lt; 1);             <span class="comment">/* Bit 1: Remote Transmission Request */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada4f957a8cd813fb2bb9d1f4836359ab">  238</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada4f957a8cd813fb2bb9d1f4836359ab">RIR_IDE</a> = (1U &lt;&lt; 2);             <span class="comment">/* Bit 2: Identifier Extension */</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adbe3315ac8d68aa622d01c256e3a2674">  239</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adbe3315ac8d68aa622d01c256e3a2674">RIR_EXID_SHIFT</a> = (3U);           <span class="comment">/* Bit 3-31: Extended Identifier */</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aaefd137acfb665cdfc4bf2f00a09fa73">  240</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aaefd137acfb665cdfc4bf2f00a09fa73">RIR_EXID_MASK</a> = (0x1FFFFFFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adbe3315ac8d68aa622d01c256e3a2674">RIR_EXID_SHIFT</a>);</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7c88ef89ce009ea4913bb3755dc99f05">  241</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7c88ef89ce009ea4913bb3755dc99f05">RIR_STID_SHIFT</a> = (21U);          <span class="comment">/* Bits 21-31: Standard Identifier */</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04351cb0655fa7c0e7283f7787ec950e">  242</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04351cb0655fa7c0e7283f7787ec950e">RIR_STID_MASK</a> = (0x07FFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7c88ef89ce009ea4913bb3755dc99f05">RIR_STID_SHIFT</a>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/* Receive FIFO mailbox data length control and time stamp register */</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a603582800ba95aafdc2afbf8576cb972">  246</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a603582800ba95aafdc2afbf8576cb972">RDTR_DLC_SHIFT</a> = (0U);           <span class="comment">/* Bits 3:0: Data Length Code */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5956cd8342786acfd848d7e9314eb53e">  247</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5956cd8342786acfd848d7e9314eb53e">RDTR_DLC_MASK</a> = (0x0FU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a603582800ba95aafdc2afbf8576cb972">RDTR_DLC_SHIFT</a>);</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac57b030f4aaa401b491c329f6f80ac7c">  248</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac57b030f4aaa401b491c329f6f80ac7c">RDTR_FM_SHIFT</a> = (8U);            <span class="comment">/* Bits 15-8: Filter Match Index */</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5e80cf847b3ebfc162e60595ba5afca9">  249</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5e80cf847b3ebfc162e60595ba5afca9">RDTR_FM_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac57b030f4aaa401b491c329f6f80ac7c">RDTR_FM_SHIFT</a>);</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae246bf00b7789473a8ced199a7d113d6">  250</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae246bf00b7789473a8ced199a7d113d6">RDTR_TIME_SHIFT</a> = (16U);         <span class="comment">/* Bits 31:16: Message Time Stamp */</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa15ed1b41dd5bada6e2a06cd7f79a727">  251</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa15ed1b41dd5bada6e2a06cd7f79a727">RDTR_TIME_MASK</a> = (0xFFFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae246bf00b7789473a8ced199a7d113d6">RDTR_TIME_SHIFT</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Receive FIFO mailbox data low register */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad2aafd4999537e724ea60cdc9888e49e">  255</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad2aafd4999537e724ea60cdc9888e49e">RDLR_DATA0_SHIFT</a> = (0U);         <span class="comment">/* Bits 7-0: Data Byte 0 */</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a64285e66ed7ca9bc99c9b7cecfa569f8">  256</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a64285e66ed7ca9bc99c9b7cecfa569f8">RDLR_DATA0_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad2aafd4999537e724ea60cdc9888e49e">RDLR_DATA0_SHIFT</a>);</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0d148383c678956b9b3d6580e45600f5">  257</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0d148383c678956b9b3d6580e45600f5">RDLR_DATA1_SHIFT</a> = (8U);         <span class="comment">/* Bits 15-8: Data Byte 1 */</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d37521aa964c229e203c86cc76dcee6">  258</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d37521aa964c229e203c86cc76dcee6">RDLR_DATA1_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0d148383c678956b9b3d6580e45600f5">RDLR_DATA1_SHIFT</a>);</div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8d230273cc88545110fa3b67fc4a74ab">  259</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8d230273cc88545110fa3b67fc4a74ab">RDLR_DATA2_SHIFT</a> = (16U);        <span class="comment">/* Bits 23-16: Data Byte 2 */</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#acff206a4e8da9b8792565e0698366903">  260</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#acff206a4e8da9b8792565e0698366903">RDLR_DATA2_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8d230273cc88545110fa3b67fc4a74ab">RDLR_DATA2_SHIFT</a>);</div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a28806927fad9bdf65608878b3cddc2c9">  261</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a28806927fad9bdf65608878b3cddc2c9">RDLR_DATA3_SHIFT</a> = (24U);        <span class="comment">/* Bits 31-24: Data Byte 3 */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9a41976d78b1b6dd8473df499ad5f3d">  262</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9a41976d78b1b6dd8473df499ad5f3d">RDLR_DATA3_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a28806927fad9bdf65608878b3cddc2c9">RDLR_DATA3_SHIFT</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Receive FIFO mailbox data high register */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9db90e7b5e9c6c098117661554a35fc">  266</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9db90e7b5e9c6c098117661554a35fc">RDHR_DATA4_SHIFT</a> = (0U);         <span class="comment">/* Bits 7-0: Data Byte 4 */</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a715a85a3b43d2b07011f3fcf67f72308">  267</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a715a85a3b43d2b07011f3fcf67f72308">RDHR_DATA4_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9db90e7b5e9c6c098117661554a35fc">RDHR_DATA4_SHIFT</a>);</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1b424a2afaf2e8d4d81fa627d85b2341">  268</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1b424a2afaf2e8d4d81fa627d85b2341">RDHR_DATA5_SHIFT</a> = (8U);         <span class="comment">/* Bits 15-8: Data Byte 5 */</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afa3e0fbf35634d58347e4ad750cada4b">  269</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afa3e0fbf35634d58347e4ad750cada4b">RDHR_DATA5_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1b424a2afaf2e8d4d81fa627d85b2341">RDHR_DATA5_SHIFT</a>);</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a093067e6320ad28c749c77ca3a536657">  270</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a093067e6320ad28c749c77ca3a536657">RDHR_DATA6_SHIFT</a> = (16U);        <span class="comment">/* Bits 23-16: Data Byte 6 */</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2d7560ce5db56cd4f29c1ae9590333ce">  271</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2d7560ce5db56cd4f29c1ae9590333ce">RDHR_DATA6_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a093067e6320ad28c749c77ca3a536657">RDHR_DATA6_SHIFT</a>);</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0024164721a00bc302a33f7dd7cdf3f8">  272</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0024164721a00bc302a33f7dd7cdf3f8">RDHR_DATA7_SHIFT</a> = (24U);        <span class="comment">/* Bits 31-24: Data Byte 7 */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a30e3f2a58d601d520a4f8266801dd21a">  273</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a30e3f2a58d601d520a4f8266801dd21a">RDHR_DATA7_MASK</a> = (0xFFU &lt;&lt; <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0024164721a00bc302a33f7dd7cdf3f8">RDHR_DATA7_SHIFT</a>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* CAN filter master register */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a823ee096cd5e9b53684f3dbad56e993e">  277</a></span>&#160;constexpr <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a823ee096cd5e9b53684f3dbad56e993e">FMR_FINIT</a> = (1U &lt;&lt; 0);           <span class="comment">/* Bit 0:  Filter Init Mode */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;}</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#if UAVCAN_CPP_VERSION &lt; UAVCAN_CPP11</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"># undef constexpr</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a348c20ddfd653b504f2f24f667642001"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a348c20ddfd653b504f2f24f667642001">uavcan_stm32::bxcan::ESR_TEC_SHIFT</a></div><div class="ttdeci">constexpr unsigned long ESR_TEC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00173">bxcan.hpp:173</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_acff206a4e8da9b8792565e0698366903"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#acff206a4e8da9b8792565e0698366903">uavcan_stm32::bxcan::RDLR_DATA2_MASK</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00260">bxcan.hpp:260</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a64285e66ed7ca9bc99c9b7cecfa569f8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a64285e66ed7ca9bc99c9b7cecfa569f8">uavcan_stm32::bxcan::RDLR_DATA0_MASK</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00256">bxcan.hpp:256</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_adb11fca25dcc7f332fd1719506c0d47a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adb11fca25dcc7f332fd1719506c0d47a">uavcan_stm32::bxcan::IER_FMPIE0</a></div><div class="ttdeci">constexpr unsigned long IER_FMPIE0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00144">bxcan.hpp:144</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab9d75922c3367b11ae92200b9e7663f9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9d75922c3367b11ae92200b9e7663f9">uavcan_stm32::bxcan::TDHR_DATA6_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA6_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00230">bxcan.hpp:230</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a9b14aaffd70b68274633e85f09cedd76"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9b14aaffd70b68274633e85f09cedd76">uavcan_stm32::bxcan::TDHR_DATA5_MASK</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA5_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00229">bxcan.hpp:229</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aaefd137acfb665cdfc4bf2f00a09fa73"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aaefd137acfb665cdfc4bf2f00a09fa73">uavcan_stm32::bxcan::RIR_EXID_MASK</a></div><div class="ttdeci">constexpr unsigned long RIR_EXID_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00240">bxcan.hpp:240</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0024164721a00bc302a33f7dd7cdf3f8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0024164721a00bc302a33f7dd7cdf3f8">uavcan_stm32::bxcan::RDHR_DATA7_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA7_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00272">bxcan.hpp:272</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a7daa08f8b81f7e6f2c579c3c3dfdae0f"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7daa08f8b81f7e6f2c579c3c3dfdae0f">uavcan_stm32::bxcan::ESR_EPVF</a></div><div class="ttdeci">constexpr unsigned long ESR_EPVF</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00161">bxcan.hpp:161</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ae3fd6f34ade133fb01802ac9753fb684"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae3fd6f34ade133fb01802ac9753fb684">uavcan_stm32::bxcan::IER_FFIE0</a></div><div class="ttdeci">constexpr unsigned long IER_FFIE0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00145">bxcan.hpp:145</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a0fc5393cc145602a339597ca62ae44ee"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0fc5393cc145602a339597ca62ae44ee">uavcan_stm32::bxcan::CanType::FMR</a></div><div class="ttdeci">volatile uint32_t FMR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00059">bxcan.hpp:59</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a009dfb61c301cbb3a9982de8d7f594c5"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a009dfb61c301cbb3a9982de8d7f594c5">uavcan_stm32::bxcan::ESR_LEC_MASK</a></div><div class="ttdeci">constexpr unsigned long ESR_LEC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00164">bxcan.hpp:164</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a25300f081c64a05fde80333e6bf1041f"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a25300f081c64a05fde80333e6bf1041f">uavcan_stm32::bxcan::MSR_WKUI</a></div><div class="ttdeci">constexpr unsigned long MSR_WKUI</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00100">bxcan.hpp:100</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac7f10d51258997d207123dc389dc73cc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac7f10d51258997d207123dc389dc73cc">uavcan_stm32::bxcan::MSR_SAMP</a></div><div class="ttdeci">constexpr unsigned long MSR_SAMP</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00104">bxcan.hpp:104</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ad2aafd4999537e724ea60cdc9888e49e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad2aafd4999537e724ea60cdc9888e49e">uavcan_stm32::bxcan::RDLR_DATA0_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA0_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00255">bxcan.hpp:255</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa46714fcde6da358fbb38d9d939c5c2a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa46714fcde6da358fbb38d9d939c5c2a">uavcan_stm32::bxcan::MCR_TTCM</a></div><div class="ttdeci">constexpr unsigned long MCR_TTCM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00091">bxcan.hpp:91</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type_html_a2185eb28309bd25af966f19cf924c196"><div class="ttname"><a href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a2185eb28309bd25af966f19cf924c196">uavcan_stm32::bxcan::RxMailboxType::RDTR</a></div><div class="ttdeci">volatile uint32_t RDTR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00036">bxcan.hpp:36</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a72a1a59ddafa6a2b771b0ab2a6ad8db4"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a72a1a59ddafa6a2b771b0ab2a6ad8db4">uavcan_stm32::bxcan::TSR_ALST0</a></div><div class="ttdeci">constexpr unsigned long TSR_ALST0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00111">bxcan.hpp:111</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a5799c6bfc8aae4a2d28fc0688b41e4fc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5799c6bfc8aae4a2d28fc0688b41e4fc">uavcan_stm32::bxcan::MCR_AWUM</a></div><div class="ttdeci">constexpr unsigned long MCR_AWUM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00089">bxcan.hpp:89</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a05e2695061faec906dd0058c1eb20547"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a05e2695061faec906dd0058c1eb20547">uavcan_stm32::bxcan::TSR_ABRQ2</a></div><div class="ttdeci">constexpr unsigned long TSR_ABRQ2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00123">bxcan.hpp:123</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0dfc2829c4128b5c3b5c2db741a2ec0c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0dfc2829c4128b5c3b5c2db741a2ec0c">uavcan_stm32::bxcan::TSR_ABRQ1</a></div><div class="ttdeci">constexpr unsigned long TSR_ABRQ1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00118">bxcan.hpp:118</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1d3da60c3ea59191cfc9edfc18e1a9a6"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1d3da60c3ea59191cfc9edfc18e1a9a6">uavcan_stm32::bxcan::TDTR_DLC_MASK</a></div><div class="ttdeci">constexpr unsigned long TDTR_DLC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00208">bxcan.hpp:208</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a242479823b1482ae8106d0b8c0a475c3"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a242479823b1482ae8106d0b8c0a475c3">uavcan_stm32::bxcan::TDLR_DATA1_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00217">bxcan.hpp:217</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_accb9b384a5fd009ceb2d7ec0d8e1a74d"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#accb9b384a5fd009ceb2d7ec0d8e1a74d">uavcan_stm32::bxcan::CanType::TSR</a></div><div class="ttdeci">volatile uint32_t TSR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00049">bxcan.hpp:49</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0be6e288b09d9456256944baa83af535"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0be6e288b09d9456256944baa83af535">uavcan_stm32::bxcan::TDHR_DATA4_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA4_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00226">bxcan.hpp:226</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a3d9281b0093d507cf9b5ecd8aeda13ae"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3d9281b0093d507cf9b5ecd8aeda13ae">uavcan_stm32::bxcan::TDLR_DATA3_MASK</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA3_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00222">bxcan.hpp:222</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type_html_aa39c15d32fa0eae655d48505f71bc2c2"><div class="ttname"><a href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#aa39c15d32fa0eae655d48505f71bc2c2">uavcan_stm32::bxcan::TxMailboxType::TDLR</a></div><div class="ttdeci">volatile uint32_t TDLR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00030">bxcan.hpp:30</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a603582800ba95aafdc2afbf8576cb972"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a603582800ba95aafdc2afbf8576cb972">uavcan_stm32::bxcan::RDTR_DLC_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDTR_DLC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00246">bxcan.hpp:246</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac4da2be4b941ac555631050139d01a68"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac4da2be4b941ac555631050139d01a68">uavcan_stm32::bxcan::TSR_ALST1</a></div><div class="ttdeci">constexpr unsigned long TSR_ALST1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00116">bxcan.hpp:116</a></div></div>
<div class="ttc" id="stm32_2driver_2include_2uavcan__stm32_2build__config_8hpp_html"><div class="ttname"><a href="../../d1/d27/stm32_2driver_2include_2uavcan__stm32_2build__config_8hpp.html">build_config.hpp</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aae9a9f54f9861c5ffdb7d4b6128ddcad"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aae9a9f54f9861c5ffdb7d4b6128ddcad">uavcan_stm32::bxcan::TSR_TERR2</a></div><div class="ttdeci">constexpr unsigned long TSR_TERR2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00122">bxcan.hpp:122</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6ecc3a51542be226d1277532541de7dc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ecc3a51542be226d1277532541de7dc">uavcan_stm32::bxcan::TDLR_DATA0_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA0_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00215">bxcan.hpp:215</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aabba7b39bed5476f4234ed58f6815a15"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aabba7b39bed5476f4234ed58f6815a15">uavcan_stm32::bxcan::ESR_LEC_SHIFT</a></div><div class="ttdeci">constexpr unsigned long ESR_LEC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00163">bxcan.hpp:163</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac0a46dae79f2d0a792ee10b7125ff943"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0a46dae79f2d0a792ee10b7125ff943">uavcan_stm32::bxcan::MSR_ERRI</a></div><div class="ttdeci">constexpr unsigned long MSR_ERRI</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00099">bxcan.hpp:99</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ada72e574fa457b87c8d0575ef2a0f2c6"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada72e574fa457b87c8d0575ef2a0f2c6">uavcan_stm32::bxcan::BTR_BRP_MAX</a></div><div class="ttdeci">constexpr unsigned long BTR_BRP_MAX</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00191">bxcan.hpp:191</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ad6b1dd8e450e1d2c15e6e83cf81069ff"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6b1dd8e450e1d2c15e6e83cf81069ff">uavcan_stm32::bxcan::MSR_RXM</a></div><div class="ttdeci">constexpr unsigned long MSR_RXM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00103">bxcan.hpp:103</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_af8cbd5429f95ca4dbd9fdd9598886580"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#af8cbd5429f95ca4dbd9fdd9598886580">uavcan_stm32::bxcan::CanType::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00048">bxcan.hpp:48</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1c27d68e97aa998041dc82ffeba80c11"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1c27d68e97aa998041dc82ffeba80c11">uavcan_stm32::bxcan::TDHR_DATA7_MASK</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA7_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00233">bxcan.hpp:233</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a4a4760cf72690b9773ffac8d7eacb214"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4a4760cf72690b9773ffac8d7eacb214">uavcan_stm32::bxcan::ESR_BRECERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_BRECERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00169">bxcan.hpp:169</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ada4f957a8cd813fb2bb9d1f4836359ab"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ada4f957a8cd813fb2bb9d1f4836359ab">uavcan_stm32::bxcan::RIR_IDE</a></div><div class="ttdeci">constexpr unsigned long RIR_IDE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00238">bxcan.hpp:238</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa175af295fae2f01c2c645e0f96baff1"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa175af295fae2f01c2c645e0f96baff1">uavcan_stm32::bxcan::IER_FOVIE1</a></div><div class="ttdeci">constexpr unsigned long IER_FOVIE1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00149">bxcan.hpp:149</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a4cadbb33b20b8dc97fefc46412fe2e18"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4cadbb33b20b8dc97fefc46412fe2e18">uavcan_stm32::bxcan::TSR_TME1</a></div><div class="ttdeci">constexpr unsigned long TSR_TME1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00127">bxcan.hpp:127</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a8bbb911ffdfc6c75cb637e1903672bd7"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8bbb911ffdfc6c75cb637e1903672bd7">uavcan_stm32::bxcan::TDHR_DATA4_MASK</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA4_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00227">bxcan.hpp:227</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6e6e4b8810cee78704ac56c4ad22a3d7"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6e6e4b8810cee78704ac56c4ad22a3d7">uavcan_stm32::bxcan::ESR_EWGF</a></div><div class="ttdeci">constexpr unsigned long ESR_EWGF</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00160">bxcan.hpp:160</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_html"><div class="ttname"><a href="../../d3/d3c/namespaceuavcan__stm32.html">uavcan_stm32</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00022">bxcan.hpp:22</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ad6e22ac18e60ecea0adada2ecf7c796c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad6e22ac18e60ecea0adada2ecf7c796c">uavcan_stm32::bxcan::BTR_TS2_MASK</a></div><div class="ttdeci">constexpr unsigned long BTR_TS2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00185">bxcan.hpp:185</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_filter_register_type_html"><div class="ttname"><a href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html">uavcan_stm32::bxcan::FilterRegisterType</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00041">bxcan.hpp:41</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a38d27ccf10c2dc2ef6a4702748de5e03"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a38d27ccf10c2dc2ef6a4702748de5e03">uavcan_stm32::bxcan::ESR_ACKERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_ACKERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00168">bxcan.hpp:168</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a8d230273cc88545110fa3b67fc4a74ab"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a8d230273cc88545110fa3b67fc4a74ab">uavcan_stm32::bxcan::RDLR_DATA2_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00259">bxcan.hpp:259</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6472e20a4c8099529183c35042de7ac7"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6472e20a4c8099529183c35042de7ac7">uavcan_stm32::bxcan::TIR_RTR</a></div><div class="ttdeci">constexpr unsigned long TIR_RTR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00198">bxcan.hpp:198</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a280e61057c7276e48f91f463943684ca"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a280e61057c7276e48f91f463943684ca">uavcan_stm32::bxcan::RFR_FOVR</a></div><div class="ttdeci">constexpr unsigned long RFR_FOVR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00138">bxcan.hpp:138</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6ea8db1b53af3fe967515b902f58ceaf"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6ea8db1b53af3fe967515b902f58ceaf">uavcan_stm32::bxcan::IER_FFIE1</a></div><div class="ttdeci">constexpr unsigned long IER_FFIE1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00148">bxcan.hpp:148</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_adbe3315ac8d68aa622d01c256e3a2674"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#adbe3315ac8d68aa622d01c256e3a2674">uavcan_stm32::bxcan::RIR_EXID_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RIR_EXID_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00239">bxcan.hpp:239</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a9face1ca77d1b8e1641ee39ee0883f98"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a9face1ca77d1b8e1641ee39ee0883f98">uavcan_stm32::bxcan::TDTR_DLC_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDTR_DLC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00207">bxcan.hpp:207</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a95892f60b45d5a4db9da574d8f6195b9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a95892f60b45d5a4db9da574d8f6195b9">uavcan_stm32::bxcan::MCR_RESET</a></div><div class="ttdeci">constexpr unsigned long MCR_RESET</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00092">bxcan.hpp:92</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6d37521aa964c229e203c86cc76dcee6"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d37521aa964c229e203c86cc76dcee6">uavcan_stm32::bxcan::RDLR_DATA1_MASK</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00258">bxcan.hpp:258</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a7b0f349866fefb22a3a9853e18561c75"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7b0f349866fefb22a3a9853e18561c75">uavcan_stm32::bxcan::TDLR_DATA0_MASK</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00216">bxcan.hpp:216</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a7da0bb9d03735d98bc1448d45020702c"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7da0bb9d03735d98bc1448d45020702c">uavcan_stm32::bxcan::CanType::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00061">bxcan.hpp:61</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type_html_a14d74aa094f919e62f0cc83b2ae044fd"><div class="ttname"><a href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a14d74aa094f919e62f0cc83b2ae044fd">uavcan_stm32::bxcan::TxMailboxType::TIR</a></div><div class="ttdeci">volatile uint32_t TIR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00028">bxcan.hpp:28</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa75c2e2f1c98217b7d1140401286b67d"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa75c2e2f1c98217b7d1140401286b67d">uavcan_stm32::bxcan::TSR_LOW2</a></div><div class="ttdeci">constexpr unsigned long TSR_LOW2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00131">bxcan.hpp:131</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a627a9dc5c68b84ce16a5e21a46abb140"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a627a9dc5c68b84ce16a5e21a46abb140">uavcan_stm32::bxcan::TSR_TXOK1</a></div><div class="ttdeci">constexpr unsigned long TSR_TXOK1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00115">bxcan.hpp:115</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac57b030f4aaa401b491c329f6f80ac7c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac57b030f4aaa401b491c329f6f80ac7c">uavcan_stm32::bxcan::RDTR_FM_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDTR_FM_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00248">bxcan.hpp:248</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1b424a2afaf2e8d4d81fa627d85b2341"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1b424a2afaf2e8d4d81fa627d85b2341">uavcan_stm32::bxcan::RDHR_DATA5_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA5_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00268">bxcan.hpp:268</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1fe1bf49bfb1915568ece7620df93bcc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1fe1bf49bfb1915568ece7620df93bcc">uavcan_stm32::bxcan::TIR_EXID_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TIR_EXID_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00200">bxcan.hpp:200</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a34581410ed0552778ced0abe4141be6b"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a34581410ed0552778ced0abe4141be6b">uavcan_stm32::bxcan::IER_BOFIE</a></div><div class="ttdeci">constexpr unsigned long IER_BOFIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00152">bxcan.hpp:152</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_filter_register_type_html_a54ca979e111ac03a1d983a22bf9f800d"><div class="ttname"><a href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a54ca979e111ac03a1d983a22bf9f800d">uavcan_stm32::bxcan::FilterRegisterType::FR2</a></div><div class="ttdeci">volatile uint32_t FR2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00043">bxcan.hpp:43</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a318210c74607f9ed9450396f87a39751"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a318210c74607f9ed9450396f87a39751">uavcan_stm32::bxcan::RFR_FMP_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RFR_FMP_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00135">bxcan.hpp:135</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a5fe1a699f828af878324c15fdfdcd6fa"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a5fe1a699f828af878324c15fdfdcd6fa">uavcan_stm32::bxcan::CanType::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00047">bxcan.hpp:47</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1edeeca26da0798ae0b322ade5bc8f1c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1edeeca26da0798ae0b322ade5bc8f1c">uavcan_stm32::bxcan::TDHR_DATA7_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA7_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00232">bxcan.hpp:232</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a5956cd8342786acfd848d7e9314eb53e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5956cd8342786acfd848d7e9314eb53e">uavcan_stm32::bxcan::RDTR_DLC_MASK</a></div><div class="ttdeci">constexpr unsigned long RDTR_DLC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00247">bxcan.hpp:247</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a30e3f2a58d601d520a4f8266801dd21a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a30e3f2a58d601d520a4f8266801dd21a">uavcan_stm32::bxcan::RDHR_DATA7_MASK</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA7_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00273">bxcan.hpp:273</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_aaeb659d61c897e20b2d008ed122ea3a6"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aaeb659d61c897e20b2d008ed122ea3a6">uavcan_stm32::bxcan::CanType::RF1R</a></div><div class="ttdeci">volatile uint32_t RF1R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00051">bxcan.hpp:51</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a087a20d1b5ca7cb61ebf5d07c73eec54"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a087a20d1b5ca7cb61ebf5d07c73eec54">uavcan_stm32::bxcan::IER_FOVIE0</a></div><div class="ttdeci">constexpr unsigned long IER_FOVIE0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00146">bxcan.hpp:146</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a103810473a43a46b120f571cc6a24393"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a103810473a43a46b120f571cc6a24393">uavcan_stm32::bxcan::TSR_TME2</a></div><div class="ttdeci">constexpr unsigned long TSR_TME2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00128">bxcan.hpp:128</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_affadecc9695493811e9220aa45061f92"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#affadecc9695493811e9220aa45061f92">uavcan_stm32::bxcan::BTR_TS2_SHIFT</a></div><div class="ttdeci">constexpr unsigned long BTR_TS2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00184">bxcan.hpp:184</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2f08095b3ac1320cff6d9329246482df"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2f08095b3ac1320cff6d9329246482df">uavcan_stm32::bxcan::MCR_SLEEP</a></div><div class="ttdeci">constexpr unsigned long MCR_SLEEP</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00085">bxcan.hpp:85</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aeb9de6939670289fe290b111ae75c1e8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aeb9de6939670289fe290b111ae75c1e8">uavcan_stm32::bxcan::TDHR_DATA5_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA5_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00228">bxcan.hpp:228</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2c05a312783224f1286be6789b381997"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2c05a312783224f1286be6789b381997">uavcan_stm32::bxcan::ESR_FORMERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_FORMERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00167">bxcan.hpp:167</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab9a41976d78b1b6dd8473df499ad5f3d"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9a41976d78b1b6dd8473df499ad5f3d">uavcan_stm32::bxcan::RDLR_DATA3_MASK</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA3_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00262">bxcan.hpp:262</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2577dc1c4e5b914146af2e0d0f21334a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2577dc1c4e5b914146af2e0d0f21334a">uavcan_stm32::bxcan::IER_FMPIE1</a></div><div class="ttdeci">constexpr unsigned long IER_FMPIE1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00147">bxcan.hpp:147</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a92d1c1ee5041e920132b547f25975bf9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92d1c1ee5041e920132b547f25975bf9">uavcan_stm32::bxcan::MSR_RX</a></div><div class="ttdeci">constexpr unsigned long MSR_RX</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00105">bxcan.hpp:105</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2663a776da4cf7cc9038ee19d48b1f5d"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2663a776da4cf7cc9038ee19d48b1f5d">uavcan_stm32::bxcan::TSR_TXOK0</a></div><div class="ttdeci">constexpr unsigned long TSR_TXOK0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00110">bxcan.hpp:110</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_afa3e0fbf35634d58347e4ad750cada4b"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afa3e0fbf35634d58347e4ad750cada4b">uavcan_stm32::bxcan::RDHR_DATA5_MASK</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA5_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00269">bxcan.hpp:269</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_abe40afc3e28972c622e01c41b6fe70ca"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abe40afc3e28972c622e01c41b6fe70ca">uavcan_stm32::bxcan::TSR_LOW0</a></div><div class="ttdeci">constexpr unsigned long TSR_LOW0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00129">bxcan.hpp:129</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_aeac8e90edba37568062815f41fa629a9"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aeac8e90edba37568062815f41fa629a9">uavcan_stm32::bxcan::CanType::RF0R</a></div><div class="ttdeci">volatile uint32_t RF0R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00050">bxcan.hpp:50</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a85943599e97136a6ec0640c78f33e754"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a85943599e97136a6ec0640c78f33e754">uavcan_stm32::bxcan::MCR_TXFP</a></div><div class="ttdeci">constexpr unsigned long MCR_TXFP</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00086">bxcan.hpp:86</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a4fa28f7bcc8ad390a4de82dd6b40470a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4fa28f7bcc8ad390a4de82dd6b40470a">uavcan_stm32::bxcan::TSR_TERR1</a></div><div class="ttdeci">constexpr unsigned long TSR_TERR1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00117">bxcan.hpp:117</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a75a9740fe4905be348104bb887624ed0"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75a9740fe4905be348104bb887624ed0">uavcan_stm32::bxcan::IER_TMEIE</a></div><div class="ttdeci">constexpr unsigned long IER_TMEIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00143">bxcan.hpp:143</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa8fb9527758fd69247a0ab013d2fe991"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa8fb9527758fd69247a0ab013d2fe991">uavcan_stm32::bxcan::TSR_CODE_MASK</a></div><div class="ttdeci">constexpr unsigned long TSR_CODE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00125">bxcan.hpp:125</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_afdb1372455030b25cf8f0d738ae96a2a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdb1372455030b25cf8f0d738ae96a2a">uavcan_stm32::bxcan::MCR_NART</a></div><div class="ttdeci">constexpr unsigned long MCR_NART</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00088">bxcan.hpp:88</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a093067e6320ad28c749c77ca3a536657"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a093067e6320ad28c749c77ca3a536657">uavcan_stm32::bxcan::RDHR_DATA6_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA6_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00270">bxcan.hpp:270</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a645e62819ad005ec8730c40c649b2633"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a645e62819ad005ec8730c40c649b2633">uavcan_stm32::bxcan::MSR_TXM</a></div><div class="ttdeci">constexpr unsigned long MSR_TXM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00102">bxcan.hpp:102</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2e3e62639961050cef9eb5b162888b1b"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e3e62639961050cef9eb5b162888b1b">uavcan_stm32::bxcan::TIR_STID_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TIR_STID_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00202">bxcan.hpp:202</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab1c338fc555ac016886b50faf761e05a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab1c338fc555ac016886b50faf761e05a">uavcan_stm32::bxcan::TSR_CODE_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TSR_CODE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00124">bxcan.hpp:124</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a78eeb2cf50970080a9dc57b11bb9629a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a78eeb2cf50970080a9dc57b11bb9629a">uavcan_stm32::bxcan::BTR_BRP_MASK</a></div><div class="ttdeci">constexpr unsigned long BTR_BRP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00181">bxcan.hpp:181</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_afdaf1a7f53a41d1e6391f5c914d46ab9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#afdaf1a7f53a41d1e6391f5c914d46ab9">uavcan_stm32::bxcan::TSR_TERR0</a></div><div class="ttdeci">constexpr unsigned long TSR_TERR0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00112">bxcan.hpp:112</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0d148383c678956b9b3d6580e45600f5"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0d148383c678956b9b3d6580e45600f5">uavcan_stm32::bxcan::RDLR_DATA1_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00257">bxcan.hpp:257</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_aa0e0a68d5aace1d6a531ca6d4a6d4f8e"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa0e0a68d5aace1d6a531ca6d4a6d4f8e">uavcan_stm32::bxcan::CanType::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00063">bxcan.hpp:63</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa65fd832c6cb21156fdfd3281ad0ff61"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa65fd832c6cb21156fdfd3281ad0ff61">uavcan_stm32::bxcan::BTR_LBKM</a></div><div class="ttdeci">constexpr unsigned long BTR_LBKM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00188">bxcan.hpp:188</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html">uavcan_stm32::bxcan::CanType</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00046">bxcan.hpp:46</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type_html_afedb6958b444b55ef9d3b8daa9a58123"><div class="ttname"><a href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#afedb6958b444b55ef9d3b8daa9a58123">uavcan_stm32::bxcan::RxMailboxType::RIR</a></div><div class="ttdeci">volatile uint32_t RIR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00035">bxcan.hpp:35</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a67b361bbe85d0a6d5f02fe1f16cb19ac"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a67b361bbe85d0a6d5f02fe1f16cb19ac">uavcan_stm32::bxcan::BTR_TS1_SHIFT</a></div><div class="ttdeci">constexpr unsigned long BTR_TS1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00182">bxcan.hpp:182</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_af5a24eb39b7d9a8caebba107b2ee6eab"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af5a24eb39b7d9a8caebba107b2ee6eab">uavcan_stm32::bxcan::TDTR_TGT</a></div><div class="ttdeci">constexpr unsigned long TDTR_TGT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00209">bxcan.hpp:209</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a43683e7d7c99ebaa23f6c3481f5bdfc9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a43683e7d7c99ebaa23f6c3481f5bdfc9">uavcan_stm32::bxcan::TDLR_DATA1_MASK</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00218">bxcan.hpp:218</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a7d0995c312bd7049b924a6a52e0c9574"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7d0995c312bd7049b924a6a52e0c9574">uavcan_stm32::bxcan::TDLR_DATA3_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA3_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00221">bxcan.hpp:221</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6a538bd4407cf0d86f4edccc425fdfa9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6a538bd4407cf0d86f4edccc425fdfa9">uavcan_stm32::bxcan::BTR_SJW_SHIFT</a></div><div class="ttdeci">constexpr unsigned long BTR_SJW_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00186">bxcan.hpp:186</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ae85506b8c6467413803d85d03744e445"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae85506b8c6467413803d85d03744e445">uavcan_stm32::bxcan::MSR_INAK</a></div><div class="ttdeci">constexpr unsigned long MSR_INAK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00097">bxcan.hpp:97</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac0281fc2a97b0f3b4dc48af2f65dcf85"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac0281fc2a97b0f3b4dc48af2f65dcf85">uavcan_stm32::bxcan::TDLR_DATA2_MASK</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00220">bxcan.hpp:220</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a6d7e22d2ac921316936440b4dbc6800e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a6d7e22d2ac921316936440b4dbc6800e">uavcan_stm32::bxcan::BTR_BRP_SHIFT</a></div><div class="ttdeci">constexpr unsigned long BTR_BRP_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00180">bxcan.hpp:180</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a252c3c966d480fe4e36560cd8e3546d3"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a252c3c966d480fe4e36560cd8e3546d3">uavcan_stm32::bxcan::TSR_ALST2</a></div><div class="ttdeci">constexpr unsigned long TSR_ALST2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00121">bxcan.hpp:121</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a35f2287a9b1a2d22a05fb7e262516970"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a35f2287a9b1a2d22a05fb7e262516970">uavcan_stm32::bxcan::MCR_INRQ</a></div><div class="ttdeci">constexpr unsigned long MCR_INRQ</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00084">bxcan.hpp:84</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a024f95c04d6ddd8de0e7df54292ddfeb"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a024f95c04d6ddd8de0e7df54292ddfeb">uavcan_stm32::bxcan::RFR_RFOM</a></div><div class="ttdeci">constexpr unsigned long RFR_RFOM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00139">bxcan.hpp:139</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_af2b7b2ec74751126ad415451d873840e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#af2b7b2ec74751126ad415451d873840e">uavcan_stm32::bxcan::ESR_TEC_MASK</a></div><div class="ttdeci">constexpr unsigned long ESR_TEC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00174">bxcan.hpp:174</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type_html_a61ac00ae8cfd5aaef3187e02bee821ac"><div class="ttname"><a href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#a61ac00ae8cfd5aaef3187e02bee821ac">uavcan_stm32::bxcan::TxMailboxType::TDTR</a></div><div class="ttdeci">volatile uint32_t TDTR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00029">bxcan.hpp:29</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a3f4f26679f044a88b56b50b7b6131e38"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3f4f26679f044a88b56b50b7b6131e38">uavcan_stm32::bxcan::TDHR_DATA6_MASK</a></div><div class="ttdeci">constexpr unsigned long TDHR_DATA6_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00231">bxcan.hpp:231</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_aecbf6515af0be3635068588ae163727b"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aecbf6515af0be3635068588ae163727b">uavcan_stm32::bxcan::CanType::FM1R</a></div><div class="ttdeci">volatile uint32_t FM1R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00060">bxcan.hpp:60</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a4de46d980d6e13c24d6656a0d0bc976f"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4de46d980d6e13c24d6656a0d0bc976f">uavcan_stm32::bxcan::TSR_RQCP0</a></div><div class="ttdeci">constexpr unsigned long TSR_RQCP0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00109">bxcan.hpp:109</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a3859d7188281f7a76f70f464571b4a94"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3859d7188281f7a76f70f464571b4a94">uavcan_stm32::bxcan::TIR_EXID_MASK</a></div><div class="ttdeci">constexpr unsigned long TIR_EXID_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00201">bxcan.hpp:201</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0516c8461256cdebb796a2149334d43d"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0516c8461256cdebb796a2149334d43d">uavcan_stm32::bxcan::IER_WKUIE</a></div><div class="ttdeci">constexpr unsigned long IER_WKUIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00155">bxcan.hpp:155</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aed6df4ddbc975330f1830fde147e8b38"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aed6df4ddbc975330f1830fde147e8b38">uavcan_stm32::bxcan::ESR_NOERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_NOERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00165">bxcan.hpp:165</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa76663fda2e8ea7060bdb7ab508dd6d5"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa76663fda2e8ea7060bdb7ab508dd6d5">uavcan_stm32::bxcan::ESR_SWERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_SWERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00172">bxcan.hpp:172</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac9c2fa3c7c57f20dbd5e8072af3830e5"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9c2fa3c7c57f20dbd5e8072af3830e5">uavcan_stm32::bxcan::TIR_IDE</a></div><div class="ttdeci">constexpr unsigned long TIR_IDE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00199">bxcan.hpp:199</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a263b48568abbf431b728d9ec410e5756"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a263b48568abbf431b728d9ec410e5756">uavcan_stm32::bxcan::MSR_SLAK</a></div><div class="ttdeci">constexpr unsigned long MSR_SLAK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00098">bxcan.hpp:98</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0f8271b531d2999be4b0fd4f9c937cb8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f8271b531d2999be4b0fd4f9c937cb8">uavcan_stm32::bxcan::IER_EPVIE</a></div><div class="ttdeci">constexpr unsigned long IER_EPVIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00151">bxcan.hpp:151</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a5e80cf847b3ebfc162e60595ba5afca9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5e80cf847b3ebfc162e60595ba5afca9">uavcan_stm32::bxcan::RDTR_FM_MASK</a></div><div class="ttdeci">constexpr unsigned long RDTR_FM_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00249">bxcan.hpp:249</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aac34e4581edafd8438ac5646c843a530"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aac34e4581edafd8438ac5646c843a530">uavcan_stm32::bxcan::IER_SLKIE</a></div><div class="ttdeci">constexpr unsigned long IER_SLKIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00156">bxcan.hpp:156</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ad75d1db6ec0ec6bae92b40352283dd41"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ad75d1db6ec0ec6bae92b40352283dd41">uavcan_stm32::bxcan::BTR_SILM</a></div><div class="ttdeci">constexpr unsigned long BTR_SILM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00189">bxcan.hpp:189</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a04351cb0655fa7c0e7283f7787ec950e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04351cb0655fa7c0e7283f7787ec950e">uavcan_stm32::bxcan::RIR_STID_MASK</a></div><div class="ttdeci">constexpr unsigned long RIR_STID_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00242">bxcan.hpp:242</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ae246bf00b7789473a8ced199a7d113d6"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ae246bf00b7789473a8ced199a7d113d6">uavcan_stm32::bxcan::RDTR_TIME_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDTR_TIME_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00250">bxcan.hpp:250</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type_html_ad0c9e3f1d68c6a6ac0066d7c55010218"><div class="ttname"><a href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html#ad0c9e3f1d68c6a6ac0066d7c55010218">uavcan_stm32::bxcan::TxMailboxType::TDHR</a></div><div class="ttdeci">volatile uint32_t TDHR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00031">bxcan.hpp:31</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a3aeec5f130d24a30aa70b5e3f6a49fca"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a3aeec5f130d24a30aa70b5e3f6a49fca">uavcan_stm32::bxcan::ESR_BOFF</a></div><div class="ttdeci">constexpr unsigned long ESR_BOFF</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00162">bxcan.hpp:162</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2e2cc887acc081e5580c90d2d3b14c40"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2e2cc887acc081e5580c90d2d3b14c40">uavcan_stm32::bxcan::TIR_STID_MASK</a></div><div class="ttdeci">constexpr unsigned long TIR_STID_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00203">bxcan.hpp:203</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a0a3eb62b8b0e21e5addfe934e8a63d4a"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a0a3eb62b8b0e21e5addfe934e8a63d4a">uavcan_stm32::bxcan::CanType::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00052">bxcan.hpp:52</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type_html_a0ede717ec39fbe12944fb18b251a34d7"><div class="ttname"><a href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#a0ede717ec39fbe12944fb18b251a34d7">uavcan_stm32::bxcan::RxMailboxType::RDHR</a></div><div class="ttdeci">volatile uint32_t RDHR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00038">bxcan.hpp:38</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a4abde4b5fe70f10b0b8e7bf0619f0670"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a4abde4b5fe70f10b0b8e7bf0619f0670">uavcan_stm32::bxcan::ESR_CRCERRPR</a></div><div class="ttdeci">constexpr unsigned long ESR_CRCERRPR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00171">bxcan.hpp:171</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a9a493b11789dd970711cc4fde13e207f"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a9a493b11789dd970711cc4fde13e207f">uavcan_stm32::bxcan::CanType::BTR</a></div><div class="ttdeci">volatile uint32_t BTR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00054">bxcan.hpp:54</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab9db90e7b5e9c6c098117661554a35fc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9db90e7b5e9c6c098117661554a35fc">uavcan_stm32::bxcan::RDHR_DATA4_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA4_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00266">bxcan.hpp:266</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a28806927fad9bdf65608878b3cddc2c9"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a28806927fad9bdf65608878b3cddc2c9">uavcan_stm32::bxcan::RDLR_DATA3_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RDLR_DATA3_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00261">bxcan.hpp:261</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a98a3f71074833dae7729c10749dd7c89"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a98a3f71074833dae7729c10749dd7c89">uavcan_stm32::bxcan::MCR_RFLM</a></div><div class="ttdeci">constexpr unsigned long MCR_RFLM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00087">bxcan.hpp:87</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a5f46ed3a1ee9681498b853e88b88dea3"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a5f46ed3a1ee9681498b853e88b88dea3">uavcan_stm32::bxcan::TSR_RQCP1</a></div><div class="ttdeci">constexpr unsigned long TSR_RQCP1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00114">bxcan.hpp:114</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab3c3333abcdb9d3dcfbe47ad73d3e168"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3c3333abcdb9d3dcfbe47ad73d3e168">uavcan_stm32::bxcan::BTR_TSEG1_MAX</a></div><div class="ttdeci">constexpr unsigned long BTR_TSEG1_MAX</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00192">bxcan.hpp:192</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a31b7ebfd88001d76b1b2c55818ec11ed"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a31b7ebfd88001d76b1b2c55818ec11ed">uavcan_stm32::bxcan::TDTR_TIME_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDTR_TIME_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00210">bxcan.hpp:210</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a715a85a3b43d2b07011f3fcf67f72308"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a715a85a3b43d2b07011f3fcf67f72308">uavcan_stm32::bxcan::RDHR_DATA4_MASK</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA4_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00267">bxcan.hpp:267</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type_html"><div class="ttname"><a href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html">uavcan_stm32::bxcan::RxMailboxType</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00034">bxcan.hpp:34</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type_html"><div class="ttname"><a href="../../d4/d0b/structuavcan__stm32_1_1bxcan_1_1_tx_mailbox_type.html">uavcan_stm32::bxcan::TxMailboxType</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00027">bxcan.hpp:27</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a29ef08ff31205e21e8a86ee51f721324"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29ef08ff31205e21e8a86ee51f721324">uavcan_stm32::bxcan::TSR_LOW1</a></div><div class="ttdeci">constexpr unsigned long TSR_LOW1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00130">bxcan.hpp:130</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a098d77b21997289e061bbc3133e5e4a8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a098d77b21997289e061bbc3133e5e4a8">uavcan_stm32::bxcan::ESR_BDOMERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_BDOMERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00170">bxcan.hpp:170</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a11c121e0ba43551c2c6e3db117e4d71b"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a11c121e0ba43551c2c6e3db117e4d71b">uavcan_stm32::bxcan::TIR_TXRQ</a></div><div class="ttdeci">constexpr unsigned long TIR_TXRQ</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00197">bxcan.hpp:197</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a332aaab8391326a0722ff34328327434"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a332aaab8391326a0722ff34328327434">uavcan_stm32::bxcan::RFR_FULL</a></div><div class="ttdeci">constexpr unsigned long RFR_FULL</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00137">bxcan.hpp:137</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a564c3e510692f1125a874cf5848c7cbb"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a564c3e510692f1125a874cf5848c7cbb">uavcan_stm32::bxcan::RIR_RTR</a></div><div class="ttdeci">constexpr unsigned long RIR_RTR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00237">bxcan.hpp:237</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a7c88ef89ce009ea4913bb3755dc99f05"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7c88ef89ce009ea4913bb3755dc99f05">uavcan_stm32::bxcan::RIR_STID_SHIFT</a></div><div class="ttdeci">constexpr unsigned long RIR_STID_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00241">bxcan.hpp:241</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a7390999350dd36839d3d02d97d845ece"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a7390999350dd36839d3d02d97d845ece">uavcan_stm32::bxcan::CanType::FA1R</a></div><div class="ttdeci">volatile uint32_t FA1R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00066">bxcan.hpp:66</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ac9f22720d85684fbee3d7cbd9367894c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ac9f22720d85684fbee3d7cbd9367894c">uavcan_stm32::bxcan::TSR_TME0</a></div><div class="ttdeci">constexpr unsigned long TSR_TME0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00126">bxcan.hpp:126</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0f95388f08b5bb3b9512b5bcfbd3bd2d"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0f95388f08b5bb3b9512b5bcfbd3bd2d">uavcan_stm32::bxcan::TDTR_TIME_MASK</a></div><div class="ttdeci">constexpr unsigned long TDTR_TIME_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00211">bxcan.hpp:211</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a29e850c077580ed2128de88df590b762"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a29e850c077580ed2128de88df590b762">uavcan_stm32::bxcan::MSR_SLAKI</a></div><div class="ttdeci">constexpr unsigned long MSR_SLAKI</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00101">bxcan.hpp:101</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a050d067e1852783d1c5a8e1152c89d2f"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a050d067e1852783d1c5a8e1152c89d2f">uavcan_stm32::bxcan::CanType::ESR</a></div><div class="ttdeci">volatile uint32_t ESR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00053">bxcan.hpp:53</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_filter_register_type_html_a31ca9862a0c37dab20e2e913e51e9da4"><div class="ttname"><a href="../../d3/db5/structuavcan__stm32_1_1bxcan_1_1_filter_register_type.html#a31ca9862a0c37dab20e2e913e51e9da4">uavcan_stm32::bxcan::FilterRegisterType::FR1</a></div><div class="ttdeci">volatile uint32_t FR1</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00042">bxcan.hpp:42</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a27850e0c69ce2ac88a733f617afc69db"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a27850e0c69ce2ac88a733f617afc69db">uavcan_stm32::bxcan::IER_ERRIE</a></div><div class="ttdeci">constexpr unsigned long IER_ERRIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00154">bxcan.hpp:154</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a3158f733510a73caa51b931c356e9f34"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a3158f733510a73caa51b931c356e9f34">uavcan_stm32::bxcan::CanType::FFA1R</a></div><div class="ttdeci">volatile uint32_t FFA1R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00064">bxcan.hpp:64</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_aa2cdac7fb7e069280bdb45c8d1f154eb"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#aa2cdac7fb7e069280bdb45c8d1f154eb">uavcan_stm32::bxcan::CanType::FS1R</a></div><div class="ttdeci">volatile uint32_t FS1R</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00062">bxcan.hpp:62</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a82226bd5ef19f0697cee71ddea331e29"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a82226bd5ef19f0697cee71ddea331e29">uavcan_stm32::bxcan::TDLR_DATA2_SHIFT</a></div><div class="ttdeci">constexpr unsigned long TDLR_DATA2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00219">bxcan.hpp:219</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a7e8b4af91a678dc1275fb95df3ceab0a"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a7e8b4af91a678dc1275fb95df3ceab0a">uavcan_stm32::bxcan::Can</a></div><div class="ttdeci">CanType *const Can[UAVCAN_STM32_NUM_IFACES]</div><div class="ttdoc">CANx register sets. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00074">bxcan.hpp:74</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a1711ec327cb7a31b2e12ab0f1433fef2"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a1711ec327cb7a31b2e12ab0f1433fef2">uavcan_stm32::bxcan::ESR_REC_MASK</a></div><div class="ttdeci">constexpr unsigned long ESR_REC_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00176">bxcan.hpp:176</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a0547cfdacd44bd2b51a5dadcd62b2dbb"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a0547cfdacd44bd2b51a5dadcd62b2dbb">uavcan_stm32::bxcan::ESR_STUFFERROR</a></div><div class="ttdeci">constexpr unsigned long ESR_STUFFERROR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00166">bxcan.hpp:166</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a788d87f72c0ef9f7dfe0db399d3da1fe"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a788d87f72c0ef9f7dfe0db399d3da1fe">uavcan_stm32::bxcan::BTR_TSEG2_MAX</a></div><div class="ttdeci">constexpr unsigned long BTR_TSEG2_MAX</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00193">bxcan.hpp:193</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a823ee096cd5e9b53684f3dbad56e993e"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a823ee096cd5e9b53684f3dbad56e993e">uavcan_stm32::bxcan::FMR_FINIT</a></div><div class="ttdeci">constexpr unsigned long FMR_FINIT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00277">bxcan.hpp:277</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a475ba5e1eb4cb6b6a360c6edcd9bc0c8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a475ba5e1eb4cb6b6a360c6edcd9bc0c8">uavcan_stm32::bxcan::BTR_TS1_MASK</a></div><div class="ttdeci">constexpr unsigned long BTR_TS1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00183">bxcan.hpp:183</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a04e976d7c354d449fa9a60f370e01e7f"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a04e976d7c354d449fa9a60f370e01e7f">uavcan_stm32::bxcan::RFR_FMP_MASK</a></div><div class="ttdeci">constexpr unsigned long RFR_FMP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00136">bxcan.hpp:136</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab3df2f012e1de3e0a011dbd5bb36cbe4"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab3df2f012e1de3e0a011dbd5bb36cbe4">uavcan_stm32::bxcan::IER_LECIE</a></div><div class="ttdeci">constexpr unsigned long IER_LECIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00153">bxcan.hpp:153</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab9e46bf2af0187b905121fa9c1f2ec1c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab9e46bf2af0187b905121fa9c1f2ec1c">uavcan_stm32::bxcan::MCR_ABOM</a></div><div class="ttdeci">constexpr unsigned long MCR_ABOM</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00090">bxcan.hpp:90</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_abea3c397e6395a6bd57db2454f89c003"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abea3c397e6395a6bd57db2454f89c003">uavcan_stm32::bxcan::IER_EWGIE</a></div><div class="ttdeci">constexpr unsigned long IER_EWGIE</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00150">bxcan.hpp:150</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_abc8e4a2a350739de78948ed584ba27a8"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#abc8e4a2a350739de78948ed584ba27a8">uavcan_stm32::bxcan::TSR_TXOK2</a></div><div class="ttdeci">constexpr unsigned long TSR_TXOK2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00120">bxcan.hpp:120</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_can_type_html_a1a297ff844563929d27490386cfa34c7"><div class="ttname"><a href="../../d2/d82/structuavcan__stm32_1_1bxcan_1_1_can_type.html#a1a297ff844563929d27490386cfa34c7">uavcan_stm32::bxcan::CanType::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00065">bxcan.hpp:65</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aee4ff9d572c2442384446592f1f21c30"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aee4ff9d572c2442384446592f1f21c30">uavcan_stm32::bxcan::ESR_REC_SHIFT</a></div><div class="ttdeci">constexpr unsigned long ESR_REC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00175">bxcan.hpp:175</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a75e41ce29473af3b4ebb839f16758da7"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a75e41ce29473af3b4ebb839f16758da7">uavcan_stm32::bxcan::MCR_DBF</a></div><div class="ttdeci">constexpr unsigned long MCR_DBF</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00093">bxcan.hpp:93</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a92b8a9479e64e30b6e945474d57ca0bc"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a92b8a9479e64e30b6e945474d57ca0bc">uavcan_stm32::bxcan::TSR_RQCP2</a></div><div class="ttdeci">constexpr unsigned long TSR_RQCP2</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00119">bxcan.hpp:119</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_ab34a7ec2225f6e8784b4d830d927bf8c"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#ab34a7ec2225f6e8784b4d830d927bf8c">uavcan_stm32::bxcan::BTR_SJW_MASK</a></div><div class="ttdeci">constexpr unsigned long BTR_SJW_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00187">bxcan.hpp:187</a></div></div>
<div class="ttc" id="structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type_html_ad1de71f37bfd17b81266ee36ead8cf77"><div class="ttname"><a href="../../df/d07/structuavcan__stm32_1_1bxcan_1_1_rx_mailbox_type.html#ad1de71f37bfd17b81266ee36ead8cf77">uavcan_stm32::bxcan::RxMailboxType::RDLR</a></div><div class="ttdeci">volatile uint32_t RDLR</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00037">bxcan.hpp:37</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a50aa4089fbe2acce9ce1c57ea73b5f1b"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a50aa4089fbe2acce9ce1c57ea73b5f1b">uavcan_stm32::bxcan::TSR_ABRQ0</a></div><div class="ttdeci">constexpr unsigned long TSR_ABRQ0</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00113">bxcan.hpp:113</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_aa15ed1b41dd5bada6e2a06cd7f79a727"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#aa15ed1b41dd5bada6e2a06cd7f79a727">uavcan_stm32::bxcan::RDTR_TIME_MASK</a></div><div class="ttdeci">constexpr unsigned long RDTR_TIME_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00251">bxcan.hpp:251</a></div></div>
<div class="ttc" id="namespaceuavcan__stm32_1_1bxcan_html_a2d7560ce5db56cd4f29c1ae9590333ce"><div class="ttname"><a href="../../de/ddb/namespaceuavcan__stm32_1_1bxcan.html#a2d7560ce5db56cd4f29c1ae9590333ce">uavcan_stm32::bxcan::RDHR_DATA6_MASK</a></div><div class="ttdeci">constexpr unsigned long RDHR_DATA6_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dfd/bxcan_8hpp_source.html#l00271">bxcan.hpp:271</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_c718a368270b13c54d94892d20736f45.html">drivers</a></li><li class="navelem"><a class="el" href="../../dir_dd8c8b0f61e5745803b89407d5c45b0d.html">uavcan</a></li><li class="navelem"><a class="el" href="../../dir_064cde6f77f3ccd98c0696ae7527fbb2.html">uavcan_drivers</a></li><li class="navelem"><a class="el" href="../../dir_eada6853bbe224f678dc96fb466e3044.html">stm32</a></li><li class="navelem"><a class="el" href="../../dir_7905e7da6e16aee0a58471cf4b00f2dd.html">driver</a></li><li class="navelem"><a class="el" href="../../dir_cb53573a6979dad4eeddaa17e826daea.html">include</a></li><li class="navelem"><a class="el" href="../../dir_fde31bb7eebd409fdd1837396d5e1e2d.html">uavcan_stm32</a></li><li class="navelem"><a class="el" href="../../df/dfd/bxcan_8hpp.html">bxcan.hpp</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
