`timescale 1 ps / 1 ps
module Test_sin(
					 );
					 
reg clk;
reg reset;
reg key1;
reg key2;
reg key3;
wire locked;
wire [11:0]data_final;

Sin_top inst_sin_top(
						.clk        (clk        ),
						.reset      (reset      ),
						.key1       (key1       ),
						.key2       (key2       ),
						.key3       (key3       ),
						.locked     (locked     ),
						.data_final (data_final )
						);

initial begin
	clk=0;
	reset=0;
	key1=0;
	key2=0;
	key3=0;
	#100;
	reset=1;
	
end

always #10000 clk=~clk;   //50M;
always begin #5000000;
			#5000000;
			#5000000;
			#5000000;
			#5000000;
			#5000000;
			#5000000;
			#5000000
			key1=~key1;
			key2=~key2;
			key3=~key3;
			end

endmodule
