{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734343088373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734343088384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 10:58:08 2024 " "Processing started: Mon Dec 16 10:58:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734343088384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734343088384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neopixel_Alone -c Neopixel_Alone " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neopixel_Alone -c Neopixel_Alone" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734343088384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734343088868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734343088868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vladi/desktop/elec/architecture_se/radar_2d_vlad/src/de10_lite_neopixel_50mhz_alone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/vladi/desktop/elec/architecture_se/radar_2d_vlad/src/de10_lite_neopixel_50mhz_alone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_Lite_Neopixel_50MHz_Alone_mode-RTL " "Found design unit 1: DE10_Lite_Neopixel_50MHz_Alone_mode-RTL" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734343102954 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_Lite_Neopixel_50MHz_Alone_mode " "Found entity 1: DE10_Lite_Neopixel_50MHz_Alone_mode" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734343102954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734343102954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/Test_Unitaire_Materiel/Neopixel_Alone/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734343102977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734343102977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Lite_Neopixel_50MHz_Alone_mode " "Elaborating entity \"DE10_Lite_Neopixel_50MHz_Alone_mode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734343103100 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Couleur_0 DE10_Lite_Neopixel_50MHz_Alone.vhd(19) " "VHDL Signal Declaration warning at DE10_Lite_Neopixel_50MHz_Alone.vhd(19): used explicit default value for signal \"Couleur_0\" because signal was never assigned a value" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1734343103107 "|DE10_Lite_Neopixel_50MHz_Alone_mode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Couleur_1 DE10_Lite_Neopixel_50MHz_Alone.vhd(20) " "VHDL Signal Declaration warning at DE10_Lite_Neopixel_50MHz_Alone.vhd(20): used explicit default value for signal \"Couleur_1\" because signal was never assigned a value" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1734343103107 "|DE10_Lite_Neopixel_50MHz_Alone_mode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Couleur_2 DE10_Lite_Neopixel_50MHz_Alone.vhd(21) " "VHDL Signal Declaration warning at DE10_Lite_Neopixel_50MHz_Alone.vhd(21): used explicit default value for signal \"Couleur_2\" because signal was never assigned a value" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1734343103107 "|DE10_Lite_Neopixel_50MHz_Alone_mode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Couleur_3 DE10_Lite_Neopixel_50MHz_Alone.vhd(22) " "VHDL Signal Declaration warning at DE10_Lite_Neopixel_50MHz_Alone.vhd(22): used explicit default value for signal \"Couleur_3\" because signal was never assigned a value" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1734343103107 "|DE10_Lite_Neopixel_50MHz_Alone_mode"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734343104835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734343106617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734343106617 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nb_led\[3\] " "No output dependent on input pin \"nb_led\[3\]\"" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734343106775 "|DE10_Lite_Neopixel_50MHz_Alone_mode|nb_led[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nb_led\[4\] " "No output dependent on input pin \"nb_led\[4\]\"" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734343106775 "|DE10_Lite_Neopixel_50MHz_Alone_mode|nb_led[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nb_led\[5\] " "No output dependent on input pin \"nb_led\[5\]\"" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734343106775 "|DE10_Lite_Neopixel_50MHz_Alone_mode|nb_led[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nb_led\[6\] " "No output dependent on input pin \"nb_led\[6\]\"" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734343106775 "|DE10_Lite_Neopixel_50MHz_Alone_mode|nb_led[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "nb_led\[7\] " "No output dependent on input pin \"nb_led\[7\]\"" {  } { { "../../src/DE10_Lite_Neopixel_50MHz_Alone.vhd" "" { Text "C:/Users/vladi/Desktop/Elec/Architecture_SE/Radar_2D_Vlad/src/DE10_Lite_Neopixel_50MHz_Alone.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734343106775 "|DE10_Lite_Neopixel_50MHz_Alone_mode|nb_led[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734343106775 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734343106775 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734343106775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734343106775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734343106775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734343106831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 16 10:58:26 2024 " "Processing ended: Mon Dec 16 10:58:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734343106831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734343106831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734343106831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734343106831 ""}
