INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling add_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_mac.cpp
   Compiling add.cpp_pre.cpp.tb.cpp
   Compiling apatb_mac_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = DUMP_OUTPUTS.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = DUMP_OUTPUTS.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mac_top glbl -Oenable_linking_all_libraries -prj mac.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s mac 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module mac_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mac_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.mac_control_s_axi
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=96...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=9...
Compiling module xil_defaultlib.mac_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=1,...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=1...
Compiling module xil_defaultlib.mac_gmem_m_axi_store(NUM_WRITE_O...
Compiling module xil_defaultlib.mac_gmem_m_axi_mem(MEM_STYLE="bl...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(MEM_STYLE="b...
Compiling module xil_defaultlib.mac_gmem_m_axi_load(NUM_READ_OUT...
Compiling module xil_defaultlib.mac_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mac_gmem_m_axi_burst_converter(A...
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=8,...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=8...
Compiling module xil_defaultlib.mac_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=72...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=7...
Compiling module xil_defaultlib.mac_gmem_m_axi_srl(DATA_WIDTH=37...
Compiling module xil_defaultlib.mac_gmem_m_axi_fifo(DATA_WIDTH=3...
Compiling module xil_defaultlib.mac_gmem_m_axi_throttle(CONSERVA...
Compiling module xil_defaultlib.mac_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mac_gmem_m_axi_write(CONSERVATIV...
Compiling module xil_defaultlib.mac_gmem_m_axi_reg_slice(DATA_WI...
Compiling module xil_defaultlib.mac_gmem_m_axi_read(C_USER_VALUE...
Compiling module xil_defaultlib.mac_gmem_m_axi(CONSERVATIVE=1,NU...
Compiling module unisims_ver.DSPFP32(ACASCREG=0,AREG=0,A_FPTY...
Compiling architecture rtl of entity floating_point_v7_1_15.flt_ufma [\flt_ufma(c_xdevicefamily="versa...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.mac_fmadd_32ns_32ns_32ns_32ns_32...
Compiling module xil_defaultlib.mac_fmadd_32ns_32ns_32ns_32ns_32...
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_mac_top
Compiling module work.glbl
Built simulation snapshot mac

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/mac/xsim_script.tcl
# xsim {mac} -autoloadwcfg -tclbatch {mac.tcl}
Time resolution is 1 ps
source mac.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1515000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1575 ns : File "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.autotb.v" Line 553
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 13 10:30:33 2024...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
