\hypertarget{_c_p_u_8c}{}\section{/home/guilherme/workspace.kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\+C\+PU.c File Reference}
\label{_c_p_u_8c}\index{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\+C\+P\+U.\+c@{/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Generated\+\_\+\+Code/\+C\+P\+U.\+c}}
{\ttfamily \#include \char`\"{}U\+A\+R\+T0.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}A\+Serial\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L293\+D\+\_\+1\+\_\+2\+\_\+\+E\+N.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Pwm\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L293\+D\+\_\+1\+A.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}L293\+D\+\_\+2\+A.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Bit\+Io\+Ldd2.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}T\+U1.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Error.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}P\+E\+\_\+\+Const.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}I\+O\+\_\+\+Map.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}Events.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}U\+A\+R\+T0\+Events.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}C\+P\+U.\+h\char`\"{}}\newline
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+\+I\+N\+T\+\_\+\+N\+M\+I\+Interrupt)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Hard\+\_\+\+Fault)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved4)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved5)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved6)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved7)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved8)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved9)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved10)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+S\+V\+Call)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved12)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved13)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Pendable\+Srv\+Req)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Sys\+Tick)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+D\+M\+A0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+D\+M\+A1)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+D\+M\+A2)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+D\+M\+A3)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved20)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+F\+T\+FA)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+L\+V\+D\+\_\+\+L\+VW)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+L\+L\+WU)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+I2\+C0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+I2\+C1)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+S\+P\+I0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+S\+P\+I1)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+U\+A\+R\+T1)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+U\+A\+R\+T2)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+A\+D\+C0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+C\+M\+P0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+T\+P\+M0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+T\+P\+M1)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+T\+P\+M2)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+R\+TC)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+R\+T\+C\+\_\+\+Seconds)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+P\+IT)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved39)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+U\+S\+B0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+D\+A\+C0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+T\+S\+I0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+M\+CG)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+L\+P\+T\+M\+R0)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+Reserved45)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+P\+O\+R\+TA)
\item 
{\bfseries P\+E\+\_\+\+I\+SR} (C\+P\+U\+\_\+iv\+I\+N\+T\+\_\+\+P\+O\+R\+TD)
\item 
void {\bfseries \+\_\+\+\_\+init\+\_\+hardware} (void)
\item 
void {\bfseries P\+E\+\_\+low\+\_\+level\+\_\+init} (void)
\item 
{\bfseries \+\_\+\+\_\+attribute\+\_\+\+\_\+} ((section(\char`\"{}.cfmconfig\char`\"{}))) const
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
volatile uint8\+\_\+t {\bfseries S\+R\+\_\+reg}
\item 
volatile uint8\+\_\+t {\bfseries S\+R\+\_\+lock} = 0x00U
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyVersion}{Version}
01.\+04 
\end{DoxyVersion}
