{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542232064460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542232064476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 14 15:47:43 2018 " "Processing started: Wed Nov 14 15:47:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542232064476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542232064476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex2pt2 -c ex2pt2 " "Command: quartus_sta ex2pt2 -c ex2pt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542232064476 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1542232064773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542232065413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542232065413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065476 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542232065663 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex2pt2.sdc " "Synopsys Design Constraints File file not found: 'ex2pt2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digital_clock_top1s:inst2\|clk_state digital_clock_top1s:inst2\|clk_state " "create_clock -period 1.000 -name digital_clock_top1s:inst2\|clk_state digital_clock_top1s:inst2\|clk_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542232065726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542232065726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digital_clock_top1s:inst1\|clk_state digital_clock_top1s:inst1\|clk_state " "create_clock -period 1.000 -name digital_clock_top1s:inst1\|clk_state digital_clock_top1s:inst1\|clk_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542232065726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name led:inst\|count\[0\] led:inst\|count\[0\] " "create_clock -period 1.000 -name led:inst\|count\[0\] led:inst\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542232065726 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Equal0~0  from: datac  to: combout " "Cell: inst7\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542232065726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542232065726 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542232065726 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542232065757 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1542232065757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542232065773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.182 " "Worst-case setup slack is -6.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.182             -10.456 digital_clock_top1s:inst1\|clk_state  " "   -6.182             -10.456 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.683             -84.172 clk  " "   -3.683             -84.172 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130              -7.767 digital_clock_top1s:inst2\|clk_state  " "   -2.130              -7.767 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527              -3.933 led:inst\|count\[0\]  " "   -1.527              -3.933 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.008 " "Worst-case hold slack is -0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.008              -0.008 led:inst\|count\[0\]  " "   -0.008              -0.008 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 digital_clock_top1s:inst1\|clk_state  " "    0.323               0.000 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 clk  " "    0.652               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 digital_clock_top1s:inst2\|clk_state  " "    0.766               0.000 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.357 " "Worst-case recovery slack is -5.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.357             -31.412 digital_clock_top1s:inst1\|clk_state  " "   -5.357             -31.412 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.857 " "Worst-case removal slack is -0.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -2.571 digital_clock_top1s:inst1\|clk_state  " "   -0.857              -2.571 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 clk  " "   -3.000             -41.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 digital_clock_top1s:inst1\|clk_state  " "   -1.487             -11.896 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 digital_clock_top1s:inst2\|clk_state  " "   -1.487              -7.435 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 led:inst\|count\[0\]  " "    0.404               0.000 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232065866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232065866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542232065898 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542232065929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542232066616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Equal0~0  from: datac  to: combout " "Cell: inst7\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542232066726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542232066726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542232066726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542232066741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.808 " "Worst-case setup slack is -5.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.808              -9.529 digital_clock_top1s:inst1\|clk_state  " "   -5.808              -9.529 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.372             -77.287 clk  " "   -3.372             -77.287 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.889              -6.681 digital_clock_top1s:inst2\|clk_state  " "   -1.889              -6.681 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.659              -4.554 led:inst\|count\[0\]  " "   -1.659              -4.554 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232066757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.029 " "Worst-case hold slack is 0.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 led:inst\|count\[0\]  " "    0.029               0.000 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 digital_clock_top1s:inst1\|clk_state  " "    0.145               0.000 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 clk  " "    0.592               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 digital_clock_top1s:inst2\|clk_state  " "    0.722               0.000 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232066772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.847 " "Worst-case recovery slack is -4.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.847             -28.088 digital_clock_top1s:inst1\|clk_state  " "   -4.847             -28.088 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232066772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.897 " "Worst-case removal slack is -0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -2.691 digital_clock_top1s:inst1\|clk_state  " "   -0.897              -2.691 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232066788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -41.662 clk  " "   -3.000             -41.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.964 digital_clock_top1s:inst1\|clk_state  " "   -1.487             -11.964 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 digital_clock_top1s:inst2\|clk_state  " "   -1.487              -7.435 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 led:inst\|count\[0\]  " "    0.400               0.000 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232066804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232066804 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542232066819 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Equal0~0  from: datac  to: combout " "Cell: inst7\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1542232067132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542232067132 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542232067132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.423 " "Worst-case setup slack is -2.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.423              -2.906 digital_clock_top1s:inst1\|clk_state  " "   -2.423              -2.906 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.824             -15.901 clk  " "   -0.824             -15.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -1.602 digital_clock_top1s:inst2\|clk_state  " "   -0.552              -1.602 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116              -0.116 led:inst\|count\[0\]  " "   -0.116              -0.116 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232067132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.055 " "Worst-case hold slack is 0.055" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 digital_clock_top1s:inst1\|clk_state  " "    0.055               0.000 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 led:inst\|count\[0\]  " "    0.184               0.000 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 clk  " "    0.226               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 digital_clock_top1s:inst2\|clk_state  " "    0.269               0.000 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232067147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.729 " "Worst-case recovery slack is -1.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729             -10.831 digital_clock_top1s:inst1\|clk_state  " "   -1.729             -10.831 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232067163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.343 " "Worst-case removal slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -1.029 digital_clock_top1s:inst1\|clk_state  " "   -0.343              -1.029 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232067210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.614 clk  " "   -3.000             -33.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 digital_clock_top1s:inst1\|clk_state  " "   -1.000              -8.000 digital_clock_top1s:inst1\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 digital_clock_top1s:inst2\|clk_state  " "   -1.000              -5.000 digital_clock_top1s:inst2\|clk_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 led:inst\|count\[0\]  " "    0.360               0.000 led:inst\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542232067226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542232067226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542232068584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542232068584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542232068756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 14 15:47:48 2018 " "Processing ended: Wed Nov 14 15:47:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542232068756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542232068756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542232068756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542232068756 ""}
