-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Mon Dec 24 23:45:01 2018
-- Host        : LAPTOP-TA7K8CE5 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_main_controller_wrapper_0_0_sim_netlist.vhdl
-- Design      : design_main_controller_wrapper_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0 : entity is "controller_xup_xnor2_0_0,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1 : entity is "controller_xup_xnor2_0_1,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2 : entity is "controller_xup_xnor2_0_2,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3 : entity is "controller_xup_xnor2_0_3,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0 : entity is "controller_xup_xnor2_3_0,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1 : entity is "controller_xup_xnor2_3_1,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2 : entity is "controller_xup_xnor2_3_2,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3 : entity is "controller_xup_xnor2_3_3,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4 : entity is "controller_xup_xnor2_3_4,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5 : entity is "controller_xup_xnor2_3_5,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6 : entity is "controller_xup_xnor2_3_6,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7 : entity is "controller_xup_xnor2_3_7,xup_xnor2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7 : entity is "xup_xnor2,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7 is
begin
y_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => b,
      I1 => a,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and3 is
  port (
    y : out STD_LOGIC;
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and3 is
begin
\y__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => a,
      I1 => b,
      I2 => c,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6 is
  port (
    y : out STD_LOGIC;
    f : in STD_LOGIC;
    a : in STD_LOGIC;
    c : in STD_LOGIC;
    b : in STD_LOGIC;
    e : in STD_LOGIC;
    d : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6 is
begin
\y__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f,
      I1 => a,
      I2 => c,
      I3 => b,
      I4 => e,
      I5 => d,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6_0 is
  port (
    y : out STD_LOGIC;
    f : in STD_LOGIC;
    a : in STD_LOGIC;
    c : in STD_LOGIC;
    b : in STD_LOGIC;
    e : in STD_LOGIC;
    d : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6_0 : entity is "xup_and6";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6_0 is
begin
\y__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => f,
      I1 => a,
      I2 => c,
      I3 => b,
      I4 => e,
      I5 => d,
      O => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0 : entity is "controller_xup_and3_0_0,xup_and3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0 : entity is "xup_and3,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and3
     port map (
      a => a,
      b => b,
      c => c,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    e : in STD_LOGIC;
    f : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0 : entity is "controller_xup_and6_0_0,xup_and6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0 : entity is "xup_and6,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6_0
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      e => e,
      f => f,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1 is
  port (
    a : in STD_LOGIC;
    b : in STD_LOGIC;
    c : in STD_LOGIC;
    d : in STD_LOGIC;
    e : in STD_LOGIC;
    f : in STD_LOGIC;
    y : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1 : entity is "controller_xup_and6_0_1,xup_and6,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1 : entity is "xup_and6,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xup_and6
     port map (
      a => a,
      b => b,
      c => c,
      d => d,
      e => e,
      f => f,
      y => y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller is
  port (
    y_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    i0 : in STD_LOGIC;
    s0 : in STD_LOGIC;
    i1 : in STD_LOGIC;
    s1 : in STD_LOGIC;
    i10 : in STD_LOGIC;
    s10 : in STD_LOGIC;
    i11 : in STD_LOGIC;
    s11 : in STD_LOGIC;
    i2 : in STD_LOGIC;
    s2 : in STD_LOGIC;
    i3 : in STD_LOGIC;
    s3 : in STD_LOGIC;
    i4 : in STD_LOGIC;
    s4 : in STD_LOGIC;
    i5 : in STD_LOGIC;
    s5 : in STD_LOGIC;
    i6 : in STD_LOGIC;
    s6 : in STD_LOGIC;
    i7 : in STD_LOGIC;
    s7 : in STD_LOGIC;
    i8 : in STD_LOGIC;
    s8 : in STD_LOGIC;
    i9 : in STD_LOGIC;
    s9 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller is
  signal xup_and6_0_y : STD_LOGIC;
  signal xup_and6_1_y : STD_LOGIC;
  signal xup_xnor2_0_y : STD_LOGIC;
  signal xup_xnor2_10_y : STD_LOGIC;
  signal xup_xnor2_11_y : STD_LOGIC;
  signal xup_xnor2_1_y : STD_LOGIC;
  signal xup_xnor2_2_y : STD_LOGIC;
  signal xup_xnor2_3_y : STD_LOGIC;
  signal xup_xnor2_4_y : STD_LOGIC;
  signal xup_xnor2_5_y : STD_LOGIC;
  signal xup_xnor2_6_y : STD_LOGIC;
  signal xup_xnor2_7_y : STD_LOGIC;
  signal xup_xnor2_8_y : STD_LOGIC;
  signal xup_xnor2_9_y : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xup_and3_0 : label is "controller_xup_and3_0_0,xup_and3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xup_and3_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xup_and3_0 : label is "xup_and3,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_and6_0 : label is "controller_xup_and6_0_0,xup_and6,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and6_0 : label is "yes";
  attribute X_CORE_INFO of xup_and6_0 : label is "xup_and6,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_and6_1 : label is "controller_xup_and6_0_1,xup_and6,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_and6_1 : label is "yes";
  attribute X_CORE_INFO of xup_and6_1 : label is "xup_and6,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_0 : label is "controller_xup_xnor2_0_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_0 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_0 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_1 : label is "controller_xup_xnor2_0_1,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_1 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_1 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_10 : label is "controller_xup_xnor2_3_6,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_10 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_10 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_11 : label is "controller_xup_xnor2_3_7,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_11 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_11 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_2 : label is "controller_xup_xnor2_0_2,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_2 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_2 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_3 : label is "controller_xup_xnor2_0_3,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_3 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_3 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_4 : label is "controller_xup_xnor2_3_0,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_4 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_4 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_5 : label is "controller_xup_xnor2_3_1,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_5 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_5 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_6 : label is "controller_xup_xnor2_3_2,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_6 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_6 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_7 : label is "controller_xup_xnor2_3_3,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_7 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_7 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_8 : label is "controller_xup_xnor2_3_4,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_8 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_8 : label is "xup_xnor2,Vivado 2018.1";
  attribute CHECK_LICENSE_TYPE of xup_xnor2_9 : label is "controller_xup_xnor2_3_5,xup_xnor2,{}";
  attribute DowngradeIPIdentifiedWarnings of xup_xnor2_9 : label is "yes";
  attribute X_CORE_INFO of xup_xnor2_9 : label is "xup_xnor2,Vivado 2018.1";
begin
xup_and3_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and3_0_0
     port map (
      a => xup_and6_0_y,
      b => xup_and6_1_y,
      c => en,
      y => y_0
    );
xup_and6_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_0
     port map (
      a => xup_xnor2_0_y,
      b => xup_xnor2_1_y,
      c => xup_xnor2_6_y,
      d => xup_xnor2_11_y,
      e => xup_xnor2_10_y,
      f => xup_xnor2_9_y,
      y => xup_and6_0_y
    );
xup_and6_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_and6_0_1
     port map (
      a => xup_xnor2_8_y,
      b => xup_xnor2_7_y,
      c => xup_xnor2_5_y,
      d => xup_xnor2_4_y,
      e => xup_xnor2_3_y,
      f => xup_xnor2_2_y,
      y => xup_and6_1_y
    );
xup_xnor2_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_0
     port map (
      a => i0,
      b => s0,
      y => xup_xnor2_0_y
    );
xup_xnor2_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_1
     port map (
      a => i1,
      b => s1,
      y => xup_xnor2_1_y
    );
xup_xnor2_10: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_6
     port map (
      a => i10,
      b => s10,
      y => xup_xnor2_10_y
    );
xup_xnor2_11: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_7
     port map (
      a => i11,
      b => s11,
      y => xup_xnor2_11_y
    );
xup_xnor2_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_2
     port map (
      a => i2,
      b => s2,
      y => xup_xnor2_2_y
    );
xup_xnor2_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_0_3
     port map (
      a => i3,
      b => s3,
      y => xup_xnor2_3_y
    );
xup_xnor2_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_0
     port map (
      a => i4,
      b => s4,
      y => xup_xnor2_4_y
    );
xup_xnor2_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_1
     port map (
      a => i5,
      b => s5,
      y => xup_xnor2_5_y
    );
xup_xnor2_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_2
     port map (
      a => i6,
      b => s6,
      y => xup_xnor2_6_y
    );
xup_xnor2_7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_3
     port map (
      a => i7,
      b => s7,
      y => xup_xnor2_7_y
    );
xup_xnor2_8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_4
     port map (
      a => i8,
      b => s8,
      y => xup_xnor2_8_y
    );
xup_xnor2_9: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_xup_xnor2_3_5
     port map (
      a => i9,
      b => s9,
      y => xup_xnor2_9_y
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_wrapper is
  port (
    y_0 : out STD_LOGIC;
    en : in STD_LOGIC;
    i0 : in STD_LOGIC;
    s0 : in STD_LOGIC;
    i1 : in STD_LOGIC;
    s1 : in STD_LOGIC;
    i10 : in STD_LOGIC;
    s10 : in STD_LOGIC;
    i11 : in STD_LOGIC;
    s11 : in STD_LOGIC;
    i2 : in STD_LOGIC;
    s2 : in STD_LOGIC;
    i3 : in STD_LOGIC;
    s3 : in STD_LOGIC;
    i4 : in STD_LOGIC;
    s4 : in STD_LOGIC;
    i5 : in STD_LOGIC;
    s5 : in STD_LOGIC;
    i6 : in STD_LOGIC;
    s6 : in STD_LOGIC;
    i7 : in STD_LOGIC;
    s7 : in STD_LOGIC;
    i8 : in STD_LOGIC;
    s8 : in STD_LOGIC;
    i9 : in STD_LOGIC;
    s9 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_wrapper is
begin
controller_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller
     port map (
      en => en,
      i0 => i0,
      i1 => i1,
      i10 => i10,
      i11 => i11,
      i2 => i2,
      i3 => i3,
      i4 => i4,
      i5 => i5,
      i6 => i6,
      i7 => i7,
      i8 => i8,
      i9 => i9,
      s0 => s0,
      s1 => s1,
      s10 => s10,
      s11 => s11,
      s2 => s2,
      s3 => s3,
      s4 => s4,
      s5 => s5,
      s6 => s6,
      s7 => s7,
      s8 => s8,
      s9 => s9,
      y_0 => y_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    en : in STD_LOGIC;
    i0 : in STD_LOGIC;
    i1 : in STD_LOGIC;
    i10 : in STD_LOGIC;
    i11 : in STD_LOGIC;
    i2 : in STD_LOGIC;
    i3 : in STD_LOGIC;
    i4 : in STD_LOGIC;
    i5 : in STD_LOGIC;
    i6 : in STD_LOGIC;
    i7 : in STD_LOGIC;
    i8 : in STD_LOGIC;
    i9 : in STD_LOGIC;
    s0 : in STD_LOGIC;
    s1 : in STD_LOGIC;
    s10 : in STD_LOGIC;
    s11 : in STD_LOGIC;
    s2 : in STD_LOGIC;
    s3 : in STD_LOGIC;
    s4 : in STD_LOGIC;
    s5 : in STD_LOGIC;
    s6 : in STD_LOGIC;
    s7 : in STD_LOGIC;
    s8 : in STD_LOGIC;
    s9 : in STD_LOGIC;
    y_0 : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_main_controller_wrapper_0_0,controller_wrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "controller_wrapper,Vivado 2018.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_controller_wrapper
     port map (
      en => en,
      i0 => i0,
      i1 => i1,
      i10 => i10,
      i11 => i11,
      i2 => i2,
      i3 => i3,
      i4 => i4,
      i5 => i5,
      i6 => i6,
      i7 => i7,
      i8 => i8,
      i9 => i9,
      s0 => s0,
      s1 => s1,
      s10 => s10,
      s11 => s11,
      s2 => s2,
      s3 => s3,
      s4 => s4,
      s5 => s5,
      s6 => s6,
      s7 => s7,
      s8 => s8,
      s9 => s9,
      y_0 => y_0
    );
end STRUCTURE;
