{
  "family": "esp32",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "esp32": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x3FF01000"
            },
            {
              "name": "RSA",
              "base": "0x3FF02000",
              "irq": 51
            },
            {
              "name": "SHA",
              "base": "0x3FF03000"
            }
          ],
          "registers": {
            "START": {
              "offset": "0x00",
              "size": 32,
              "description": "Write 1 to start AES operation"
            },
            "IDLE": {
              "offset": "0x04",
              "size": 32,
              "description": "0 when AES is busy, 1 otherwise"
            },
            "MODE": {
              "offset": "0x08",
              "size": 32,
              "description": "Selects AES accelerator mode"
            },
            "KEY_0": {
              "offset": "0x10",
              "size": 32,
              "description": "AES Key material 0"
            },
            "KEY_1": {
              "offset": "0x14",
              "size": 32,
              "description": "AES Key material 1"
            },
            "KEY_2": {
              "offset": "0x18",
              "size": 32,
              "description": "AES Key material 2"
            },
            "KEY_3": {
              "offset": "0x1C",
              "size": 32,
              "description": "AES Key material 3"
            },
            "KEY_4": {
              "offset": "0x20",
              "size": 32,
              "description": "AES Key material 4"
            },
            "KEY_5": {
              "offset": "0x24",
              "size": 32,
              "description": "AES Key material 5"
            },
            "KEY_6": {
              "offset": "0x28",
              "size": 32,
              "description": "AES Key material 6"
            },
            "KEY_7": {
              "offset": "0x2C",
              "size": 32,
              "description": "AES Key material 7"
            },
            "TEXT_0": {
              "offset": "0x30",
              "size": 32,
              "description": "Plaintext and ciphertext register 0"
            },
            "TEXT_1": {
              "offset": "0x34",
              "size": 32,
              "description": "Plaintext and ciphertext register 1"
            },
            "TEXT_2": {
              "offset": "0x38",
              "size": 32,
              "description": "Plaintext and ciphertext register 2"
            },
            "TEXT_3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Plaintext and ciphertext register 3"
            },
            "ENDIAN": {
              "offset": "0x40",
              "size": 32,
              "description": "Select AES endian mode"
            }
          },
          "bits": {
            "START": {
              "START": {
                "bit": 0,
                "description": "Write 1 to start AES operation"
              }
            },
            "IDLE": {
              "IDLE": {
                "bit": 0,
                "description": "0 when AES is busy, 1 otherwise"
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Selects AES accelerator mode",
                "width": 3
              }
            },
            "ENDIAN": {
              "MODE": {
                "bit": 0,
                "description": "Select AES endian mode",
                "width": 6
              }
            }
          }
        },
        "HINF": {
          "instances": [
            {
              "name": "HINF",
              "base": "0x3FF4B000"
            }
          ],
          "registers": {
            "CFG_DATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "HINF_CFG_DATA0"
            },
            "CFG_DATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "HINF_CFG_DATA1"
            },
            "CFG_DATA7": {
              "offset": "0x1C",
              "size": 32,
              "description": "HINF_CFG_DATA7"
            },
            "CIS_CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "HINF_CIS_CONF0"
            },
            "CIS_CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "HINF_CIS_CONF1"
            },
            "CIS_CONF2": {
              "offset": "0x28",
              "size": 32,
              "description": "HINF_CIS_CONF2"
            },
            "CIS_CONF3": {
              "offset": "0x2C",
              "size": 32,
              "description": "HINF_CIS_CONF3"
            },
            "CIS_CONF4": {
              "offset": "0x30",
              "size": 32,
              "description": "HINF_CIS_CONF4"
            },
            "CIS_CONF5": {
              "offset": "0x34",
              "size": 32,
              "description": "HINF_CIS_CONF5"
            },
            "CIS_CONF6": {
              "offset": "0x38",
              "size": 32,
              "description": "HINF_CIS_CONF6"
            },
            "CIS_CONF7": {
              "offset": "0x3C",
              "size": 32,
              "description": "HINF_CIS_CONF7"
            },
            "CFG_DATA16": {
              "offset": "0x40",
              "size": 32,
              "description": "HINF_CFG_DATA16"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "HINF_DATE"
            }
          },
          "bits": {
            "CFG_DATA0": {
              "DEVICE_ID_FN1": {
                "bit": 16,
                "description": "DEVICE_ID_FN1",
                "width": 16
              },
              "USER_ID_FN1": {
                "bit": 0,
                "description": "USER_ID_FN1",
                "width": 16
              }
            },
            "CFG_DATA1": {
              "SDIO20_CONF1": {
                "bit": 29,
                "description": "SDIO20_CONF1",
                "width": 3
              },
              "FUNC2_EPS": {
                "bit": 28,
                "description": "FUNC2_EPS"
              },
              "SDIO_VER": {
                "bit": 16,
                "description": "SDIO_VER",
                "width": 12
              },
              "SDIO20_CONF0": {
                "bit": 12,
                "description": "SDIO20_CONF0",
                "width": 4
              },
              "IOENABLE1": {
                "bit": 11,
                "description": "IOENABLE1"
              },
              "EMP": {
                "bit": 10,
                "description": "EMP"
              },
              "FUNC1_EPS": {
                "bit": 9,
                "description": "FUNC1_EPS"
              },
              "CD_DISABLE": {
                "bit": 8,
                "description": "CD_DISABLE"
              },
              "IOENABLE2": {
                "bit": 7,
                "description": "IOENABLE2"
              },
              "SDIO_INT_MASK": {
                "bit": 6,
                "description": "SDIO_INT_MASK"
              },
              "SDIO_IOREADY2": {
                "bit": 5,
                "description": "SDIO_IOREADY2"
              },
              "SDIO_CD_ENABLE": {
                "bit": 4,
                "description": "SDIO_CD_ENABLE"
              },
              "HIGHSPEED_MODE": {
                "bit": 3,
                "description": "HIGHSPEED_MODE"
              },
              "HIGHSPEED_ENABLE": {
                "bit": 2,
                "description": "HIGHSPEED_ENABLE"
              },
              "SDIO_IOREADY1": {
                "bit": 1,
                "description": "SDIO_IOREADY1"
              },
              "SDIO_ENABLE": {
                "bit": 0,
                "description": "SDIO_ENABLE"
              }
            },
            "CFG_DATA7": {
              "SDIO_IOREADY0": {
                "bit": 17,
                "description": "SDIO_IOREADY0"
              },
              "SDIO_RST": {
                "bit": 16,
                "description": "SDIO_RST"
              },
              "CHIP_STATE": {
                "bit": 8,
                "description": "CHIP_STATE",
                "width": 8
              },
              "PIN_STATE": {
                "bit": 0,
                "description": "PIN_STATE",
                "width": 8
              }
            },
            "CIS_CONF0": {
              "CIS_CONF_W0": {
                "bit": 0,
                "description": "CIS_CONF_W0",
                "width": 32
              }
            },
            "CIS_CONF1": {
              "CIS_CONF_W1": {
                "bit": 0,
                "description": "CIS_CONF_W1",
                "width": 32
              }
            },
            "CIS_CONF2": {
              "CIS_CONF_W2": {
                "bit": 0,
                "description": "CIS_CONF_W2",
                "width": 32
              }
            },
            "CIS_CONF3": {
              "CIS_CONF_W3": {
                "bit": 0,
                "description": "CIS_CONF_W3",
                "width": 32
              }
            },
            "CIS_CONF4": {
              "CIS_CONF_W4": {
                "bit": 0,
                "description": "CIS_CONF_W4",
                "width": 32
              }
            },
            "CIS_CONF5": {
              "CIS_CONF_W5": {
                "bit": 0,
                "description": "CIS_CONF_W5",
                "width": 32
              }
            },
            "CIS_CONF6": {
              "CIS_CONF_W6": {
                "bit": 0,
                "description": "CIS_CONF_W6",
                "width": 32
              }
            },
            "CIS_CONF7": {
              "CIS_CONF_W7": {
                "bit": 0,
                "description": "CIS_CONF_W7",
                "width": 32
              }
            },
            "CFG_DATA16": {
              "DEVICE_ID_FN2": {
                "bit": 16,
                "description": "DEVICE_ID_FN2",
                "width": 16
              },
              "USER_ID_FN2": {
                "bit": 0,
                "description": "USER_ID_FN2",
                "width": 16
              }
            },
            "DATE": {
              "SDIO_DATE": {
                "bit": 0,
                "description": "SDIO_DATE",
                "width": 32
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x3FF67000"
            },
            {
              "name": "I2C0",
              "base": "0x3FF53000"
            },
            {
              "name": "RTC_I2C",
              "base": "0x3FF48C00"
            }
          ],
          "registers": {
            "SCL_LOW_PERIOD": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC_I2C_SCL_LOW_PERIOD"
            },
            "CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC_I2C_CTRL"
            },
            "DEBUG_STATUS": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC_I2C_DEBUG_STATUS"
            },
            "TIMEOUT": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC_I2C_TIMEOUT"
            },
            "SLAVE_ADDR": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC_I2C_SLAVE_ADDR"
            },
            "INT_RAW": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC_I2C_INT_RAW"
            },
            "INT_CLR": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC_I2C_INT_CLR"
            },
            "SDA_DUTY": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC_I2C_SDA_DUTY"
            },
            "SCL_HIGH_PERIOD": {
              "offset": "0x38",
              "size": 32,
              "description": "RTC_I2C_SCL_HIGH_PERIOD"
            },
            "SCL_START_PERIOD": {
              "offset": "0x40",
              "size": 32,
              "description": "RTC_I2C_SCL_START_PERIOD"
            },
            "SCL_STOP_PERIOD": {
              "offset": "0x44",
              "size": 32,
              "description": "RTC_I2C_SCL_STOP_PERIOD"
            }
          },
          "bits": {
            "SCL_LOW_PERIOD": {
              "SCL_LOW_PERIOD": {
                "bit": 0,
                "description": "SCL_LOW_PERIOD",
                "width": 19
              }
            },
            "CTRL": {
              "RX_LSB_FIRST": {
                "bit": 7,
                "description": "RX_LSB_FIRST"
              },
              "TX_LSB_FIRST": {
                "bit": 6,
                "description": "TX_LSB_FIRST"
              },
              "TRANS_START": {
                "bit": 5,
                "description": "TRANS_START"
              },
              "MS_MODE": {
                "bit": 4,
                "description": "MS_MODE"
              },
              "SCL_FORCE_OUT": {
                "bit": 1,
                "description": "SCL_FORCE_OUT"
              },
              "SDA_FORCE_OUT": {
                "bit": 0,
                "description": "SDA_FORCE_OUT"
              }
            },
            "DEBUG_STATUS": {
              "SCL_STATE": {
                "bit": 28,
                "description": "SCL_STATE",
                "width": 3
              },
              "MAIN_STATE": {
                "bit": 25,
                "description": "MAIN_STATE",
                "width": 3
              },
              "BYTE_TRANS": {
                "bit": 6,
                "description": "BYTE_TRANS"
              },
              "SLAVE_ADDR_MATCH": {
                "bit": 5,
                "description": "SLAVE_ADDR_MATCH"
              },
              "BUS_BUSY": {
                "bit": 4,
                "description": "BUS_BUSY"
              },
              "ARB_LOST": {
                "bit": 3,
                "description": "ARB_LOST"
              },
              "TIMED_OUT": {
                "bit": 2,
                "description": "TIMED_OUT"
              },
              "SLAVE_RW": {
                "bit": 1,
                "description": "SLAVE_RW"
              },
              "ACK_VAL": {
                "bit": 0,
                "description": "ACK_VAL"
              }
            },
            "TIMEOUT": {
              "TIMEOUT": {
                "bit": 0,
                "description": "TIMEOUT",
                "width": 20
              }
            },
            "SLAVE_ADDR": {
              "SLAVE_ADDR_10BIT": {
                "bit": 31,
                "description": "SLAVE_ADDR_10BIT"
              },
              "SLAVE_ADDR": {
                "bit": 0,
                "description": "SLAVE_ADDR",
                "width": 15
              }
            },
            "INT_RAW": {
              "TIME_OUT_INT_RAW": {
                "bit": 7,
                "description": "TIME_OUT_INT_RAW"
              },
              "TRANS_COMPLETE_INT_RAW": {
                "bit": 6,
                "description": "TRANS_COMPLETE_INT_RAW"
              },
              "MASTER_TRANS_COMPLETE_INT_RAW": {
                "bit": 5,
                "description": "MASTER_TRANS_COMPLETE_INT_RAW"
              },
              "ARBITRATION_LOST_INT_RAW": {
                "bit": 4,
                "description": "ARBITRATION_LOST_INT_RAW"
              },
              "SLAVE_TRANS_COMPLETE_INT_RAW": {
                "bit": 3,
                "description": "SLAVE_TRANS_COMPLETE_INT_RAW"
              }
            },
            "INT_CLR": {
              "TIME_OUT_INT_CLR": {
                "bit": 8,
                "description": "TIME_OUT_INT_CLR"
              },
              "TRANS_COMPLETE_INT_CLR": {
                "bit": 7,
                "description": "TRANS_COMPLETE_INT_CLR"
              },
              "MASTER_TRANS_COMPLETE_INT_CLR": {
                "bit": 6,
                "description": "MASTER_TRANS_COMPLETE_INT_CLR"
              },
              "ARBITRATION_LOST_INT_CLR": {
                "bit": 5,
                "description": "ARBITRATION_LOST_INT_CLR"
              },
              "SLAVE_TRANS_COMPLETE_INT_CLR": {
                "bit": 4,
                "description": "SLAVE_TRANS_COMPLETE_INT_CLR"
              }
            },
            "SDA_DUTY": {
              "SDA_DUTY": {
                "bit": 0,
                "description": "SDA_DUTY",
                "width": 20
              }
            },
            "SCL_HIGH_PERIOD": {
              "SCL_HIGH_PERIOD": {
                "bit": 0,
                "description": "SCL_HIGH_PERIOD",
                "width": 20
              }
            },
            "SCL_START_PERIOD": {
              "SCL_START_PERIOD": {
                "bit": 0,
                "description": "SCL_START_PERIOD",
                "width": 20
              }
            },
            "SCL_STOP_PERIOD": {
              "SCL_STOP_PERIOD": {
                "bit": 0,
                "description": "SCL_STOP_PERIOD",
                "width": 20
              }
            }
          }
        },
        "EFUSE": {
          "instances": [
            {
              "name": "EFUSE",
              "base": "0x3FF5A000",
              "irq": 44
            }
          ],
          "registers": {
            "BLK0_RDATA0": {
              "offset": "0x00",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA0"
            },
            "BLK0_RDATA1": {
              "offset": "0x04",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA1"
            },
            "BLK0_RDATA2": {
              "offset": "0x08",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA2"
            },
            "BLK0_RDATA3": {
              "offset": "0x0C",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA3"
            },
            "BLK0_RDATA4": {
              "offset": "0x10",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA4"
            },
            "BLK0_RDATA5": {
              "offset": "0x14",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA5"
            },
            "BLK0_RDATA6": {
              "offset": "0x18",
              "size": 32,
              "description": "EFUSE_BLK0_RDATA6"
            },
            "BLK0_WDATA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA0"
            },
            "BLK0_WDATA1": {
              "offset": "0x20",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA1"
            },
            "BLK0_WDATA2": {
              "offset": "0x24",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA2"
            },
            "BLK0_WDATA3": {
              "offset": "0x28",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA3"
            },
            "BLK0_WDATA4": {
              "offset": "0x2C",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA4"
            },
            "BLK0_WDATA5": {
              "offset": "0x30",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA5"
            },
            "BLK0_WDATA6": {
              "offset": "0x34",
              "size": 32,
              "description": "EFUSE_BLK0_WDATA6"
            },
            "BLK1_RDATA0": {
              "offset": "0x38",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA0"
            },
            "BLK1_RDATA1": {
              "offset": "0x3C",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA1"
            },
            "BLK1_RDATA2": {
              "offset": "0x40",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA2"
            },
            "BLK1_RDATA3": {
              "offset": "0x44",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA3"
            },
            "BLK1_RDATA4": {
              "offset": "0x48",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA4"
            },
            "BLK1_RDATA5": {
              "offset": "0x4C",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA5"
            },
            "BLK1_RDATA6": {
              "offset": "0x50",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA6"
            },
            "BLK1_RDATA7": {
              "offset": "0x54",
              "size": 32,
              "description": "EFUSE_BLK1_RDATA7"
            },
            "BLK2_RDATA0": {
              "offset": "0x58",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA0"
            },
            "BLK2_RDATA1": {
              "offset": "0x5C",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA1"
            },
            "BLK2_RDATA2": {
              "offset": "0x60",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA2"
            },
            "BLK2_RDATA3": {
              "offset": "0x64",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA3"
            },
            "BLK2_RDATA4": {
              "offset": "0x68",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA4"
            },
            "BLK2_RDATA5": {
              "offset": "0x6C",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA5"
            },
            "BLK2_RDATA6": {
              "offset": "0x70",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA6"
            },
            "BLK2_RDATA7": {
              "offset": "0x74",
              "size": 32,
              "description": "EFUSE_BLK2_RDATA7"
            },
            "BLK3_RDATA0": {
              "offset": "0x78",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA0"
            },
            "BLK3_RDATA1": {
              "offset": "0x7C",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA1"
            },
            "BLK3_RDATA2": {
              "offset": "0x80",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA2"
            },
            "BLK3_RDATA3": {
              "offset": "0x84",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA3"
            },
            "BLK3_RDATA4": {
              "offset": "0x88",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA4"
            },
            "BLK3_RDATA5": {
              "offset": "0x8C",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA5"
            },
            "BLK3_RDATA6": {
              "offset": "0x90",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA6"
            },
            "BLK3_RDATA7": {
              "offset": "0x94",
              "size": 32,
              "description": "EFUSE_BLK3_RDATA7"
            },
            "BLK1_WDATA0": {
              "offset": "0x98",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA0"
            },
            "BLK1_WDATA1": {
              "offset": "0x9C",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA1"
            },
            "BLK1_WDATA2": {
              "offset": "0xA0",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA2"
            },
            "BLK1_WDATA3": {
              "offset": "0xA4",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA3"
            },
            "BLK1_WDATA4": {
              "offset": "0xA8",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA4"
            },
            "BLK1_WDATA5": {
              "offset": "0xAC",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA5"
            },
            "BLK1_WDATA6": {
              "offset": "0xB0",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA6"
            },
            "BLK1_WDATA7": {
              "offset": "0xB4",
              "size": 32,
              "description": "EFUSE_BLK1_WDATA7"
            },
            "BLK2_WDATA0": {
              "offset": "0xB8",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA0"
            },
            "BLK2_WDATA1": {
              "offset": "0xBC",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA1"
            },
            "BLK2_WDATA2": {
              "offset": "0xC0",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA2"
            },
            "BLK2_WDATA3": {
              "offset": "0xC4",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA3"
            },
            "BLK2_WDATA4": {
              "offset": "0xC8",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA4"
            },
            "BLK2_WDATA5": {
              "offset": "0xCC",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA5"
            },
            "BLK2_WDATA6": {
              "offset": "0xD0",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA6"
            },
            "BLK2_WDATA7": {
              "offset": "0xD4",
              "size": 32,
              "description": "EFUSE_BLK2_WDATA7"
            },
            "BLK3_WDATA0": {
              "offset": "0xD8",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA0"
            },
            "BLK3_WDATA1": {
              "offset": "0xDC",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA1"
            },
            "BLK3_WDATA2": {
              "offset": "0xE0",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA2"
            },
            "BLK3_WDATA3": {
              "offset": "0xE4",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA3"
            },
            "BLK3_WDATA4": {
              "offset": "0xE8",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA4"
            },
            "BLK3_WDATA5": {
              "offset": "0xEC",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA5"
            },
            "BLK3_WDATA6": {
              "offset": "0xF0",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA6"
            },
            "BLK3_WDATA7": {
              "offset": "0xF4",
              "size": 32,
              "description": "EFUSE_BLK3_WDATA7"
            },
            "CLK": {
              "offset": "0xF8",
              "size": 32,
              "description": "EFUSE_CLK"
            },
            "CONF": {
              "offset": "0xFC",
              "size": 32,
              "description": "EFUSE_CONF"
            },
            "STATUS": {
              "offset": "0x100",
              "size": 32,
              "description": "EFUSE_STATUS"
            },
            "CMD": {
              "offset": "0x104",
              "size": 32,
              "description": "EFUSE_CMD"
            },
            "INT_RAW": {
              "offset": "0x108",
              "size": 32,
              "description": "EFUSE_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x10C",
              "size": 32,
              "description": "EFUSE_INT_ST"
            },
            "INT_ENA": {
              "offset": "0x110",
              "size": 32,
              "description": "EFUSE_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0x114",
              "size": 32,
              "description": "EFUSE_INT_CLR"
            },
            "DAC_CONF": {
              "offset": "0x118",
              "size": 32,
              "description": "EFUSE_DAC_CONF"
            },
            "DEC_STATUS": {
              "offset": "0x11C",
              "size": 32,
              "description": "EFUSE_DEC_STATUS"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "EFUSE_DATE"
            }
          },
          "bits": {
            "BLK0_RDATA0": {
              "RD_FLASH_CRYPT_CNT": {
                "bit": 20,
                "description": "RD_FLASH_CRYPT_CNT",
                "width": 7
              },
              "RD_EFUSE_RD_DIS": {
                "bit": 16,
                "description": "RD_EFUSE_RD_DIS",
                "width": 4
              }
            },
            "BLK0_RDATA1": {
              "RD_WIFI_MAC_CRC_LOW": {
                "bit": 0,
                "description": "RD_WIFI_MAC_CRC_LOW",
                "width": 32
              }
            },
            "BLK0_RDATA2": {
              "RD_WIFI_MAC_CRC_HIGH": {
                "bit": 0,
                "description": "RD_WIFI_MAC_CRC_HIGH",
                "width": 24
              }
            },
            "BLK0_RDATA3": {
              "RD_CHIP_VER_REV1": {
                "bit": 15,
                "description": "RD_CHIP_VER_REV1"
              },
              "RD_CHIP_CPU_FREQ_RATED": {
                "bit": 13,
                "description": "RD_CHIP_CPU_FREQ_RATED"
              },
              "RD_CHIP_CPU_FREQ_LOW": {
                "bit": 12,
                "description": "RD_CHIP_CPU_FREQ_LOW"
              },
              "RD_CHIP_VER_PKG": {
                "bit": 9,
                "description": "RD_CHIP_VER_PKG",
                "width": 3
              },
              "RD_SPI_PAD_CONFIG_HD": {
                "bit": 4,
                "description": "RD_SPI_PAD_CONFIG_HD",
                "width": 5
              },
              "RD_CHIP_VER_DIS_CACHE": {
                "bit": 3,
                "description": "RD_CHIP_VER_DIS_CACHE"
              },
              "RD_CHIP_VER_32PAD": {
                "bit": 2,
                "description": "RD_CHIP_VER_32PAD"
              },
              "RD_CHIP_VER_DIS_BT": {
                "bit": 1,
                "description": "RD_CHIP_VER_DIS_BT"
              },
              "RD_CHIP_VER_DIS_APP_CPU": {
                "bit": 0,
                "description": "RD_CHIP_VER_DIS_APP_CPU"
              }
            },
            "BLK0_RDATA4": {
              "RD_SDIO_FORCE": {
                "bit": 16,
                "description": "RD_SDIO_FORCE"
              },
              "RD_SDIO_TIEH": {
                "bit": 15,
                "description": "RD_SDIO_TIEH"
              },
              "RD_XPD_SDIO_REG": {
                "bit": 14,
                "description": "RD_XPD_SDIO_REG"
              },
              "RD_ADC_VREF": {
                "bit": 8,
                "description": "RD_ADC_VREF",
                "width": 5
              },
              "RD_SDIO_DREFL": {
                "bit": 12,
                "description": "RD_SDIO_DREFL",
                "width": 2
              },
              "RD_SDIO_DREFM": {
                "bit": 10,
                "description": "RD_SDIO_DREFM",
                "width": 2
              },
              "RD_SDIO_DREFH": {
                "bit": 8,
                "description": "RD_SDIO_DREFH",
                "width": 2
              },
              "RD_CK8M_FREQ": {
                "bit": 0,
                "description": "RD_CK8M_FREQ",
                "width": 8
              }
            },
            "BLK0_RDATA5": {
              "RD_FLASH_CRYPT_CONFIG": {
                "bit": 28,
                "description": "RD_FLASH_CRYPT_CONFIG",
                "width": 4
              },
              "RD_INST_CONFIG": {
                "bit": 20,
                "description": "RD_INST_CONFIG",
                "width": 8
              },
              "RD_SPI_PAD_CONFIG_D": {
                "bit": 10,
                "description": "RD_SPI_PAD_CONFIG_D",
                "width": 5
              },
              "RD_SPI_PAD_CONFIG_Q": {
                "bit": 5,
                "description": "RD_SPI_PAD_CONFIG_Q",
                "width": 5
              },
              "RD_SPI_PAD_CONFIG_CLK": {
                "bit": 0,
                "description": "RD_SPI_PAD_CONFIG_CLK",
                "width": 5
              }
            },
            "BLK0_RDATA6": {
              "RD_KEY_STATUS": {
                "bit": 10,
                "description": "RD_KEY_STATUS"
              },
              "RD_DISABLE_DL_CACHE": {
                "bit": 9,
                "description": "RD_DISABLE_DL_CACHE"
              },
              "RD_DISABLE_DL_DECRYPT": {
                "bit": 8,
                "description": "RD_DISABLE_DL_DECRYPT"
              },
              "RD_DISABLE_DL_ENCRYPT": {
                "bit": 7,
                "description": "RD_DISABLE_DL_ENCRYPT"
              },
              "RD_DISABLE_JTAG": {
                "bit": 6,
                "description": "RD_DISABLE_JTAG"
              },
              "RD_ABS_DONE_1": {
                "bit": 5,
                "description": "RD_ABS_DONE_1"
              },
              "RD_ABS_DONE_0": {
                "bit": 4,
                "description": "RD_ABS_DONE_0"
              },
              "RD_DISABLE_SDIO_HOST": {
                "bit": 3,
                "description": "RD_DISABLE_SDIO_HOST"
              },
              "RD_CONSOLE_DEBUG_DISABLE": {
                "bit": 2,
                "description": "RD_CONSOLE_DEBUG_DISABLE"
              },
              "RD_CODING_SCHEME": {
                "bit": 0,
                "description": "RD_CODING_SCHEME",
                "width": 2
              }
            },
            "BLK0_WDATA0": {
              "FLASH_CRYPT_CNT": {
                "bit": 20,
                "description": "FLASH_CRYPT_CNT",
                "width": 7
              },
              "RD_DIS": {
                "bit": 16,
                "description": "RD_DIS",
                "width": 4
              },
              "WR_DIS": {
                "bit": 0,
                "description": "WR_DIS",
                "width": 16
              }
            },
            "BLK0_WDATA1": {
              "WIFI_MAC_CRC_LOW": {
                "bit": 0,
                "description": "WIFI_MAC_CRC_LOW",
                "width": 32
              }
            },
            "BLK0_WDATA2": {
              "WIFI_MAC_CRC_HIGH": {
                "bit": 0,
                "description": "WIFI_MAC_CRC_HIGH",
                "width": 24
              }
            },
            "BLK0_WDATA3": {
              "CHIP_VER_REV1": {
                "bit": 15,
                "description": "CHIP_VER_REV1"
              },
              "CHIP_CPU_FREQ_RATED": {
                "bit": 13,
                "description": "CHIP_CPU_FREQ_RATED"
              },
              "CHIP_CPU_FREQ_LOW": {
                "bit": 12,
                "description": "CHIP_CPU_FREQ_LOW"
              },
              "CHIP_VER_PKG": {
                "bit": 9,
                "description": "CHIP_VER_PKG",
                "width": 3
              },
              "SPI_PAD_CONFIG_HD": {
                "bit": 4,
                "description": "SPI_PAD_CONFIG_HD",
                "width": 5
              },
              "CHIP_VER_DIS_CACHE": {
                "bit": 3,
                "description": "CHIP_VER_DIS_CACHE"
              },
              "CHIP_VER_32PAD": {
                "bit": 2,
                "description": "CHIP_VER_32PAD"
              },
              "CHIP_VER_DIS_BT": {
                "bit": 1,
                "description": "CHIP_VER_DIS_BT"
              },
              "CHIP_VER_DIS_APP_CPU": {
                "bit": 0,
                "description": "CHIP_VER_DIS_APP_CPU"
              }
            },
            "BLK0_WDATA4": {
              "SDIO_FORCE": {
                "bit": 16,
                "description": "SDIO_FORCE"
              },
              "SDIO_TIEH": {
                "bit": 15,
                "description": "SDIO_TIEH"
              },
              "XPD_SDIO_REG": {
                "bit": 14,
                "description": "XPD_SDIO_REG"
              },
              "ADC_VREF": {
                "bit": 8,
                "description": "ADC_VREF",
                "width": 5
              },
              "SDIO_DREFL": {
                "bit": 12,
                "description": "SDIO_DREFL",
                "width": 2
              },
              "SDIO_DREFM": {
                "bit": 10,
                "description": "SDIO_DREFM",
                "width": 2
              },
              "SDIO_DREFH": {
                "bit": 8,
                "description": "SDIO_DREFH",
                "width": 2
              },
              "CK8M_FREQ": {
                "bit": 0,
                "description": "CK8M_FREQ",
                "width": 8
              }
            },
            "BLK0_WDATA5": {
              "FLASH_CRYPT_CONFIG": {
                "bit": 28,
                "description": "FLASH_CRYPT_CONFIG",
                "width": 4
              },
              "INST_CONFIG": {
                "bit": 20,
                "description": "INST_CONFIG",
                "width": 8
              },
              "SPI_PAD_CONFIG_D": {
                "bit": 10,
                "description": "SPI_PAD_CONFIG_D",
                "width": 5
              },
              "SPI_PAD_CONFIG_Q": {
                "bit": 5,
                "description": "SPI_PAD_CONFIG_Q",
                "width": 5
              },
              "SPI_PAD_CONFIG_CLK": {
                "bit": 0,
                "description": "SPI_PAD_CONFIG_CLK",
                "width": 5
              }
            },
            "BLK0_WDATA6": {
              "KEY_STATUS": {
                "bit": 10,
                "description": "KEY_STATUS"
              },
              "DISABLE_DL_CACHE": {
                "bit": 9,
                "description": "DISABLE_DL_CACHE"
              },
              "DISABLE_DL_DECRYPT": {
                "bit": 8,
                "description": "DISABLE_DL_DECRYPT"
              },
              "DISABLE_DL_ENCRYPT": {
                "bit": 7,
                "description": "DISABLE_DL_ENCRYPT"
              },
              "DISABLE_JTAG": {
                "bit": 6,
                "description": "DISABLE_JTAG"
              },
              "ABS_DONE_1": {
                "bit": 5,
                "description": "ABS_DONE_1"
              },
              "ABS_DONE_0": {
                "bit": 4,
                "description": "ABS_DONE_0"
              },
              "DISABLE_SDIO_HOST": {
                "bit": 3,
                "description": "DISABLE_SDIO_HOST"
              },
              "CONSOLE_DEBUG_DISABLE": {
                "bit": 2,
                "description": "CONSOLE_DEBUG_DISABLE"
              },
              "CODING_SCHEME": {
                "bit": 0,
                "description": "CODING_SCHEME",
                "width": 2
              }
            },
            "BLK1_RDATA0": {
              "BLK1_DOUT0": {
                "bit": 0,
                "description": "BLK1_DOUT0",
                "width": 32
              }
            },
            "BLK1_RDATA1": {
              "BLK1_DOUT1": {
                "bit": 0,
                "description": "BLK1_DOUT1",
                "width": 32
              }
            },
            "BLK1_RDATA2": {
              "BLK1_DOUT2": {
                "bit": 0,
                "description": "BLK1_DOUT2",
                "width": 32
              }
            },
            "BLK1_RDATA3": {
              "BLK1_DOUT3": {
                "bit": 0,
                "description": "BLK1_DOUT3",
                "width": 32
              }
            },
            "BLK1_RDATA4": {
              "BLK1_DOUT4": {
                "bit": 0,
                "description": "BLK1_DOUT4",
                "width": 32
              }
            },
            "BLK1_RDATA5": {
              "BLK1_DOUT5": {
                "bit": 0,
                "description": "BLK1_DOUT5",
                "width": 32
              }
            },
            "BLK1_RDATA6": {
              "BLK1_DOUT6": {
                "bit": 0,
                "description": "BLK1_DOUT6",
                "width": 32
              }
            },
            "BLK1_RDATA7": {
              "BLK1_DOUT7": {
                "bit": 0,
                "description": "BLK1_DOUT7",
                "width": 32
              }
            },
            "BLK2_RDATA0": {
              "BLK2_DOUT0": {
                "bit": 0,
                "description": "BLK2_DOUT0",
                "width": 32
              }
            },
            "BLK2_RDATA1": {
              "BLK2_DOUT1": {
                "bit": 0,
                "description": "BLK2_DOUT1",
                "width": 32
              }
            },
            "BLK2_RDATA2": {
              "BLK2_DOUT2": {
                "bit": 0,
                "description": "BLK2_DOUT2",
                "width": 32
              }
            },
            "BLK2_RDATA3": {
              "BLK2_DOUT3": {
                "bit": 0,
                "description": "BLK2_DOUT3",
                "width": 32
              }
            },
            "BLK2_RDATA4": {
              "BLK2_DOUT4": {
                "bit": 0,
                "description": "BLK2_DOUT4",
                "width": 32
              }
            },
            "BLK2_RDATA5": {
              "BLK2_DOUT5": {
                "bit": 0,
                "description": "BLK2_DOUT5",
                "width": 32
              }
            },
            "BLK2_RDATA6": {
              "BLK2_DOUT6": {
                "bit": 0,
                "description": "BLK2_DOUT6",
                "width": 32
              }
            },
            "BLK2_RDATA7": {
              "BLK2_DOUT7": {
                "bit": 0,
                "description": "BLK2_DOUT7",
                "width": 32
              }
            },
            "BLK3_RDATA0": {
              "BLK3_DOUT0": {
                "bit": 0,
                "description": "BLK3_DOUT0",
                "width": 32
              }
            },
            "BLK3_RDATA1": {
              "BLK3_DOUT1": {
                "bit": 0,
                "description": "BLK3_DOUT1",
                "width": 32
              }
            },
            "BLK3_RDATA2": {
              "BLK3_DOUT2": {
                "bit": 0,
                "description": "BLK3_DOUT2",
                "width": 32
              }
            },
            "BLK3_RDATA3": {
              "BLK3_DOUT3": {
                "bit": 0,
                "description": "BLK3_DOUT3",
                "width": 32
              },
              "RD_ADC2_TP_HIGH": {
                "bit": 23,
                "description": "RD_ADC2_TP_HIGH",
                "width": 9
              },
              "RD_ADC2_TP_LOW": {
                "bit": 16,
                "description": "RD_ADC2_TP_LOW",
                "width": 7
              },
              "RD_ADC1_TP_HIGH": {
                "bit": 7,
                "description": "RD_ADC1_TP_HIGH",
                "width": 9
              },
              "RD_ADC1_TP_LOW": {
                "bit": 0,
                "description": "RD_ADC1_TP_LOW",
                "width": 7
              }
            },
            "BLK3_RDATA4": {
              "BLK3_DOUT4": {
                "bit": 0,
                "description": "BLK3_DOUT4",
                "width": 32
              }
            },
            "BLK3_RDATA5": {
              "BLK3_DOUT5": {
                "bit": 0,
                "description": "BLK3_DOUT5",
                "width": 32
              }
            },
            "BLK3_RDATA6": {
              "BLK3_DOUT6": {
                "bit": 0,
                "description": "BLK3_DOUT6",
                "width": 32
              }
            },
            "BLK3_RDATA7": {
              "BLK3_DOUT7": {
                "bit": 0,
                "description": "BLK3_DOUT7",
                "width": 32
              }
            },
            "BLK1_WDATA0": {
              "BLK1_DIN0": {
                "bit": 0,
                "description": "BLK1_DIN0",
                "width": 32
              }
            },
            "BLK1_WDATA1": {
              "BLK1_DIN1": {
                "bit": 0,
                "description": "BLK1_DIN1",
                "width": 32
              }
            },
            "BLK1_WDATA2": {
              "BLK1_DIN2": {
                "bit": 0,
                "description": "BLK1_DIN2",
                "width": 32
              }
            },
            "BLK1_WDATA3": {
              "BLK1_DIN3": {
                "bit": 0,
                "description": "BLK1_DIN3",
                "width": 32
              }
            },
            "BLK1_WDATA4": {
              "BLK1_DIN4": {
                "bit": 0,
                "description": "BLK1_DIN4",
                "width": 32
              }
            },
            "BLK1_WDATA5": {
              "BLK1_DIN5": {
                "bit": 0,
                "description": "BLK1_DIN5",
                "width": 32
              }
            },
            "BLK1_WDATA6": {
              "BLK1_DIN6": {
                "bit": 0,
                "description": "BLK1_DIN6",
                "width": 32
              }
            },
            "BLK1_WDATA7": {
              "BLK1_DIN7": {
                "bit": 0,
                "description": "BLK1_DIN7",
                "width": 32
              }
            },
            "BLK2_WDATA0": {
              "BLK2_DIN0": {
                "bit": 0,
                "description": "BLK2_DIN0",
                "width": 32
              }
            },
            "BLK2_WDATA1": {
              "BLK2_DIN1": {
                "bit": 0,
                "description": "BLK2_DIN1",
                "width": 32
              }
            },
            "BLK2_WDATA2": {
              "BLK2_DIN2": {
                "bit": 0,
                "description": "BLK2_DIN2",
                "width": 32
              }
            },
            "BLK2_WDATA3": {
              "BLK2_DIN3": {
                "bit": 0,
                "description": "BLK2_DIN3",
                "width": 32
              }
            },
            "BLK2_WDATA4": {
              "BLK2_DIN4": {
                "bit": 0,
                "description": "BLK2_DIN4",
                "width": 32
              }
            },
            "BLK2_WDATA5": {
              "BLK2_DIN5": {
                "bit": 0,
                "description": "BLK2_DIN5",
                "width": 32
              }
            },
            "BLK2_WDATA6": {
              "BLK2_DIN6": {
                "bit": 0,
                "description": "BLK2_DIN6",
                "width": 32
              }
            },
            "BLK2_WDATA7": {
              "BLK2_DIN7": {
                "bit": 0,
                "description": "BLK2_DIN7",
                "width": 32
              }
            },
            "BLK3_WDATA0": {
              "BLK3_DIN0": {
                "bit": 0,
                "description": "BLK3_DIN0",
                "width": 32
              }
            },
            "BLK3_WDATA1": {
              "BLK3_DIN1": {
                "bit": 0,
                "description": "BLK3_DIN1",
                "width": 32
              }
            },
            "BLK3_WDATA2": {
              "BLK3_DIN2": {
                "bit": 0,
                "description": "BLK3_DIN2",
                "width": 32
              }
            },
            "BLK3_WDATA3": {
              "BLK3_DIN3": {
                "bit": 0,
                "description": "BLK3_DIN3",
                "width": 32
              },
              "ADC2_TP_HIGH": {
                "bit": 23,
                "description": "ADC2_TP_HIGH",
                "width": 9
              },
              "ADC2_TP_LOW": {
                "bit": 16,
                "description": "ADC2_TP_LOW",
                "width": 7
              },
              "ADC1_TP_HIGH": {
                "bit": 7,
                "description": "ADC1_TP_HIGH",
                "width": 9
              },
              "ADC1_TP_LOW": {
                "bit": 0,
                "description": "ADC1_TP_LOW",
                "width": 7
              }
            },
            "BLK3_WDATA4": {
              "BLK3_DIN4": {
                "bit": 0,
                "description": "BLK3_DIN4",
                "width": 32
              }
            },
            "BLK3_WDATA5": {
              "BLK3_DIN5": {
                "bit": 0,
                "description": "BLK3_DIN5",
                "width": 32
              }
            },
            "BLK3_WDATA6": {
              "BLK3_DIN6": {
                "bit": 0,
                "description": "BLK3_DIN6",
                "width": 32
              }
            },
            "BLK3_WDATA7": {
              "BLK3_DIN7": {
                "bit": 0,
                "description": "BLK3_DIN7",
                "width": 32
              }
            },
            "CLK": {
              "CLK_EN": {
                "bit": 16,
                "description": "CLK_EN"
              },
              "CLK_SEL1": {
                "bit": 8,
                "description": "CLK_SEL1",
                "width": 8
              },
              "CLK_SEL0": {
                "bit": 0,
                "description": "CLK_SEL0",
                "width": 8
              }
            },
            "CONF": {
              "FORCE_NO_WR_RD_DIS": {
                "bit": 16,
                "description": "FORCE_NO_WR_RD_DIS"
              },
              "OP_CODE": {
                "bit": 0,
                "description": "OP_CODE",
                "width": 16
              }
            },
            "STATUS": {
              "DEBUG": {
                "bit": 0,
                "description": "DEBUG",
                "width": 32
              }
            },
            "CMD": {
              "PGM_CMD": {
                "bit": 1,
                "description": "PGM_CMD"
              },
              "READ_CMD": {
                "bit": 0,
                "description": "READ_CMD"
              }
            },
            "INT_RAW": {
              "PGM_DONE_INT_RAW": {
                "bit": 1,
                "description": "PGM_DONE_INT_RAW"
              },
              "READ_DONE_INT_RAW": {
                "bit": 0,
                "description": "READ_DONE_INT_RAW"
              }
            },
            "INT_ST": {
              "PGM_DONE_INT_ST": {
                "bit": 1,
                "description": "PGM_DONE_INT_ST"
              },
              "READ_DONE_INT_ST": {
                "bit": 0,
                "description": "READ_DONE_INT_ST"
              }
            },
            "INT_ENA": {
              "PGM_DONE_INT_ENA": {
                "bit": 1,
                "description": "PGM_DONE_INT_ENA"
              },
              "READ_DONE_INT_ENA": {
                "bit": 0,
                "description": "READ_DONE_INT_ENA"
              }
            },
            "INT_CLR": {
              "PGM_DONE_INT_CLR": {
                "bit": 1,
                "description": "PGM_DONE_INT_CLR"
              },
              "READ_DONE_INT_CLR": {
                "bit": 0,
                "description": "READ_DONE_INT_CLR"
              }
            },
            "DAC_CONF": {
              "DAC_CLK_PAD_SEL": {
                "bit": 8,
                "description": "DAC_CLK_PAD_SEL"
              },
              "DAC_CLK_DIV": {
                "bit": 0,
                "description": "DAC_CLK_DIV",
                "width": 8
              }
            },
            "DEC_STATUS": {
              "DEC_WARNINGS": {
                "bit": 0,
                "description": "DEC_WARNINGS",
                "width": 12
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTCMEM1",
              "base": "0x3FF62000"
            },
            {
              "name": "RTCMEM2",
              "base": "0x3FF63000"
            },
            {
              "name": "RTCMEM0",
              "base": "0x3FF61000"
            },
            {
              "name": "RTCCNTL",
              "base": "0x3FF48000",
              "irq": 46
            },
            {
              "name": "RTCIO",
              "base": "0x3FF48400"
            }
          ],
          "registers": {
            "OPTIONS0": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC_CNTL_OPTIONS0"
            },
            "SLP_TIMER0": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC_CNTL_SLP_TIMER0"
            },
            "SLP_TIMER1": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC_CNTL_SLP_TIMER1"
            },
            "TIME_UPDATE": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC_CNTL_TIME_UPDATE"
            },
            "TIME0": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC_CNTL_TIME0"
            },
            "TIME1": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC_CNTL_TIME1"
            },
            "STATE0": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC_CNTL_STATE0"
            },
            "TIMER1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC_CNTL_TIMER1"
            },
            "TIMER2": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC_CNTL_TIMER2"
            },
            "TIMER3": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC_CNTL_TIMER3"
            },
            "TIMER4": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC_CNTL_TIMER4"
            },
            "TIMER5": {
              "offset": "0x2C",
              "size": 32,
              "description": "RTC_CNTL_TIMER5"
            },
            "ANA_CONF": {
              "offset": "0x30",
              "size": 32,
              "description": "RTC_CNTL_ANA_CONF"
            },
            "RESET_STATE": {
              "offset": "0x34",
              "size": 32,
              "description": "RTC_CNTL_RESET_STATE"
            },
            "WAKEUP_STATE": {
              "offset": "0x38",
              "size": 32,
              "description": "RTC_CNTL_WAKEUP_STATE"
            },
            "INT_ENA": {
              "offset": "0x3C",
              "size": 32,
              "description": "RTC_CNTL_INT_ENA"
            },
            "INT_RAW": {
              "offset": "0x40",
              "size": 32,
              "description": "RTC_CNTL_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x44",
              "size": 32,
              "description": "RTC_CNTL_INT_ST"
            },
            "INT_CLR": {
              "offset": "0x48",
              "size": 32,
              "description": "RTC_CNTL_INT_CLR"
            },
            "STORE0": {
              "offset": "0x4C",
              "size": 32,
              "description": "RTC_CNTL_STORE0"
            },
            "STORE1": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC_CNTL_STORE1"
            },
            "STORE2": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC_CNTL_STORE2"
            },
            "STORE3": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC_CNTL_STORE3"
            },
            "EXT_XTL_CONF": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC_CNTL_EXT_XTL_CONF"
            },
            "EXT_WAKEUP_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "RTC_CNTL_EXT_WAKEUP_CONF"
            },
            "SLP_REJECT_CONF": {
              "offset": "0x64",
              "size": 32,
              "description": "RTC_CNTL_SLP_REJECT_CONF"
            },
            "CPU_PERIOD_CONF": {
              "offset": "0x68",
              "size": 32,
              "description": "RTC_CNTL_CPU_PERIOD_CONF"
            },
            "SDIO_ACT_CONF": {
              "offset": "0x6C",
              "size": 32,
              "description": "RTC_CNTL_SDIO_ACT_CONF"
            },
            "CLK_CONF": {
              "offset": "0x70",
              "size": 32,
              "description": "RTC_CNTL_CLK_CONF"
            },
            "SDIO_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "RTC_CNTL_SDIO_CONF"
            },
            "BIAS_CONF": {
              "offset": "0x78",
              "size": 32,
              "description": "RTC_CNTL_BIAS_CONF"
            },
            "PWC": {
              "offset": "0x80",
              "size": 32,
              "description": "RTC_CNTL_PWC"
            },
            "DIG_PWC": {
              "offset": "0x84",
              "size": 32,
              "description": "RTC_CNTL_DIG_PWC"
            },
            "DIG_ISO": {
              "offset": "0x88",
              "size": 32,
              "description": "RTC_CNTL_DIG_ISO"
            },
            "WDTCONFIG0": {
              "offset": "0x8C",
              "size": 32,
              "description": "RTC_CNTL_WDTCONFIG0"
            },
            "WDTCONFIG1": {
              "offset": "0x90",
              "size": 32,
              "description": "RTC_CNTL_WDTCONFIG1"
            },
            "WDTCONFIG2": {
              "offset": "0x94",
              "size": 32,
              "description": "RTC_CNTL_WDTCONFIG2"
            },
            "WDTCONFIG3": {
              "offset": "0x98",
              "size": 32,
              "description": "RTC_CNTL_WDTCONFIG3"
            },
            "WDTCONFIG4": {
              "offset": "0x9C",
              "size": 32,
              "description": "RTC_CNTL_WDTCONFIG4"
            },
            "WDTFEED": {
              "offset": "0xA0",
              "size": 32,
              "description": "RTC_CNTL_WDTFEED"
            },
            "WDTWPROTECT": {
              "offset": "0xA4",
              "size": 32,
              "description": "RTC_CNTL_WDTWPROTECT"
            },
            "TEST_MUX": {
              "offset": "0xA8",
              "size": 32,
              "description": "RTC_CNTL_TEST_MUX"
            },
            "SW_CPU_STALL": {
              "offset": "0xAC",
              "size": 32,
              "description": "RTC_CNTL_SW_CPU_STALL"
            },
            "STORE4": {
              "offset": "0xB0",
              "size": 32,
              "description": "RTC_CNTL_STORE4"
            },
            "STORE5": {
              "offset": "0xB4",
              "size": 32,
              "description": "RTC_CNTL_STORE5"
            },
            "STORE6": {
              "offset": "0xB8",
              "size": 32,
              "description": "RTC_CNTL_STORE6"
            },
            "STORE7": {
              "offset": "0xBC",
              "size": 32,
              "description": "RTC_CNTL_STORE7"
            },
            "DIAG1": {
              "offset": "0xC4",
              "size": 32,
              "description": "RTC_CNTL_DIAG1"
            },
            "HOLD_FORCE": {
              "offset": "0xC8",
              "size": 32,
              "description": "RTC_CNTL_HOLD_FORCE"
            },
            "EXT_WAKEUP1": {
              "offset": "0xCC",
              "size": 32,
              "description": "RTC_CNTL_EXT_WAKEUP1"
            },
            "EXT_WAKEUP1_STATUS": {
              "offset": "0xD0",
              "size": 32,
              "description": "RTC_CNTL_EXT_WAKEUP1_STATUS"
            },
            "BROWN_OUT": {
              "offset": "0xD4",
              "size": 32,
              "description": "RTC_CNTL_BROWN_OUT"
            },
            "DATE": {
              "offset": "0x13C",
              "size": 32,
              "description": "RTC_CNTL_DATE"
            },
            "CNTL": {
              "offset": "0x7C",
              "size": 32,
              "description": "Force RTC power up"
            },
            "APLL": {
              "offset": "0x200C600C",
              "size": 32,
              "description": "Block"
            },
            "PLL": {
              "offset": "0x200C6010",
              "size": 32,
              "description": "Block"
            }
          },
          "bits": {
            "OPTIONS0": {
              "SW_SYS_RST": {
                "bit": 31,
                "description": "SW_SYS_RST"
              },
              "DG_WRAP_FORCE_NORST": {
                "bit": 30,
                "description": "DG_WRAP_FORCE_NORST"
              },
              "DG_WRAP_FORCE_RST": {
                "bit": 29,
                "description": "DG_WRAP_FORCE_RST"
              },
              "ANALOG_FORCE_NOISO": {
                "bit": 28,
                "description": "ANALOG_FORCE_NOISO"
              },
              "PLL_FORCE_NOISO": {
                "bit": 27,
                "description": "PLL_FORCE_NOISO"
              },
              "XTL_FORCE_NOISO": {
                "bit": 26,
                "description": "XTL_FORCE_NOISO"
              },
              "ANALOG_FORCE_ISO": {
                "bit": 25,
                "description": "ANALOG_FORCE_ISO"
              },
              "PLL_FORCE_ISO": {
                "bit": 24,
                "description": "PLL_FORCE_ISO"
              },
              "XTL_FORCE_ISO": {
                "bit": 23,
                "description": "XTL_FORCE_ISO"
              },
              "BIAS_CORE_FORCE_PU": {
                "bit": 22,
                "description": "BIAS_CORE_FORCE_PU"
              },
              "BIAS_CORE_FORCE_PD": {
                "bit": 21,
                "description": "BIAS_CORE_FORCE_PD"
              },
              "BIAS_CORE_FOLW_8M": {
                "bit": 20,
                "description": "BIAS_CORE_FOLW_8M"
              },
              "BIAS_I2C_FORCE_PU": {
                "bit": 19,
                "description": "BIAS_I2C_FORCE_PU"
              },
              "BIAS_I2C_FORCE_PD": {
                "bit": 18,
                "description": "BIAS_I2C_FORCE_PD"
              },
              "BIAS_I2C_FOLW_8M": {
                "bit": 17,
                "description": "BIAS_I2C_FOLW_8M"
              },
              "BIAS_FORCE_NOSLEEP": {
                "bit": 16,
                "description": "BIAS_FORCE_NOSLEEP"
              },
              "BIAS_FORCE_SLEEP": {
                "bit": 15,
                "description": "BIAS_FORCE_SLEEP"
              },
              "BIAS_SLEEP_FOLW_8M": {
                "bit": 14,
                "description": "BIAS_SLEEP_FOLW_8M"
              },
              "XTL_FORCE_PU": {
                "bit": 13,
                "description": "XTL_FORCE_PU"
              },
              "XTL_FORCE_PD": {
                "bit": 12,
                "description": "XTL_FORCE_PD"
              },
              "BBPLL_FORCE_PU": {
                "bit": 11,
                "description": "BBPLL_FORCE_PU"
              },
              "BBPLL_FORCE_PD": {
                "bit": 10,
                "description": "BBPLL_FORCE_PD"
              },
              "BBPLL_I2C_FORCE_PU": {
                "bit": 9,
                "description": "BBPLL_I2C_FORCE_PU"
              },
              "BBPLL_I2C_FORCE_PD": {
                "bit": 8,
                "description": "BBPLL_I2C_FORCE_PD"
              },
              "BB_I2C_FORCE_PU": {
                "bit": 7,
                "description": "BB_I2C_FORCE_PU"
              },
              "BB_I2C_FORCE_PD": {
                "bit": 6,
                "description": "BB_I2C_FORCE_PD"
              },
              "SW_PROCPU_RST": {
                "bit": 5,
                "description": "SW_PROCPU_RST"
              },
              "SW_APPCPU_RST": {
                "bit": 4,
                "description": "SW_APPCPU_RST"
              },
              "SW_STALL_PROCPU_C0": {
                "bit": 2,
                "description": "SW_STALL_PROCPU_C0",
                "width": 2
              },
              "SW_STALL_APPCPU_C0": {
                "bit": 0,
                "description": "SW_STALL_APPCPU_C0",
                "width": 2
              }
            },
            "SLP_TIMER0": {
              "SLP_VAL_LO": {
                "bit": 0,
                "description": "SLP_VAL_LO",
                "width": 32
              }
            },
            "SLP_TIMER1": {
              "MAIN_TIMER_ALARM_EN": {
                "bit": 16,
                "description": "MAIN_TIMER_ALARM_EN"
              },
              "SLP_VAL_HI": {
                "bit": 0,
                "description": "SLP_VAL_HI",
                "width": 16
              }
            },
            "TIME_UPDATE": {
              "TIME_UPDATE": {
                "bit": 31,
                "description": "TIME_UPDATE"
              },
              "TIME_VALID": {
                "bit": 30,
                "description": "TIME_VALID"
              }
            },
            "TIME0": {
              "TIME_LO": {
                "bit": 0,
                "description": "TIME_LO",
                "width": 32
              }
            },
            "TIME1": {
              "TIME_HI": {
                "bit": 0,
                "description": "TIME_HI",
                "width": 16
              }
            },
            "STATE0": {
              "SLEEP_EN": {
                "bit": 31,
                "description": "SLEEP_EN"
              },
              "SLP_REJECT": {
                "bit": 30,
                "description": "SLP_REJECT"
              },
              "SLP_WAKEUP": {
                "bit": 29,
                "description": "SLP_WAKEUP"
              },
              "SDIO_ACTIVE_IND": {
                "bit": 28,
                "description": "SDIO_ACTIVE_IND"
              },
              "ULP_CP_SLP_TIMER_EN": {
                "bit": 24,
                "description": "ULP_CP_SLP_TIMER_EN"
              },
              "TOUCH_SLP_TIMER_EN": {
                "bit": 23,
                "description": "TOUCH_SLP_TIMER_EN"
              },
              "APB2RTC_BRIDGE_SEL": {
                "bit": 22,
                "description": "APB2RTC_BRIDGE_SEL"
              },
              "ULP_CP_WAKEUP_FORCE_EN": {
                "bit": 21,
                "description": "ULP_CP_WAKEUP_FORCE_EN"
              },
              "TOUCH_WAKEUP_FORCE_EN": {
                "bit": 20,
                "description": "TOUCH_WAKEUP_FORCE_EN"
              }
            },
            "TIMER1": {
              "PLL_BUF_WAIT": {
                "bit": 24,
                "description": "PLL_BUF_WAIT",
                "width": 8
              },
              "XTL_BUF_WAIT": {
                "bit": 14,
                "description": "XTL_BUF_WAIT",
                "width": 10
              },
              "CK8M_WAIT": {
                "bit": 6,
                "description": "CK8M_WAIT",
                "width": 8
              },
              "CPU_STALL_WAIT": {
                "bit": 1,
                "description": "CPU_STALL_WAIT",
                "width": 5
              },
              "CPU_STALL_EN": {
                "bit": 0,
                "description": "CPU_STALL_EN"
              }
            },
            "TIMER2": {
              "MIN_TIME_CK8M_OFF": {
                "bit": 24,
                "description": "MIN_TIME_CK8M_OFF",
                "width": 8
              },
              "ULPCP_TOUCH_START_WAIT": {
                "bit": 15,
                "description": "ULPCP_TOUCH_START_WAIT",
                "width": 9
              }
            },
            "TIMER3": {
              "ROM_RAM_POWERUP_TIMER": {
                "bit": 25,
                "description": "ROM_RAM_POWERUP_TIMER",
                "width": 7
              },
              "ROM_RAM_WAIT_TIMER": {
                "bit": 16,
                "description": "ROM_RAM_WAIT_TIMER",
                "width": 9
              },
              "WIFI_POWERUP_TIMER": {
                "bit": 9,
                "description": "WIFI_POWERUP_TIMER",
                "width": 7
              },
              "WIFI_WAIT_TIMER": {
                "bit": 0,
                "description": "WIFI_WAIT_TIMER",
                "width": 9
              }
            },
            "TIMER4": {
              "DG_WRAP_POWERUP_TIMER": {
                "bit": 25,
                "description": "DG_WRAP_POWERUP_TIMER",
                "width": 7
              },
              "DG_WRAP_WAIT_TIMER": {
                "bit": 16,
                "description": "DG_WRAP_WAIT_TIMER",
                "width": 9
              },
              "POWERUP_TIMER": {
                "bit": 9,
                "description": "POWERUP_TIMER",
                "width": 7
              },
              "WAIT_TIMER": {
                "bit": 0,
                "description": "WAIT_TIMER",
                "width": 9
              }
            },
            "TIMER5": {
              "RTCMEM_POWERUP_TIMER": {
                "bit": 25,
                "description": "RTCMEM_POWERUP_TIMER",
                "width": 7
              },
              "RTCMEM_WAIT_TIMER": {
                "bit": 16,
                "description": "RTCMEM_WAIT_TIMER",
                "width": 9
              },
              "MIN_SLP_VAL": {
                "bit": 8,
                "description": "MIN_SLP_VAL",
                "width": 8
              },
              "ULP_CP_SUBTIMER_PREDIV": {
                "bit": 0,
                "description": "ULP_CP_SUBTIMER_PREDIV",
                "width": 8
              }
            },
            "ANA_CONF": {
              "PLL_I2C_PU": {
                "bit": 31,
                "description": "PLL_I2C_PU"
              },
              "CKGEN_I2C_PU": {
                "bit": 30,
                "description": "CKGEN_I2C_PU"
              },
              "RFRX_PBUS_PU": {
                "bit": 28,
                "description": "RFRX_PBUS_PU"
              },
              "TXRF_I2C_PU": {
                "bit": 27,
                "description": "TXRF_I2C_PU"
              },
              "PVTMON_PU": {
                "bit": 26,
                "description": "PVTMON_PU"
              },
              "BBPLL_CAL_SLP_START": {
                "bit": 25,
                "description": "BBPLL_CAL_SLP_START"
              },
              "PLLA_FORCE_PU": {
                "bit": 24,
                "description": "PLLA_FORCE_PU"
              },
              "PLLA_FORCE_PD": {
                "bit": 23,
                "description": "PLLA_FORCE_PD"
              }
            },
            "RESET_STATE": {
              "PROCPU_STAT_VECTOR_SEL": {
                "bit": 13,
                "description": "PROCPU_STAT_VECTOR_SEL"
              },
              "APPCPU_STAT_VECTOR_SEL": {
                "bit": 12,
                "description": "APPCPU_STAT_VECTOR_SEL"
              },
              "RESET_CAUSE_APPCPU": {
                "bit": 6,
                "description": "RESET_CAUSE_APPCPU",
                "width": 6
              },
              "RESET_CAUSE_PROCPU": {
                "bit": 0,
                "description": "RESET_CAUSE_PROCPU",
                "width": 6
              }
            },
            "WAKEUP_STATE": {
              "GPIO_WAKEUP_FILTER": {
                "bit": 22,
                "description": "GPIO_WAKEUP_FILTER"
              },
              "WAKEUP_ENA": {
                "bit": 11,
                "description": "WAKEUP_ENA",
                "width": 11
              },
              "WAKEUP_CAUSE": {
                "bit": 0,
                "description": "WAKEUP_CAUSE",
                "width": 11
              }
            },
            "INT_ENA": {
              "MAIN_TIMER_INT_ENA": {
                "bit": 8,
                "description": "MAIN_TIMER_INT_ENA"
              },
              "BROWN_OUT_INT_ENA": {
                "bit": 7,
                "description": "BROWN_OUT_INT_ENA"
              },
              "TOUCH_INT_ENA": {
                "bit": 6,
                "description": "TOUCH_INT_ENA"
              },
              "ULP_CP_INT_ENA": {
                "bit": 5,
                "description": "ULP_CP_INT_ENA"
              },
              "TIME_VALID_INT_ENA": {
                "bit": 4,
                "description": "TIME_VALID_INT_ENA"
              },
              "WDT_INT_ENA": {
                "bit": 3,
                "description": "WDT_INT_ENA"
              },
              "SDIO_IDLE_INT_ENA": {
                "bit": 2,
                "description": "SDIO_IDLE_INT_ENA"
              },
              "SLP_REJECT_INT_ENA": {
                "bit": 1,
                "description": "SLP_REJECT_INT_ENA"
              },
              "SLP_WAKEUP_INT_ENA": {
                "bit": 0,
                "description": "SLP_WAKEUP_INT_ENA"
              }
            },
            "INT_RAW": {
              "MAIN_TIMER_INT_RAW": {
                "bit": 8,
                "description": "MAIN_TIMER_INT_RAW"
              },
              "BROWN_OUT_INT_RAW": {
                "bit": 7,
                "description": "BROWN_OUT_INT_RAW"
              },
              "TOUCH_INT_RAW": {
                "bit": 6,
                "description": "TOUCH_INT_RAW"
              },
              "ULP_CP_INT_RAW": {
                "bit": 5,
                "description": "ULP_CP_INT_RAW"
              },
              "TIME_VALID_INT_RAW": {
                "bit": 4,
                "description": "TIME_VALID_INT_RAW"
              },
              "WDT_INT_RAW": {
                "bit": 3,
                "description": "WDT_INT_RAW"
              },
              "SDIO_IDLE_INT_RAW": {
                "bit": 2,
                "description": "SDIO_IDLE_INT_RAW"
              },
              "SLP_REJECT_INT_RAW": {
                "bit": 1,
                "description": "SLP_REJECT_INT_RAW"
              },
              "SLP_WAKEUP_INT_RAW": {
                "bit": 0,
                "description": "SLP_WAKEUP_INT_RAW"
              }
            },
            "INT_ST": {
              "MAIN_TIMER_INT_ST": {
                "bit": 8,
                "description": "MAIN_TIMER_INT_ST"
              },
              "BROWN_OUT_INT_ST": {
                "bit": 7,
                "description": "BROWN_OUT_INT_ST"
              },
              "TOUCH_INT_ST": {
                "bit": 6,
                "description": "TOUCH_INT_ST"
              },
              "SAR_INT_ST": {
                "bit": 5,
                "description": "SAR_INT_ST"
              },
              "TIME_VALID_INT_ST": {
                "bit": 4,
                "description": "TIME_VALID_INT_ST"
              },
              "WDT_INT_ST": {
                "bit": 3,
                "description": "WDT_INT_ST"
              },
              "SDIO_IDLE_INT_ST": {
                "bit": 2,
                "description": "SDIO_IDLE_INT_ST"
              },
              "SLP_REJECT_INT_ST": {
                "bit": 1,
                "description": "SLP_REJECT_INT_ST"
              },
              "SLP_WAKEUP_INT_ST": {
                "bit": 0,
                "description": "SLP_WAKEUP_INT_ST"
              }
            },
            "INT_CLR": {
              "MAIN_TIMER_INT_CLR": {
                "bit": 8,
                "description": "MAIN_TIMER_INT_CLR"
              },
              "BROWN_OUT_INT_CLR": {
                "bit": 7,
                "description": "BROWN_OUT_INT_CLR"
              },
              "TOUCH_INT_CLR": {
                "bit": 6,
                "description": "TOUCH_INT_CLR"
              },
              "SAR_INT_CLR": {
                "bit": 5,
                "description": "SAR_INT_CLR"
              },
              "TIME_VALID_INT_CLR": {
                "bit": 4,
                "description": "TIME_VALID_INT_CLR"
              },
              "WDT_INT_CLR": {
                "bit": 3,
                "description": "WDT_INT_CLR"
              },
              "SDIO_IDLE_INT_CLR": {
                "bit": 2,
                "description": "SDIO_IDLE_INT_CLR"
              },
              "SLP_REJECT_INT_CLR": {
                "bit": 1,
                "description": "SLP_REJECT_INT_CLR"
              },
              "SLP_WAKEUP_INT_CLR": {
                "bit": 0,
                "description": "SLP_WAKEUP_INT_CLR"
              }
            },
            "STORE0": {
              "SCRATCH0": {
                "bit": 0,
                "description": "SCRATCH0",
                "width": 32
              }
            },
            "STORE1": {
              "SCRATCH1": {
                "bit": 0,
                "description": "SCRATCH1",
                "width": 32
              }
            },
            "STORE2": {
              "SCRATCH2": {
                "bit": 0,
                "description": "SCRATCH2",
                "width": 32
              }
            },
            "STORE3": {
              "SCRATCH3": {
                "bit": 0,
                "description": "SCRATCH3",
                "width": 32
              }
            },
            "EXT_XTL_CONF": {
              "XTL_EXT_CTR_EN": {
                "bit": 31,
                "description": "XTL_EXT_CTR_EN"
              },
              "XTL_EXT_CTR_LV": {
                "bit": 30,
                "description": "XTL_EXT_CTR_LV"
              }
            },
            "EXT_WAKEUP_CONF": {
              "EXT_WAKEUP1_LV": {
                "bit": 31,
                "description": "EXT_WAKEUP1_LV"
              },
              "EXT_WAKEUP0_LV": {
                "bit": 30,
                "description": "EXT_WAKEUP0_LV"
              }
            },
            "SLP_REJECT_CONF": {
              "REJECT_CAUSE": {
                "bit": 28,
                "description": "REJECT_CAUSE",
                "width": 4
              },
              "DEEP_SLP_REJECT_EN": {
                "bit": 27,
                "description": "DEEP_SLP_REJECT_EN"
              },
              "LIGHT_SLP_REJECT_EN": {
                "bit": 26,
                "description": "LIGHT_SLP_REJECT_EN"
              },
              "SDIO_REJECT_EN": {
                "bit": 25,
                "description": "SDIO_REJECT_EN"
              },
              "GPIO_REJECT_EN": {
                "bit": 24,
                "description": "GPIO_REJECT_EN"
              }
            },
            "CPU_PERIOD_CONF": {
              "CPUPERIOD_SEL": {
                "bit": 30,
                "description": "CPUPERIOD_SEL",
                "width": 2
              },
              "CPUSEL_CONF": {
                "bit": 29,
                "description": "CPUSEL_CONF"
              }
            },
            "SDIO_ACT_CONF": {
              "SDIO_ACT_DNUM": {
                "bit": 22,
                "description": "SDIO_ACT_DNUM",
                "width": 10
              }
            },
            "CLK_CONF": {
              "ANA_CLK_RTC_SEL": {
                "bit": 30,
                "description": "Select slow clock",
                "width": 2
              },
              "FAST_CLK_RTC_SEL": {
                "bit": 29,
                "description": "Select XTAL"
              },
              "SOC_CLK_SEL": {
                "bit": 27,
                "description": "Select XTAL clock",
                "width": 2
              },
              "CK8M_FORCE_PU": {
                "bit": 26,
                "description": "Don't force power up"
              },
              "CK8M_FORCE_PD": {
                "bit": 25,
                "description": "Don't force power down"
              },
              "CK8M_DFREQ": {
                "bit": 17,
                "description": "CK8M_DFREQ",
                "width": 8
              },
              "CK8M_FORCE_NOGATING": {
                "bit": 16,
                "description": "CK8M_FORCE_NOGATING"
              },
              "XTAL_FORCE_NOGATING": {
                "bit": 15,
                "description": "XTAL_FORCE_NOGATING"
              },
              "CK8M_DIV_SEL": {
                "bit": 12,
                "description": "CK8M_DIV_SEL",
                "width": 3
              },
              "CK8M_DFREQ_FORCE": {
                "bit": 11,
                "description": "CK8M_DFREQ_FORCE"
              },
              "DIG_CLK8M_EN": {
                "bit": 10,
                "description": "Disable CK8M"
              },
              "DIG_CLK8M_D256_EN": {
                "bit": 9,
                "description": "Disable CK8M_D256_OUT"
              },
              "DIG_XTAL32K_EN": {
                "bit": 8,
                "description": "Disable CK_XTAL_32K"
              },
              "ENB_CK8M_DIV": {
                "bit": 7,
                "description": "ENB_CK8M_DIV"
              },
              "ENB_CK8M": {
                "bit": 6,
                "description": "ENB_CK8M"
              },
              "CK8M_DIV": {
                "bit": 4,
                "description": "div128",
                "width": 2
              }
            },
            "SDIO_CONF": {
              "XPD_SDIO_REG": {
                "bit": 31,
                "description": "XPD_SDIO_REG"
              },
              "DREFH_SDIO": {
                "bit": 29,
                "description": "DREFH_SDIO",
                "width": 2
              },
              "DREFM_SDIO": {
                "bit": 27,
                "description": "DREFM_SDIO",
                "width": 2
              },
              "DREFL_SDIO": {
                "bit": 25,
                "description": "DREFL_SDIO",
                "width": 2
              },
              "REG1P8_READY": {
                "bit": 24,
                "description": "REG1P8_READY"
              },
              "SDIO_TIEH": {
                "bit": 23,
                "description": "SDIO_TIEH"
              },
              "SDIO_FORCE": {
                "bit": 22,
                "description": "SDIO_FORCE"
              },
              "SDIO_PD_EN": {
                "bit": 21,
                "description": "SDIO_PD_EN"
              }
            },
            "BIAS_CONF": {
              "RST_BIAS_I2C": {
                "bit": 31,
                "description": "RST_BIAS_I2C"
              },
              "DEC_HEARTBEAT_WIDTH": {
                "bit": 30,
                "description": "DEC_HEARTBEAT_WIDTH"
              },
              "INC_HEARTBEAT_PERIOD": {
                "bit": 29,
                "description": "INC_HEARTBEAT_PERIOD"
              },
              "DEC_HEARTBEAT_PERIOD": {
                "bit": 28,
                "description": "DEC_HEARTBEAT_PERIOD"
              },
              "INC_HEARTBEAT_REFRESH": {
                "bit": 27,
                "description": "INC_HEARTBEAT_REFRESH"
              },
              "ENB_SCK_XTAL": {
                "bit": 26,
                "description": "ENB_SCK_XTAL"
              },
              "DBG_ATTEN": {
                "bit": 24,
                "description": "DBG_ATTEN",
                "width": 2
              },
              "FORCE_PU": {
                "bit": 31,
                "description": "FORCE_PU"
              },
              "FORCE_PD": {
                "bit": 30,
                "description": "FORCE_PD"
              },
              "DBOOST_FORCE_PU": {
                "bit": 29,
                "description": "DBOOST_FORCE_PU"
              },
              "DBOOST_FORCE_PD": {
                "bit": 28,
                "description": "DBOOST_FORCE_PD"
              },
              "DBIAS_WAK": {
                "bit": 25,
                "description": "DBIAS_WAK",
                "width": 3
              },
              "DBIAS_SLP": {
                "bit": 22,
                "description": "DBIAS_SLP",
                "width": 3
              },
              "SCK_DCAP": {
                "bit": 14,
                "description": "SCK_DCAP",
                "width": 8
              },
              "DIG_DBIAS_WAK": {
                "bit": 11,
                "description": "DIG_DBIAS_WAK",
                "width": 3
              },
              "DIG_DBIAS_SLP": {
                "bit": 8,
                "description": "DIG_DBIAS_SLP",
                "width": 3
              },
              "SCK_DCAP_FORCE": {
                "bit": 7,
                "description": "SCK_DCAP_FORCE"
              }
            },
            "PWC": {
              "PD_EN": {
                "bit": 20,
                "description": "PD_EN"
              },
              "FORCE_PU": {
                "bit": 19,
                "description": "FORCE_PU"
              },
              "FORCE_PD": {
                "bit": 18,
                "description": "FORCE_PD"
              },
              "SLOWMEM_PD_EN": {
                "bit": 17,
                "description": "SLOWMEM_PD_EN"
              },
              "SLOWMEM_FORCE_PU": {
                "bit": 16,
                "description": "SLOWMEM_FORCE_PU"
              },
              "SLOWMEM_FORCE_PD": {
                "bit": 15,
                "description": "SLOWMEM_FORCE_PD"
              },
              "FASTMEM_PD_EN": {
                "bit": 14,
                "description": "FASTMEM_PD_EN"
              },
              "FASTMEM_FORCE_PU": {
                "bit": 13,
                "description": "FASTMEM_FORCE_PU"
              },
              "FASTMEM_FORCE_PD": {
                "bit": 12,
                "description": "FASTMEM_FORCE_PD"
              },
              "SLOWMEM_FORCE_LPU": {
                "bit": 11,
                "description": "SLOWMEM_FORCE_LPU"
              },
              "SLOWMEM_FORCE_LPD": {
                "bit": 10,
                "description": "SLOWMEM_FORCE_LPD"
              },
              "SLOWMEM_FOLW_CPU": {
                "bit": 9,
                "description": "SLOWMEM_FOLW_CPU"
              },
              "FASTMEM_FORCE_LPU": {
                "bit": 8,
                "description": "FASTMEM_FORCE_LPU"
              },
              "FASTMEM_FORCE_LPD": {
                "bit": 7,
                "description": "FASTMEM_FORCE_LPD"
              },
              "FASTMEM_FOLW_CPU": {
                "bit": 6,
                "description": "FASTMEM_FOLW_CPU"
              },
              "FORCE_NOISO": {
                "bit": 5,
                "description": "FORCE_NOISO"
              },
              "FORCE_ISO": {
                "bit": 4,
                "description": "FORCE_ISO"
              },
              "SLOWMEM_FORCE_ISO": {
                "bit": 3,
                "description": "SLOWMEM_FORCE_ISO"
              },
              "SLOWMEM_FORCE_NOISO": {
                "bit": 2,
                "description": "SLOWMEM_FORCE_NOISO"
              },
              "FASTMEM_FORCE_ISO": {
                "bit": 1,
                "description": "FASTMEM_FORCE_ISO"
              },
              "FASTMEM_FORCE_NOISO": {
                "bit": 0,
                "description": "FASTMEM_FORCE_NOISO"
              }
            },
            "DIG_PWC": {
              "DG_WRAP_PD_EN": {
                "bit": 31,
                "description": "DG_WRAP_PD_EN"
              },
              "WIFI_PD_EN": {
                "bit": 30,
                "description": "WIFI_PD_EN"
              },
              "INTER_RAM4_PD_EN": {
                "bit": 29,
                "description": "INTER_RAM4_PD_EN"
              },
              "INTER_RAM3_PD_EN": {
                "bit": 28,
                "description": "INTER_RAM3_PD_EN"
              },
              "INTER_RAM2_PD_EN": {
                "bit": 27,
                "description": "INTER_RAM2_PD_EN"
              },
              "INTER_RAM1_PD_EN": {
                "bit": 26,
                "description": "INTER_RAM1_PD_EN"
              },
              "INTER_RAM0_PD_EN": {
                "bit": 25,
                "description": "INTER_RAM0_PD_EN"
              },
              "ROM0_PD_EN": {
                "bit": 24,
                "description": "ROM0_PD_EN"
              },
              "DG_WRAP_FORCE_PU": {
                "bit": 20,
                "description": "DG_WRAP_FORCE_PU"
              },
              "DG_WRAP_FORCE_PD": {
                "bit": 19,
                "description": "DG_WRAP_FORCE_PD"
              },
              "WIFI_FORCE_PU": {
                "bit": 18,
                "description": "WIFI_FORCE_PU"
              },
              "WIFI_FORCE_PD": {
                "bit": 17,
                "description": "WIFI_FORCE_PD"
              },
              "INTER_RAM4_FORCE_PU": {
                "bit": 16,
                "description": "INTER_RAM4_FORCE_PU"
              },
              "INTER_RAM4_FORCE_PD": {
                "bit": 15,
                "description": "INTER_RAM4_FORCE_PD"
              },
              "INTER_RAM3_FORCE_PU": {
                "bit": 14,
                "description": "INTER_RAM3_FORCE_PU"
              },
              "INTER_RAM3_FORCE_PD": {
                "bit": 13,
                "description": "INTER_RAM3_FORCE_PD"
              },
              "INTER_RAM2_FORCE_PU": {
                "bit": 12,
                "description": "INTER_RAM2_FORCE_PU"
              },
              "INTER_RAM2_FORCE_PD": {
                "bit": 11,
                "description": "INTER_RAM2_FORCE_PD"
              },
              "INTER_RAM1_FORCE_PU": {
                "bit": 10,
                "description": "INTER_RAM1_FORCE_PU"
              },
              "INTER_RAM1_FORCE_PD": {
                "bit": 9,
                "description": "INTER_RAM1_FORCE_PD"
              },
              "INTER_RAM0_FORCE_PU": {
                "bit": 8,
                "description": "INTER_RAM0_FORCE_PU"
              },
              "INTER_RAM0_FORCE_PD": {
                "bit": 7,
                "description": "INTER_RAM0_FORCE_PD"
              },
              "ROM0_FORCE_PU": {
                "bit": 6,
                "description": "ROM0_FORCE_PU"
              },
              "ROM0_FORCE_PD": {
                "bit": 5,
                "description": "ROM0_FORCE_PD"
              },
              "LSLP_MEM_FORCE_PU": {
                "bit": 4,
                "description": "LSLP_MEM_FORCE_PU"
              },
              "LSLP_MEM_FORCE_PD": {
                "bit": 3,
                "description": "LSLP_MEM_FORCE_PD"
              }
            },
            "DIG_ISO": {
              "DG_WRAP_FORCE_NOISO": {
                "bit": 31,
                "description": "DG_WRAP_FORCE_NOISO"
              },
              "DG_WRAP_FORCE_ISO": {
                "bit": 30,
                "description": "DG_WRAP_FORCE_ISO"
              },
              "WIFI_FORCE_NOISO": {
                "bit": 29,
                "description": "WIFI_FORCE_NOISO"
              },
              "WIFI_FORCE_ISO": {
                "bit": 28,
                "description": "WIFI_FORCE_ISO"
              },
              "INTER_RAM4_FORCE_NOISO": {
                "bit": 27,
                "description": "INTER_RAM4_FORCE_NOISO"
              },
              "INTER_RAM4_FORCE_ISO": {
                "bit": 26,
                "description": "INTER_RAM4_FORCE_ISO"
              },
              "INTER_RAM3_FORCE_NOISO": {
                "bit": 25,
                "description": "INTER_RAM3_FORCE_NOISO"
              },
              "INTER_RAM3_FORCE_ISO": {
                "bit": 24,
                "description": "INTER_RAM3_FORCE_ISO"
              },
              "INTER_RAM2_FORCE_NOISO": {
                "bit": 23,
                "description": "INTER_RAM2_FORCE_NOISO"
              },
              "INTER_RAM2_FORCE_ISO": {
                "bit": 22,
                "description": "INTER_RAM2_FORCE_ISO"
              },
              "INTER_RAM1_FORCE_NOISO": {
                "bit": 21,
                "description": "INTER_RAM1_FORCE_NOISO"
              },
              "INTER_RAM1_FORCE_ISO": {
                "bit": 20,
                "description": "INTER_RAM1_FORCE_ISO"
              },
              "INTER_RAM0_FORCE_NOISO": {
                "bit": 19,
                "description": "INTER_RAM0_FORCE_NOISO"
              },
              "INTER_RAM0_FORCE_ISO": {
                "bit": 18,
                "description": "INTER_RAM0_FORCE_ISO"
              },
              "ROM0_FORCE_NOISO": {
                "bit": 17,
                "description": "ROM0_FORCE_NOISO"
              },
              "ROM0_FORCE_ISO": {
                "bit": 16,
                "description": "ROM0_FORCE_ISO"
              },
              "DG_PAD_FORCE_HOLD": {
                "bit": 15,
                "description": "DG_PAD_FORCE_HOLD"
              },
              "DG_PAD_FORCE_UNHOLD": {
                "bit": 14,
                "description": "DG_PAD_FORCE_UNHOLD"
              },
              "DG_PAD_FORCE_ISO": {
                "bit": 13,
                "description": "DG_PAD_FORCE_ISO"
              },
              "DG_PAD_FORCE_NOISO": {
                "bit": 12,
                "description": "DG_PAD_FORCE_NOISO"
              },
              "DG_PAD_AUTOHOLD_EN": {
                "bit": 11,
                "description": "DG_PAD_AUTOHOLD_EN"
              },
              "CLR_DG_PAD_AUTOHOLD": {
                "bit": 10,
                "description": "CLR_DG_PAD_AUTOHOLD"
              },
              "DG_PAD_AUTOHOLD": {
                "bit": 9,
                "description": "DG_PAD_AUTOHOLD"
              },
              "DIG_ISO_FORCE_ON": {
                "bit": 8,
                "description": "DIG_ISO_FORCE_ON"
              },
              "DIG_ISO_FORCE_OFF": {
                "bit": 7,
                "description": "DIG_ISO_FORCE_OFF"
              }
            },
            "WDTCONFIG0": {
              "WDT_EN": {
                "bit": 31,
                "description": "WDT_EN"
              },
              "WDT_STG0": {
                "bit": 28,
                "description": "Disabled",
                "width": 3
              },
              "WDT_STG1": {
                "bit": 25,
                "description": "WDT_STG1",
                "width": 3
              },
              "WDT_STG2": {
                "bit": 22,
                "description": "WDT_STG2",
                "width": 3
              },
              "WDT_STG3": {
                "bit": 19,
                "description": "WDT_STG3",
                "width": 3
              },
              "WDT_EDGE_INT_EN": {
                "bit": 18,
                "description": "WDT_EDGE_INT_EN"
              },
              "WDT_LEVEL_INT_EN": {
                "bit": 17,
                "description": "WDT_LEVEL_INT_EN"
              },
              "WDT_CPU_RESET_LENGTH": {
                "bit": 14,
                "description": "100ns",
                "width": 3
              },
              "WDT_SYS_RESET_LENGTH": {
                "bit": 11,
                "description": "WDT_SYS_RESET_LENGTH",
                "width": 3
              },
              "WDT_FLASHBOOT_MOD_EN": {
                "bit": 10,
                "description": "WDT_FLASHBOOT_MOD_EN"
              },
              "WDT_PROCPU_RESET_EN": {
                "bit": 9,
                "description": "WDT_PROCPU_RESET_EN"
              },
              "WDT_APPCPU_RESET_EN": {
                "bit": 8,
                "description": "WDT_APPCPU_RESET_EN"
              },
              "WDT_PAUSE_IN_SLP": {
                "bit": 7,
                "description": "WDT_PAUSE_IN_SLP"
              }
            },
            "WDTCONFIG1": {
              "WDT_STG0_HOLD": {
                "bit": 0,
                "description": "WDT_STG0_HOLD",
                "width": 32
              }
            },
            "WDTCONFIG2": {
              "WDT_STG1_HOLD": {
                "bit": 0,
                "description": "WDT_STG1_HOLD",
                "width": 32
              }
            },
            "WDTCONFIG3": {
              "WDT_STG2_HOLD": {
                "bit": 0,
                "description": "WDT_STG2_HOLD",
                "width": 32
              }
            },
            "WDTCONFIG4": {
              "WDT_STG3_HOLD": {
                "bit": 0,
                "description": "WDT_STG3_HOLD",
                "width": 32
              }
            },
            "WDTFEED": {
              "WDT_FEED": {
                "bit": 31,
                "description": "WDT_FEED"
              }
            },
            "WDTWPROTECT": {
              "WDT_WKEY": {
                "bit": 0,
                "description": "WDT_WKEY",
                "width": 32
              }
            },
            "TEST_MUX": {
              "DTEST_RTC": {
                "bit": 30,
                "description": "DTEST_RTC",
                "width": 2
              },
              "ENT_RTC": {
                "bit": 29,
                "description": "ENT_RTC"
              }
            },
            "SW_CPU_STALL": {
              "SW_STALL_PROCPU_C1": {
                "bit": 26,
                "description": "SW_STALL_PROCPU_C1",
                "width": 6
              },
              "SW_STALL_APPCPU_C1": {
                "bit": 20,
                "description": "SW_STALL_APPCPU_C1",
                "width": 6
              }
            },
            "STORE4": {
              "SCRATCH4": {
                "bit": 0,
                "description": "SCRATCH4",
                "width": 32
              }
            },
            "STORE5": {
              "SCRATCH5": {
                "bit": 0,
                "description": "SCRATCH5",
                "width": 32
              }
            },
            "STORE6": {
              "SCRATCH6": {
                "bit": 0,
                "description": "SCRATCH6",
                "width": 32
              }
            },
            "STORE7": {
              "SCRATCH7": {
                "bit": 0,
                "description": "SCRATCH7",
                "width": 32
              }
            },
            "DIAG1": {
              "LOW_POWER_DIAG1": {
                "bit": 0,
                "description": "LOW_POWER_DIAG1",
                "width": 32
              }
            },
            "HOLD_FORCE": {
              "X32N_HOLD_FORCE": {
                "bit": 17,
                "description": "X32N_HOLD_FORCE"
              },
              "X32P_HOLD_FORCE": {
                "bit": 16,
                "description": "X32P_HOLD_FORCE"
              },
              "TOUCH_PAD7_HOLD_FORCE": {
                "bit": 15,
                "description": "TOUCH_PAD7_HOLD_FORCE"
              },
              "TOUCH_PAD6_HOLD_FORCE": {
                "bit": 14,
                "description": "TOUCH_PAD6_HOLD_FORCE"
              },
              "TOUCH_PAD5_HOLD_FORCE": {
                "bit": 13,
                "description": "TOUCH_PAD5_HOLD_FORCE"
              },
              "TOUCH_PAD4_HOLD_FORCE": {
                "bit": 12,
                "description": "TOUCH_PAD4_HOLD_FORCE"
              },
              "TOUCH_PAD3_HOLD_FORCE": {
                "bit": 11,
                "description": "TOUCH_PAD3_HOLD_FORCE"
              },
              "TOUCH_PAD2_HOLD_FORCE": {
                "bit": 10,
                "description": "TOUCH_PAD2_HOLD_FORCE"
              },
              "TOUCH_PAD1_HOLD_FORCE": {
                "bit": 9,
                "description": "TOUCH_PAD1_HOLD_FORCE"
              },
              "TOUCH_PAD0_HOLD_FORCE": {
                "bit": 8,
                "description": "TOUCH_PAD0_HOLD_FORCE"
              },
              "SENSE4_HOLD_FORCE": {
                "bit": 7,
                "description": "SENSE4_HOLD_FORCE"
              },
              "SENSE3_HOLD_FORCE": {
                "bit": 6,
                "description": "SENSE3_HOLD_FORCE"
              },
              "SENSE2_HOLD_FORCE": {
                "bit": 5,
                "description": "SENSE2_HOLD_FORCE"
              },
              "SENSE1_HOLD_FORCE": {
                "bit": 4,
                "description": "SENSE1_HOLD_FORCE"
              },
              "PDAC2_HOLD_FORCE": {
                "bit": 3,
                "description": "PDAC2_HOLD_FORCE"
              },
              "PDAC1_HOLD_FORCE": {
                "bit": 2,
                "description": "PDAC1_HOLD_FORCE"
              },
              "ADC2_HOLD_FORCE": {
                "bit": 1,
                "description": "ADC2_HOLD_FORCE"
              },
              "ADC1_HOLD_FORCE": {
                "bit": 0,
                "description": "ADC1_HOLD_FORCE"
              }
            },
            "EXT_WAKEUP1": {
              "EXT_WAKEUP1_STATUS_CLR": {
                "bit": 18,
                "description": "EXT_WAKEUP1_STATUS_CLR"
              },
              "EXT_WAKEUP1_SEL": {
                "bit": 0,
                "description": "EXT_WAKEUP1_SEL",
                "width": 18
              }
            },
            "EXT_WAKEUP1_STATUS": {
              "EXT_WAKEUP1_STATUS": {
                "bit": 0,
                "description": "EXT_WAKEUP1_STATUS",
                "width": 18
              }
            },
            "BROWN_OUT": {
              "BROWN_OUT_DET": {
                "bit": 31,
                "description": "BROWN_OUT_DET"
              },
              "BROWN_OUT_ENA": {
                "bit": 30,
                "description": "BROWN_OUT_ENA"
              },
              "DBROWN_OUT_THRES": {
                "bit": 27,
                "description": "DBROWN_OUT_THRES",
                "width": 3
              },
              "BROWN_OUT_RST_ENA": {
                "bit": 26,
                "description": "BROWN_OUT_RST_ENA"
              },
              "BROWN_OUT_RST_WAIT": {
                "bit": 16,
                "description": "BROWN_OUT_RST_WAIT",
                "width": 10
              },
              "BROWN_OUT_PD_RF_ENA": {
                "bit": 15,
                "description": "BROWN_OUT_PD_RF_ENA"
              },
              "BROWN_OUT_CLOSE_FLASH_ENA": {
                "bit": 14,
                "description": "BROWN_OUT_CLOSE_FLASH_ENA"
              }
            },
            "DATE": {
              "CNTL_DATE": {
                "bit": 0,
                "description": "CNTL_DATE",
                "width": 28
              }
            },
            "CNTL": {
              "FORCE_PU": {
                "bit": 31,
                "description": "Force RTC power up"
              },
              "FORCE_PD": {
                "bit": 30,
                "description": "Force RTC power down (decrease voltage to 0.8V or lower)"
              },
              "FORCE_DBOOST_PU": {
                "bit": 29,
                "description": "Force DBOOST power up"
              },
              "FORCE_DBOOST_PD": {
                "bit": 28,
                "description": "Force DBOOST power down"
              },
              "DBIAS_WAK": {
                "bit": 25,
                "description": "RTC DBIAS during wakeup",
                "width": 3
              },
              "DBIAS_SLP": {
                "bit": 22,
                "description": "RTC DBIAS during sleep",
                "width": 3
              },
              "SCK_DCAP": {
                "bit": 14,
                "description": "150kHz oscillator tuning",
                "width": 8
              },
              "DIG_DBIAS_WAK": {
                "bit": 11,
                "description": "DBIAS during wakeup",
                "width": 3
              },
              "DIG_DBIAS_SLP": {
                "bit": 8,
                "description": "DBIAS during wakeup",
                "width": 3
              },
              "SCK_DCAP_FORCE": {
                "bit": 7,
                "description": "150kHz tuning force"
              }
            },
            "APLL": {
              "BLOCK": {
                "bit": 0,
                "description": "Block",
                "width": 8
              },
              "ADDR": {
                "bit": 8,
                "description": "Address",
                "width": 8
              },
              "DATA": {
                "bit": 16,
                "description": "Data",
                "width": 8
              },
              "WRITE": {
                "bit": 24,
                "description": "Write"
              },
              "BUSY": {
                "bit": 25,
                "description": "Ready"
              }
            },
            "PLL": {
              "BLOCK": {
                "bit": 0,
                "description": "Block",
                "width": 8
              },
              "ADDR": {
                "bit": 8,
                "description": "Address",
                "width": 8
              },
              "DATA": {
                "bit": 16,
                "description": "Data",
                "width": 8
              },
              "WRITE": {
                "bit": 24,
                "description": "Write"
              },
              "BUSY": {
                "bit": 25,
                "description": "Ready"
              }
            }
          }
        },
        "PCNT": {
          "instances": [
            {
              "name": "PCNT",
              "base": "0x3FF57000",
              "irq": 48
            }
          ],
          "registers": {
            "U0_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "PCNT_U0_CONF0"
            },
            "U0_CONF1": {
              "offset": "0x04",
              "size": 32,
              "description": "PCNT_U0_CONF1"
            },
            "U0_CONF2": {
              "offset": "0x08",
              "size": 32,
              "description": "PCNT_U0_CONF2"
            },
            "U1_CONF0": {
              "offset": "0x0C",
              "size": 32,
              "description": "PCNT_U1_CONF0"
            },
            "U1_CONF1": {
              "offset": "0x10",
              "size": 32,
              "description": "PCNT_U1_CONF1"
            },
            "U1_CONF2": {
              "offset": "0x14",
              "size": 32,
              "description": "PCNT_U1_CONF2"
            },
            "U2_CONF0": {
              "offset": "0x18",
              "size": 32,
              "description": "PCNT_U2_CONF0"
            },
            "U2_CONF1": {
              "offset": "0x1C",
              "size": 32,
              "description": "PCNT_U2_CONF1"
            },
            "U2_CONF2": {
              "offset": "0x20",
              "size": 32,
              "description": "PCNT_U2_CONF2"
            },
            "U3_CONF0": {
              "offset": "0x24",
              "size": 32,
              "description": "PCNT_U3_CONF0"
            },
            "U3_CONF1": {
              "offset": "0x28",
              "size": 32,
              "description": "PCNT_U3_CONF1"
            },
            "U3_CONF2": {
              "offset": "0x2C",
              "size": 32,
              "description": "PCNT_U3_CONF2"
            },
            "U4_CONF0": {
              "offset": "0x30",
              "size": 32,
              "description": "PCNT_U4_CONF0"
            },
            "U4_CONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "PCNT_U4_CONF1"
            },
            "U4_CONF2": {
              "offset": "0x38",
              "size": 32,
              "description": "PCNT_U4_CONF2"
            },
            "U5_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "PCNT_U5_CONF0"
            },
            "U5_CONF1": {
              "offset": "0x40",
              "size": 32,
              "description": "PCNT_U5_CONF1"
            },
            "U5_CONF2": {
              "offset": "0x44",
              "size": 32,
              "description": "PCNT_U5_CONF2"
            },
            "U6_CONF0": {
              "offset": "0x48",
              "size": 32,
              "description": "PCNT_U6_CONF0"
            },
            "U6_CONF1": {
              "offset": "0x4C",
              "size": 32,
              "description": "PCNT_U6_CONF1"
            },
            "U6_CONF2": {
              "offset": "0x50",
              "size": 32,
              "description": "PCNT_U6_CONF2"
            },
            "U7_CONF0": {
              "offset": "0x54",
              "size": 32,
              "description": "PCNT_U7_CONF0"
            },
            "U7_CONF1": {
              "offset": "0x58",
              "size": 32,
              "description": "PCNT_U7_CONF1"
            },
            "U7_CONF2": {
              "offset": "0x5C",
              "size": 32,
              "description": "PCNT_U7_CONF2"
            },
            "U0_CNT": {
              "offset": "0x60",
              "size": 32,
              "description": "PCNT_U0_CNT"
            },
            "U1_CNT": {
              "offset": "0x64",
              "size": 32,
              "description": "PCNT_U1_CNT"
            },
            "U2_CNT": {
              "offset": "0x68",
              "size": 32,
              "description": "PCNT_U2_CNT"
            },
            "U3_CNT": {
              "offset": "0x6C",
              "size": 32,
              "description": "PCNT_U3_CNT"
            },
            "U4_CNT": {
              "offset": "0x70",
              "size": 32,
              "description": "PCNT_U4_CNT"
            },
            "U5_CNT": {
              "offset": "0x74",
              "size": 32,
              "description": "PCNT_U5_CNT"
            },
            "U6_CNT": {
              "offset": "0x78",
              "size": 32,
              "description": "PCNT_U6_CNT"
            },
            "U7_CNT": {
              "offset": "0x7C",
              "size": 32,
              "description": "PCNT_U7_CNT"
            },
            "INT_RAW": {
              "offset": "0x80",
              "size": 32,
              "description": "PCNT_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x84",
              "size": 32,
              "description": "PCNT_INT_ST"
            },
            "INT_ENA": {
              "offset": "0x88",
              "size": 32,
              "description": "PCNT_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0x8C",
              "size": 32,
              "description": "PCNT_INT_CLR"
            },
            "U0_STATUS": {
              "offset": "0x90",
              "size": 32,
              "description": "PCNT_U0_STATUS"
            },
            "U1_STATUS": {
              "offset": "0x94",
              "size": 32,
              "description": "PCNT_U1_STATUS"
            },
            "U2_STATUS": {
              "offset": "0x98",
              "size": 32,
              "description": "PCNT_U2_STATUS"
            },
            "U3_STATUS": {
              "offset": "0x9C",
              "size": 32,
              "description": "PCNT_U3_STATUS"
            },
            "U4_STATUS": {
              "offset": "0xA0",
              "size": 32,
              "description": "PCNT_U4_STATUS"
            },
            "U5_STATUS": {
              "offset": "0xA4",
              "size": 32,
              "description": "PCNT_U5_STATUS"
            },
            "U6_STATUS": {
              "offset": "0xA8",
              "size": 32,
              "description": "PCNT_U6_STATUS"
            },
            "U7_STATUS": {
              "offset": "0xAC",
              "size": 32,
              "description": "PCNT_U7_STATUS"
            },
            "CTRL": {
              "offset": "0xB0",
              "size": 32,
              "description": "PCNT_CTRL"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "PCNT_DATE"
            }
          },
          "bits": {
            "U0_CONF0": {
              "CH1_LCTRL_MODE_U0": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U0",
                "width": 2
              },
              "CH1_HCTRL_MODE_U0": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U0",
                "width": 2
              },
              "CH1_POS_MODE_U0": {
                "bit": 26,
                "description": "CH1_POS_MODE_U0",
                "width": 2
              },
              "CH1_NEG_MODE_U0": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U0",
                "width": 2
              },
              "CH0_LCTRL_MODE_U0": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U0",
                "width": 2
              },
              "CH0_HCTRL_MODE_U0": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U0",
                "width": 2
              },
              "CH0_POS_MODE_U0": {
                "bit": 18,
                "description": "CH0_POS_MODE_U0",
                "width": 2
              },
              "CH0_NEG_MODE_U0": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U0",
                "width": 2
              },
              "THR_THRES1_EN_U0": {
                "bit": 15,
                "description": "THR_THRES1_EN_U0"
              },
              "THR_THRES0_EN_U0": {
                "bit": 14,
                "description": "THR_THRES0_EN_U0"
              },
              "THR_L_LIM_EN_U0": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U0"
              },
              "THR_H_LIM_EN_U0": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U0"
              },
              "THR_ZERO_EN_U0": {
                "bit": 11,
                "description": "THR_ZERO_EN_U0"
              },
              "FILTER_EN_U0": {
                "bit": 10,
                "description": "FILTER_EN_U0"
              },
              "FILTER_THRES_U0": {
                "bit": 0,
                "description": "FILTER_THRES_U0",
                "width": 10
              }
            },
            "U0_CONF1": {
              "CNT_THRES1_U0": {
                "bit": 16,
                "description": "CNT_THRES1_U0",
                "width": 16
              },
              "CNT_THRES0_U0": {
                "bit": 0,
                "description": "CNT_THRES0_U0",
                "width": 16
              }
            },
            "U0_CONF2": {
              "CNT_L_LIM_U0": {
                "bit": 16,
                "description": "CNT_L_LIM_U0",
                "width": 16
              },
              "CNT_H_LIM_U0": {
                "bit": 0,
                "description": "CNT_H_LIM_U0",
                "width": 16
              }
            },
            "U1_CONF0": {
              "CH1_LCTRL_MODE_U1": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U1",
                "width": 2
              },
              "CH1_HCTRL_MODE_U1": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U1",
                "width": 2
              },
              "CH1_POS_MODE_U1": {
                "bit": 26,
                "description": "CH1_POS_MODE_U1",
                "width": 2
              },
              "CH1_NEG_MODE_U1": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U1",
                "width": 2
              },
              "CH0_LCTRL_MODE_U1": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U1",
                "width": 2
              },
              "CH0_HCTRL_MODE_U1": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U1",
                "width": 2
              },
              "CH0_POS_MODE_U1": {
                "bit": 18,
                "description": "CH0_POS_MODE_U1",
                "width": 2
              },
              "CH0_NEG_MODE_U1": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U1",
                "width": 2
              },
              "THR_THRES1_EN_U1": {
                "bit": 15,
                "description": "THR_THRES1_EN_U1"
              },
              "THR_THRES0_EN_U1": {
                "bit": 14,
                "description": "THR_THRES0_EN_U1"
              },
              "THR_L_LIM_EN_U1": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U1"
              },
              "THR_H_LIM_EN_U1": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U1"
              },
              "THR_ZERO_EN_U1": {
                "bit": 11,
                "description": "THR_ZERO_EN_U1"
              },
              "FILTER_EN_U1": {
                "bit": 10,
                "description": "FILTER_EN_U1"
              },
              "FILTER_THRES_U1": {
                "bit": 0,
                "description": "FILTER_THRES_U1",
                "width": 10
              }
            },
            "U1_CONF1": {
              "CNT_THRES1_U1": {
                "bit": 16,
                "description": "CNT_THRES1_U1",
                "width": 16
              },
              "CNT_THRES0_U1": {
                "bit": 0,
                "description": "CNT_THRES0_U1",
                "width": 16
              }
            },
            "U1_CONF2": {
              "CNT_L_LIM_U1": {
                "bit": 16,
                "description": "CNT_L_LIM_U1",
                "width": 16
              },
              "CNT_H_LIM_U1": {
                "bit": 0,
                "description": "CNT_H_LIM_U1",
                "width": 16
              }
            },
            "U2_CONF0": {
              "CH1_LCTRL_MODE_U2": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U2",
                "width": 2
              },
              "CH1_HCTRL_MODE_U2": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U2",
                "width": 2
              },
              "CH1_POS_MODE_U2": {
                "bit": 26,
                "description": "CH1_POS_MODE_U2",
                "width": 2
              },
              "CH1_NEG_MODE_U2": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U2",
                "width": 2
              },
              "CH0_LCTRL_MODE_U2": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U2",
                "width": 2
              },
              "CH0_HCTRL_MODE_U2": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U2",
                "width": 2
              },
              "CH0_POS_MODE_U2": {
                "bit": 18,
                "description": "CH0_POS_MODE_U2",
                "width": 2
              },
              "CH0_NEG_MODE_U2": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U2",
                "width": 2
              },
              "THR_THRES1_EN_U2": {
                "bit": 15,
                "description": "THR_THRES1_EN_U2"
              },
              "THR_THRES0_EN_U2": {
                "bit": 14,
                "description": "THR_THRES0_EN_U2"
              },
              "THR_L_LIM_EN_U2": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U2"
              },
              "THR_H_LIM_EN_U2": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U2"
              },
              "THR_ZERO_EN_U2": {
                "bit": 11,
                "description": "THR_ZERO_EN_U2"
              },
              "FILTER_EN_U2": {
                "bit": 10,
                "description": "FILTER_EN_U2"
              },
              "FILTER_THRES_U2": {
                "bit": 0,
                "description": "FILTER_THRES_U2",
                "width": 10
              }
            },
            "U2_CONF1": {
              "CNT_THRES1_U2": {
                "bit": 16,
                "description": "CNT_THRES1_U2",
                "width": 16
              },
              "CNT_THRES0_U2": {
                "bit": 0,
                "description": "CNT_THRES0_U2",
                "width": 16
              }
            },
            "U2_CONF2": {
              "CNT_L_LIM_U2": {
                "bit": 16,
                "description": "CNT_L_LIM_U2",
                "width": 16
              },
              "CNT_H_LIM_U2": {
                "bit": 0,
                "description": "CNT_H_LIM_U2",
                "width": 16
              }
            },
            "U3_CONF0": {
              "CH1_LCTRL_MODE_U3": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U3",
                "width": 2
              },
              "CH1_HCTRL_MODE_U3": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U3",
                "width": 2
              },
              "CH1_POS_MODE_U3": {
                "bit": 26,
                "description": "CH1_POS_MODE_U3",
                "width": 2
              },
              "CH1_NEG_MODE_U3": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U3",
                "width": 2
              },
              "CH0_LCTRL_MODE_U3": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U3",
                "width": 2
              },
              "CH0_HCTRL_MODE_U3": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U3",
                "width": 2
              },
              "CH0_POS_MODE_U3": {
                "bit": 18,
                "description": "CH0_POS_MODE_U3",
                "width": 2
              },
              "CH0_NEG_MODE_U3": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U3",
                "width": 2
              },
              "THR_THRES1_EN_U3": {
                "bit": 15,
                "description": "THR_THRES1_EN_U3"
              },
              "THR_THRES0_EN_U3": {
                "bit": 14,
                "description": "THR_THRES0_EN_U3"
              },
              "THR_L_LIM_EN_U3": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U3"
              },
              "THR_H_LIM_EN_U3": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U3"
              },
              "THR_ZERO_EN_U3": {
                "bit": 11,
                "description": "THR_ZERO_EN_U3"
              },
              "FILTER_EN_U3": {
                "bit": 10,
                "description": "FILTER_EN_U3"
              },
              "FILTER_THRES_U3": {
                "bit": 0,
                "description": "FILTER_THRES_U3",
                "width": 10
              }
            },
            "U3_CONF1": {
              "CNT_THRES1_U3": {
                "bit": 16,
                "description": "CNT_THRES1_U3",
                "width": 16
              },
              "CNT_THRES0_U3": {
                "bit": 0,
                "description": "CNT_THRES0_U3",
                "width": 16
              }
            },
            "U3_CONF2": {
              "CNT_L_LIM_U3": {
                "bit": 16,
                "description": "CNT_L_LIM_U3",
                "width": 16
              },
              "CNT_H_LIM_U3": {
                "bit": 0,
                "description": "CNT_H_LIM_U3",
                "width": 16
              }
            },
            "U4_CONF0": {
              "CH1_LCTRL_MODE_U4": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U4",
                "width": 2
              },
              "CH1_HCTRL_MODE_U4": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U4",
                "width": 2
              },
              "CH1_POS_MODE_U4": {
                "bit": 26,
                "description": "CH1_POS_MODE_U4",
                "width": 2
              },
              "CH1_NEG_MODE_U4": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U4",
                "width": 2
              },
              "CH0_LCTRL_MODE_U4": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U4",
                "width": 2
              },
              "CH0_HCTRL_MODE_U4": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U4",
                "width": 2
              },
              "CH0_POS_MODE_U4": {
                "bit": 18,
                "description": "CH0_POS_MODE_U4",
                "width": 2
              },
              "CH0_NEG_MODE_U4": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U4",
                "width": 2
              },
              "THR_THRES1_EN_U4": {
                "bit": 15,
                "description": "THR_THRES1_EN_U4"
              },
              "THR_THRES0_EN_U4": {
                "bit": 14,
                "description": "THR_THRES0_EN_U4"
              },
              "THR_L_LIM_EN_U4": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U4"
              },
              "THR_H_LIM_EN_U4": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U4"
              },
              "THR_ZERO_EN_U4": {
                "bit": 11,
                "description": "THR_ZERO_EN_U4"
              },
              "FILTER_EN_U4": {
                "bit": 10,
                "description": "FILTER_EN_U4"
              },
              "FILTER_THRES_U4": {
                "bit": 0,
                "description": "FILTER_THRES_U4",
                "width": 10
              }
            },
            "U4_CONF1": {
              "CNT_THRES1_U4": {
                "bit": 16,
                "description": "CNT_THRES1_U4",
                "width": 16
              },
              "CNT_THRES0_U4": {
                "bit": 0,
                "description": "CNT_THRES0_U4",
                "width": 16
              }
            },
            "U4_CONF2": {
              "CNT_L_LIM_U4": {
                "bit": 16,
                "description": "CNT_L_LIM_U4",
                "width": 16
              },
              "CNT_H_LIM_U4": {
                "bit": 0,
                "description": "CNT_H_LIM_U4",
                "width": 16
              }
            },
            "U5_CONF0": {
              "CH1_LCTRL_MODE_U5": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U5",
                "width": 2
              },
              "CH1_HCTRL_MODE_U5": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U5",
                "width": 2
              },
              "CH1_POS_MODE_U5": {
                "bit": 26,
                "description": "CH1_POS_MODE_U5",
                "width": 2
              },
              "CH1_NEG_MODE_U5": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U5",
                "width": 2
              },
              "CH0_LCTRL_MODE_U5": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U5",
                "width": 2
              },
              "CH0_HCTRL_MODE_U5": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U5",
                "width": 2
              },
              "CH0_POS_MODE_U5": {
                "bit": 18,
                "description": "CH0_POS_MODE_U5",
                "width": 2
              },
              "CH0_NEG_MODE_U5": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U5",
                "width": 2
              },
              "THR_THRES1_EN_U5": {
                "bit": 15,
                "description": "THR_THRES1_EN_U5"
              },
              "THR_THRES0_EN_U5": {
                "bit": 14,
                "description": "THR_THRES0_EN_U5"
              },
              "THR_L_LIM_EN_U5": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U5"
              },
              "THR_H_LIM_EN_U5": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U5"
              },
              "THR_ZERO_EN_U5": {
                "bit": 11,
                "description": "THR_ZERO_EN_U5"
              },
              "FILTER_EN_U5": {
                "bit": 10,
                "description": "FILTER_EN_U5"
              },
              "FILTER_THRES_U5": {
                "bit": 0,
                "description": "FILTER_THRES_U5",
                "width": 10
              }
            },
            "U5_CONF1": {
              "CNT_THRES1_U5": {
                "bit": 16,
                "description": "CNT_THRES1_U5",
                "width": 16
              },
              "CNT_THRES0_U5": {
                "bit": 0,
                "description": "CNT_THRES0_U5",
                "width": 16
              }
            },
            "U5_CONF2": {
              "CNT_L_LIM_U5": {
                "bit": 16,
                "description": "CNT_L_LIM_U5",
                "width": 16
              },
              "CNT_H_LIM_U5": {
                "bit": 0,
                "description": "CNT_H_LIM_U5",
                "width": 16
              }
            },
            "U6_CONF0": {
              "CH1_LCTRL_MODE_U6": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U6",
                "width": 2
              },
              "CH1_HCTRL_MODE_U6": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U6",
                "width": 2
              },
              "CH1_POS_MODE_U6": {
                "bit": 26,
                "description": "CH1_POS_MODE_U6",
                "width": 2
              },
              "CH1_NEG_MODE_U6": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U6",
                "width": 2
              },
              "CH0_LCTRL_MODE_U6": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U6",
                "width": 2
              },
              "CH0_HCTRL_MODE_U6": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U6",
                "width": 2
              },
              "CH0_POS_MODE_U6": {
                "bit": 18,
                "description": "CH0_POS_MODE_U6",
                "width": 2
              },
              "CH0_NEG_MODE_U6": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U6",
                "width": 2
              },
              "THR_THRES1_EN_U6": {
                "bit": 15,
                "description": "THR_THRES1_EN_U6"
              },
              "THR_THRES0_EN_U6": {
                "bit": 14,
                "description": "THR_THRES0_EN_U6"
              },
              "THR_L_LIM_EN_U6": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U6"
              },
              "THR_H_LIM_EN_U6": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U6"
              },
              "THR_ZERO_EN_U6": {
                "bit": 11,
                "description": "THR_ZERO_EN_U6"
              },
              "FILTER_EN_U6": {
                "bit": 10,
                "description": "FILTER_EN_U6"
              },
              "FILTER_THRES_U6": {
                "bit": 0,
                "description": "FILTER_THRES_U6",
                "width": 10
              }
            },
            "U6_CONF1": {
              "CNT_THRES1_U6": {
                "bit": 16,
                "description": "CNT_THRES1_U6",
                "width": 16
              },
              "CNT_THRES0_U6": {
                "bit": 0,
                "description": "CNT_THRES0_U6",
                "width": 16
              }
            },
            "U6_CONF2": {
              "CNT_L_LIM_U6": {
                "bit": 16,
                "description": "CNT_L_LIM_U6",
                "width": 16
              },
              "CNT_H_LIM_U6": {
                "bit": 0,
                "description": "CNT_H_LIM_U6",
                "width": 16
              }
            },
            "U7_CONF0": {
              "CH1_LCTRL_MODE_U7": {
                "bit": 30,
                "description": "CH1_LCTRL_MODE_U7",
                "width": 2
              },
              "CH1_HCTRL_MODE_U7": {
                "bit": 28,
                "description": "CH1_HCTRL_MODE_U7",
                "width": 2
              },
              "CH1_POS_MODE_U7": {
                "bit": 26,
                "description": "CH1_POS_MODE_U7",
                "width": 2
              },
              "CH1_NEG_MODE_U7": {
                "bit": 24,
                "description": "CH1_NEG_MODE_U7",
                "width": 2
              },
              "CH0_LCTRL_MODE_U7": {
                "bit": 22,
                "description": "CH0_LCTRL_MODE_U7",
                "width": 2
              },
              "CH0_HCTRL_MODE_U7": {
                "bit": 20,
                "description": "CH0_HCTRL_MODE_U7",
                "width": 2
              },
              "CH0_POS_MODE_U7": {
                "bit": 18,
                "description": "CH0_POS_MODE_U7",
                "width": 2
              },
              "CH0_NEG_MODE_U7": {
                "bit": 16,
                "description": "CH0_NEG_MODE_U7",
                "width": 2
              },
              "THR_THRES1_EN_U7": {
                "bit": 15,
                "description": "THR_THRES1_EN_U7"
              },
              "THR_THRES0_EN_U7": {
                "bit": 14,
                "description": "THR_THRES0_EN_U7"
              },
              "THR_L_LIM_EN_U7": {
                "bit": 13,
                "description": "THR_L_LIM_EN_U7"
              },
              "THR_H_LIM_EN_U7": {
                "bit": 12,
                "description": "THR_H_LIM_EN_U7"
              },
              "THR_ZERO_EN_U7": {
                "bit": 11,
                "description": "THR_ZERO_EN_U7"
              },
              "FILTER_EN_U7": {
                "bit": 10,
                "description": "FILTER_EN_U7"
              },
              "FILTER_THRES_U7": {
                "bit": 0,
                "description": "FILTER_THRES_U7",
                "width": 10
              }
            },
            "U7_CONF1": {
              "CNT_THRES1_U7": {
                "bit": 16,
                "description": "CNT_THRES1_U7",
                "width": 16
              },
              "CNT_THRES0_U7": {
                "bit": 0,
                "description": "CNT_THRES0_U7",
                "width": 16
              }
            },
            "U7_CONF2": {
              "CNT_L_LIM_U7": {
                "bit": 16,
                "description": "CNT_L_LIM_U7",
                "width": 16
              },
              "CNT_H_LIM_U7": {
                "bit": 0,
                "description": "CNT_H_LIM_U7",
                "width": 16
              }
            },
            "U0_CNT": {
              "PLUS_CNT_U0": {
                "bit": 0,
                "description": "PLUS_CNT_U0",
                "width": 16
              }
            },
            "U1_CNT": {
              "PLUS_CNT_U1": {
                "bit": 0,
                "description": "PLUS_CNT_U1",
                "width": 16
              }
            },
            "U2_CNT": {
              "PLUS_CNT_U2": {
                "bit": 0,
                "description": "PLUS_CNT_U2",
                "width": 16
              }
            },
            "U3_CNT": {
              "PLUS_CNT_U3": {
                "bit": 0,
                "description": "PLUS_CNT_U3",
                "width": 16
              }
            },
            "U4_CNT": {
              "PLUS_CNT_U4": {
                "bit": 0,
                "description": "PLUS_CNT_U4",
                "width": 16
              }
            },
            "U5_CNT": {
              "PLUS_CNT_U5": {
                "bit": 0,
                "description": "PLUS_CNT_U5",
                "width": 16
              }
            },
            "U6_CNT": {
              "PLUS_CNT_U6": {
                "bit": 0,
                "description": "PLUS_CNT_U6",
                "width": 16
              }
            },
            "U7_CNT": {
              "PLUS_CNT_U7": {
                "bit": 0,
                "description": "PLUS_CNT_U7",
                "width": 16
              }
            },
            "INT_RAW": {
              "CNT_THR_EVENT_U7_INT_RAW": {
                "bit": 7,
                "description": "CNT_THR_EVENT_U7_INT_RAW"
              },
              "CNT_THR_EVENT_U6_INT_RAW": {
                "bit": 6,
                "description": "CNT_THR_EVENT_U6_INT_RAW"
              },
              "CNT_THR_EVENT_U5_INT_RAW": {
                "bit": 5,
                "description": "CNT_THR_EVENT_U5_INT_RAW"
              },
              "CNT_THR_EVENT_U4_INT_RAW": {
                "bit": 4,
                "description": "CNT_THR_EVENT_U4_INT_RAW"
              },
              "CNT_THR_EVENT_U3_INT_RAW": {
                "bit": 3,
                "description": "CNT_THR_EVENT_U3_INT_RAW"
              },
              "CNT_THR_EVENT_U2_INT_RAW": {
                "bit": 2,
                "description": "CNT_THR_EVENT_U2_INT_RAW"
              },
              "CNT_THR_EVENT_U1_INT_RAW": {
                "bit": 1,
                "description": "CNT_THR_EVENT_U1_INT_RAW"
              },
              "CNT_THR_EVENT_U0_INT_RAW": {
                "bit": 0,
                "description": "CNT_THR_EVENT_U0_INT_RAW"
              }
            },
            "INT_ST": {
              "CNT_THR_EVENT_U7_INT_ST": {
                "bit": 7,
                "description": "CNT_THR_EVENT_U7_INT_ST"
              },
              "CNT_THR_EVENT_U6_INT_ST": {
                "bit": 6,
                "description": "CNT_THR_EVENT_U6_INT_ST"
              },
              "CNT_THR_EVENT_U5_INT_ST": {
                "bit": 5,
                "description": "CNT_THR_EVENT_U5_INT_ST"
              },
              "CNT_THR_EVENT_U4_INT_ST": {
                "bit": 4,
                "description": "CNT_THR_EVENT_U4_INT_ST"
              },
              "CNT_THR_EVENT_U3_INT_ST": {
                "bit": 3,
                "description": "CNT_THR_EVENT_U3_INT_ST"
              },
              "CNT_THR_EVENT_U2_INT_ST": {
                "bit": 2,
                "description": "CNT_THR_EVENT_U2_INT_ST"
              },
              "CNT_THR_EVENT_U1_INT_ST": {
                "bit": 1,
                "description": "CNT_THR_EVENT_U1_INT_ST"
              },
              "CNT_THR_EVENT_U0_INT_ST": {
                "bit": 0,
                "description": "CNT_THR_EVENT_U0_INT_ST"
              }
            },
            "INT_ENA": {
              "CNT_THR_EVENT_U7_INT_ENA": {
                "bit": 7,
                "description": "CNT_THR_EVENT_U7_INT_ENA"
              },
              "CNT_THR_EVENT_U6_INT_ENA": {
                "bit": 6,
                "description": "CNT_THR_EVENT_U6_INT_ENA"
              },
              "CNT_THR_EVENT_U5_INT_ENA": {
                "bit": 5,
                "description": "CNT_THR_EVENT_U5_INT_ENA"
              },
              "CNT_THR_EVENT_U4_INT_ENA": {
                "bit": 4,
                "description": "CNT_THR_EVENT_U4_INT_ENA"
              },
              "CNT_THR_EVENT_U3_INT_ENA": {
                "bit": 3,
                "description": "CNT_THR_EVENT_U3_INT_ENA"
              },
              "CNT_THR_EVENT_U2_INT_ENA": {
                "bit": 2,
                "description": "CNT_THR_EVENT_U2_INT_ENA"
              },
              "CNT_THR_EVENT_U1_INT_ENA": {
                "bit": 1,
                "description": "CNT_THR_EVENT_U1_INT_ENA"
              },
              "CNT_THR_EVENT_U0_INT_ENA": {
                "bit": 0,
                "description": "CNT_THR_EVENT_U0_INT_ENA"
              }
            },
            "INT_CLR": {
              "CNT_THR_EVENT_U7_INT_CLR": {
                "bit": 7,
                "description": "CNT_THR_EVENT_U7_INT_CLR"
              },
              "CNT_THR_EVENT_U6_INT_CLR": {
                "bit": 6,
                "description": "CNT_THR_EVENT_U6_INT_CLR"
              },
              "CNT_THR_EVENT_U5_INT_CLR": {
                "bit": 5,
                "description": "CNT_THR_EVENT_U5_INT_CLR"
              },
              "CNT_THR_EVENT_U4_INT_CLR": {
                "bit": 4,
                "description": "CNT_THR_EVENT_U4_INT_CLR"
              },
              "CNT_THR_EVENT_U3_INT_CLR": {
                "bit": 3,
                "description": "CNT_THR_EVENT_U3_INT_CLR"
              },
              "CNT_THR_EVENT_U2_INT_CLR": {
                "bit": 2,
                "description": "CNT_THR_EVENT_U2_INT_CLR"
              },
              "CNT_THR_EVENT_U1_INT_CLR": {
                "bit": 1,
                "description": "CNT_THR_EVENT_U1_INT_CLR"
              },
              "CNT_THR_EVENT_U0_INT_CLR": {
                "bit": 0,
                "description": "CNT_THR_EVENT_U0_INT_CLR"
              }
            },
            "U0_STATUS": {
              "CORE_STATUS_U0": {
                "bit": 0,
                "description": "CORE_STATUS_U0",
                "width": 32
              }
            },
            "U1_STATUS": {
              "CORE_STATUS_U1": {
                "bit": 0,
                "description": "CORE_STATUS_U1",
                "width": 32
              }
            },
            "U2_STATUS": {
              "CORE_STATUS_U2": {
                "bit": 0,
                "description": "CORE_STATUS_U2",
                "width": 32
              }
            },
            "U3_STATUS": {
              "CORE_STATUS_U3": {
                "bit": 0,
                "description": "CORE_STATUS_U3",
                "width": 32
              }
            },
            "U4_STATUS": {
              "CORE_STATUS_U4": {
                "bit": 0,
                "description": "CORE_STATUS_U4",
                "width": 32
              }
            },
            "U5_STATUS": {
              "CORE_STATUS_U5": {
                "bit": 0,
                "description": "CORE_STATUS_U5",
                "width": 32
              }
            },
            "U6_STATUS": {
              "CORE_STATUS_U6": {
                "bit": 0,
                "description": "CORE_STATUS_U6",
                "width": 32
              }
            },
            "U7_STATUS": {
              "CORE_STATUS_U7": {
                "bit": 0,
                "description": "CORE_STATUS_U7",
                "width": 32
              }
            },
            "CTRL": {
              "CLK_EN": {
                "bit": 16,
                "description": "CLK_EN"
              },
              "CNT_PAUSE_U7": {
                "bit": 15,
                "description": "CNT_PAUSE_U7"
              },
              "PLUS_CNT_RST_U7": {
                "bit": 14,
                "description": "PLUS_CNT_RST_U7"
              },
              "CNT_PAUSE_U6": {
                "bit": 13,
                "description": "CNT_PAUSE_U6"
              },
              "PLUS_CNT_RST_U6": {
                "bit": 12,
                "description": "PLUS_CNT_RST_U6"
              },
              "CNT_PAUSE_U5": {
                "bit": 11,
                "description": "CNT_PAUSE_U5"
              },
              "PLUS_CNT_RST_U5": {
                "bit": 10,
                "description": "PLUS_CNT_RST_U5"
              },
              "CNT_PAUSE_U4": {
                "bit": 9,
                "description": "CNT_PAUSE_U4"
              },
              "PLUS_CNT_RST_U4": {
                "bit": 8,
                "description": "PLUS_CNT_RST_U4"
              },
              "CNT_PAUSE_U3": {
                "bit": 7,
                "description": "CNT_PAUSE_U3"
              },
              "PLUS_CNT_RST_U3": {
                "bit": 6,
                "description": "PLUS_CNT_RST_U3"
              },
              "CNT_PAUSE_U2": {
                "bit": 5,
                "description": "CNT_PAUSE_U2"
              },
              "PLUS_CNT_RST_U2": {
                "bit": 4,
                "description": "PLUS_CNT_RST_U2"
              },
              "CNT_PAUSE_U1": {
                "bit": 3,
                "description": "CNT_PAUSE_U1"
              },
              "PLUS_CNT_RST_U1": {
                "bit": 2,
                "description": "PLUS_CNT_RST_U1"
              },
              "CNT_PAUSE_U0": {
                "bit": 1,
                "description": "CNT_PAUSE_U0"
              },
              "PLUS_CNT_RST_U0": {
                "bit": 0,
                "description": "PLUS_CNT_RST_U0"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "RMT": {
          "instances": [
            {
              "name": "RMT",
              "base": "0x3FF56000",
              "irq": 47
            }
          ],
          "registers": {
            "CH0CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "RMT_CH0CONF0"
            },
            "CH0CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "RMT_CH0CONF1"
            },
            "CH1CONF0": {
              "offset": "0x28",
              "size": 32,
              "description": "RMT_CH1CONF0"
            },
            "CH1CONF1": {
              "offset": "0x2C",
              "size": 32,
              "description": "RMT_CH1CONF1"
            },
            "CH2CONF0": {
              "offset": "0x30",
              "size": 32,
              "description": "RMT_CH2CONF0"
            },
            "CH2CONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "RMT_CH2CONF1"
            },
            "CH3CONF0": {
              "offset": "0x38",
              "size": 32,
              "description": "RMT_CH3CONF0"
            },
            "CH3CONF1": {
              "offset": "0x3C",
              "size": 32,
              "description": "RMT_CH3CONF1"
            },
            "CH4CONF0": {
              "offset": "0x40",
              "size": 32,
              "description": "RMT_CH4CONF0"
            },
            "CH4CONF1": {
              "offset": "0x44",
              "size": 32,
              "description": "RMT_CH4CONF1"
            },
            "CH5CONF0": {
              "offset": "0x48",
              "size": 32,
              "description": "RMT_CH5CONF0"
            },
            "CH5CONF1": {
              "offset": "0x4C",
              "size": 32,
              "description": "RMT_CH5CONF1"
            },
            "CH6CONF0": {
              "offset": "0x50",
              "size": 32,
              "description": "RMT_CH6CONF0"
            },
            "CH6CONF1": {
              "offset": "0x54",
              "size": 32,
              "description": "RMT_CH6CONF1"
            },
            "CH7CONF0": {
              "offset": "0x58",
              "size": 32,
              "description": "RMT_CH7CONF0"
            },
            "CH7CONF1": {
              "offset": "0x5C",
              "size": 32,
              "description": "RMT_CH7CONF1"
            },
            "CH0STATUS": {
              "offset": "0x60",
              "size": 32,
              "description": "RMT_CH0STATUS"
            },
            "CH1STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "RMT_CH1STATUS"
            },
            "CH2STATUS": {
              "offset": "0x68",
              "size": 32,
              "description": "RMT_CH2STATUS"
            },
            "CH3STATUS": {
              "offset": "0x6C",
              "size": 32,
              "description": "RMT_CH3STATUS"
            },
            "CH4STATUS": {
              "offset": "0x70",
              "size": 32,
              "description": "RMT_CH4STATUS"
            },
            "CH5STATUS": {
              "offset": "0x74",
              "size": 32,
              "description": "RMT_CH5STATUS"
            },
            "CH6STATUS": {
              "offset": "0x78",
              "size": 32,
              "description": "RMT_CH6STATUS"
            },
            "CH7STATUS": {
              "offset": "0x7C",
              "size": 32,
              "description": "RMT_CH7STATUS"
            },
            "CH0ADDR": {
              "offset": "0x80",
              "size": 32,
              "description": "RMT_CH0ADDR"
            },
            "CH1ADDR": {
              "offset": "0x84",
              "size": 32,
              "description": "RMT_CH1ADDR"
            },
            "CH2ADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "RMT_CH2ADDR"
            },
            "CH3ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "RMT_CH3ADDR"
            },
            "CH4ADDR": {
              "offset": "0x90",
              "size": 32,
              "description": "RMT_CH4ADDR"
            },
            "CH5ADDR": {
              "offset": "0x94",
              "size": 32,
              "description": "RMT_CH5ADDR"
            },
            "CH6ADDR": {
              "offset": "0x98",
              "size": 32,
              "description": "RMT_CH6ADDR"
            },
            "CH7ADDR": {
              "offset": "0x9C",
              "size": 32,
              "description": "RMT_CH7ADDR"
            },
            "INT_RAW": {
              "offset": "0xA0",
              "size": 32,
              "description": "RMT_INT_RAW"
            },
            "INT_ST": {
              "offset": "0xA4",
              "size": 32,
              "description": "RMT_INT_ST"
            },
            "INT_ENA": {
              "offset": "0xA8",
              "size": 32,
              "description": "RMT_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0xAC",
              "size": 32,
              "description": "RMT_INT_CLR"
            },
            "CH0CARRIER_DUTY": {
              "offset": "0xB0",
              "size": 32,
              "description": "RMT_CH0CARRIER_DUTY"
            },
            "CH1CARRIER_DUTY": {
              "offset": "0xB4",
              "size": 32,
              "description": "RMT_CH1CARRIER_DUTY"
            },
            "CH2CARRIER_DUTY": {
              "offset": "0xB8",
              "size": 32,
              "description": "RMT_CH2CARRIER_DUTY"
            },
            "CH3CARRIER_DUTY": {
              "offset": "0xBC",
              "size": 32,
              "description": "RMT_CH3CARRIER_DUTY"
            },
            "CH4CARRIER_DUTY": {
              "offset": "0xC0",
              "size": 32,
              "description": "RMT_CH4CARRIER_DUTY"
            },
            "CH5CARRIER_DUTY": {
              "offset": "0xC4",
              "size": 32,
              "description": "RMT_CH5CARRIER_DUTY"
            },
            "CH6CARRIER_DUTY": {
              "offset": "0xC8",
              "size": 32,
              "description": "RMT_CH6CARRIER_DUTY"
            },
            "CH7CARRIER_DUTY": {
              "offset": "0xCC",
              "size": 32,
              "description": "RMT_CH7CARRIER_DUTY"
            },
            "CH0_TX_LIM": {
              "offset": "0xD0",
              "size": 32,
              "description": "RMT_CH0_TX_LIM"
            },
            "CH1_TX_LIM": {
              "offset": "0xD4",
              "size": 32,
              "description": "RMT_CH1_TX_LIM"
            },
            "CH2_TX_LIM": {
              "offset": "0xD8",
              "size": 32,
              "description": "RMT_CH2_TX_LIM"
            },
            "CH3_TX_LIM": {
              "offset": "0xDC",
              "size": 32,
              "description": "RMT_CH3_TX_LIM"
            },
            "CH4_TX_LIM": {
              "offset": "0xE0",
              "size": 32,
              "description": "RMT_CH4_TX_LIM"
            },
            "CH5_TX_LIM": {
              "offset": "0xE4",
              "size": 32,
              "description": "RMT_CH5_TX_LIM"
            },
            "CH6_TX_LIM": {
              "offset": "0xE8",
              "size": 32,
              "description": "RMT_CH6_TX_LIM"
            },
            "CH7_TX_LIM": {
              "offset": "0xEC",
              "size": 32,
              "description": "RMT_CH7_TX_LIM"
            },
            "APB_CONF": {
              "offset": "0xF0",
              "size": 32,
              "description": "RMT_APB_CONF"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "RMT_DATE"
            }
          },
          "bits": {
            "CH0CONF0": {
              "CLK_EN": {
                "bit": 31,
                "description": "CLK_EN"
              },
              "MEM_PD": {
                "bit": 30,
                "description": "MEM_PD"
              },
              "CARRIER_OUT_LV_CH0": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH0"
              },
              "CARRIER_EN_CH0": {
                "bit": 28,
                "description": "CARRIER_EN_CH0"
              },
              "MEM_SIZE_CH0": {
                "bit": 24,
                "description": "MEM_SIZE_CH0",
                "width": 4
              },
              "IDLE_THRES_CH0": {
                "bit": 8,
                "description": "IDLE_THRES_CH0",
                "width": 16
              },
              "DIV_CNT_CH0": {
                "bit": 0,
                "description": "DIV_CNT_CH0",
                "width": 8
              }
            },
            "CH0CONF1": {
              "IDLE_OUT_EN_CH0": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH0"
              },
              "IDLE_OUT_LV_CH0": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH0"
              },
              "REF_ALWAYS_ON_CH0": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH0"
              },
              "REF_CNT_RST_CH0": {
                "bit": 16,
                "description": "REF_CNT_RST_CH0"
              },
              "RX_FILTER_THRES_CH0": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH0",
                "width": 8
              },
              "RX_FILTER_EN_CH0": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH0"
              },
              "TX_CONTI_MODE_CH0": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH0"
              },
              "MEM_OWNER_CH0": {
                "bit": 5,
                "description": "MEM_OWNER_CH0"
              },
              "APB_MEM_RST_CH0": {
                "bit": 4,
                "description": "APB_MEM_RST_CH0"
              },
              "MEM_RD_RST_CH0": {
                "bit": 3,
                "description": "MEM_RD_RST_CH0"
              },
              "MEM_WR_RST_CH0": {
                "bit": 2,
                "description": "MEM_WR_RST_CH0"
              },
              "RX_EN_CH0": {
                "bit": 1,
                "description": "RX_EN_CH0"
              },
              "TX_START_CH0": {
                "bit": 0,
                "description": "TX_START_CH0"
              }
            },
            "CH1CONF0": {
              "CARRIER_OUT_LV_CH1": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH1"
              },
              "CARRIER_EN_CH1": {
                "bit": 28,
                "description": "CARRIER_EN_CH1"
              },
              "MEM_SIZE_CH1": {
                "bit": 24,
                "description": "MEM_SIZE_CH1",
                "width": 4
              },
              "IDLE_THRES_CH1": {
                "bit": 8,
                "description": "IDLE_THRES_CH1",
                "width": 16
              },
              "DIV_CNT_CH1": {
                "bit": 0,
                "description": "DIV_CNT_CH1",
                "width": 8
              }
            },
            "CH1CONF1": {
              "IDLE_OUT_EN_CH1": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH1"
              },
              "IDLE_OUT_LV_CH1": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH1"
              },
              "REF_ALWAYS_ON_CH1": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH1"
              },
              "REF_CNT_RST_CH1": {
                "bit": 16,
                "description": "REF_CNT_RST_CH1"
              },
              "RX_FILTER_THRES_CH1": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH1",
                "width": 8
              },
              "RX_FILTER_EN_CH1": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH1"
              },
              "TX_CONTI_MODE_CH1": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH1"
              },
              "MEM_OWNER_CH1": {
                "bit": 5,
                "description": "MEM_OWNER_CH1"
              },
              "APB_MEM_RST_CH1": {
                "bit": 4,
                "description": "APB_MEM_RST_CH1"
              },
              "MEM_RD_RST_CH1": {
                "bit": 3,
                "description": "MEM_RD_RST_CH1"
              },
              "MEM_WR_RST_CH1": {
                "bit": 2,
                "description": "MEM_WR_RST_CH1"
              },
              "RX_EN_CH1": {
                "bit": 1,
                "description": "RX_EN_CH1"
              },
              "TX_START_CH1": {
                "bit": 0,
                "description": "TX_START_CH1"
              }
            },
            "CH2CONF0": {
              "CARRIER_OUT_LV_CH2": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH2"
              },
              "CARRIER_EN_CH2": {
                "bit": 28,
                "description": "CARRIER_EN_CH2"
              },
              "MEM_SIZE_CH2": {
                "bit": 24,
                "description": "MEM_SIZE_CH2",
                "width": 4
              },
              "IDLE_THRES_CH2": {
                "bit": 8,
                "description": "IDLE_THRES_CH2",
                "width": 16
              },
              "DIV_CNT_CH2": {
                "bit": 0,
                "description": "DIV_CNT_CH2",
                "width": 8
              }
            },
            "CH2CONF1": {
              "IDLE_OUT_EN_CH2": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH2"
              },
              "IDLE_OUT_LV_CH2": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH2"
              },
              "REF_ALWAYS_ON_CH2": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH2"
              },
              "REF_CNT_RST_CH2": {
                "bit": 16,
                "description": "REF_CNT_RST_CH2"
              },
              "RX_FILTER_THRES_CH2": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH2",
                "width": 8
              },
              "RX_FILTER_EN_CH2": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH2"
              },
              "TX_CONTI_MODE_CH2": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH2"
              },
              "MEM_OWNER_CH2": {
                "bit": 5,
                "description": "MEM_OWNER_CH2"
              },
              "APB_MEM_RST_CH2": {
                "bit": 4,
                "description": "APB_MEM_RST_CH2"
              },
              "MEM_RD_RST_CH2": {
                "bit": 3,
                "description": "MEM_RD_RST_CH2"
              },
              "MEM_WR_RST_CH2": {
                "bit": 2,
                "description": "MEM_WR_RST_CH2"
              },
              "RX_EN_CH2": {
                "bit": 1,
                "description": "RX_EN_CH2"
              },
              "TX_START_CH2": {
                "bit": 0,
                "description": "TX_START_CH2"
              }
            },
            "CH3CONF0": {
              "CARRIER_OUT_LV_CH3": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH3"
              },
              "CARRIER_EN_CH3": {
                "bit": 28,
                "description": "CARRIER_EN_CH3"
              },
              "MEM_SIZE_CH3": {
                "bit": 24,
                "description": "MEM_SIZE_CH3",
                "width": 4
              },
              "IDLE_THRES_CH3": {
                "bit": 8,
                "description": "IDLE_THRES_CH3",
                "width": 16
              },
              "DIV_CNT_CH3": {
                "bit": 0,
                "description": "DIV_CNT_CH3",
                "width": 8
              }
            },
            "CH3CONF1": {
              "IDLE_OUT_EN_CH3": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH3"
              },
              "IDLE_OUT_LV_CH3": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH3"
              },
              "REF_ALWAYS_ON_CH3": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH3"
              },
              "REF_CNT_RST_CH3": {
                "bit": 16,
                "description": "REF_CNT_RST_CH3"
              },
              "RX_FILTER_THRES_CH3": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH3",
                "width": 8
              },
              "RX_FILTER_EN_CH3": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH3"
              },
              "TX_CONTI_MODE_CH3": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH3"
              },
              "MEM_OWNER_CH3": {
                "bit": 5,
                "description": "MEM_OWNER_CH3"
              },
              "APB_MEM_RST_CH3": {
                "bit": 4,
                "description": "APB_MEM_RST_CH3"
              },
              "MEM_RD_RST_CH3": {
                "bit": 3,
                "description": "MEM_RD_RST_CH3"
              },
              "MEM_WR_RST_CH3": {
                "bit": 2,
                "description": "MEM_WR_RST_CH3"
              },
              "RX_EN_CH3": {
                "bit": 1,
                "description": "RX_EN_CH3"
              },
              "TX_START_CH3": {
                "bit": 0,
                "description": "TX_START_CH3"
              }
            },
            "CH4CONF0": {
              "CARRIER_OUT_LV_CH4": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH4"
              },
              "CARRIER_EN_CH4": {
                "bit": 28,
                "description": "CARRIER_EN_CH4"
              },
              "MEM_SIZE_CH4": {
                "bit": 24,
                "description": "MEM_SIZE_CH4",
                "width": 4
              },
              "IDLE_THRES_CH4": {
                "bit": 8,
                "description": "IDLE_THRES_CH4",
                "width": 16
              },
              "DIV_CNT_CH4": {
                "bit": 0,
                "description": "DIV_CNT_CH4",
                "width": 8
              }
            },
            "CH4CONF1": {
              "IDLE_OUT_EN_CH4": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH4"
              },
              "IDLE_OUT_LV_CH4": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH4"
              },
              "REF_ALWAYS_ON_CH4": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH4"
              },
              "REF_CNT_RST_CH4": {
                "bit": 16,
                "description": "REF_CNT_RST_CH4"
              },
              "RX_FILTER_THRES_CH4": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH4",
                "width": 8
              },
              "RX_FILTER_EN_CH4": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH4"
              },
              "TX_CONTI_MODE_CH4": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH4"
              },
              "MEM_OWNER_CH4": {
                "bit": 5,
                "description": "MEM_OWNER_CH4"
              },
              "APB_MEM_RST_CH4": {
                "bit": 4,
                "description": "APB_MEM_RST_CH4"
              },
              "MEM_RD_RST_CH4": {
                "bit": 3,
                "description": "MEM_RD_RST_CH4"
              },
              "MEM_WR_RST_CH4": {
                "bit": 2,
                "description": "MEM_WR_RST_CH4"
              },
              "RX_EN_CH4": {
                "bit": 1,
                "description": "RX_EN_CH4"
              },
              "TX_START_CH4": {
                "bit": 0,
                "description": "TX_START_CH4"
              }
            },
            "CH5CONF0": {
              "CARRIER_OUT_LV_CH5": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH5"
              },
              "CARRIER_EN_CH5": {
                "bit": 28,
                "description": "CARRIER_EN_CH5"
              },
              "MEM_SIZE_CH5": {
                "bit": 24,
                "description": "MEM_SIZE_CH5",
                "width": 4
              },
              "IDLE_THRES_CH5": {
                "bit": 8,
                "description": "IDLE_THRES_CH5",
                "width": 16
              },
              "DIV_CNT_CH5": {
                "bit": 0,
                "description": "DIV_CNT_CH5",
                "width": 8
              }
            },
            "CH5CONF1": {
              "IDLE_OUT_EN_CH5": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH5"
              },
              "IDLE_OUT_LV_CH5": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH5"
              },
              "REF_ALWAYS_ON_CH5": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH5"
              },
              "REF_CNT_RST_CH5": {
                "bit": 16,
                "description": "REF_CNT_RST_CH5"
              },
              "RX_FILTER_THRES_CH5": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH5",
                "width": 8
              },
              "RX_FILTER_EN_CH5": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH5"
              },
              "TX_CONTI_MODE_CH5": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH5"
              },
              "MEM_OWNER_CH5": {
                "bit": 5,
                "description": "MEM_OWNER_CH5"
              },
              "APB_MEM_RST_CH5": {
                "bit": 4,
                "description": "APB_MEM_RST_CH5"
              },
              "MEM_RD_RST_CH5": {
                "bit": 3,
                "description": "MEM_RD_RST_CH5"
              },
              "MEM_WR_RST_CH5": {
                "bit": 2,
                "description": "MEM_WR_RST_CH5"
              },
              "RX_EN_CH5": {
                "bit": 1,
                "description": "RX_EN_CH5"
              },
              "TX_START_CH5": {
                "bit": 0,
                "description": "TX_START_CH5"
              }
            },
            "CH6CONF0": {
              "CARRIER_OUT_LV_CH6": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH6"
              },
              "CARRIER_EN_CH6": {
                "bit": 28,
                "description": "CARRIER_EN_CH6"
              },
              "MEM_SIZE_CH6": {
                "bit": 24,
                "description": "MEM_SIZE_CH6",
                "width": 4
              },
              "IDLE_THRES_CH6": {
                "bit": 8,
                "description": "IDLE_THRES_CH6",
                "width": 16
              },
              "DIV_CNT_CH6": {
                "bit": 0,
                "description": "DIV_CNT_CH6",
                "width": 8
              }
            },
            "CH6CONF1": {
              "IDLE_OUT_EN_CH6": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH6"
              },
              "IDLE_OUT_LV_CH6": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH6"
              },
              "REF_ALWAYS_ON_CH6": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH6"
              },
              "REF_CNT_RST_CH6": {
                "bit": 16,
                "description": "REF_CNT_RST_CH6"
              },
              "RX_FILTER_THRES_CH6": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH6",
                "width": 8
              },
              "RX_FILTER_EN_CH6": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH6"
              },
              "TX_CONTI_MODE_CH6": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH6"
              },
              "MEM_OWNER_CH6": {
                "bit": 5,
                "description": "MEM_OWNER_CH6"
              },
              "APB_MEM_RST_CH6": {
                "bit": 4,
                "description": "APB_MEM_RST_CH6"
              },
              "MEM_RD_RST_CH6": {
                "bit": 3,
                "description": "MEM_RD_RST_CH6"
              },
              "MEM_WR_RST_CH6": {
                "bit": 2,
                "description": "MEM_WR_RST_CH6"
              },
              "RX_EN_CH6": {
                "bit": 1,
                "description": "RX_EN_CH6"
              },
              "TX_START_CH6": {
                "bit": 0,
                "description": "TX_START_CH6"
              }
            },
            "CH7CONF0": {
              "CARRIER_OUT_LV_CH7": {
                "bit": 29,
                "description": "CARRIER_OUT_LV_CH7"
              },
              "CARRIER_EN_CH7": {
                "bit": 28,
                "description": "CARRIER_EN_CH7"
              },
              "MEM_SIZE_CH7": {
                "bit": 24,
                "description": "MEM_SIZE_CH7",
                "width": 4
              },
              "IDLE_THRES_CH7": {
                "bit": 8,
                "description": "IDLE_THRES_CH7",
                "width": 16
              },
              "DIV_CNT_CH7": {
                "bit": 0,
                "description": "DIV_CNT_CH7",
                "width": 8
              }
            },
            "CH7CONF1": {
              "IDLE_OUT_EN_CH7": {
                "bit": 19,
                "description": "IDLE_OUT_EN_CH7"
              },
              "IDLE_OUT_LV_CH7": {
                "bit": 18,
                "description": "IDLE_OUT_LV_CH7"
              },
              "REF_ALWAYS_ON_CH7": {
                "bit": 17,
                "description": "REF_ALWAYS_ON_CH7"
              },
              "REF_CNT_RST_CH7": {
                "bit": 16,
                "description": "REF_CNT_RST_CH7"
              },
              "RX_FILTER_THRES_CH7": {
                "bit": 8,
                "description": "RX_FILTER_THRES_CH7",
                "width": 8
              },
              "RX_FILTER_EN_CH7": {
                "bit": 7,
                "description": "RX_FILTER_EN_CH7"
              },
              "TX_CONTI_MODE_CH7": {
                "bit": 6,
                "description": "TX_CONTI_MODE_CH7"
              },
              "MEM_OWNER_CH7": {
                "bit": 5,
                "description": "MEM_OWNER_CH7"
              },
              "APB_MEM_RST_CH7": {
                "bit": 4,
                "description": "APB_MEM_RST_CH7"
              },
              "MEM_RD_RST_CH7": {
                "bit": 3,
                "description": "MEM_RD_RST_CH7"
              },
              "MEM_WR_RST_CH7": {
                "bit": 2,
                "description": "MEM_WR_RST_CH7"
              },
              "RX_EN_CH7": {
                "bit": 1,
                "description": "RX_EN_CH7"
              },
              "TX_START_CH7": {
                "bit": 0,
                "description": "TX_START_CH7"
              }
            },
            "CH0STATUS": {
              "STATUS_CH0": {
                "bit": 0,
                "description": "STATUS_CH0",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH0": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH0"
              },
              "APB_MEM_WR_ERR_CH0": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH0"
              },
              "MEM_EMPTY_CH0": {
                "bit": 29,
                "description": "MEM_EMPTY_CH0"
              },
              "MEM_FULL_CH0": {
                "bit": 28,
                "description": "MEM_FULL_CH0"
              },
              "MEM_OWNER_ERR_CH0": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH0"
              },
              "STATE_CH0": {
                "bit": 24,
                "description": "STATE_CH0",
                "width": 3
              },
              "MEM_RADDR_EX_CH0": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH0",
                "width": 10
              },
              "MEM_WADDR_EX_CH0": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH0",
                "width": 10
              }
            },
            "CH1STATUS": {
              "STATUS_CH1": {
                "bit": 0,
                "description": "STATUS_CH1",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH1": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH1"
              },
              "APB_MEM_WR_ERR_CH1": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH1"
              },
              "MEM_EMPTY_CH1": {
                "bit": 29,
                "description": "MEM_EMPTY_CH1"
              },
              "MEM_FULL_CH1": {
                "bit": 28,
                "description": "MEM_FULL_CH1"
              },
              "MEM_OWNER_ERR_CH1": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH1"
              },
              "STATE_CH1": {
                "bit": 24,
                "description": "STATE_CH1",
                "width": 3
              },
              "MEM_RADDR_EX_CH1": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH1",
                "width": 10
              },
              "MEM_WADDR_EX_CH1": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH1",
                "width": 10
              }
            },
            "CH2STATUS": {
              "STATUS_CH2": {
                "bit": 0,
                "description": "STATUS_CH2",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH2": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH2"
              },
              "APB_MEM_WR_ERR_CH2": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH2"
              },
              "MEM_EMPTY_CH2": {
                "bit": 29,
                "description": "MEM_EMPTY_CH2"
              },
              "MEM_FULL_CH2": {
                "bit": 28,
                "description": "MEM_FULL_CH2"
              },
              "MEM_OWNER_ERR_CH2": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH2"
              },
              "STATE_CH2": {
                "bit": 24,
                "description": "STATE_CH2",
                "width": 3
              },
              "MEM_RADDR_EX_CH2": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH2",
                "width": 10
              },
              "MEM_WADDR_EX_CH2": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH2",
                "width": 10
              }
            },
            "CH3STATUS": {
              "STATUS_CH3": {
                "bit": 0,
                "description": "STATUS_CH3",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH3": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH3"
              },
              "APB_MEM_WR_ERR_CH3": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH3"
              },
              "MEM_EMPTY_CH3": {
                "bit": 29,
                "description": "MEM_EMPTY_CH3"
              },
              "MEM_FULL_CH3": {
                "bit": 28,
                "description": "MEM_FULL_CH3"
              },
              "MEM_OWNER_ERR_CH3": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH3"
              },
              "STATE_CH3": {
                "bit": 24,
                "description": "STATE_CH3",
                "width": 3
              },
              "MEM_RADDR_EX_CH3": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH3",
                "width": 10
              },
              "MEM_WADDR_EX_CH3": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH3",
                "width": 10
              }
            },
            "CH4STATUS": {
              "STATUS_CH4": {
                "bit": 0,
                "description": "STATUS_CH4",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH4": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH4"
              },
              "APB_MEM_WR_ERR_CH4": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH4"
              },
              "MEM_EMPTY_CH4": {
                "bit": 29,
                "description": "MEM_EMPTY_CH4"
              },
              "MEM_FULL_CH4": {
                "bit": 28,
                "description": "MEM_FULL_CH4"
              },
              "MEM_OWNER_ERR_CH4": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH4"
              },
              "STATE_CH4": {
                "bit": 24,
                "description": "STATE_CH4",
                "width": 3
              },
              "MEM_RADDR_EX_CH4": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH4",
                "width": 10
              },
              "MEM_WADDR_EX_CH4": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH4",
                "width": 10
              }
            },
            "CH5STATUS": {
              "STATUS_CH5": {
                "bit": 0,
                "description": "STATUS_CH5",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH5": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH5"
              },
              "APB_MEM_WR_ERR_CH5": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH5"
              },
              "MEM_EMPTY_CH5": {
                "bit": 29,
                "description": "MEM_EMPTY_CH5"
              },
              "MEM_FULL_CH5": {
                "bit": 28,
                "description": "MEM_FULL_CH5"
              },
              "MEM_OWNER_ERR_CH5": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH5"
              },
              "STATE_CH5": {
                "bit": 24,
                "description": "STATE_CH5",
                "width": 3
              },
              "MEM_RADDR_EX_CH5": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH5",
                "width": 10
              },
              "MEM_WADDR_EX_CH5": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH5",
                "width": 10
              }
            },
            "CH6STATUS": {
              "STATUS_CH6": {
                "bit": 0,
                "description": "STATUS_CH6",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH6": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH6"
              },
              "APB_MEM_WR_ERR_CH6": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH6"
              },
              "MEM_EMPTY_CH6": {
                "bit": 29,
                "description": "MEM_EMPTY_CH6"
              },
              "MEM_FULL_CH6": {
                "bit": 28,
                "description": "MEM_FULL_CH6"
              },
              "MEM_OWNER_ERR_CH6": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH6"
              },
              "STATE_CH6": {
                "bit": 24,
                "description": "STATE_CH6",
                "width": 3
              },
              "MEM_RADDR_EX_CH6": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH6",
                "width": 10
              },
              "MEM_WADDR_EX_CH6": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH6",
                "width": 10
              }
            },
            "CH7STATUS": {
              "STATUS_CH7": {
                "bit": 0,
                "description": "STATUS_CH7",
                "width": 32
              },
              "APB_MEM_RD_ERR_CH7": {
                "bit": 31,
                "description": "APB_MEM_RD_ERR_CH7"
              },
              "APB_MEM_WR_ERR_CH7": {
                "bit": 30,
                "description": "APB_MEM_WR_ERR_CH7"
              },
              "MEM_EMPTY_CH7": {
                "bit": 29,
                "description": "MEM_EMPTY_CH7"
              },
              "MEM_FULL_CH7": {
                "bit": 28,
                "description": "MEM_FULL_CH7"
              },
              "MEM_OWNER_ERR_CH7": {
                "bit": 27,
                "description": "MEM_OWNER_ERR_CH7"
              },
              "STATE_CH7": {
                "bit": 24,
                "description": "STATE_CH7",
                "width": 3
              },
              "MEM_RADDR_EX_CH7": {
                "bit": 12,
                "description": "MEM_RADDR_EX_CH7",
                "width": 10
              },
              "MEM_WADDR_EX_CH7": {
                "bit": 0,
                "description": "MEM_WADDR_EX_CH7",
                "width": 10
              }
            },
            "CH0ADDR": {
              "APB_MEM_ADDR_CH0": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH0",
                "width": 32
              }
            },
            "CH1ADDR": {
              "APB_MEM_ADDR_CH1": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH1",
                "width": 32
              }
            },
            "CH2ADDR": {
              "APB_MEM_ADDR_CH2": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH2",
                "width": 32
              }
            },
            "CH3ADDR": {
              "APB_MEM_ADDR_CH3": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH3",
                "width": 32
              }
            },
            "CH4ADDR": {
              "APB_MEM_ADDR_CH4": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH4",
                "width": 32
              }
            },
            "CH5ADDR": {
              "APB_MEM_ADDR_CH5": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH5",
                "width": 32
              }
            },
            "CH6ADDR": {
              "APB_MEM_ADDR_CH6": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH6",
                "width": 32
              }
            },
            "CH7ADDR": {
              "APB_MEM_ADDR_CH7": {
                "bit": 0,
                "description": "APB_MEM_ADDR_CH7",
                "width": 32
              }
            },
            "INT_RAW": {
              "CH7_TX_THR_EVENT_INT_RAW": {
                "bit": 31,
                "description": "CH7_TX_THR_EVENT_INT_RAW"
              },
              "CH6_TX_THR_EVENT_INT_RAW": {
                "bit": 30,
                "description": "CH6_TX_THR_EVENT_INT_RAW"
              },
              "CH5_TX_THR_EVENT_INT_RAW": {
                "bit": 29,
                "description": "CH5_TX_THR_EVENT_INT_RAW"
              },
              "CH4_TX_THR_EVENT_INT_RAW": {
                "bit": 28,
                "description": "CH4_TX_THR_EVENT_INT_RAW"
              },
              "CH3_TX_THR_EVENT_INT_RAW": {
                "bit": 27,
                "description": "CH3_TX_THR_EVENT_INT_RAW"
              },
              "CH2_TX_THR_EVENT_INT_RAW": {
                "bit": 26,
                "description": "CH2_TX_THR_EVENT_INT_RAW"
              },
              "CH1_TX_THR_EVENT_INT_RAW": {
                "bit": 25,
                "description": "CH1_TX_THR_EVENT_INT_RAW"
              },
              "CH0_TX_THR_EVENT_INT_RAW": {
                "bit": 24,
                "description": "CH0_TX_THR_EVENT_INT_RAW"
              },
              "CH7_ERR_INT_RAW": {
                "bit": 23,
                "description": "CH7_ERR_INT_RAW"
              },
              "CH7_RX_END_INT_RAW": {
                "bit": 22,
                "description": "CH7_RX_END_INT_RAW"
              },
              "CH7_TX_END_INT_RAW": {
                "bit": 21,
                "description": "CH7_TX_END_INT_RAW"
              },
              "CH6_ERR_INT_RAW": {
                "bit": 20,
                "description": "CH6_ERR_INT_RAW"
              },
              "CH6_RX_END_INT_RAW": {
                "bit": 19,
                "description": "CH6_RX_END_INT_RAW"
              },
              "CH6_TX_END_INT_RAW": {
                "bit": 18,
                "description": "CH6_TX_END_INT_RAW"
              },
              "CH5_ERR_INT_RAW": {
                "bit": 17,
                "description": "CH5_ERR_INT_RAW"
              },
              "CH5_RX_END_INT_RAW": {
                "bit": 16,
                "description": "CH5_RX_END_INT_RAW"
              },
              "CH5_TX_END_INT_RAW": {
                "bit": 15,
                "description": "CH5_TX_END_INT_RAW"
              },
              "CH4_ERR_INT_RAW": {
                "bit": 14,
                "description": "CH4_ERR_INT_RAW"
              },
              "CH4_RX_END_INT_RAW": {
                "bit": 13,
                "description": "CH4_RX_END_INT_RAW"
              },
              "CH4_TX_END_INT_RAW": {
                "bit": 12,
                "description": "CH4_TX_END_INT_RAW"
              },
              "CH3_ERR_INT_RAW": {
                "bit": 11,
                "description": "CH3_ERR_INT_RAW"
              },
              "CH3_RX_END_INT_RAW": {
                "bit": 10,
                "description": "CH3_RX_END_INT_RAW"
              },
              "CH3_TX_END_INT_RAW": {
                "bit": 9,
                "description": "CH3_TX_END_INT_RAW"
              },
              "CH2_ERR_INT_RAW": {
                "bit": 8,
                "description": "CH2_ERR_INT_RAW"
              },
              "CH2_RX_END_INT_RAW": {
                "bit": 7,
                "description": "CH2_RX_END_INT_RAW"
              },
              "CH2_TX_END_INT_RAW": {
                "bit": 6,
                "description": "CH2_TX_END_INT_RAW"
              },
              "CH1_ERR_INT_RAW": {
                "bit": 5,
                "description": "CH1_ERR_INT_RAW"
              },
              "CH1_RX_END_INT_RAW": {
                "bit": 4,
                "description": "CH1_RX_END_INT_RAW"
              },
              "CH1_TX_END_INT_RAW": {
                "bit": 3,
                "description": "CH1_TX_END_INT_RAW"
              },
              "CH0_ERR_INT_RAW": {
                "bit": 2,
                "description": "CH0_ERR_INT_RAW"
              },
              "CH0_RX_END_INT_RAW": {
                "bit": 1,
                "description": "CH0_RX_END_INT_RAW"
              },
              "CH0_TX_END_INT_RAW": {
                "bit": 0,
                "description": "CH0_TX_END_INT_RAW"
              }
            },
            "INT_ST": {
              "CH7_TX_THR_EVENT_INT_ST": {
                "bit": 31,
                "description": "CH7_TX_THR_EVENT_INT_ST"
              },
              "CH6_TX_THR_EVENT_INT_ST": {
                "bit": 30,
                "description": "CH6_TX_THR_EVENT_INT_ST"
              },
              "CH5_TX_THR_EVENT_INT_ST": {
                "bit": 29,
                "description": "CH5_TX_THR_EVENT_INT_ST"
              },
              "CH4_TX_THR_EVENT_INT_ST": {
                "bit": 28,
                "description": "CH4_TX_THR_EVENT_INT_ST"
              },
              "CH3_TX_THR_EVENT_INT_ST": {
                "bit": 27,
                "description": "CH3_TX_THR_EVENT_INT_ST"
              },
              "CH2_TX_THR_EVENT_INT_ST": {
                "bit": 26,
                "description": "CH2_TX_THR_EVENT_INT_ST"
              },
              "CH1_TX_THR_EVENT_INT_ST": {
                "bit": 25,
                "description": "CH1_TX_THR_EVENT_INT_ST"
              },
              "CH0_TX_THR_EVENT_INT_ST": {
                "bit": 24,
                "description": "CH0_TX_THR_EVENT_INT_ST"
              },
              "CH7_ERR_INT_ST": {
                "bit": 23,
                "description": "CH7_ERR_INT_ST"
              },
              "CH7_RX_END_INT_ST": {
                "bit": 22,
                "description": "CH7_RX_END_INT_ST"
              },
              "CH7_TX_END_INT_ST": {
                "bit": 21,
                "description": "CH7_TX_END_INT_ST"
              },
              "CH6_ERR_INT_ST": {
                "bit": 20,
                "description": "CH6_ERR_INT_ST"
              },
              "CH6_RX_END_INT_ST": {
                "bit": 19,
                "description": "CH6_RX_END_INT_ST"
              },
              "CH6_TX_END_INT_ST": {
                "bit": 18,
                "description": "CH6_TX_END_INT_ST"
              },
              "CH5_ERR_INT_ST": {
                "bit": 17,
                "description": "CH5_ERR_INT_ST"
              },
              "CH5_RX_END_INT_ST": {
                "bit": 16,
                "description": "CH5_RX_END_INT_ST"
              },
              "CH5_TX_END_INT_ST": {
                "bit": 15,
                "description": "CH5_TX_END_INT_ST"
              },
              "CH4_ERR_INT_ST": {
                "bit": 14,
                "description": "CH4_ERR_INT_ST"
              },
              "CH4_RX_END_INT_ST": {
                "bit": 13,
                "description": "CH4_RX_END_INT_ST"
              },
              "CH4_TX_END_INT_ST": {
                "bit": 12,
                "description": "CH4_TX_END_INT_ST"
              },
              "CH3_ERR_INT_ST": {
                "bit": 11,
                "description": "CH3_ERR_INT_ST"
              },
              "CH3_RX_END_INT_ST": {
                "bit": 10,
                "description": "CH3_RX_END_INT_ST"
              },
              "CH3_TX_END_INT_ST": {
                "bit": 9,
                "description": "CH3_TX_END_INT_ST"
              },
              "CH2_ERR_INT_ST": {
                "bit": 8,
                "description": "CH2_ERR_INT_ST"
              },
              "CH2_RX_END_INT_ST": {
                "bit": 7,
                "description": "CH2_RX_END_INT_ST"
              },
              "CH2_TX_END_INT_ST": {
                "bit": 6,
                "description": "CH2_TX_END_INT_ST"
              },
              "CH1_ERR_INT_ST": {
                "bit": 5,
                "description": "CH1_ERR_INT_ST"
              },
              "CH1_RX_END_INT_ST": {
                "bit": 4,
                "description": "CH1_RX_END_INT_ST"
              },
              "CH1_TX_END_INT_ST": {
                "bit": 3,
                "description": "CH1_TX_END_INT_ST"
              },
              "CH0_ERR_INT_ST": {
                "bit": 2,
                "description": "CH0_ERR_INT_ST"
              },
              "CH0_RX_END_INT_ST": {
                "bit": 1,
                "description": "CH0_RX_END_INT_ST"
              },
              "CH0_TX_END_INT_ST": {
                "bit": 0,
                "description": "CH0_TX_END_INT_ST"
              }
            },
            "INT_ENA": {
              "CH7_TX_THR_EVENT_INT_ENA": {
                "bit": 31,
                "description": "CH7_TX_THR_EVENT_INT_ENA"
              },
              "CH6_TX_THR_EVENT_INT_ENA": {
                "bit": 30,
                "description": "CH6_TX_THR_EVENT_INT_ENA"
              },
              "CH5_TX_THR_EVENT_INT_ENA": {
                "bit": 29,
                "description": "CH5_TX_THR_EVENT_INT_ENA"
              },
              "CH4_TX_THR_EVENT_INT_ENA": {
                "bit": 28,
                "description": "CH4_TX_THR_EVENT_INT_ENA"
              },
              "CH3_TX_THR_EVENT_INT_ENA": {
                "bit": 27,
                "description": "CH3_TX_THR_EVENT_INT_ENA"
              },
              "CH2_TX_THR_EVENT_INT_ENA": {
                "bit": 26,
                "description": "CH2_TX_THR_EVENT_INT_ENA"
              },
              "CH1_TX_THR_EVENT_INT_ENA": {
                "bit": 25,
                "description": "CH1_TX_THR_EVENT_INT_ENA"
              },
              "CH0_TX_THR_EVENT_INT_ENA": {
                "bit": 24,
                "description": "CH0_TX_THR_EVENT_INT_ENA"
              },
              "CH7_ERR_INT_ENA": {
                "bit": 23,
                "description": "CH7_ERR_INT_ENA"
              },
              "CH7_RX_END_INT_ENA": {
                "bit": 22,
                "description": "CH7_RX_END_INT_ENA"
              },
              "CH7_TX_END_INT_ENA": {
                "bit": 21,
                "description": "CH7_TX_END_INT_ENA"
              },
              "CH6_ERR_INT_ENA": {
                "bit": 20,
                "description": "CH6_ERR_INT_ENA"
              },
              "CH6_RX_END_INT_ENA": {
                "bit": 19,
                "description": "CH6_RX_END_INT_ENA"
              },
              "CH6_TX_END_INT_ENA": {
                "bit": 18,
                "description": "CH6_TX_END_INT_ENA"
              },
              "CH5_ERR_INT_ENA": {
                "bit": 17,
                "description": "CH5_ERR_INT_ENA"
              },
              "CH5_RX_END_INT_ENA": {
                "bit": 16,
                "description": "CH5_RX_END_INT_ENA"
              },
              "CH5_TX_END_INT_ENA": {
                "bit": 15,
                "description": "CH5_TX_END_INT_ENA"
              },
              "CH4_ERR_INT_ENA": {
                "bit": 14,
                "description": "CH4_ERR_INT_ENA"
              },
              "CH4_RX_END_INT_ENA": {
                "bit": 13,
                "description": "CH4_RX_END_INT_ENA"
              },
              "CH4_TX_END_INT_ENA": {
                "bit": 12,
                "description": "CH4_TX_END_INT_ENA"
              },
              "CH3_ERR_INT_ENA": {
                "bit": 11,
                "description": "CH3_ERR_INT_ENA"
              },
              "CH3_RX_END_INT_ENA": {
                "bit": 10,
                "description": "CH3_RX_END_INT_ENA"
              },
              "CH3_TX_END_INT_ENA": {
                "bit": 9,
                "description": "CH3_TX_END_INT_ENA"
              },
              "CH2_ERR_INT_ENA": {
                "bit": 8,
                "description": "CH2_ERR_INT_ENA"
              },
              "CH2_RX_END_INT_ENA": {
                "bit": 7,
                "description": "CH2_RX_END_INT_ENA"
              },
              "CH2_TX_END_INT_ENA": {
                "bit": 6,
                "description": "CH2_TX_END_INT_ENA"
              },
              "CH1_ERR_INT_ENA": {
                "bit": 5,
                "description": "CH1_ERR_INT_ENA"
              },
              "CH1_RX_END_INT_ENA": {
                "bit": 4,
                "description": "CH1_RX_END_INT_ENA"
              },
              "CH1_TX_END_INT_ENA": {
                "bit": 3,
                "description": "CH1_TX_END_INT_ENA"
              },
              "CH0_ERR_INT_ENA": {
                "bit": 2,
                "description": "CH0_ERR_INT_ENA"
              },
              "CH0_RX_END_INT_ENA": {
                "bit": 1,
                "description": "CH0_RX_END_INT_ENA"
              },
              "CH0_TX_END_INT_ENA": {
                "bit": 0,
                "description": "CH0_TX_END_INT_ENA"
              }
            },
            "INT_CLR": {
              "CH7_TX_THR_EVENT_INT_CLR": {
                "bit": 31,
                "description": "CH7_TX_THR_EVENT_INT_CLR"
              },
              "CH6_TX_THR_EVENT_INT_CLR": {
                "bit": 30,
                "description": "CH6_TX_THR_EVENT_INT_CLR"
              },
              "CH5_TX_THR_EVENT_INT_CLR": {
                "bit": 29,
                "description": "CH5_TX_THR_EVENT_INT_CLR"
              },
              "CH4_TX_THR_EVENT_INT_CLR": {
                "bit": 28,
                "description": "CH4_TX_THR_EVENT_INT_CLR"
              },
              "CH3_TX_THR_EVENT_INT_CLR": {
                "bit": 27,
                "description": "CH3_TX_THR_EVENT_INT_CLR"
              },
              "CH2_TX_THR_EVENT_INT_CLR": {
                "bit": 26,
                "description": "CH2_TX_THR_EVENT_INT_CLR"
              },
              "CH1_TX_THR_EVENT_INT_CLR": {
                "bit": 25,
                "description": "CH1_TX_THR_EVENT_INT_CLR"
              },
              "CH0_TX_THR_EVENT_INT_CLR": {
                "bit": 24,
                "description": "CH0_TX_THR_EVENT_INT_CLR"
              },
              "CH7_ERR_INT_CLR": {
                "bit": 23,
                "description": "CH7_ERR_INT_CLR"
              },
              "CH7_RX_END_INT_CLR": {
                "bit": 22,
                "description": "CH7_RX_END_INT_CLR"
              },
              "CH7_TX_END_INT_CLR": {
                "bit": 21,
                "description": "CH7_TX_END_INT_CLR"
              },
              "CH6_ERR_INT_CLR": {
                "bit": 20,
                "description": "CH6_ERR_INT_CLR"
              },
              "CH6_RX_END_INT_CLR": {
                "bit": 19,
                "description": "CH6_RX_END_INT_CLR"
              },
              "CH6_TX_END_INT_CLR": {
                "bit": 18,
                "description": "CH6_TX_END_INT_CLR"
              },
              "CH5_ERR_INT_CLR": {
                "bit": 17,
                "description": "CH5_ERR_INT_CLR"
              },
              "CH5_RX_END_INT_CLR": {
                "bit": 16,
                "description": "CH5_RX_END_INT_CLR"
              },
              "CH5_TX_END_INT_CLR": {
                "bit": 15,
                "description": "CH5_TX_END_INT_CLR"
              },
              "CH4_ERR_INT_CLR": {
                "bit": 14,
                "description": "CH4_ERR_INT_CLR"
              },
              "CH4_RX_END_INT_CLR": {
                "bit": 13,
                "description": "CH4_RX_END_INT_CLR"
              },
              "CH4_TX_END_INT_CLR": {
                "bit": 12,
                "description": "CH4_TX_END_INT_CLR"
              },
              "CH3_ERR_INT_CLR": {
                "bit": 11,
                "description": "CH3_ERR_INT_CLR"
              },
              "CH3_RX_END_INT_CLR": {
                "bit": 10,
                "description": "CH3_RX_END_INT_CLR"
              },
              "CH3_TX_END_INT_CLR": {
                "bit": 9,
                "description": "CH3_TX_END_INT_CLR"
              },
              "CH2_ERR_INT_CLR": {
                "bit": 8,
                "description": "CH2_ERR_INT_CLR"
              },
              "CH2_RX_END_INT_CLR": {
                "bit": 7,
                "description": "CH2_RX_END_INT_CLR"
              },
              "CH2_TX_END_INT_CLR": {
                "bit": 6,
                "description": "CH2_TX_END_INT_CLR"
              },
              "CH1_ERR_INT_CLR": {
                "bit": 5,
                "description": "CH1_ERR_INT_CLR"
              },
              "CH1_RX_END_INT_CLR": {
                "bit": 4,
                "description": "CH1_RX_END_INT_CLR"
              },
              "CH1_TX_END_INT_CLR": {
                "bit": 3,
                "description": "CH1_TX_END_INT_CLR"
              },
              "CH0_ERR_INT_CLR": {
                "bit": 2,
                "description": "CH0_ERR_INT_CLR"
              },
              "CH0_RX_END_INT_CLR": {
                "bit": 1,
                "description": "CH0_RX_END_INT_CLR"
              },
              "CH0_TX_END_INT_CLR": {
                "bit": 0,
                "description": "CH0_TX_END_INT_CLR"
              }
            },
            "CH0CARRIER_DUTY": {
              "CARRIER_HIGH_CH0": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH0",
                "width": 16
              },
              "CARRIER_LOW_CH0": {
                "bit": 0,
                "description": "CARRIER_LOW_CH0",
                "width": 16
              }
            },
            "CH1CARRIER_DUTY": {
              "CARRIER_HIGH_CH1": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH1",
                "width": 16
              },
              "CARRIER_LOW_CH1": {
                "bit": 0,
                "description": "CARRIER_LOW_CH1",
                "width": 16
              }
            },
            "CH2CARRIER_DUTY": {
              "CARRIER_HIGH_CH2": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH2",
                "width": 16
              },
              "CARRIER_LOW_CH2": {
                "bit": 0,
                "description": "CARRIER_LOW_CH2",
                "width": 16
              }
            },
            "CH3CARRIER_DUTY": {
              "CARRIER_HIGH_CH3": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH3",
                "width": 16
              },
              "CARRIER_LOW_CH3": {
                "bit": 0,
                "description": "CARRIER_LOW_CH3",
                "width": 16
              }
            },
            "CH4CARRIER_DUTY": {
              "CARRIER_HIGH_CH4": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH4",
                "width": 16
              },
              "CARRIER_LOW_CH4": {
                "bit": 0,
                "description": "CARRIER_LOW_CH4",
                "width": 16
              }
            },
            "CH5CARRIER_DUTY": {
              "CARRIER_HIGH_CH5": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH5",
                "width": 16
              },
              "CARRIER_LOW_CH5": {
                "bit": 0,
                "description": "CARRIER_LOW_CH5",
                "width": 16
              }
            },
            "CH6CARRIER_DUTY": {
              "CARRIER_HIGH_CH6": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH6",
                "width": 16
              },
              "CARRIER_LOW_CH6": {
                "bit": 0,
                "description": "CARRIER_LOW_CH6",
                "width": 16
              }
            },
            "CH7CARRIER_DUTY": {
              "CARRIER_HIGH_CH7": {
                "bit": 16,
                "description": "CARRIER_HIGH_CH7",
                "width": 16
              },
              "CARRIER_LOW_CH7": {
                "bit": 0,
                "description": "CARRIER_LOW_CH7",
                "width": 16
              }
            },
            "CH0_TX_LIM": {
              "TX_LIM_CH0": {
                "bit": 0,
                "description": "TX_LIM_CH0",
                "width": 9
              }
            },
            "CH1_TX_LIM": {
              "TX_LIM_CH1": {
                "bit": 0,
                "description": "TX_LIM_CH1",
                "width": 9
              }
            },
            "CH2_TX_LIM": {
              "TX_LIM_CH2": {
                "bit": 0,
                "description": "TX_LIM_CH2",
                "width": 9
              }
            },
            "CH3_TX_LIM": {
              "TX_LIM_CH3": {
                "bit": 0,
                "description": "TX_LIM_CH3",
                "width": 9
              }
            },
            "CH4_TX_LIM": {
              "TX_LIM_CH4": {
                "bit": 0,
                "description": "TX_LIM_CH4",
                "width": 9
              }
            },
            "CH5_TX_LIM": {
              "TX_LIM_CH5": {
                "bit": 0,
                "description": "TX_LIM_CH5",
                "width": 9
              }
            },
            "CH6_TX_LIM": {
              "TX_LIM_CH6": {
                "bit": 0,
                "description": "TX_LIM_CH6",
                "width": 9
              }
            },
            "CH7_TX_LIM": {
              "TX_LIM_CH7": {
                "bit": 0,
                "description": "TX_LIM_CH7",
                "width": 9
              }
            },
            "APB_CONF": {
              "MEM_TX_WRAP_EN": {
                "bit": 1,
                "description": "MEM_TX_WRAP_EN"
              },
              "APB_FIFO_MASK": {
                "bit": 0,
                "description": "APB_FIFO_MASK"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "ETH": {
          "instances": [
            {
              "name": "EMAC",
              "base": "0x3FF69000"
            }
          ],
          "registers": {}
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x3FF44000",
              "irq": 22
            },
            {
              "name": "DPORT",
              "base": "0x3FF00000"
            },
            {
              "name": "GPIO_SD",
              "base": "0x3FF44F00"
            }
          ],
          "registers": {
            "BT_SELECT": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO_BT_SELECT"
            },
            "OUT": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO_OUT"
            },
            "OUT_W1TS": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO_OUT_W1TS"
            },
            "OUT_W1TC": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO_OUT_W1TC"
            },
            "OUT1": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO_OUT1"
            },
            "OUT1_W1TS": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO_OUT1_W1TS"
            },
            "OUT1_W1TC": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO_OUT1_W1TC"
            },
            "SDIO_SELECT": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO_SDIO_SELECT"
            },
            "ENABLE": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO_ENABLE"
            },
            "ENABLE_W1TS": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO_ENABLE_W1TS"
            },
            "ENABLE_W1TC": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO_ENABLE_W1TC"
            },
            "ENABLE1": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO_ENABLE1"
            },
            "ENABLE1_W1TS": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO_ENABLE1_W1TS"
            },
            "ENABLE1_W1TC": {
              "offset": "0x34",
              "size": 32,
              "description": "GPIO_ENABLE1_W1TC"
            },
            "STRAP": {
              "offset": "0x38",
              "size": 32,
              "description": "GPIO_STRAP"
            },
            "IN": {
              "offset": "0x3C",
              "size": 32,
              "description": "GPIO_IN"
            },
            "IN1": {
              "offset": "0x40",
              "size": 32,
              "description": "GPIO_IN1"
            },
            "STATUS": {
              "offset": "0x44",
              "size": 32,
              "description": "GPIO_STATUS"
            },
            "STATUS_W1TS": {
              "offset": "0x48",
              "size": 32,
              "description": "GPIO_STATUS_W1TS"
            },
            "STATUS_W1TC": {
              "offset": "0x4C",
              "size": 32,
              "description": "GPIO_STATUS_W1TC"
            },
            "STATUS1": {
              "offset": "0x50",
              "size": 32,
              "description": "GPIO_STATUS1"
            },
            "STATUS1_W1TS": {
              "offset": "0x54",
              "size": 32,
              "description": "GPIO_STATUS1_W1TS"
            },
            "STATUS1_W1TC": {
              "offset": "0x58",
              "size": 32,
              "description": "GPIO_STATUS1_W1TC"
            },
            "ACPU_INT": {
              "offset": "0x60",
              "size": 32,
              "description": "GPIO_ACPU_INT"
            },
            "ACPU_NMI_INT": {
              "offset": "0x64",
              "size": 32,
              "description": "GPIO_ACPU_NMI_INT"
            },
            "PCPU_INT": {
              "offset": "0x68",
              "size": 32,
              "description": "GPIO_PCPU_INT"
            },
            "PCPU_NMI_INT": {
              "offset": "0x6C",
              "size": 32,
              "description": "GPIO_PCPU_NMI_INT"
            },
            "CPUSDIO_INT": {
              "offset": "0x70",
              "size": 32,
              "description": "GPIO_CPUSDIO_INT"
            },
            "ACPU_INT1": {
              "offset": "0x74",
              "size": 32,
              "description": "GPIO_ACPU_INT1"
            },
            "ACPU_NMI_INT1": {
              "offset": "0x78",
              "size": 32,
              "description": "GPIO_ACPU_NMI_INT1"
            },
            "PCPU_INT1": {
              "offset": "0x7C",
              "size": 32,
              "description": "GPIO_PCPU_INT1"
            },
            "PCPU_NMI_INT1": {
              "offset": "0x80",
              "size": 32,
              "description": "GPIO_PCPU_NMI_INT1"
            },
            "CPUSDIO_INT1": {
              "offset": "0x84",
              "size": 32,
              "description": "GPIO_CPUSDIO_INT1"
            },
            "PIN%s": {
              "offset": "0x88",
              "size": 32,
              "description": "GPIO_PIN0"
            },
            "cali_conf": {
              "offset": "0x128",
              "size": 32,
              "description": "GPIO_cali_conf"
            },
            "cali_data": {
              "offset": "0x12C",
              "size": 32,
              "description": "GPIO_cali_data"
            },
            "FUNC%s_IN_SEL_CFG": {
              "offset": "0x130",
              "size": 32,
              "description": "GPIO_FUNC0_IN_SEL_CFG"
            },
            "FUNC%s_OUT_SEL_CFG": {
              "offset": "0x530",
              "size": 32,
              "description": "GPIO_FUNC0_OUT_SEL_CFG"
            }
          },
          "bits": {
            "BT_SELECT": {
              "BT_SEL": {
                "bit": 0,
                "description": "BT_SEL",
                "width": 32
              }
            },
            "OUT": {
              "OUT_DATA": {
                "bit": 0,
                "description": "OUT_DATA",
                "width": 32
              }
            },
            "OUT_W1TS": {
              "OUT_DATA_W1TS": {
                "bit": 0,
                "description": "OUT_DATA_W1TS",
                "width": 32
              }
            },
            "OUT_W1TC": {
              "OUT_DATA_W1TC": {
                "bit": 0,
                "description": "OUT_DATA_W1TC",
                "width": 32
              }
            },
            "OUT1": {
              "OUT1_DATA": {
                "bit": 0,
                "description": "OUT1_DATA",
                "width": 8
              }
            },
            "OUT1_W1TS": {
              "OUT1_DATA_W1TS": {
                "bit": 0,
                "description": "OUT1_DATA_W1TS",
                "width": 8
              }
            },
            "OUT1_W1TC": {
              "OUT1_DATA_W1TC": {
                "bit": 0,
                "description": "OUT1_DATA_W1TC",
                "width": 8
              }
            },
            "SDIO_SELECT": {
              "SDIO_SEL": {
                "bit": 0,
                "description": "SDIO_SEL",
                "width": 8
              }
            },
            "ENABLE": {
              "ENABLE_DATA": {
                "bit": 0,
                "description": "ENABLE_DATA",
                "width": 32
              }
            },
            "ENABLE_W1TS": {
              "ENABLE_DATA_W1TS": {
                "bit": 0,
                "description": "ENABLE_DATA_W1TS",
                "width": 32
              }
            },
            "ENABLE_W1TC": {
              "ENABLE_DATA_W1TC": {
                "bit": 0,
                "description": "ENABLE_DATA_W1TC",
                "width": 32
              }
            },
            "ENABLE1": {
              "ENABLE1_DATA": {
                "bit": 0,
                "description": "ENABLE1_DATA",
                "width": 8
              }
            },
            "ENABLE1_W1TS": {
              "ENABLE1_DATA_W1TS": {
                "bit": 0,
                "description": "ENABLE1_DATA_W1TS",
                "width": 8
              }
            },
            "ENABLE1_W1TC": {
              "ENABLE1_DATA_W1TC": {
                "bit": 0,
                "description": "ENABLE1_DATA_W1TC",
                "width": 8
              }
            },
            "STRAP": {
              "STRAPPING": {
                "bit": 0,
                "description": "STRAPPING",
                "width": 16
              }
            },
            "IN": {
              "IN_DATA": {
                "bit": 0,
                "description": "IN_DATA",
                "width": 32
              }
            },
            "IN1": {
              "IN1_DATA": {
                "bit": 0,
                "description": "IN1_DATA",
                "width": 8
              }
            },
            "STATUS": {
              "STATUS_INT": {
                "bit": 0,
                "description": "STATUS_INT",
                "width": 32
              }
            },
            "STATUS_W1TS": {
              "STATUS_INT_W1TS": {
                "bit": 0,
                "description": "STATUS_INT_W1TS",
                "width": 32
              }
            },
            "STATUS_W1TC": {
              "STATUS_INT_W1TC": {
                "bit": 0,
                "description": "STATUS_INT_W1TC",
                "width": 32
              }
            },
            "STATUS1": {
              "STATUS1_INT": {
                "bit": 0,
                "description": "STATUS1_INT",
                "width": 8
              }
            },
            "STATUS1_W1TS": {
              "STATUS1_INT_W1TS": {
                "bit": 0,
                "description": "STATUS1_INT_W1TS",
                "width": 8
              }
            },
            "STATUS1_W1TC": {
              "STATUS1_INT_W1TC": {
                "bit": 0,
                "description": "STATUS1_INT_W1TC",
                "width": 8
              }
            },
            "ACPU_INT": {
              "APPCPU_INT": {
                "bit": 0,
                "description": "APPCPU_INT",
                "width": 32
              }
            },
            "ACPU_NMI_INT": {
              "APPCPU_NMI_INT": {
                "bit": 0,
                "description": "APPCPU_NMI_INT",
                "width": 32
              }
            },
            "PCPU_INT": {
              "PROCPU_INT": {
                "bit": 0,
                "description": "PROCPU_INT",
                "width": 32
              }
            },
            "PCPU_NMI_INT": {
              "PROCPU_NMI_INT": {
                "bit": 0,
                "description": "PROCPU_NMI_INT",
                "width": 32
              }
            },
            "CPUSDIO_INT": {
              "SDIO_INT": {
                "bit": 0,
                "description": "SDIO_INT",
                "width": 32
              }
            },
            "ACPU_INT1": {
              "APPCPU_INT_H": {
                "bit": 0,
                "description": "APPCPU_INT_H",
                "width": 8
              }
            },
            "ACPU_NMI_INT1": {
              "APPCPU_NMI_INT_H": {
                "bit": 0,
                "description": "APPCPU_NMI_INT_H",
                "width": 8
              }
            },
            "PCPU_INT1": {
              "PROCPU_INT_H": {
                "bit": 0,
                "description": "PROCPU_INT_H",
                "width": 8
              }
            },
            "PCPU_NMI_INT1": {
              "PROCPU_NMI_INT_H": {
                "bit": 0,
                "description": "PROCPU_NMI_INT_H",
                "width": 8
              }
            },
            "CPUSDIO_INT1": {
              "SDIO_INT_H": {
                "bit": 0,
                "description": "SDIO_INT_H",
                "width": 8
              }
            },
            "PIN%s": {
              "INT_ENA": {
                "bit": 13,
                "description": "INT_ENA",
                "width": 5
              },
              "CONFIG": {
                "bit": 11,
                "description": "CONFIG",
                "width": 2
              },
              "WAKEUP_ENABLE": {
                "bit": 10,
                "description": "WAKEUP_ENABLE"
              },
              "INT_TYPE": {
                "bit": 7,
                "description": "INT_TYPE",
                "width": 3
              },
              "PAD_DRIVER": {
                "bit": 2,
                "description": "PAD_DRIVER"
              }
            },
            "cali_conf": {
              "CALI_START": {
                "bit": 31,
                "description": "CALI_START"
              },
              "CALI_RTC_MAX": {
                "bit": 0,
                "description": "CALI_RTC_MAX",
                "width": 10
              }
            },
            "cali_data": {
              "CALI_RDY_SYNC2": {
                "bit": 31,
                "description": "CALI_RDY_SYNC2"
              },
              "CALI_RDY_REAL": {
                "bit": 30,
                "description": "CALI_RDY_REAL"
              },
              "CALI_VALUE_SYNC2": {
                "bit": 0,
                "description": "CALI_VALUE_SYNC2",
                "width": 20
              }
            },
            "FUNC%s_IN_SEL_CFG": {
              "SEL": {
                "bit": 7,
                "description": "SEL"
              },
              "IN_INV_SEL": {
                "bit": 6,
                "description": "IN_INV_SEL"
              },
              "IN_SEL": {
                "bit": 0,
                "description": "IN_SEL",
                "width": 6
              }
            },
            "FUNC%s_OUT_SEL_CFG": {
              "OEN_INV_SEL": {
                "bit": 11,
                "description": "OEN_INV_SEL"
              },
              "OEN_SEL": {
                "bit": 10,
                "description": "OEN_SEL"
              },
              "OUT_INV_SEL": {
                "bit": 9,
                "description": "OUT_INV_SEL"
              },
              "OUT_SEL": {
                "bit": 0,
                "description": "OUT_SEL",
                "width": 9
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "FRC_TIMER",
              "base": "0x3FF47000"
            },
            {
              "name": "TIMG1",
              "base": "0x3FF60000"
            },
            {
              "name": "TIMG0",
              "base": "0x3FF5F000"
            }
          ],
          "registers": {}
        },
        "SLCHOST": {
          "instances": [
            {
              "name": "SLCHOST",
              "base": "0x3FF55000"
            }
          ],
          "registers": {
            "HOST_SLCHOST_FUNC2_0": {
              "offset": "0x10",
              "size": 32,
              "description": "HOST_SLCHOST_FUNC2_0"
            },
            "HOST_SLCHOST_FUNC2_1": {
              "offset": "0x14",
              "size": 32,
              "description": "HOST_SLCHOST_FUNC2_1"
            },
            "HOST_SLCHOST_FUNC2_2": {
              "offset": "0x20",
              "size": 32,
              "description": "HOST_SLCHOST_FUNC2_2"
            },
            "HOST_SLCHOST_GPIO_STATUS0": {
              "offset": "0x34",
              "size": 32,
              "description": "HOST_SLCHOST_GPIO_STATUS0"
            },
            "HOST_SLCHOST_GPIO_STATUS1": {
              "offset": "0x38",
              "size": 32,
              "description": "HOST_SLCHOST_GPIO_STATUS1"
            },
            "HOST_SLCHOST_GPIO_IN0": {
              "offset": "0x3C",
              "size": 32,
              "description": "HOST_SLCHOST_GPIO_IN0"
            },
            "HOST_SLCHOST_GPIO_IN1": {
              "offset": "0x40",
              "size": 32,
              "description": "HOST_SLCHOST_GPIO_IN1"
            },
            "HOST_SLC0HOST_TOKEN_RDATA": {
              "offset": "0x44",
              "size": 32,
              "description": "HOST_SLC0HOST_TOKEN_RDATA"
            },
            "HOST_SLC0_HOST_PF": {
              "offset": "0x48",
              "size": 32,
              "description": "HOST_SLC0_HOST_PF"
            },
            "HOST_SLC1_HOST_PF": {
              "offset": "0x4C",
              "size": 32,
              "description": "HOST_SLC1_HOST_PF"
            },
            "HOST_SLC0HOST_INT_RAW": {
              "offset": "0x50",
              "size": 32,
              "description": "HOST_SLC0HOST_INT_RAW"
            },
            "HOST_SLC1HOST_INT_RAW": {
              "offset": "0x54",
              "size": 32,
              "description": "HOST_SLC1HOST_INT_RAW"
            },
            "HOST_SLC0HOST_INT_ST": {
              "offset": "0x58",
              "size": 32,
              "description": "HOST_SLC0HOST_INT_ST"
            },
            "HOST_SLC1HOST_INT_ST": {
              "offset": "0x5C",
              "size": 32,
              "description": "HOST_SLC1HOST_INT_ST"
            },
            "HOST_SLCHOST_PKT_LEN": {
              "offset": "0x60",
              "size": 32,
              "description": "HOST_SLCHOST_PKT_LEN"
            },
            "HOST_SLCHOST_STATE_W0": {
              "offset": "0x64",
              "size": 32,
              "description": "HOST_SLCHOST_STATE_W0"
            },
            "HOST_SLCHOST_STATE_W1": {
              "offset": "0x68",
              "size": 32,
              "description": "HOST_SLCHOST_STATE_W1"
            },
            "HOST_SLCHOST_CONF_W0": {
              "offset": "0x6C",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W0"
            },
            "HOST_SLCHOST_CONF_W1": {
              "offset": "0x70",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W1"
            },
            "HOST_SLCHOST_CONF_W2": {
              "offset": "0x74",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W2"
            },
            "HOST_SLCHOST_CONF_W3": {
              "offset": "0x78",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W3"
            },
            "HOST_SLCHOST_CONF_W4": {
              "offset": "0x7C",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W4"
            },
            "HOST_SLCHOST_CONF_W5": {
              "offset": "0x80",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W5"
            },
            "HOST_SLCHOST_CONF_W6": {
              "offset": "0x88",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W6"
            },
            "HOST_SLCHOST_CONF_W7": {
              "offset": "0x8C",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W7"
            },
            "HOST_SLCHOST_PKT_LEN0": {
              "offset": "0x90",
              "size": 32,
              "description": "HOST_SLCHOST_PKT_LEN0"
            },
            "HOST_SLCHOST_PKT_LEN1": {
              "offset": "0x94",
              "size": 32,
              "description": "HOST_SLCHOST_PKT_LEN1"
            },
            "HOST_SLCHOST_PKT_LEN2": {
              "offset": "0x98",
              "size": 32,
              "description": "HOST_SLCHOST_PKT_LEN2"
            },
            "HOST_SLCHOST_CONF_W8": {
              "offset": "0x9C",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W8"
            },
            "HOST_SLCHOST_CONF_W9": {
              "offset": "0xA0",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W9"
            },
            "HOST_SLCHOST_CONF_W10": {
              "offset": "0xA4",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W10"
            },
            "HOST_SLCHOST_CONF_W11": {
              "offset": "0xA8",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W11"
            },
            "HOST_SLCHOST_CONF_W12": {
              "offset": "0xAC",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W12"
            },
            "HOST_SLCHOST_CONF_W13": {
              "offset": "0xB0",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W13"
            },
            "HOST_SLCHOST_CONF_W14": {
              "offset": "0xB4",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W14"
            },
            "HOST_SLCHOST_CONF_W15": {
              "offset": "0xB8",
              "size": 32,
              "description": "HOST_SLCHOST_CONF_W15"
            },
            "HOST_SLCHOST_CHECK_SUM0": {
              "offset": "0xBC",
              "size": 32,
              "description": "HOST_SLCHOST_CHECK_SUM0"
            },
            "HOST_SLCHOST_CHECK_SUM1": {
              "offset": "0xC0",
              "size": 32,
              "description": "HOST_SLCHOST_CHECK_SUM1"
            },
            "HOST_SLC1HOST_TOKEN_RDATA": {
              "offset": "0xC4",
              "size": 32,
              "description": "HOST_SLC1HOST_TOKEN_RDATA"
            },
            "HOST_SLC0HOST_TOKEN_WDATA": {
              "offset": "0xC8",
              "size": 32,
              "description": "HOST_SLC0HOST_TOKEN_WDATA"
            },
            "HOST_SLC1HOST_TOKEN_WDATA": {
              "offset": "0xCC",
              "size": 32,
              "description": "HOST_SLC1HOST_TOKEN_WDATA"
            },
            "HOST_SLCHOST_TOKEN_CON": {
              "offset": "0xD0",
              "size": 32,
              "description": "HOST_SLCHOST_TOKEN_CON"
            },
            "HOST_SLC0HOST_INT_CLR": {
              "offset": "0xD4",
              "size": 32,
              "description": "HOST_SLC0HOST_INT_CLR"
            },
            "HOST_SLC1HOST_INT_CLR": {
              "offset": "0xD8",
              "size": 32,
              "description": "HOST_SLC1HOST_INT_CLR"
            },
            "HOST_SLC0HOST_FUNC1_INT_ENA": {
              "offset": "0xDC",
              "size": 32,
              "description": "HOST_SLC0HOST_FUNC1_INT_ENA"
            },
            "HOST_SLC1HOST_FUNC1_INT_ENA": {
              "offset": "0xE0",
              "size": 32,
              "description": "HOST_SLC1HOST_FUNC1_INT_ENA"
            },
            "HOST_SLC0HOST_FUNC2_INT_ENA": {
              "offset": "0xE4",
              "size": 32,
              "description": "HOST_SLC0HOST_FUNC2_INT_ENA"
            },
            "HOST_SLC1HOST_FUNC2_INT_ENA": {
              "offset": "0xE8",
              "size": 32,
              "description": "HOST_SLC1HOST_FUNC2_INT_ENA"
            },
            "HOST_SLC0HOST_INT_ENA": {
              "offset": "0xEC",
              "size": 32,
              "description": "HOST_SLC0HOST_INT_ENA"
            },
            "HOST_SLC1HOST_INT_ENA": {
              "offset": "0xF0",
              "size": 32,
              "description": "HOST_SLC1HOST_INT_ENA"
            },
            "HOST_SLC0HOST_RX_INFOR": {
              "offset": "0xF4",
              "size": 32,
              "description": "HOST_SLC0HOST_RX_INFOR"
            },
            "HOST_SLC1HOST_RX_INFOR": {
              "offset": "0xF8",
              "size": 32,
              "description": "HOST_SLC1HOST_RX_INFOR"
            },
            "HOST_SLC0HOST_LEN_WD": {
              "offset": "0xFC",
              "size": 32,
              "description": "HOST_SLC0HOST_LEN_WD"
            },
            "HOST_SLC_APBWIN_WDATA": {
              "offset": "0x100",
              "size": 32,
              "description": "HOST_SLC_APBWIN_WDATA"
            },
            "HOST_SLC_APBWIN_CONF": {
              "offset": "0x104",
              "size": 32,
              "description": "HOST_SLC_APBWIN_CONF"
            },
            "HOST_SLC_APBWIN_RDATA": {
              "offset": "0x108",
              "size": 32,
              "description": "HOST_SLC_APBWIN_RDATA"
            },
            "HOST_SLCHOST_RDCLR0": {
              "offset": "0x10C",
              "size": 32,
              "description": "HOST_SLCHOST_RDCLR0"
            },
            "HOST_SLCHOST_RDCLR1": {
              "offset": "0x110",
              "size": 32,
              "description": "HOST_SLCHOST_RDCLR1"
            },
            "HOST_SLC0HOST_INT_ENA1": {
              "offset": "0x114",
              "size": 32,
              "description": "HOST_SLC0HOST_INT_ENA1"
            },
            "HOST_SLC1HOST_INT_ENA1": {
              "offset": "0x118",
              "size": 32,
              "description": "HOST_SLC1HOST_INT_ENA1"
            },
            "HOST_SLCHOSTDATE": {
              "offset": "0x178",
              "size": 32,
              "description": "HOST_SLCHOSTDATE"
            },
            "HOST_SLCHOSTID": {
              "offset": "0x17C",
              "size": 32,
              "description": "HOST_SLCHOSTID"
            },
            "HOST_SLCHOST_CONF": {
              "offset": "0x1F0",
              "size": 32,
              "description": "HOST_SLCHOST_CONF"
            },
            "HOST_SLCHOST_INF_ST": {
              "offset": "0x1F4",
              "size": 32,
              "description": "HOST_SLCHOST_INF_ST"
            }
          },
          "bits": {
            "HOST_SLCHOST_FUNC2_0": {
              "HOST_SLC_FUNC2_INT": {
                "bit": 24,
                "description": "HOST_SLC_FUNC2_INT"
              }
            },
            "HOST_SLCHOST_FUNC2_1": {
              "HOST_SLC_FUNC2_INT_EN": {
                "bit": 0,
                "description": "HOST_SLC_FUNC2_INT_EN"
              }
            },
            "HOST_SLCHOST_FUNC2_2": {
              "HOST_SLC_FUNC1_MDSTAT": {
                "bit": 0,
                "description": "HOST_SLC_FUNC1_MDSTAT"
              }
            },
            "HOST_SLCHOST_GPIO_STATUS0": {
              "HOST_GPIO_SDIO_INT0": {
                "bit": 0,
                "description": "HOST_GPIO_SDIO_INT0",
                "width": 32
              }
            },
            "HOST_SLCHOST_GPIO_STATUS1": {
              "HOST_GPIO_SDIO_INT1": {
                "bit": 0,
                "description": "HOST_GPIO_SDIO_INT1",
                "width": 8
              }
            },
            "HOST_SLCHOST_GPIO_IN0": {
              "HOST_GPIO_SDIO_IN0": {
                "bit": 0,
                "description": "HOST_GPIO_SDIO_IN0",
                "width": 32
              }
            },
            "HOST_SLCHOST_GPIO_IN1": {
              "HOST_GPIO_SDIO_IN1": {
                "bit": 0,
                "description": "HOST_GPIO_SDIO_IN1",
                "width": 8
              }
            },
            "HOST_SLC0HOST_TOKEN_RDATA": {
              "HOST_SLC0_RX_PF_EOF": {
                "bit": 28,
                "description": "HOST_SLC0_RX_PF_EOF",
                "width": 4
              },
              "HOST_HOSTSLC0_TOKEN1": {
                "bit": 16,
                "description": "HOST_HOSTSLC0_TOKEN1",
                "width": 12
              },
              "HOST_SLC0_RX_PF_VALID": {
                "bit": 12,
                "description": "HOST_SLC0_RX_PF_VALID"
              },
              "HOST_SLC0_TOKEN0": {
                "bit": 0,
                "description": "HOST_SLC0_TOKEN0",
                "width": 12
              }
            },
            "HOST_SLC0_HOST_PF": {
              "HOST_SLC0_PF_DATA": {
                "bit": 0,
                "description": "HOST_SLC0_PF_DATA",
                "width": 32
              }
            },
            "HOST_SLC1_HOST_PF": {
              "HOST_SLC1_PF_DATA": {
                "bit": 0,
                "description": "HOST_SLC1_PF_DATA",
                "width": 32
              }
            },
            "HOST_SLC0HOST_INT_RAW": {
              "HOST_GPIO_SDIO_INT_RAW": {
                "bit": 25,
                "description": "HOST_GPIO_SDIO_INT_RAW"
              },
              "HOST_SLC0_HOST_RD_RETRY_INT_RAW": {
                "bit": 24,
                "description": "HOST_SLC0_HOST_RD_RETRY_INT_RAW"
              },
              "HOST_SLC0_RX_NEW_PACKET_INT_RAW": {
                "bit": 23,
                "description": "HOST_SLC0_RX_NEW_PACKET_INT_RAW"
              },
              "HOST_SLC0_EXT_BIT3_INT_RAW": {
                "bit": 22,
                "description": "HOST_SLC0_EXT_BIT3_INT_RAW"
              },
              "HOST_SLC0_EXT_BIT2_INT_RAW": {
                "bit": 21,
                "description": "HOST_SLC0_EXT_BIT2_INT_RAW"
              },
              "HOST_SLC0_EXT_BIT1_INT_RAW": {
                "bit": 20,
                "description": "HOST_SLC0_EXT_BIT1_INT_RAW"
              },
              "HOST_SLC0_EXT_BIT0_INT_RAW": {
                "bit": 19,
                "description": "HOST_SLC0_EXT_BIT0_INT_RAW"
              },
              "HOST_SLC0_RX_PF_VALID_INT_RAW": {
                "bit": 18,
                "description": "HOST_SLC0_RX_PF_VALID_INT_RAW"
              },
              "HOST_SLC0_TX_OVF_INT_RAW": {
                "bit": 17,
                "description": "HOST_SLC0_TX_OVF_INT_RAW"
              },
              "HOST_SLC0_RX_UDF_INT_RAW": {
                "bit": 16,
                "description": "HOST_SLC0_RX_UDF_INT_RAW"
              },
              "HOST_SLC0HOST_TX_START_INT_RAW": {
                "bit": 15,
                "description": "HOST_SLC0HOST_TX_START_INT_RAW"
              },
              "HOST_SLC0HOST_RX_START_INT_RAW": {
                "bit": 14,
                "description": "HOST_SLC0HOST_RX_START_INT_RAW"
              },
              "HOST_SLC0HOST_RX_EOF_INT_RAW": {
                "bit": 13,
                "description": "HOST_SLC0HOST_RX_EOF_INT_RAW"
              },
              "HOST_SLC0HOST_RX_SOF_INT_RAW": {
                "bit": 12,
                "description": "HOST_SLC0HOST_RX_SOF_INT_RAW"
              },
              "HOST_SLC0_TOKEN1_0TO1_INT_RAW": {
                "bit": 11,
                "description": "HOST_SLC0_TOKEN1_0TO1_INT_RAW"
              },
              "HOST_SLC0_TOKEN0_0TO1_INT_RAW": {
                "bit": 10,
                "description": "HOST_SLC0_TOKEN0_0TO1_INT_RAW"
              },
              "HOST_SLC0_TOKEN1_1TO0_INT_RAW": {
                "bit": 9,
                "description": "HOST_SLC0_TOKEN1_1TO0_INT_RAW"
              },
              "HOST_SLC0_TOKEN0_1TO0_INT_RAW": {
                "bit": 8,
                "description": "HOST_SLC0_TOKEN0_1TO0_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT7_INT_RAW": {
                "bit": 7,
                "description": "HOST_SLC0_TOHOST_BIT7_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT6_INT_RAW": {
                "bit": 6,
                "description": "HOST_SLC0_TOHOST_BIT6_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT5_INT_RAW": {
                "bit": 5,
                "description": "HOST_SLC0_TOHOST_BIT5_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT4_INT_RAW": {
                "bit": 4,
                "description": "HOST_SLC0_TOHOST_BIT4_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT3_INT_RAW": {
                "bit": 3,
                "description": "HOST_SLC0_TOHOST_BIT3_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT2_INT_RAW": {
                "bit": 2,
                "description": "HOST_SLC0_TOHOST_BIT2_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT1_INT_RAW": {
                "bit": 1,
                "description": "HOST_SLC0_TOHOST_BIT1_INT_RAW"
              },
              "HOST_SLC0_TOHOST_BIT0_INT_RAW": {
                "bit": 0,
                "description": "HOST_SLC0_TOHOST_BIT0_INT_RAW"
              }
            },
            "HOST_SLC1HOST_INT_RAW": {
              "HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW": {
                "bit": 25,
                "description": "HOST_SLC1_BT_RX_NEW_PACKET_INT_RAW"
              },
              "HOST_SLC1_HOST_RD_RETRY_INT_RAW": {
                "bit": 24,
                "description": "HOST_SLC1_HOST_RD_RETRY_INT_RAW"
              },
              "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW": {
                "bit": 23,
                "description": "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW"
              },
              "HOST_SLC1_EXT_BIT3_INT_RAW": {
                "bit": 22,
                "description": "HOST_SLC1_EXT_BIT3_INT_RAW"
              },
              "HOST_SLC1_EXT_BIT2_INT_RAW": {
                "bit": 21,
                "description": "HOST_SLC1_EXT_BIT2_INT_RAW"
              },
              "HOST_SLC1_EXT_BIT1_INT_RAW": {
                "bit": 20,
                "description": "HOST_SLC1_EXT_BIT1_INT_RAW"
              },
              "HOST_SLC1_EXT_BIT0_INT_RAW": {
                "bit": 19,
                "description": "HOST_SLC1_EXT_BIT0_INT_RAW"
              },
              "HOST_SLC1_RX_PF_VALID_INT_RAW": {
                "bit": 18,
                "description": "HOST_SLC1_RX_PF_VALID_INT_RAW"
              },
              "HOST_SLC1_TX_OVF_INT_RAW": {
                "bit": 17,
                "description": "HOST_SLC1_TX_OVF_INT_RAW"
              },
              "HOST_SLC1_RX_UDF_INT_RAW": {
                "bit": 16,
                "description": "HOST_SLC1_RX_UDF_INT_RAW"
              },
              "HOST_SLC1HOST_TX_START_INT_RAW": {
                "bit": 15,
                "description": "HOST_SLC1HOST_TX_START_INT_RAW"
              },
              "HOST_SLC1HOST_RX_START_INT_RAW": {
                "bit": 14,
                "description": "HOST_SLC1HOST_RX_START_INT_RAW"
              },
              "HOST_SLC1HOST_RX_EOF_INT_RAW": {
                "bit": 13,
                "description": "HOST_SLC1HOST_RX_EOF_INT_RAW"
              },
              "HOST_SLC1HOST_RX_SOF_INT_RAW": {
                "bit": 12,
                "description": "HOST_SLC1HOST_RX_SOF_INT_RAW"
              },
              "HOST_SLC1_TOKEN1_0TO1_INT_RAW": {
                "bit": 11,
                "description": "HOST_SLC1_TOKEN1_0TO1_INT_RAW"
              },
              "HOST_SLC1_TOKEN0_0TO1_INT_RAW": {
                "bit": 10,
                "description": "HOST_SLC1_TOKEN0_0TO1_INT_RAW"
              },
              "HOST_SLC1_TOKEN1_1TO0_INT_RAW": {
                "bit": 9,
                "description": "HOST_SLC1_TOKEN1_1TO0_INT_RAW"
              },
              "HOST_SLC1_TOKEN0_1TO0_INT_RAW": {
                "bit": 8,
                "description": "HOST_SLC1_TOKEN0_1TO0_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT7_INT_RAW": {
                "bit": 7,
                "description": "HOST_SLC1_TOHOST_BIT7_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT6_INT_RAW": {
                "bit": 6,
                "description": "HOST_SLC1_TOHOST_BIT6_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT5_INT_RAW": {
                "bit": 5,
                "description": "HOST_SLC1_TOHOST_BIT5_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT4_INT_RAW": {
                "bit": 4,
                "description": "HOST_SLC1_TOHOST_BIT4_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT3_INT_RAW": {
                "bit": 3,
                "description": "HOST_SLC1_TOHOST_BIT3_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT2_INT_RAW": {
                "bit": 2,
                "description": "HOST_SLC1_TOHOST_BIT2_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT1_INT_RAW": {
                "bit": 1,
                "description": "HOST_SLC1_TOHOST_BIT1_INT_RAW"
              },
              "HOST_SLC1_TOHOST_BIT0_INT_RAW": {
                "bit": 0,
                "description": "HOST_SLC1_TOHOST_BIT0_INT_RAW"
              }
            },
            "HOST_SLC0HOST_INT_ST": {
              "HOST_GPIO_SDIO_INT_ST": {
                "bit": 25,
                "description": "HOST_GPIO_SDIO_INT_ST"
              },
              "HOST_SLC0_HOST_RD_RETRY_INT_ST": {
                "bit": 24,
                "description": "HOST_SLC0_HOST_RD_RETRY_INT_ST"
              },
              "HOST_SLC0_RX_NEW_PACKET_INT_ST": {
                "bit": 23,
                "description": "HOST_SLC0_RX_NEW_PACKET_INT_ST"
              },
              "HOST_SLC0_EXT_BIT3_INT_ST": {
                "bit": 22,
                "description": "HOST_SLC0_EXT_BIT3_INT_ST"
              },
              "HOST_SLC0_EXT_BIT2_INT_ST": {
                "bit": 21,
                "description": "HOST_SLC0_EXT_BIT2_INT_ST"
              },
              "HOST_SLC0_EXT_BIT1_INT_ST": {
                "bit": 20,
                "description": "HOST_SLC0_EXT_BIT1_INT_ST"
              },
              "HOST_SLC0_EXT_BIT0_INT_ST": {
                "bit": 19,
                "description": "HOST_SLC0_EXT_BIT0_INT_ST"
              },
              "HOST_SLC0_RX_PF_VALID_INT_ST": {
                "bit": 18,
                "description": "HOST_SLC0_RX_PF_VALID_INT_ST"
              },
              "HOST_SLC0_TX_OVF_INT_ST": {
                "bit": 17,
                "description": "HOST_SLC0_TX_OVF_INT_ST"
              },
              "HOST_SLC0_RX_UDF_INT_ST": {
                "bit": 16,
                "description": "HOST_SLC0_RX_UDF_INT_ST"
              },
              "HOST_SLC0HOST_TX_START_INT_ST": {
                "bit": 15,
                "description": "HOST_SLC0HOST_TX_START_INT_ST"
              },
              "HOST_SLC0HOST_RX_START_INT_ST": {
                "bit": 14,
                "description": "HOST_SLC0HOST_RX_START_INT_ST"
              },
              "HOST_SLC0HOST_RX_EOF_INT_ST": {
                "bit": 13,
                "description": "HOST_SLC0HOST_RX_EOF_INT_ST"
              },
              "HOST_SLC0HOST_RX_SOF_INT_ST": {
                "bit": 12,
                "description": "HOST_SLC0HOST_RX_SOF_INT_ST"
              },
              "HOST_SLC0_TOKEN1_0TO1_INT_ST": {
                "bit": 11,
                "description": "HOST_SLC0_TOKEN1_0TO1_INT_ST"
              },
              "HOST_SLC0_TOKEN0_0TO1_INT_ST": {
                "bit": 10,
                "description": "HOST_SLC0_TOKEN0_0TO1_INT_ST"
              },
              "HOST_SLC0_TOKEN1_1TO0_INT_ST": {
                "bit": 9,
                "description": "HOST_SLC0_TOKEN1_1TO0_INT_ST"
              },
              "HOST_SLC0_TOKEN0_1TO0_INT_ST": {
                "bit": 8,
                "description": "HOST_SLC0_TOKEN0_1TO0_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT7_INT_ST": {
                "bit": 7,
                "description": "HOST_SLC0_TOHOST_BIT7_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT6_INT_ST": {
                "bit": 6,
                "description": "HOST_SLC0_TOHOST_BIT6_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT5_INT_ST": {
                "bit": 5,
                "description": "HOST_SLC0_TOHOST_BIT5_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT4_INT_ST": {
                "bit": 4,
                "description": "HOST_SLC0_TOHOST_BIT4_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT3_INT_ST": {
                "bit": 3,
                "description": "HOST_SLC0_TOHOST_BIT3_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT2_INT_ST": {
                "bit": 2,
                "description": "HOST_SLC0_TOHOST_BIT2_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT1_INT_ST": {
                "bit": 1,
                "description": "HOST_SLC0_TOHOST_BIT1_INT_ST"
              },
              "HOST_SLC0_TOHOST_BIT0_INT_ST": {
                "bit": 0,
                "description": "HOST_SLC0_TOHOST_BIT0_INT_ST"
              }
            },
            "HOST_SLC1HOST_INT_ST": {
              "HOST_SLC1_BT_RX_NEW_PACKET_INT_ST": {
                "bit": 25,
                "description": "HOST_SLC1_BT_RX_NEW_PACKET_INT_ST"
              },
              "HOST_SLC1_HOST_RD_RETRY_INT_ST": {
                "bit": 24,
                "description": "HOST_SLC1_HOST_RD_RETRY_INT_ST"
              },
              "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST": {
                "bit": 23,
                "description": "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST"
              },
              "HOST_SLC1_EXT_BIT3_INT_ST": {
                "bit": 22,
                "description": "HOST_SLC1_EXT_BIT3_INT_ST"
              },
              "HOST_SLC1_EXT_BIT2_INT_ST": {
                "bit": 21,
                "description": "HOST_SLC1_EXT_BIT2_INT_ST"
              },
              "HOST_SLC1_EXT_BIT1_INT_ST": {
                "bit": 20,
                "description": "HOST_SLC1_EXT_BIT1_INT_ST"
              },
              "HOST_SLC1_EXT_BIT0_INT_ST": {
                "bit": 19,
                "description": "HOST_SLC1_EXT_BIT0_INT_ST"
              },
              "HOST_SLC1_RX_PF_VALID_INT_ST": {
                "bit": 18,
                "description": "HOST_SLC1_RX_PF_VALID_INT_ST"
              },
              "HOST_SLC1_TX_OVF_INT_ST": {
                "bit": 17,
                "description": "HOST_SLC1_TX_OVF_INT_ST"
              },
              "HOST_SLC1_RX_UDF_INT_ST": {
                "bit": 16,
                "description": "HOST_SLC1_RX_UDF_INT_ST"
              },
              "HOST_SLC1HOST_TX_START_INT_ST": {
                "bit": 15,
                "description": "HOST_SLC1HOST_TX_START_INT_ST"
              },
              "HOST_SLC1HOST_RX_START_INT_ST": {
                "bit": 14,
                "description": "HOST_SLC1HOST_RX_START_INT_ST"
              },
              "HOST_SLC1HOST_RX_EOF_INT_ST": {
                "bit": 13,
                "description": "HOST_SLC1HOST_RX_EOF_INT_ST"
              },
              "HOST_SLC1HOST_RX_SOF_INT_ST": {
                "bit": 12,
                "description": "HOST_SLC1HOST_RX_SOF_INT_ST"
              },
              "HOST_SLC1_TOKEN1_0TO1_INT_ST": {
                "bit": 11,
                "description": "HOST_SLC1_TOKEN1_0TO1_INT_ST"
              },
              "HOST_SLC1_TOKEN0_0TO1_INT_ST": {
                "bit": 10,
                "description": "HOST_SLC1_TOKEN0_0TO1_INT_ST"
              },
              "HOST_SLC1_TOKEN1_1TO0_INT_ST": {
                "bit": 9,
                "description": "HOST_SLC1_TOKEN1_1TO0_INT_ST"
              },
              "HOST_SLC1_TOKEN0_1TO0_INT_ST": {
                "bit": 8,
                "description": "HOST_SLC1_TOKEN0_1TO0_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT7_INT_ST": {
                "bit": 7,
                "description": "HOST_SLC1_TOHOST_BIT7_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT6_INT_ST": {
                "bit": 6,
                "description": "HOST_SLC1_TOHOST_BIT6_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT5_INT_ST": {
                "bit": 5,
                "description": "HOST_SLC1_TOHOST_BIT5_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT4_INT_ST": {
                "bit": 4,
                "description": "HOST_SLC1_TOHOST_BIT4_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT3_INT_ST": {
                "bit": 3,
                "description": "HOST_SLC1_TOHOST_BIT3_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT2_INT_ST": {
                "bit": 2,
                "description": "HOST_SLC1_TOHOST_BIT2_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT1_INT_ST": {
                "bit": 1,
                "description": "HOST_SLC1_TOHOST_BIT1_INT_ST"
              },
              "HOST_SLC1_TOHOST_BIT0_INT_ST": {
                "bit": 0,
                "description": "HOST_SLC1_TOHOST_BIT0_INT_ST"
              }
            },
            "HOST_SLCHOST_PKT_LEN": {
              "HOST_HOSTSLC0_LEN_CHECK": {
                "bit": 20,
                "description": "HOST_HOSTSLC0_LEN_CHECK",
                "width": 12
              },
              "HOST_HOSTSLC0_LEN": {
                "bit": 0,
                "description": "HOST_HOSTSLC0_LEN",
                "width": 20
              }
            },
            "HOST_SLCHOST_STATE_W0": {
              "HOST_SLCHOST_STATE3": {
                "bit": 24,
                "description": "HOST_SLCHOST_STATE3",
                "width": 8
              },
              "HOST_SLCHOST_STATE2": {
                "bit": 16,
                "description": "HOST_SLCHOST_STATE2",
                "width": 8
              },
              "HOST_SLCHOST_STATE1": {
                "bit": 8,
                "description": "HOST_SLCHOST_STATE1",
                "width": 8
              },
              "HOST_SLCHOST_STATE0": {
                "bit": 0,
                "description": "HOST_SLCHOST_STATE0",
                "width": 8
              }
            },
            "HOST_SLCHOST_STATE_W1": {
              "HOST_SLCHOST_STATE7": {
                "bit": 24,
                "description": "HOST_SLCHOST_STATE7",
                "width": 8
              },
              "HOST_SLCHOST_STATE6": {
                "bit": 16,
                "description": "HOST_SLCHOST_STATE6",
                "width": 8
              },
              "HOST_SLCHOST_STATE5": {
                "bit": 8,
                "description": "HOST_SLCHOST_STATE5",
                "width": 8
              },
              "HOST_SLCHOST_STATE4": {
                "bit": 0,
                "description": "HOST_SLCHOST_STATE4",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W0": {
              "HOST_SLCHOST_CONF3": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF3",
                "width": 8
              },
              "HOST_SLCHOST_CONF2": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF2",
                "width": 8
              },
              "HOST_SLCHOST_CONF1": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF1",
                "width": 8
              },
              "HOST_SLCHOST_CONF0": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF0",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W1": {
              "HOST_SLCHOST_CONF7": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF7",
                "width": 8
              },
              "HOST_SLCHOST_CONF6": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF6",
                "width": 8
              },
              "HOST_SLCHOST_CONF5": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF5",
                "width": 8
              },
              "HOST_SLCHOST_CONF4": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF4",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W2": {
              "HOST_SLCHOST_CONF11": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF11",
                "width": 8
              },
              "HOST_SLCHOST_CONF10": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF10",
                "width": 8
              },
              "HOST_SLCHOST_CONF9": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF9",
                "width": 8
              },
              "HOST_SLCHOST_CONF8": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF8",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W3": {
              "HOST_SLCHOST_CONF15": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF15",
                "width": 8
              },
              "HOST_SLCHOST_CONF14": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF14",
                "width": 8
              },
              "HOST_SLCHOST_CONF13": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF13",
                "width": 8
              },
              "HOST_SLCHOST_CONF12": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF12",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W4": {
              "HOST_SLCHOST_CONF19": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF19",
                "width": 8
              },
              "HOST_SLCHOST_CONF18": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF18",
                "width": 8
              },
              "HOST_SLCHOST_CONF17": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF17",
                "width": 8
              },
              "HOST_SLCHOST_CONF16": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF16",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W5": {
              "HOST_SLCHOST_CONF23": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF23",
                "width": 8
              },
              "HOST_SLCHOST_CONF22": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF22",
                "width": 8
              },
              "HOST_SLCHOST_CONF21": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF21",
                "width": 8
              },
              "HOST_SLCHOST_CONF20": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF20",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W6": {
              "HOST_SLCHOST_CONF27": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF27",
                "width": 8
              },
              "HOST_SLCHOST_CONF26": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF26",
                "width": 8
              },
              "HOST_SLCHOST_CONF25": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF25",
                "width": 8
              },
              "HOST_SLCHOST_CONF24": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF24",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W7": {
              "HOST_SLCHOST_CONF31": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF31",
                "width": 8
              },
              "HOST_SLCHOST_CONF30": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF30",
                "width": 8
              },
              "HOST_SLCHOST_CONF29": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF29",
                "width": 8
              },
              "HOST_SLCHOST_CONF28": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF28",
                "width": 8
              }
            },
            "HOST_SLCHOST_PKT_LEN0": {
              "HOST_HOSTSLC0_LEN0": {
                "bit": 0,
                "description": "HOST_HOSTSLC0_LEN0",
                "width": 20
              }
            },
            "HOST_SLCHOST_PKT_LEN1": {
              "HOST_HOSTSLC0_LEN1": {
                "bit": 0,
                "description": "HOST_HOSTSLC0_LEN1",
                "width": 20
              }
            },
            "HOST_SLCHOST_PKT_LEN2": {
              "HOST_HOSTSLC0_LEN2": {
                "bit": 0,
                "description": "HOST_HOSTSLC0_LEN2",
                "width": 20
              }
            },
            "HOST_SLCHOST_CONF_W8": {
              "HOST_SLCHOST_CONF35": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF35",
                "width": 8
              },
              "HOST_SLCHOST_CONF34": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF34",
                "width": 8
              },
              "HOST_SLCHOST_CONF33": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF33",
                "width": 8
              },
              "HOST_SLCHOST_CONF32": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF32",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W9": {
              "HOST_SLCHOST_CONF39": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF39",
                "width": 8
              },
              "HOST_SLCHOST_CONF38": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF38",
                "width": 8
              },
              "HOST_SLCHOST_CONF37": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF37",
                "width": 8
              },
              "HOST_SLCHOST_CONF36": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF36",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W10": {
              "HOST_SLCHOST_CONF43": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF43",
                "width": 8
              },
              "HOST_SLCHOST_CONF42": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF42",
                "width": 8
              },
              "HOST_SLCHOST_CONF41": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF41",
                "width": 8
              },
              "HOST_SLCHOST_CONF40": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF40",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W11": {
              "HOST_SLCHOST_CONF47": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF47",
                "width": 8
              },
              "HOST_SLCHOST_CONF46": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF46",
                "width": 8
              },
              "HOST_SLCHOST_CONF45": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF45",
                "width": 8
              },
              "HOST_SLCHOST_CONF44": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF44",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W12": {
              "HOST_SLCHOST_CONF51": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF51",
                "width": 8
              },
              "HOST_SLCHOST_CONF50": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF50",
                "width": 8
              },
              "HOST_SLCHOST_CONF49": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF49",
                "width": 8
              },
              "HOST_SLCHOST_CONF48": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF48",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W13": {
              "HOST_SLCHOST_CONF55": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF55",
                "width": 8
              },
              "HOST_SLCHOST_CONF54": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF54",
                "width": 8
              },
              "HOST_SLCHOST_CONF53": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF53",
                "width": 8
              },
              "HOST_SLCHOST_CONF52": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF52",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W14": {
              "HOST_SLCHOST_CONF59": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF59",
                "width": 8
              },
              "HOST_SLCHOST_CONF58": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF58",
                "width": 8
              },
              "HOST_SLCHOST_CONF57": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF57",
                "width": 8
              },
              "HOST_SLCHOST_CONF56": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF56",
                "width": 8
              }
            },
            "HOST_SLCHOST_CONF_W15": {
              "HOST_SLCHOST_CONF63": {
                "bit": 24,
                "description": "HOST_SLCHOST_CONF63",
                "width": 8
              },
              "HOST_SLCHOST_CONF62": {
                "bit": 16,
                "description": "HOST_SLCHOST_CONF62",
                "width": 8
              },
              "HOST_SLCHOST_CONF61": {
                "bit": 8,
                "description": "HOST_SLCHOST_CONF61",
                "width": 8
              },
              "HOST_SLCHOST_CONF60": {
                "bit": 0,
                "description": "HOST_SLCHOST_CONF60",
                "width": 8
              }
            },
            "HOST_SLCHOST_CHECK_SUM0": {
              "HOST_SLCHOST_CHECK_SUM0": {
                "bit": 0,
                "description": "HOST_SLCHOST_CHECK_SUM0",
                "width": 32
              }
            },
            "HOST_SLCHOST_CHECK_SUM1": {
              "HOST_SLCHOST_CHECK_SUM1": {
                "bit": 0,
                "description": "HOST_SLCHOST_CHECK_SUM1",
                "width": 32
              }
            },
            "HOST_SLC1HOST_TOKEN_RDATA": {
              "HOST_SLC1_RX_PF_EOF": {
                "bit": 28,
                "description": "HOST_SLC1_RX_PF_EOF",
                "width": 4
              },
              "HOST_HOSTSLC1_TOKEN1": {
                "bit": 16,
                "description": "HOST_HOSTSLC1_TOKEN1",
                "width": 12
              },
              "HOST_SLC1_RX_PF_VALID": {
                "bit": 12,
                "description": "HOST_SLC1_RX_PF_VALID"
              },
              "HOST_SLC1_TOKEN0": {
                "bit": 0,
                "description": "HOST_SLC1_TOKEN0",
                "width": 12
              }
            },
            "HOST_SLC0HOST_TOKEN_WDATA": {
              "HOST_SLC0HOST_TOKEN1_WD": {
                "bit": 16,
                "description": "HOST_SLC0HOST_TOKEN1_WD",
                "width": 12
              },
              "HOST_SLC0HOST_TOKEN0_WD": {
                "bit": 0,
                "description": "HOST_SLC0HOST_TOKEN0_WD",
                "width": 12
              }
            },
            "HOST_SLC1HOST_TOKEN_WDATA": {
              "HOST_SLC1HOST_TOKEN1_WD": {
                "bit": 16,
                "description": "HOST_SLC1HOST_TOKEN1_WD",
                "width": 12
              },
              "HOST_SLC1HOST_TOKEN0_WD": {
                "bit": 0,
                "description": "HOST_SLC1HOST_TOKEN0_WD",
                "width": 12
              }
            },
            "HOST_SLCHOST_TOKEN_CON": {
              "HOST_SLC0HOST_LEN_WR": {
                "bit": 8,
                "description": "HOST_SLC0HOST_LEN_WR"
              },
              "HOST_SLC1HOST_TOKEN1_WR": {
                "bit": 7,
                "description": "HOST_SLC1HOST_TOKEN1_WR"
              },
              "HOST_SLC1HOST_TOKEN0_WR": {
                "bit": 6,
                "description": "HOST_SLC1HOST_TOKEN0_WR"
              },
              "HOST_SLC1HOST_TOKEN1_DEC": {
                "bit": 5,
                "description": "HOST_SLC1HOST_TOKEN1_DEC"
              },
              "HOST_SLC1HOST_TOKEN0_DEC": {
                "bit": 4,
                "description": "HOST_SLC1HOST_TOKEN0_DEC"
              },
              "HOST_SLC0HOST_TOKEN1_WR": {
                "bit": 3,
                "description": "HOST_SLC0HOST_TOKEN1_WR"
              },
              "HOST_SLC0HOST_TOKEN0_WR": {
                "bit": 2,
                "description": "HOST_SLC0HOST_TOKEN0_WR"
              },
              "HOST_SLC0HOST_TOKEN1_DEC": {
                "bit": 1,
                "description": "HOST_SLC0HOST_TOKEN1_DEC"
              },
              "HOST_SLC0HOST_TOKEN0_DEC": {
                "bit": 0,
                "description": "HOST_SLC0HOST_TOKEN0_DEC"
              }
            },
            "HOST_SLC0HOST_INT_CLR": {
              "HOST_GPIO_SDIO_INT_CLR": {
                "bit": 25,
                "description": "HOST_GPIO_SDIO_INT_CLR"
              },
              "HOST_SLC0_HOST_RD_RETRY_INT_CLR": {
                "bit": 24,
                "description": "HOST_SLC0_HOST_RD_RETRY_INT_CLR"
              },
              "HOST_SLC0_RX_NEW_PACKET_INT_CLR": {
                "bit": 23,
                "description": "HOST_SLC0_RX_NEW_PACKET_INT_CLR"
              },
              "HOST_SLC0_EXT_BIT3_INT_CLR": {
                "bit": 22,
                "description": "HOST_SLC0_EXT_BIT3_INT_CLR"
              },
              "HOST_SLC0_EXT_BIT2_INT_CLR": {
                "bit": 21,
                "description": "HOST_SLC0_EXT_BIT2_INT_CLR"
              },
              "HOST_SLC0_EXT_BIT1_INT_CLR": {
                "bit": 20,
                "description": "HOST_SLC0_EXT_BIT1_INT_CLR"
              },
              "HOST_SLC0_EXT_BIT0_INT_CLR": {
                "bit": 19,
                "description": "HOST_SLC0_EXT_BIT0_INT_CLR"
              },
              "HOST_SLC0_RX_PF_VALID_INT_CLR": {
                "bit": 18,
                "description": "HOST_SLC0_RX_PF_VALID_INT_CLR"
              },
              "HOST_SLC0_TX_OVF_INT_CLR": {
                "bit": 17,
                "description": "HOST_SLC0_TX_OVF_INT_CLR"
              },
              "HOST_SLC0_RX_UDF_INT_CLR": {
                "bit": 16,
                "description": "HOST_SLC0_RX_UDF_INT_CLR"
              },
              "HOST_SLC0HOST_TX_START_INT_CLR": {
                "bit": 15,
                "description": "HOST_SLC0HOST_TX_START_INT_CLR"
              },
              "HOST_SLC0HOST_RX_START_INT_CLR": {
                "bit": 14,
                "description": "HOST_SLC0HOST_RX_START_INT_CLR"
              },
              "HOST_SLC0HOST_RX_EOF_INT_CLR": {
                "bit": 13,
                "description": "HOST_SLC0HOST_RX_EOF_INT_CLR"
              },
              "HOST_SLC0HOST_RX_SOF_INT_CLR": {
                "bit": 12,
                "description": "HOST_SLC0HOST_RX_SOF_INT_CLR"
              },
              "HOST_SLC0_TOKEN1_0TO1_INT_CLR": {
                "bit": 11,
                "description": "HOST_SLC0_TOKEN1_0TO1_INT_CLR"
              },
              "HOST_SLC0_TOKEN0_0TO1_INT_CLR": {
                "bit": 10,
                "description": "HOST_SLC0_TOKEN0_0TO1_INT_CLR"
              },
              "HOST_SLC0_TOKEN1_1TO0_INT_CLR": {
                "bit": 9,
                "description": "HOST_SLC0_TOKEN1_1TO0_INT_CLR"
              },
              "HOST_SLC0_TOKEN0_1TO0_INT_CLR": {
                "bit": 8,
                "description": "HOST_SLC0_TOKEN0_1TO0_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT7_INT_CLR": {
                "bit": 7,
                "description": "HOST_SLC0_TOHOST_BIT7_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT6_INT_CLR": {
                "bit": 6,
                "description": "HOST_SLC0_TOHOST_BIT6_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT5_INT_CLR": {
                "bit": 5,
                "description": "HOST_SLC0_TOHOST_BIT5_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT4_INT_CLR": {
                "bit": 4,
                "description": "HOST_SLC0_TOHOST_BIT4_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT3_INT_CLR": {
                "bit": 3,
                "description": "HOST_SLC0_TOHOST_BIT3_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT2_INT_CLR": {
                "bit": 2,
                "description": "HOST_SLC0_TOHOST_BIT2_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT1_INT_CLR": {
                "bit": 1,
                "description": "HOST_SLC0_TOHOST_BIT1_INT_CLR"
              },
              "HOST_SLC0_TOHOST_BIT0_INT_CLR": {
                "bit": 0,
                "description": "HOST_SLC0_TOHOST_BIT0_INT_CLR"
              }
            },
            "HOST_SLC1HOST_INT_CLR": {
              "HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR": {
                "bit": 25,
                "description": "HOST_SLC1_BT_RX_NEW_PACKET_INT_CLR"
              },
              "HOST_SLC1_HOST_RD_RETRY_INT_CLR": {
                "bit": 24,
                "description": "HOST_SLC1_HOST_RD_RETRY_INT_CLR"
              },
              "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR": {
                "bit": 23,
                "description": "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR"
              },
              "HOST_SLC1_EXT_BIT3_INT_CLR": {
                "bit": 22,
                "description": "HOST_SLC1_EXT_BIT3_INT_CLR"
              },
              "HOST_SLC1_EXT_BIT2_INT_CLR": {
                "bit": 21,
                "description": "HOST_SLC1_EXT_BIT2_INT_CLR"
              },
              "HOST_SLC1_EXT_BIT1_INT_CLR": {
                "bit": 20,
                "description": "HOST_SLC1_EXT_BIT1_INT_CLR"
              },
              "HOST_SLC1_EXT_BIT0_INT_CLR": {
                "bit": 19,
                "description": "HOST_SLC1_EXT_BIT0_INT_CLR"
              },
              "HOST_SLC1_RX_PF_VALID_INT_CLR": {
                "bit": 18,
                "description": "HOST_SLC1_RX_PF_VALID_INT_CLR"
              },
              "HOST_SLC1_TX_OVF_INT_CLR": {
                "bit": 17,
                "description": "HOST_SLC1_TX_OVF_INT_CLR"
              },
              "HOST_SLC1_RX_UDF_INT_CLR": {
                "bit": 16,
                "description": "HOST_SLC1_RX_UDF_INT_CLR"
              },
              "HOST_SLC1HOST_TX_START_INT_CLR": {
                "bit": 15,
                "description": "HOST_SLC1HOST_TX_START_INT_CLR"
              },
              "HOST_SLC1HOST_RX_START_INT_CLR": {
                "bit": 14,
                "description": "HOST_SLC1HOST_RX_START_INT_CLR"
              },
              "HOST_SLC1HOST_RX_EOF_INT_CLR": {
                "bit": 13,
                "description": "HOST_SLC1HOST_RX_EOF_INT_CLR"
              },
              "HOST_SLC1HOST_RX_SOF_INT_CLR": {
                "bit": 12,
                "description": "HOST_SLC1HOST_RX_SOF_INT_CLR"
              },
              "HOST_SLC1_TOKEN1_0TO1_INT_CLR": {
                "bit": 11,
                "description": "HOST_SLC1_TOKEN1_0TO1_INT_CLR"
              },
              "HOST_SLC1_TOKEN0_0TO1_INT_CLR": {
                "bit": 10,
                "description": "HOST_SLC1_TOKEN0_0TO1_INT_CLR"
              },
              "HOST_SLC1_TOKEN1_1TO0_INT_CLR": {
                "bit": 9,
                "description": "HOST_SLC1_TOKEN1_1TO0_INT_CLR"
              },
              "HOST_SLC1_TOKEN0_1TO0_INT_CLR": {
                "bit": 8,
                "description": "HOST_SLC1_TOKEN0_1TO0_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT7_INT_CLR": {
                "bit": 7,
                "description": "HOST_SLC1_TOHOST_BIT7_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT6_INT_CLR": {
                "bit": 6,
                "description": "HOST_SLC1_TOHOST_BIT6_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT5_INT_CLR": {
                "bit": 5,
                "description": "HOST_SLC1_TOHOST_BIT5_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT4_INT_CLR": {
                "bit": 4,
                "description": "HOST_SLC1_TOHOST_BIT4_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT3_INT_CLR": {
                "bit": 3,
                "description": "HOST_SLC1_TOHOST_BIT3_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT2_INT_CLR": {
                "bit": 2,
                "description": "HOST_SLC1_TOHOST_BIT2_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT1_INT_CLR": {
                "bit": 1,
                "description": "HOST_SLC1_TOHOST_BIT1_INT_CLR"
              },
              "HOST_SLC1_TOHOST_BIT0_INT_CLR": {
                "bit": 0,
                "description": "HOST_SLC1_TOHOST_BIT0_INT_CLR"
              }
            },
            "HOST_SLC0HOST_FUNC1_INT_ENA": {
              "HOST_FN1_GPIO_SDIO_INT_ENA": {
                "bit": 25,
                "description": "HOST_FN1_GPIO_SDIO_INT_ENA"
              },
              "HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN1_SLC0_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_FN1_SLC0_EXT_BIT3_INT_ENA"
              },
              "HOST_FN1_SLC0_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_FN1_SLC0_EXT_BIT2_INT_ENA"
              },
              "HOST_FN1_SLC0_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_FN1_SLC0_EXT_BIT1_INT_ENA"
              },
              "HOST_FN1_SLC0_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_FN1_SLC0_EXT_BIT0_INT_ENA"
              },
              "HOST_FN1_SLC0_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_FN1_SLC0_RX_PF_VALID_INT_ENA"
              },
              "HOST_FN1_SLC0_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_FN1_SLC0_TX_OVF_INT_ENA"
              },
              "HOST_FN1_SLC0_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_FN1_SLC0_RX_UDF_INT_ENA"
              },
              "HOST_FN1_SLC0HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_FN1_SLC0HOST_TX_START_INT_ENA"
              },
              "HOST_FN1_SLC0HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_FN1_SLC0HOST_RX_START_INT_ENA"
              },
              "HOST_FN1_SLC0HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_FN1_SLC0HOST_RX_EOF_INT_ENA"
              },
              "HOST_FN1_SLC0HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_FN1_SLC0HOST_RX_SOF_INT_ENA"
              },
              "HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_FN1_SLC0_TOHOST_BIT7_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_FN1_SLC0_TOHOST_BIT6_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_FN1_SLC0_TOHOST_BIT5_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_FN1_SLC0_TOHOST_BIT4_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_FN1_SLC0_TOHOST_BIT3_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_FN1_SLC0_TOHOST_BIT2_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_FN1_SLC0_TOHOST_BIT1_INT_ENA"
              },
              "HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_FN1_SLC0_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC1HOST_FUNC1_INT_ENA": {
              "HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA": {
                "bit": 25,
                "description": "HOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN1_SLC1_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_FN1_SLC1_EXT_BIT3_INT_ENA"
              },
              "HOST_FN1_SLC1_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_FN1_SLC1_EXT_BIT2_INT_ENA"
              },
              "HOST_FN1_SLC1_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_FN1_SLC1_EXT_BIT1_INT_ENA"
              },
              "HOST_FN1_SLC1_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_FN1_SLC1_EXT_BIT0_INT_ENA"
              },
              "HOST_FN1_SLC1_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_FN1_SLC1_RX_PF_VALID_INT_ENA"
              },
              "HOST_FN1_SLC1_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_FN1_SLC1_TX_OVF_INT_ENA"
              },
              "HOST_FN1_SLC1_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_FN1_SLC1_RX_UDF_INT_ENA"
              },
              "HOST_FN1_SLC1HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_FN1_SLC1HOST_TX_START_INT_ENA"
              },
              "HOST_FN1_SLC1HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_FN1_SLC1HOST_RX_START_INT_ENA"
              },
              "HOST_FN1_SLC1HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_FN1_SLC1HOST_RX_EOF_INT_ENA"
              },
              "HOST_FN1_SLC1HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_FN1_SLC1HOST_RX_SOF_INT_ENA"
              },
              "HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_FN1_SLC1_TOHOST_BIT7_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_FN1_SLC1_TOHOST_BIT6_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_FN1_SLC1_TOHOST_BIT5_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_FN1_SLC1_TOHOST_BIT4_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_FN1_SLC1_TOHOST_BIT3_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_FN1_SLC1_TOHOST_BIT2_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_FN1_SLC1_TOHOST_BIT1_INT_ENA"
              },
              "HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_FN1_SLC1_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC0HOST_FUNC2_INT_ENA": {
              "HOST_FN2_GPIO_SDIO_INT_ENA": {
                "bit": 25,
                "description": "HOST_FN2_GPIO_SDIO_INT_ENA"
              },
              "HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN2_SLC0_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_FN2_SLC0_EXT_BIT3_INT_ENA"
              },
              "HOST_FN2_SLC0_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_FN2_SLC0_EXT_BIT2_INT_ENA"
              },
              "HOST_FN2_SLC0_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_FN2_SLC0_EXT_BIT1_INT_ENA"
              },
              "HOST_FN2_SLC0_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_FN2_SLC0_EXT_BIT0_INT_ENA"
              },
              "HOST_FN2_SLC0_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_FN2_SLC0_RX_PF_VALID_INT_ENA"
              },
              "HOST_FN2_SLC0_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_FN2_SLC0_TX_OVF_INT_ENA"
              },
              "HOST_FN2_SLC0_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_FN2_SLC0_RX_UDF_INT_ENA"
              },
              "HOST_FN2_SLC0HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_FN2_SLC0HOST_TX_START_INT_ENA"
              },
              "HOST_FN2_SLC0HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_FN2_SLC0HOST_RX_START_INT_ENA"
              },
              "HOST_FN2_SLC0HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_FN2_SLC0HOST_RX_EOF_INT_ENA"
              },
              "HOST_FN2_SLC0HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_FN2_SLC0HOST_RX_SOF_INT_ENA"
              },
              "HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_FN2_SLC0_TOHOST_BIT7_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_FN2_SLC0_TOHOST_BIT6_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_FN2_SLC0_TOHOST_BIT5_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_FN2_SLC0_TOHOST_BIT4_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_FN2_SLC0_TOHOST_BIT3_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_FN2_SLC0_TOHOST_BIT2_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_FN2_SLC0_TOHOST_BIT1_INT_ENA"
              },
              "HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_FN2_SLC0_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC1HOST_FUNC2_INT_ENA": {
              "HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA": {
                "bit": 25,
                "description": "HOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_FN2_SLC1_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_FN2_SLC1_EXT_BIT3_INT_ENA"
              },
              "HOST_FN2_SLC1_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_FN2_SLC1_EXT_BIT2_INT_ENA"
              },
              "HOST_FN2_SLC1_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_FN2_SLC1_EXT_BIT1_INT_ENA"
              },
              "HOST_FN2_SLC1_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_FN2_SLC1_EXT_BIT0_INT_ENA"
              },
              "HOST_FN2_SLC1_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_FN2_SLC1_RX_PF_VALID_INT_ENA"
              },
              "HOST_FN2_SLC1_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_FN2_SLC1_TX_OVF_INT_ENA"
              },
              "HOST_FN2_SLC1_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_FN2_SLC1_RX_UDF_INT_ENA"
              },
              "HOST_FN2_SLC1HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_FN2_SLC1HOST_TX_START_INT_ENA"
              },
              "HOST_FN2_SLC1HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_FN2_SLC1HOST_RX_START_INT_ENA"
              },
              "HOST_FN2_SLC1HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_FN2_SLC1HOST_RX_EOF_INT_ENA"
              },
              "HOST_FN2_SLC1HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_FN2_SLC1HOST_RX_SOF_INT_ENA"
              },
              "HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_FN2_SLC1_TOHOST_BIT7_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_FN2_SLC1_TOHOST_BIT6_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_FN2_SLC1_TOHOST_BIT5_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_FN2_SLC1_TOHOST_BIT4_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_FN2_SLC1_TOHOST_BIT3_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_FN2_SLC1_TOHOST_BIT2_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_FN2_SLC1_TOHOST_BIT1_INT_ENA"
              },
              "HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_FN2_SLC1_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC0HOST_INT_ENA": {
              "HOST_GPIO_SDIO_INT_ENA": {
                "bit": 25,
                "description": "HOST_GPIO_SDIO_INT_ENA"
              },
              "HOST_SLC0_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_SLC0_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_SLC0_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_SLC0_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_SLC0_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_SLC0_EXT_BIT3_INT_ENA"
              },
              "HOST_SLC0_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_SLC0_EXT_BIT2_INT_ENA"
              },
              "HOST_SLC0_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_SLC0_EXT_BIT1_INT_ENA"
              },
              "HOST_SLC0_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_SLC0_EXT_BIT0_INT_ENA"
              },
              "HOST_SLC0_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_SLC0_RX_PF_VALID_INT_ENA"
              },
              "HOST_SLC0_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_SLC0_TX_OVF_INT_ENA"
              },
              "HOST_SLC0_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_SLC0_RX_UDF_INT_ENA"
              },
              "HOST_SLC0HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_SLC0HOST_TX_START_INT_ENA"
              },
              "HOST_SLC0HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_SLC0HOST_RX_START_INT_ENA"
              },
              "HOST_SLC0HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_SLC0HOST_RX_EOF_INT_ENA"
              },
              "HOST_SLC0HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_SLC0HOST_RX_SOF_INT_ENA"
              },
              "HOST_SLC0_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_SLC0_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_SLC0_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_SLC0_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_SLC0_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_SLC0_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_SLC0_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_SLC0_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_SLC0_TOHOST_BIT7_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_SLC0_TOHOST_BIT6_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_SLC0_TOHOST_BIT5_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_SLC0_TOHOST_BIT4_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_SLC0_TOHOST_BIT3_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_SLC0_TOHOST_BIT2_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_SLC0_TOHOST_BIT1_INT_ENA"
              },
              "HOST_SLC0_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_SLC0_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC1HOST_INT_ENA": {
              "HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA": {
                "bit": 25,
                "description": "HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_SLC1_HOST_RD_RETRY_INT_ENA": {
                "bit": 24,
                "description": "HOST_SLC1_HOST_RD_RETRY_INT_ENA"
              },
              "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA": {
                "bit": 23,
                "description": "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA"
              },
              "HOST_SLC1_EXT_BIT3_INT_ENA": {
                "bit": 22,
                "description": "HOST_SLC1_EXT_BIT3_INT_ENA"
              },
              "HOST_SLC1_EXT_BIT2_INT_ENA": {
                "bit": 21,
                "description": "HOST_SLC1_EXT_BIT2_INT_ENA"
              },
              "HOST_SLC1_EXT_BIT1_INT_ENA": {
                "bit": 20,
                "description": "HOST_SLC1_EXT_BIT1_INT_ENA"
              },
              "HOST_SLC1_EXT_BIT0_INT_ENA": {
                "bit": 19,
                "description": "HOST_SLC1_EXT_BIT0_INT_ENA"
              },
              "HOST_SLC1_RX_PF_VALID_INT_ENA": {
                "bit": 18,
                "description": "HOST_SLC1_RX_PF_VALID_INT_ENA"
              },
              "HOST_SLC1_TX_OVF_INT_ENA": {
                "bit": 17,
                "description": "HOST_SLC1_TX_OVF_INT_ENA"
              },
              "HOST_SLC1_RX_UDF_INT_ENA": {
                "bit": 16,
                "description": "HOST_SLC1_RX_UDF_INT_ENA"
              },
              "HOST_SLC1HOST_TX_START_INT_ENA": {
                "bit": 15,
                "description": "HOST_SLC1HOST_TX_START_INT_ENA"
              },
              "HOST_SLC1HOST_RX_START_INT_ENA": {
                "bit": 14,
                "description": "HOST_SLC1HOST_RX_START_INT_ENA"
              },
              "HOST_SLC1HOST_RX_EOF_INT_ENA": {
                "bit": 13,
                "description": "HOST_SLC1HOST_RX_EOF_INT_ENA"
              },
              "HOST_SLC1HOST_RX_SOF_INT_ENA": {
                "bit": 12,
                "description": "HOST_SLC1HOST_RX_SOF_INT_ENA"
              },
              "HOST_SLC1_TOKEN1_0TO1_INT_ENA": {
                "bit": 11,
                "description": "HOST_SLC1_TOKEN1_0TO1_INT_ENA"
              },
              "HOST_SLC1_TOKEN0_0TO1_INT_ENA": {
                "bit": 10,
                "description": "HOST_SLC1_TOKEN0_0TO1_INT_ENA"
              },
              "HOST_SLC1_TOKEN1_1TO0_INT_ENA": {
                "bit": 9,
                "description": "HOST_SLC1_TOKEN1_1TO0_INT_ENA"
              },
              "HOST_SLC1_TOKEN0_1TO0_INT_ENA": {
                "bit": 8,
                "description": "HOST_SLC1_TOKEN0_1TO0_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "HOST_SLC1_TOHOST_BIT7_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "HOST_SLC1_TOHOST_BIT6_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "HOST_SLC1_TOHOST_BIT5_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "HOST_SLC1_TOHOST_BIT4_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "HOST_SLC1_TOHOST_BIT3_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "HOST_SLC1_TOHOST_BIT2_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "HOST_SLC1_TOHOST_BIT1_INT_ENA"
              },
              "HOST_SLC1_TOHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "HOST_SLC1_TOHOST_BIT0_INT_ENA"
              }
            },
            "HOST_SLC0HOST_RX_INFOR": {
              "HOST_SLC0HOST_RX_INFOR": {
                "bit": 0,
                "description": "HOST_SLC0HOST_RX_INFOR",
                "width": 20
              }
            },
            "HOST_SLC1HOST_RX_INFOR": {
              "HOST_SLC1HOST_RX_INFOR": {
                "bit": 0,
                "description": "HOST_SLC1HOST_RX_INFOR",
                "width": 20
              }
            },
            "HOST_SLC0HOST_LEN_WD": {
              "HOST_SLC0HOST_LEN_WD": {
                "bit": 0,
                "description": "HOST_SLC0HOST_LEN_WD",
                "width": 32
              }
            },
            "HOST_SLC_APBWIN_WDATA": {
              "HOST_SLC_APBWIN_WDATA": {
                "bit": 0,
                "description": "HOST_SLC_APBWIN_WDATA",
                "width": 32
              }
            },
            "HOST_SLC_APBWIN_CONF": {
              "HOST_SLC_APBWIN_START": {
                "bit": 29,
                "description": "HOST_SLC_APBWIN_START"
              },
              "HOST_SLC_APBWIN_WR": {
                "bit": 28,
                "description": "HOST_SLC_APBWIN_WR"
              },
              "HOST_SLC_APBWIN_ADDR": {
                "bit": 0,
                "description": "HOST_SLC_APBWIN_ADDR",
                "width": 28
              }
            },
            "HOST_SLC_APBWIN_RDATA": {
              "HOST_SLC_APBWIN_RDATA": {
                "bit": 0,
                "description": "HOST_SLC_APBWIN_RDATA",
                "width": 32
              }
            },
            "HOST_SLCHOST_RDCLR0": {
              "HOST_SLCHOST_SLC0_BIT6_CLRADDR": {
                "bit": 9,
                "description": "HOST_SLCHOST_SLC0_BIT6_CLRADDR",
                "width": 9
              },
              "HOST_SLCHOST_SLC0_BIT7_CLRADDR": {
                "bit": 0,
                "description": "HOST_SLCHOST_SLC0_BIT7_CLRADDR",
                "width": 9
              }
            },
            "HOST_SLCHOST_RDCLR1": {
              "HOST_SLCHOST_SLC1_BIT6_CLRADDR": {
                "bit": 9,
                "description": "HOST_SLCHOST_SLC1_BIT6_CLRADDR",
                "width": 9
              },
              "HOST_SLCHOST_SLC1_BIT7_CLRADDR": {
                "bit": 0,
                "description": "HOST_SLCHOST_SLC1_BIT7_CLRADDR",
                "width": 9
              }
            },
            "HOST_SLC0HOST_INT_ENA1": {
              "HOST_GPIO_SDIO_INT_ENA1": {
                "bit": 25,
                "description": "HOST_GPIO_SDIO_INT_ENA1"
              },
              "HOST_SLC0_HOST_RD_RETRY_INT_ENA1": {
                "bit": 24,
                "description": "HOST_SLC0_HOST_RD_RETRY_INT_ENA1"
              },
              "HOST_SLC0_RX_NEW_PACKET_INT_ENA1": {
                "bit": 23,
                "description": "HOST_SLC0_RX_NEW_PACKET_INT_ENA1"
              },
              "HOST_SLC0_EXT_BIT3_INT_ENA1": {
                "bit": 22,
                "description": "HOST_SLC0_EXT_BIT3_INT_ENA1"
              },
              "HOST_SLC0_EXT_BIT2_INT_ENA1": {
                "bit": 21,
                "description": "HOST_SLC0_EXT_BIT2_INT_ENA1"
              },
              "HOST_SLC0_EXT_BIT1_INT_ENA1": {
                "bit": 20,
                "description": "HOST_SLC0_EXT_BIT1_INT_ENA1"
              },
              "HOST_SLC0_EXT_BIT0_INT_ENA1": {
                "bit": 19,
                "description": "HOST_SLC0_EXT_BIT0_INT_ENA1"
              },
              "HOST_SLC0_RX_PF_VALID_INT_ENA1": {
                "bit": 18,
                "description": "HOST_SLC0_RX_PF_VALID_INT_ENA1"
              },
              "HOST_SLC0_TX_OVF_INT_ENA1": {
                "bit": 17,
                "description": "HOST_SLC0_TX_OVF_INT_ENA1"
              },
              "HOST_SLC0_RX_UDF_INT_ENA1": {
                "bit": 16,
                "description": "HOST_SLC0_RX_UDF_INT_ENA1"
              },
              "HOST_SLC0HOST_TX_START_INT_ENA1": {
                "bit": 15,
                "description": "HOST_SLC0HOST_TX_START_INT_ENA1"
              },
              "HOST_SLC0HOST_RX_START_INT_ENA1": {
                "bit": 14,
                "description": "HOST_SLC0HOST_RX_START_INT_ENA1"
              },
              "HOST_SLC0HOST_RX_EOF_INT_ENA1": {
                "bit": 13,
                "description": "HOST_SLC0HOST_RX_EOF_INT_ENA1"
              },
              "HOST_SLC0HOST_RX_SOF_INT_ENA1": {
                "bit": 12,
                "description": "HOST_SLC0HOST_RX_SOF_INT_ENA1"
              },
              "HOST_SLC0_TOKEN1_0TO1_INT_ENA1": {
                "bit": 11,
                "description": "HOST_SLC0_TOKEN1_0TO1_INT_ENA1"
              },
              "HOST_SLC0_TOKEN0_0TO1_INT_ENA1": {
                "bit": 10,
                "description": "HOST_SLC0_TOKEN0_0TO1_INT_ENA1"
              },
              "HOST_SLC0_TOKEN1_1TO0_INT_ENA1": {
                "bit": 9,
                "description": "HOST_SLC0_TOKEN1_1TO0_INT_ENA1"
              },
              "HOST_SLC0_TOKEN0_1TO0_INT_ENA1": {
                "bit": 8,
                "description": "HOST_SLC0_TOKEN0_1TO0_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT7_INT_ENA1": {
                "bit": 7,
                "description": "HOST_SLC0_TOHOST_BIT7_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT6_INT_ENA1": {
                "bit": 6,
                "description": "HOST_SLC0_TOHOST_BIT6_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT5_INT_ENA1": {
                "bit": 5,
                "description": "HOST_SLC0_TOHOST_BIT5_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT4_INT_ENA1": {
                "bit": 4,
                "description": "HOST_SLC0_TOHOST_BIT4_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT3_INT_ENA1": {
                "bit": 3,
                "description": "HOST_SLC0_TOHOST_BIT3_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT2_INT_ENA1": {
                "bit": 2,
                "description": "HOST_SLC0_TOHOST_BIT2_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT1_INT_ENA1": {
                "bit": 1,
                "description": "HOST_SLC0_TOHOST_BIT1_INT_ENA1"
              },
              "HOST_SLC0_TOHOST_BIT0_INT_ENA1": {
                "bit": 0,
                "description": "HOST_SLC0_TOHOST_BIT0_INT_ENA1"
              }
            },
            "HOST_SLC1HOST_INT_ENA1": {
              "HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1": {
                "bit": 25,
                "description": "HOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1"
              },
              "HOST_SLC1_HOST_RD_RETRY_INT_ENA1": {
                "bit": 24,
                "description": "HOST_SLC1_HOST_RD_RETRY_INT_ENA1"
              },
              "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1": {
                "bit": 23,
                "description": "HOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1"
              },
              "HOST_SLC1_EXT_BIT3_INT_ENA1": {
                "bit": 22,
                "description": "HOST_SLC1_EXT_BIT3_INT_ENA1"
              },
              "HOST_SLC1_EXT_BIT2_INT_ENA1": {
                "bit": 21,
                "description": "HOST_SLC1_EXT_BIT2_INT_ENA1"
              },
              "HOST_SLC1_EXT_BIT1_INT_ENA1": {
                "bit": 20,
                "description": "HOST_SLC1_EXT_BIT1_INT_ENA1"
              },
              "HOST_SLC1_EXT_BIT0_INT_ENA1": {
                "bit": 19,
                "description": "HOST_SLC1_EXT_BIT0_INT_ENA1"
              },
              "HOST_SLC1_RX_PF_VALID_INT_ENA1": {
                "bit": 18,
                "description": "HOST_SLC1_RX_PF_VALID_INT_ENA1"
              },
              "HOST_SLC1_TX_OVF_INT_ENA1": {
                "bit": 17,
                "description": "HOST_SLC1_TX_OVF_INT_ENA1"
              },
              "HOST_SLC1_RX_UDF_INT_ENA1": {
                "bit": 16,
                "description": "HOST_SLC1_RX_UDF_INT_ENA1"
              },
              "HOST_SLC1HOST_TX_START_INT_ENA1": {
                "bit": 15,
                "description": "HOST_SLC1HOST_TX_START_INT_ENA1"
              },
              "HOST_SLC1HOST_RX_START_INT_ENA1": {
                "bit": 14,
                "description": "HOST_SLC1HOST_RX_START_INT_ENA1"
              },
              "HOST_SLC1HOST_RX_EOF_INT_ENA1": {
                "bit": 13,
                "description": "HOST_SLC1HOST_RX_EOF_INT_ENA1"
              },
              "HOST_SLC1HOST_RX_SOF_INT_ENA1": {
                "bit": 12,
                "description": "HOST_SLC1HOST_RX_SOF_INT_ENA1"
              },
              "HOST_SLC1_TOKEN1_0TO1_INT_ENA1": {
                "bit": 11,
                "description": "HOST_SLC1_TOKEN1_0TO1_INT_ENA1"
              },
              "HOST_SLC1_TOKEN0_0TO1_INT_ENA1": {
                "bit": 10,
                "description": "HOST_SLC1_TOKEN0_0TO1_INT_ENA1"
              },
              "HOST_SLC1_TOKEN1_1TO0_INT_ENA1": {
                "bit": 9,
                "description": "HOST_SLC1_TOKEN1_1TO0_INT_ENA1"
              },
              "HOST_SLC1_TOKEN0_1TO0_INT_ENA1": {
                "bit": 8,
                "description": "HOST_SLC1_TOKEN0_1TO0_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT7_INT_ENA1": {
                "bit": 7,
                "description": "HOST_SLC1_TOHOST_BIT7_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT6_INT_ENA1": {
                "bit": 6,
                "description": "HOST_SLC1_TOHOST_BIT6_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT5_INT_ENA1": {
                "bit": 5,
                "description": "HOST_SLC1_TOHOST_BIT5_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT4_INT_ENA1": {
                "bit": 4,
                "description": "HOST_SLC1_TOHOST_BIT4_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT3_INT_ENA1": {
                "bit": 3,
                "description": "HOST_SLC1_TOHOST_BIT3_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT2_INT_ENA1": {
                "bit": 2,
                "description": "HOST_SLC1_TOHOST_BIT2_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT1_INT_ENA1": {
                "bit": 1,
                "description": "HOST_SLC1_TOHOST_BIT1_INT_ENA1"
              },
              "HOST_SLC1_TOHOST_BIT0_INT_ENA1": {
                "bit": 0,
                "description": "HOST_SLC1_TOHOST_BIT0_INT_ENA1"
              }
            },
            "HOST_SLCHOSTDATE": {
              "HOST_SLCHOST_DATE": {
                "bit": 0,
                "description": "HOST_SLCHOST_DATE",
                "width": 32
              }
            },
            "HOST_SLCHOSTID": {
              "HOST_SLCHOST_ID": {
                "bit": 0,
                "description": "HOST_SLCHOST_ID",
                "width": 32
              }
            },
            "HOST_SLCHOST_CONF": {
              "HOST_HSPEED_CON_EN": {
                "bit": 27,
                "description": "HOST_HSPEED_CON_EN"
              },
              "HOST_SDIO_PAD_PULLUP": {
                "bit": 26,
                "description": "HOST_SDIO_PAD_PULLUP"
              },
              "HOST_SDIO20_INT_DELAY": {
                "bit": 25,
                "description": "HOST_SDIO20_INT_DELAY"
              },
              "HOST_FRC_QUICK_IN": {
                "bit": 20,
                "description": "HOST_FRC_QUICK_IN",
                "width": 5
              },
              "HOST_FRC_POS_SAMP": {
                "bit": 15,
                "description": "HOST_FRC_POS_SAMP",
                "width": 5
              },
              "HOST_FRC_NEG_SAMP": {
                "bit": 10,
                "description": "HOST_FRC_NEG_SAMP",
                "width": 5
              },
              "HOST_FRC_SDIO20": {
                "bit": 5,
                "description": "HOST_FRC_SDIO20",
                "width": 5
              },
              "HOST_FRC_SDIO11": {
                "bit": 0,
                "description": "HOST_FRC_SDIO11",
                "width": 5
              }
            },
            "HOST_SLCHOST_INF_ST": {
              "HOST_SDIO_QUICK_IN": {
                "bit": 10,
                "description": "HOST_SDIO_QUICK_IN",
                "width": 5
              },
              "HOST_SDIO_NEG_SAMP": {
                "bit": 5,
                "description": "HOST_SDIO_NEG_SAMP",
                "width": 5
              },
              "HOST_SDIO20_MODE": {
                "bit": 0,
                "description": "HOST_SDIO20_MODE",
                "width": 5
              }
            }
          }
        },
        "SLC": {
          "instances": [
            {
              "name": "SLC",
              "base": "0x3FF58000",
              "irq": 10
            }
          ],
          "registers": {
            "CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "SLC_CONF0"
            },
            "0INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "SLC_0INT_RAW"
            },
            "0INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "SLC_0INT_ST"
            },
            "0INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "SLC_0INT_ENA"
            },
            "0INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "SLC_0INT_CLR"
            },
            "1INT_RAW": {
              "offset": "0x14",
              "size": 32,
              "description": "SLC_1INT_RAW"
            },
            "1INT_ST": {
              "offset": "0x18",
              "size": 32,
              "description": "SLC_1INT_ST"
            },
            "1INT_ENA": {
              "offset": "0x1C",
              "size": 32,
              "description": "SLC_1INT_ENA"
            },
            "1INT_CLR": {
              "offset": "0x20",
              "size": 32,
              "description": "SLC_1INT_CLR"
            },
            "RX_STATUS": {
              "offset": "0x24",
              "size": 32,
              "description": "SLC_RX_STATUS"
            },
            "0RXFIFO_PUSH": {
              "offset": "0x28",
              "size": 32,
              "description": "SLC_0RXFIFO_PUSH"
            },
            "1RXFIFO_PUSH": {
              "offset": "0x2C",
              "size": 32,
              "description": "SLC_1RXFIFO_PUSH"
            },
            "TX_STATUS": {
              "offset": "0x30",
              "size": 32,
              "description": "SLC_TX_STATUS"
            },
            "0TXFIFO_POP": {
              "offset": "0x34",
              "size": 32,
              "description": "SLC_0TXFIFO_POP"
            },
            "1TXFIFO_POP": {
              "offset": "0x38",
              "size": 32,
              "description": "SLC_1TXFIFO_POP"
            },
            "0RX_LINK": {
              "offset": "0x3C",
              "size": 32,
              "description": "SLC_0RX_LINK"
            },
            "0TX_LINK": {
              "offset": "0x40",
              "size": 32,
              "description": "SLC_0TX_LINK"
            },
            "1RX_LINK": {
              "offset": "0x44",
              "size": 32,
              "description": "SLC_1RX_LINK"
            },
            "1TX_LINK": {
              "offset": "0x48",
              "size": 32,
              "description": "SLC_1TX_LINK"
            },
            "INTVEC_TOHOST": {
              "offset": "0x4C",
              "size": 32,
              "description": "SLC_INTVEC_TOHOST"
            },
            "0TOKEN0": {
              "offset": "0x50",
              "size": 32,
              "description": "SLC_0TOKEN0"
            },
            "0TOKEN1": {
              "offset": "0x54",
              "size": 32,
              "description": "SLC_0TOKEN1"
            },
            "1TOKEN0": {
              "offset": "0x58",
              "size": 32,
              "description": "SLC_1TOKEN0"
            },
            "1TOKEN1": {
              "offset": "0x5C",
              "size": 32,
              "description": "SLC_1TOKEN1"
            },
            "CONF1": {
              "offset": "0x60",
              "size": 32,
              "description": "SLC_CONF1"
            },
            "0_STATE0": {
              "offset": "0x64",
              "size": 32,
              "description": "SLC_0_STATE0"
            },
            "0_STATE1": {
              "offset": "0x68",
              "size": 32,
              "description": "SLC_0_STATE1"
            },
            "1_STATE0": {
              "offset": "0x6C",
              "size": 32,
              "description": "SLC_1_STATE0"
            },
            "1_STATE1": {
              "offset": "0x70",
              "size": 32,
              "description": "SLC_1_STATE1"
            },
            "BRIDGE_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "SLC_BRIDGE_CONF"
            },
            "0_TO_EOF_DES_ADDR": {
              "offset": "0x78",
              "size": 32,
              "description": "SLC_0_TO_EOF_DES_ADDR"
            },
            "0_TX_EOF_DES_ADDR": {
              "offset": "0x7C",
              "size": 32,
              "description": "SLC_0_TX_EOF_DES_ADDR"
            },
            "0_TO_EOF_BFR_DES_ADDR": {
              "offset": "0x80",
              "size": 32,
              "description": "SLC_0_TO_EOF_BFR_DES_ADDR"
            },
            "1_TO_EOF_DES_ADDR": {
              "offset": "0x84",
              "size": 32,
              "description": "SLC_1_TO_EOF_DES_ADDR"
            },
            "1_TX_EOF_DES_ADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "SLC_1_TX_EOF_DES_ADDR"
            },
            "1_TO_EOF_BFR_DES_ADDR": {
              "offset": "0x8C",
              "size": 32,
              "description": "SLC_1_TO_EOF_BFR_DES_ADDR"
            },
            "AHB_TEST": {
              "offset": "0x90",
              "size": 32,
              "description": "SLC_AHB_TEST"
            },
            "SDIO_ST": {
              "offset": "0x94",
              "size": 32,
              "description": "SLC_SDIO_ST"
            },
            "RX_DSCR_CONF": {
              "offset": "0x98",
              "size": 32,
              "description": "SLC_RX_DSCR_CONF"
            },
            "0_TXLINK_DSCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "SLC_0_TXLINK_DSCR"
            },
            "0_TXLINK_DSCR_BF0": {
              "offset": "0xA0",
              "size": 32,
              "description": "SLC_0_TXLINK_DSCR_BF0"
            },
            "0_TXLINK_DSCR_BF1": {
              "offset": "0xA4",
              "size": 32,
              "description": "SLC_0_TXLINK_DSCR_BF1"
            },
            "0_RXLINK_DSCR": {
              "offset": "0xA8",
              "size": 32,
              "description": "SLC_0_RXLINK_DSCR"
            },
            "0_RXLINK_DSCR_BF0": {
              "offset": "0xAC",
              "size": 32,
              "description": "SLC_0_RXLINK_DSCR_BF0"
            },
            "0_RXLINK_DSCR_BF1": {
              "offset": "0xB0",
              "size": 32,
              "description": "SLC_0_RXLINK_DSCR_BF1"
            },
            "1_TXLINK_DSCR": {
              "offset": "0xB4",
              "size": 32,
              "description": "SLC_1_TXLINK_DSCR"
            },
            "1_TXLINK_DSCR_BF0": {
              "offset": "0xB8",
              "size": 32,
              "description": "SLC_1_TXLINK_DSCR_BF0"
            },
            "1_TXLINK_DSCR_BF1": {
              "offset": "0xBC",
              "size": 32,
              "description": "SLC_1_TXLINK_DSCR_BF1"
            },
            "1_RXLINK_DSCR": {
              "offset": "0xC0",
              "size": 32,
              "description": "SLC_1_RXLINK_DSCR"
            },
            "1_RXLINK_DSCR_BF0": {
              "offset": "0xC4",
              "size": 32,
              "description": "SLC_1_RXLINK_DSCR_BF0"
            },
            "1_RXLINK_DSCR_BF1": {
              "offset": "0xC8",
              "size": 32,
              "description": "SLC_1_RXLINK_DSCR_BF1"
            },
            "0_TX_ERREOF_DES_ADDR": {
              "offset": "0xCC",
              "size": 32,
              "description": "SLC_0_TX_ERREOF_DES_ADDR"
            },
            "1_TX_ERREOF_DES_ADDR": {
              "offset": "0xD0",
              "size": 32,
              "description": "SLC_1_TX_ERREOF_DES_ADDR"
            },
            "TOKEN_LAT": {
              "offset": "0xD4",
              "size": 32,
              "description": "SLC_TOKEN_LAT"
            },
            "TX_DSCR_CONF": {
              "offset": "0xD8",
              "size": 32,
              "description": "SLC_TX_DSCR_CONF"
            },
            "CMD_INFOR0": {
              "offset": "0xDC",
              "size": 32,
              "description": "SLC_CMD_INFOR0"
            },
            "CMD_INFOR1": {
              "offset": "0xE0",
              "size": 32,
              "description": "SLC_CMD_INFOR1"
            },
            "0_LEN_CONF": {
              "offset": "0xE4",
              "size": 32,
              "description": "SLC_0_LEN_CONF"
            },
            "0_LENGTH": {
              "offset": "0xE8",
              "size": 32,
              "description": "SLC_0_LENGTH"
            },
            "0_TXPKT_H_DSCR": {
              "offset": "0xEC",
              "size": 32,
              "description": "SLC_0_TXPKT_H_DSCR"
            },
            "0_TXPKT_E_DSCR": {
              "offset": "0xF0",
              "size": 32,
              "description": "SLC_0_TXPKT_E_DSCR"
            },
            "0_RXPKT_H_DSCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "SLC_0_RXPKT_H_DSCR"
            },
            "0_RXPKT_E_DSCR": {
              "offset": "0xF8",
              "size": 32,
              "description": "SLC_0_RXPKT_E_DSCR"
            },
            "0_TXPKTU_H_DSCR": {
              "offset": "0xFC",
              "size": 32,
              "description": "SLC_0_TXPKTU_H_DSCR"
            },
            "0_TXPKTU_E_DSCR": {
              "offset": "0x100",
              "size": 32,
              "description": "SLC_0_TXPKTU_E_DSCR"
            },
            "0_RXPKTU_H_DSCR": {
              "offset": "0x104",
              "size": 32,
              "description": "SLC_0_RXPKTU_H_DSCR"
            },
            "0_RXPKTU_E_DSCR": {
              "offset": "0x108",
              "size": 32,
              "description": "SLC_0_RXPKTU_E_DSCR"
            },
            "SEQ_POSITION": {
              "offset": "0x114",
              "size": 32,
              "description": "SLC_SEQ_POSITION"
            },
            "0_DSCR_REC_CONF": {
              "offset": "0x118",
              "size": 32,
              "description": "SLC_0_DSCR_REC_CONF"
            },
            "SDIO_CRC_ST0": {
              "offset": "0x11C",
              "size": 32,
              "description": "SLC_SDIO_CRC_ST0"
            },
            "SDIO_CRC_ST1": {
              "offset": "0x120",
              "size": 32,
              "description": "SLC_SDIO_CRC_ST1"
            },
            "0_EOF_START_DES": {
              "offset": "0x124",
              "size": 32,
              "description": "SLC_0_EOF_START_DES"
            },
            "0_PUSH_DSCR_ADDR": {
              "offset": "0x128",
              "size": 32,
              "description": "SLC_0_PUSH_DSCR_ADDR"
            },
            "0_DONE_DSCR_ADDR": {
              "offset": "0x12C",
              "size": 32,
              "description": "SLC_0_DONE_DSCR_ADDR"
            },
            "0_SUB_START_DES": {
              "offset": "0x130",
              "size": 32,
              "description": "SLC_0_SUB_START_DES"
            },
            "0_DSCR_CNT": {
              "offset": "0x134",
              "size": 32,
              "description": "SLC_0_DSCR_CNT"
            },
            "0_LEN_LIM_CONF": {
              "offset": "0x138",
              "size": 32,
              "description": "SLC_0_LEN_LIM_CONF"
            },
            "0INT_ST1": {
              "offset": "0x13C",
              "size": 32,
              "description": "SLC_0INT_ST1"
            },
            "0INT_ENA1": {
              "offset": "0x140",
              "size": 32,
              "description": "SLC_0INT_ENA1"
            },
            "1INT_ST1": {
              "offset": "0x144",
              "size": 32,
              "description": "SLC_1INT_ST1"
            },
            "1INT_ENA1": {
              "offset": "0x148",
              "size": 32,
              "description": "SLC_1INT_ENA1"
            },
            "DATE": {
              "offset": "0x1F8",
              "size": 32,
              "description": "SLC_DATE"
            },
            "ID": {
              "offset": "0x1FC",
              "size": 32,
              "description": "SLC_ID"
            }
          },
          "bits": {
            "CONF0": {
              "SLC1_TOKEN_SEL": {
                "bit": 31,
                "description": "SLC1_TOKEN_SEL"
              },
              "SLC1_TOKEN_AUTO_CLR": {
                "bit": 30,
                "description": "SLC1_TOKEN_AUTO_CLR"
              },
              "SLC1_TXDATA_BURST_EN": {
                "bit": 29,
                "description": "SLC1_TXDATA_BURST_EN"
              },
              "SLC1_TXDSCR_BURST_EN": {
                "bit": 28,
                "description": "SLC1_TXDSCR_BURST_EN"
              },
              "SLC1_TXLINK_AUTO_RET": {
                "bit": 27,
                "description": "SLC1_TXLINK_AUTO_RET"
              },
              "SLC1_RXLINK_AUTO_RET": {
                "bit": 26,
                "description": "SLC1_RXLINK_AUTO_RET"
              },
              "SLC1_RXDATA_BURST_EN": {
                "bit": 25,
                "description": "SLC1_RXDATA_BURST_EN"
              },
              "SLC1_RXDSCR_BURST_EN": {
                "bit": 24,
                "description": "SLC1_RXDSCR_BURST_EN"
              },
              "SLC1_RX_NO_RESTART_CLR": {
                "bit": 23,
                "description": "SLC1_RX_NO_RESTART_CLR"
              },
              "SLC1_RX_AUTO_WRBACK": {
                "bit": 22,
                "description": "SLC1_RX_AUTO_WRBACK"
              },
              "SLC1_RX_LOOP_TEST": {
                "bit": 21,
                "description": "SLC1_RX_LOOP_TEST"
              },
              "SLC1_TX_LOOP_TEST": {
                "bit": 20,
                "description": "SLC1_TX_LOOP_TEST"
              },
              "SLC1_WR_RETRY_MASK_EN": {
                "bit": 19,
                "description": "SLC1_WR_RETRY_MASK_EN"
              },
              "SLC0_WR_RETRY_MASK_EN": {
                "bit": 18,
                "description": "SLC0_WR_RETRY_MASK_EN"
              },
              "SLC1_RX_RST": {
                "bit": 17,
                "description": "SLC1_RX_RST"
              },
              "SLC1_TX_RST": {
                "bit": 16,
                "description": "SLC1_TX_RST"
              },
              "SLC0_TOKEN_SEL": {
                "bit": 15,
                "description": "SLC0_TOKEN_SEL"
              },
              "SLC0_TOKEN_AUTO_CLR": {
                "bit": 14,
                "description": "SLC0_TOKEN_AUTO_CLR"
              },
              "SLC0_TXDATA_BURST_EN": {
                "bit": 13,
                "description": "SLC0_TXDATA_BURST_EN"
              },
              "SLC0_TXDSCR_BURST_EN": {
                "bit": 12,
                "description": "SLC0_TXDSCR_BURST_EN"
              },
              "SLC0_TXLINK_AUTO_RET": {
                "bit": 11,
                "description": "SLC0_TXLINK_AUTO_RET"
              },
              "SLC0_RXLINK_AUTO_RET": {
                "bit": 10,
                "description": "SLC0_RXLINK_AUTO_RET"
              },
              "SLC0_RXDATA_BURST_EN": {
                "bit": 9,
                "description": "SLC0_RXDATA_BURST_EN"
              },
              "SLC0_RXDSCR_BURST_EN": {
                "bit": 8,
                "description": "SLC0_RXDSCR_BURST_EN"
              },
              "SLC0_RX_NO_RESTART_CLR": {
                "bit": 7,
                "description": "SLC0_RX_NO_RESTART_CLR"
              },
              "SLC0_RX_AUTO_WRBACK": {
                "bit": 6,
                "description": "SLC0_RX_AUTO_WRBACK"
              },
              "SLC0_RX_LOOP_TEST": {
                "bit": 5,
                "description": "SLC0_RX_LOOP_TEST"
              },
              "SLC0_TX_LOOP_TEST": {
                "bit": 4,
                "description": "SLC0_TX_LOOP_TEST"
              },
              "AHBM_RST": {
                "bit": 3,
                "description": "AHBM_RST"
              },
              "AHBM_FIFO_RST": {
                "bit": 2,
                "description": "AHBM_FIFO_RST"
              },
              "SLC0_RX_RST": {
                "bit": 1,
                "description": "SLC0_RX_RST"
              },
              "SLC0_TX_RST": {
                "bit": 0,
                "description": "SLC0_TX_RST"
              }
            },
            "0INT_RAW": {
              "SLC0_RX_QUICK_EOF_INT_RAW": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_RAW"
              },
              "CMD_DTC_INT_RAW": {
                "bit": 25,
                "description": "CMD_DTC_INT_RAW"
              },
              "SLC0_TX_ERR_EOF_INT_RAW": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_RAW"
              },
              "SLC0_WR_RETRY_DONE_INT_RAW": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_RAW"
              },
              "SLC0_HOST_RD_ACK_INT_RAW": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_RAW"
              },
              "SLC0_TX_DSCR_EMPTY_INT_RAW": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_RAW"
              },
              "SLC0_RX_DSCR_ERR_INT_RAW": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_RAW"
              },
              "SLC0_TX_DSCR_ERR_INT_RAW": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_RAW"
              },
              "SLC0_TOHOST_INT_RAW": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_RAW"
              },
              "SLC0_RX_EOF_INT_RAW": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_RAW"
              },
              "SLC0_RX_DONE_INT_RAW": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_RAW"
              },
              "SLC0_TX_SUC_EOF_INT_RAW": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_RAW"
              },
              "SLC0_TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_RAW"
              },
              "SLC0_TOKEN1_1TO0_INT_RAW": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_RAW"
              },
              "SLC0_TOKEN0_1TO0_INT_RAW": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_RAW"
              },
              "SLC0_TX_OVF_INT_RAW": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_RAW"
              },
              "SLC0_RX_UDF_INT_RAW": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_RAW"
              },
              "SLC0_TX_START_INT_RAW": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_RAW"
              },
              "SLC0_RX_START_INT_RAW": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_RAW"
              },
              "FRHOST_BIT7_INT_RAW": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_RAW"
              },
              "FRHOST_BIT6_INT_RAW": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_RAW"
              },
              "FRHOST_BIT5_INT_RAW": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_RAW"
              },
              "FRHOST_BIT4_INT_RAW": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_RAW"
              },
              "FRHOST_BIT3_INT_RAW": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_RAW"
              },
              "FRHOST_BIT2_INT_RAW": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_RAW"
              },
              "FRHOST_BIT1_INT_RAW": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_RAW"
              },
              "FRHOST_BIT0_INT_RAW": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_RAW"
              }
            },
            "0INT_ST": {
              "SLC0_RX_QUICK_EOF_INT_ST": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_ST"
              },
              "CMD_DTC_INT_ST": {
                "bit": 25,
                "description": "CMD_DTC_INT_ST"
              },
              "SLC0_TX_ERR_EOF_INT_ST": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_ST"
              },
              "SLC0_WR_RETRY_DONE_INT_ST": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_ST"
              },
              "SLC0_HOST_RD_ACK_INT_ST": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_ST"
              },
              "SLC0_TX_DSCR_EMPTY_INT_ST": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_ST"
              },
              "SLC0_RX_DSCR_ERR_INT_ST": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_ST"
              },
              "SLC0_TX_DSCR_ERR_INT_ST": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_ST"
              },
              "SLC0_TOHOST_INT_ST": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_ST"
              },
              "SLC0_RX_EOF_INT_ST": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_ST"
              },
              "SLC0_RX_DONE_INT_ST": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_ST"
              },
              "SLC0_TX_SUC_EOF_INT_ST": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_ST"
              },
              "SLC0_TX_DONE_INT_ST": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_ST"
              },
              "SLC0_TOKEN1_1TO0_INT_ST": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_ST"
              },
              "SLC0_TOKEN0_1TO0_INT_ST": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_ST"
              },
              "SLC0_TX_OVF_INT_ST": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_ST"
              },
              "SLC0_RX_UDF_INT_ST": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_ST"
              },
              "SLC0_TX_START_INT_ST": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_ST"
              },
              "SLC0_RX_START_INT_ST": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_ST"
              },
              "FRHOST_BIT7_INT_ST": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_ST"
              },
              "FRHOST_BIT6_INT_ST": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_ST"
              },
              "FRHOST_BIT5_INT_ST": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_ST"
              },
              "FRHOST_BIT4_INT_ST": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_ST"
              },
              "FRHOST_BIT3_INT_ST": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_ST"
              },
              "FRHOST_BIT2_INT_ST": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_ST"
              },
              "FRHOST_BIT1_INT_ST": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_ST"
              },
              "FRHOST_BIT0_INT_ST": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_ST"
              }
            },
            "0INT_ENA": {
              "SLC0_RX_QUICK_EOF_INT_ENA": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_ENA"
              },
              "CMD_DTC_INT_ENA": {
                "bit": 25,
                "description": "CMD_DTC_INT_ENA"
              },
              "SLC0_TX_ERR_EOF_INT_ENA": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_ENA"
              },
              "SLC0_WR_RETRY_DONE_INT_ENA": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_ENA"
              },
              "SLC0_HOST_RD_ACK_INT_ENA": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_ENA"
              },
              "SLC0_TX_DSCR_EMPTY_INT_ENA": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_ENA"
              },
              "SLC0_RX_DSCR_ERR_INT_ENA": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_ENA"
              },
              "SLC0_TX_DSCR_ERR_INT_ENA": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_ENA"
              },
              "SLC0_TOHOST_INT_ENA": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_ENA"
              },
              "SLC0_RX_EOF_INT_ENA": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_ENA"
              },
              "SLC0_RX_DONE_INT_ENA": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_ENA"
              },
              "SLC0_TX_SUC_EOF_INT_ENA": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_ENA"
              },
              "SLC0_TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_ENA"
              },
              "SLC0_TOKEN1_1TO0_INT_ENA": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_ENA"
              },
              "SLC0_TOKEN0_1TO0_INT_ENA": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_ENA"
              },
              "SLC0_TX_OVF_INT_ENA": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_ENA"
              },
              "SLC0_RX_UDF_INT_ENA": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_ENA"
              },
              "SLC0_TX_START_INT_ENA": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_ENA"
              },
              "SLC0_RX_START_INT_ENA": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_ENA"
              },
              "FRHOST_BIT7_INT_ENA": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_ENA"
              },
              "FRHOST_BIT6_INT_ENA": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_ENA"
              },
              "FRHOST_BIT5_INT_ENA": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_ENA"
              },
              "FRHOST_BIT4_INT_ENA": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_ENA"
              },
              "FRHOST_BIT3_INT_ENA": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_ENA"
              },
              "FRHOST_BIT2_INT_ENA": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_ENA"
              },
              "FRHOST_BIT1_INT_ENA": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_ENA"
              },
              "FRHOST_BIT0_INT_ENA": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_ENA"
              }
            },
            "0INT_CLR": {
              "SLC0_RX_QUICK_EOF_INT_CLR": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_CLR"
              },
              "CMD_DTC_INT_CLR": {
                "bit": 25,
                "description": "CMD_DTC_INT_CLR"
              },
              "SLC0_TX_ERR_EOF_INT_CLR": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_CLR"
              },
              "SLC0_WR_RETRY_DONE_INT_CLR": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_CLR"
              },
              "SLC0_HOST_RD_ACK_INT_CLR": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_CLR"
              },
              "SLC0_TX_DSCR_EMPTY_INT_CLR": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_CLR"
              },
              "SLC0_RX_DSCR_ERR_INT_CLR": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_CLR"
              },
              "SLC0_TX_DSCR_ERR_INT_CLR": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_CLR"
              },
              "SLC0_TOHOST_INT_CLR": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_CLR"
              },
              "SLC0_RX_EOF_INT_CLR": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_CLR"
              },
              "SLC0_RX_DONE_INT_CLR": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_CLR"
              },
              "SLC0_TX_SUC_EOF_INT_CLR": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_CLR"
              },
              "SLC0_TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_CLR"
              },
              "SLC0_TOKEN1_1TO0_INT_CLR": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_CLR"
              },
              "SLC0_TOKEN0_1TO0_INT_CLR": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_CLR"
              },
              "SLC0_TX_OVF_INT_CLR": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_CLR"
              },
              "SLC0_RX_UDF_INT_CLR": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_CLR"
              },
              "SLC0_TX_START_INT_CLR": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_CLR"
              },
              "SLC0_RX_START_INT_CLR": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_CLR"
              },
              "FRHOST_BIT7_INT_CLR": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_CLR"
              },
              "FRHOST_BIT6_INT_CLR": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_CLR"
              },
              "FRHOST_BIT5_INT_CLR": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_CLR"
              },
              "FRHOST_BIT4_INT_CLR": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_CLR"
              },
              "FRHOST_BIT3_INT_CLR": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_CLR"
              },
              "FRHOST_BIT2_INT_CLR": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_CLR"
              },
              "FRHOST_BIT1_INT_CLR": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_CLR"
              },
              "FRHOST_BIT0_INT_CLR": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_CLR"
              }
            },
            "1INT_RAW": {
              "SLC1_TX_ERR_EOF_INT_RAW": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_RAW"
              },
              "SLC1_WR_RETRY_DONE_INT_RAW": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_RAW"
              },
              "SLC1_HOST_RD_ACK_INT_RAW": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_RAW"
              },
              "SLC1_TX_DSCR_EMPTY_INT_RAW": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_RAW"
              },
              "SLC1_RX_DSCR_ERR_INT_RAW": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_RAW"
              },
              "SLC1_TX_DSCR_ERR_INT_RAW": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_RAW"
              },
              "SLC1_TOHOST_INT_RAW": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_RAW"
              },
              "SLC1_RX_EOF_INT_RAW": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_RAW"
              },
              "SLC1_RX_DONE_INT_RAW": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_RAW"
              },
              "SLC1_TX_SUC_EOF_INT_RAW": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_RAW"
              },
              "SLC1_TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_RAW"
              },
              "SLC1_TOKEN1_1TO0_INT_RAW": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_RAW"
              },
              "SLC1_TOKEN0_1TO0_INT_RAW": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_RAW"
              },
              "SLC1_TX_OVF_INT_RAW": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_RAW"
              },
              "SLC1_RX_UDF_INT_RAW": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_RAW"
              },
              "SLC1_TX_START_INT_RAW": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_RAW"
              },
              "SLC1_RX_START_INT_RAW": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_RAW"
              },
              "FRHOST_BIT15_INT_RAW": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_RAW"
              },
              "FRHOST_BIT14_INT_RAW": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_RAW"
              },
              "FRHOST_BIT13_INT_RAW": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_RAW"
              },
              "FRHOST_BIT12_INT_RAW": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_RAW"
              },
              "FRHOST_BIT11_INT_RAW": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_RAW"
              },
              "FRHOST_BIT10_INT_RAW": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_RAW"
              },
              "FRHOST_BIT9_INT_RAW": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_RAW"
              },
              "FRHOST_BIT8_INT_RAW": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_RAW"
              }
            },
            "1INT_ST": {
              "SLC1_TX_ERR_EOF_INT_ST": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_ST"
              },
              "SLC1_WR_RETRY_DONE_INT_ST": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_ST"
              },
              "SLC1_HOST_RD_ACK_INT_ST": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_ST"
              },
              "SLC1_TX_DSCR_EMPTY_INT_ST": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_ST"
              },
              "SLC1_RX_DSCR_ERR_INT_ST": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_ST"
              },
              "SLC1_TX_DSCR_ERR_INT_ST": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_ST"
              },
              "SLC1_TOHOST_INT_ST": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_ST"
              },
              "SLC1_RX_EOF_INT_ST": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_ST"
              },
              "SLC1_RX_DONE_INT_ST": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_ST"
              },
              "SLC1_TX_SUC_EOF_INT_ST": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_ST"
              },
              "SLC1_TX_DONE_INT_ST": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_ST"
              },
              "SLC1_TOKEN1_1TO0_INT_ST": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_ST"
              },
              "SLC1_TOKEN0_1TO0_INT_ST": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_ST"
              },
              "SLC1_TX_OVF_INT_ST": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_ST"
              },
              "SLC1_RX_UDF_INT_ST": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_ST"
              },
              "SLC1_TX_START_INT_ST": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_ST"
              },
              "SLC1_RX_START_INT_ST": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_ST"
              },
              "FRHOST_BIT15_INT_ST": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_ST"
              },
              "FRHOST_BIT14_INT_ST": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_ST"
              },
              "FRHOST_BIT13_INT_ST": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_ST"
              },
              "FRHOST_BIT12_INT_ST": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_ST"
              },
              "FRHOST_BIT11_INT_ST": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_ST"
              },
              "FRHOST_BIT10_INT_ST": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_ST"
              },
              "FRHOST_BIT9_INT_ST": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_ST"
              },
              "FRHOST_BIT8_INT_ST": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_ST"
              }
            },
            "1INT_ENA": {
              "SLC1_TX_ERR_EOF_INT_ENA": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_ENA"
              },
              "SLC1_WR_RETRY_DONE_INT_ENA": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_ENA"
              },
              "SLC1_HOST_RD_ACK_INT_ENA": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_ENA"
              },
              "SLC1_TX_DSCR_EMPTY_INT_ENA": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_ENA"
              },
              "SLC1_RX_DSCR_ERR_INT_ENA": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_ENA"
              },
              "SLC1_TX_DSCR_ERR_INT_ENA": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_ENA"
              },
              "SLC1_TOHOST_INT_ENA": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_ENA"
              },
              "SLC1_RX_EOF_INT_ENA": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_ENA"
              },
              "SLC1_RX_DONE_INT_ENA": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_ENA"
              },
              "SLC1_TX_SUC_EOF_INT_ENA": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_ENA"
              },
              "SLC1_TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_ENA"
              },
              "SLC1_TOKEN1_1TO0_INT_ENA": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_ENA"
              },
              "SLC1_TOKEN0_1TO0_INT_ENA": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_ENA"
              },
              "SLC1_TX_OVF_INT_ENA": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_ENA"
              },
              "SLC1_RX_UDF_INT_ENA": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_ENA"
              },
              "SLC1_TX_START_INT_ENA": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_ENA"
              },
              "SLC1_RX_START_INT_ENA": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_ENA"
              },
              "FRHOST_BIT15_INT_ENA": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_ENA"
              },
              "FRHOST_BIT14_INT_ENA": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_ENA"
              },
              "FRHOST_BIT13_INT_ENA": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_ENA"
              },
              "FRHOST_BIT12_INT_ENA": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_ENA"
              },
              "FRHOST_BIT11_INT_ENA": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_ENA"
              },
              "FRHOST_BIT10_INT_ENA": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_ENA"
              },
              "FRHOST_BIT9_INT_ENA": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_ENA"
              },
              "FRHOST_BIT8_INT_ENA": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_ENA"
              }
            },
            "1INT_CLR": {
              "SLC1_TX_ERR_EOF_INT_CLR": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_CLR"
              },
              "SLC1_WR_RETRY_DONE_INT_CLR": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_CLR"
              },
              "SLC1_HOST_RD_ACK_INT_CLR": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_CLR"
              },
              "SLC1_TX_DSCR_EMPTY_INT_CLR": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_CLR"
              },
              "SLC1_RX_DSCR_ERR_INT_CLR": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_CLR"
              },
              "SLC1_TX_DSCR_ERR_INT_CLR": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_CLR"
              },
              "SLC1_TOHOST_INT_CLR": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_CLR"
              },
              "SLC1_RX_EOF_INT_CLR": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_CLR"
              },
              "SLC1_RX_DONE_INT_CLR": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_CLR"
              },
              "SLC1_TX_SUC_EOF_INT_CLR": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_CLR"
              },
              "SLC1_TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_CLR"
              },
              "SLC1_TOKEN1_1TO0_INT_CLR": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_CLR"
              },
              "SLC1_TOKEN0_1TO0_INT_CLR": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_CLR"
              },
              "SLC1_TX_OVF_INT_CLR": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_CLR"
              },
              "SLC1_RX_UDF_INT_CLR": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_CLR"
              },
              "SLC1_TX_START_INT_CLR": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_CLR"
              },
              "SLC1_RX_START_INT_CLR": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_CLR"
              },
              "FRHOST_BIT15_INT_CLR": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_CLR"
              },
              "FRHOST_BIT14_INT_CLR": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_CLR"
              },
              "FRHOST_BIT13_INT_CLR": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_CLR"
              },
              "FRHOST_BIT12_INT_CLR": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_CLR"
              },
              "FRHOST_BIT11_INT_CLR": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_CLR"
              },
              "FRHOST_BIT10_INT_CLR": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_CLR"
              },
              "FRHOST_BIT9_INT_CLR": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_CLR"
              },
              "FRHOST_BIT8_INT_CLR": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_CLR"
              }
            },
            "RX_STATUS": {
              "SLC1_RX_EMPTY": {
                "bit": 17,
                "description": "SLC1_RX_EMPTY"
              },
              "SLC1_RX_FULL": {
                "bit": 16,
                "description": "SLC1_RX_FULL"
              },
              "SLC0_RX_EMPTY": {
                "bit": 1,
                "description": "SLC0_RX_EMPTY"
              },
              "SLC0_RX_FULL": {
                "bit": 0,
                "description": "SLC0_RX_FULL"
              }
            },
            "0RXFIFO_PUSH": {
              "SLC0_RXFIFO_PUSH": {
                "bit": 16,
                "description": "SLC0_RXFIFO_PUSH"
              },
              "SLC0_RXFIFO_WDATA": {
                "bit": 0,
                "description": "SLC0_RXFIFO_WDATA",
                "width": 9
              }
            },
            "1RXFIFO_PUSH": {
              "SLC1_RXFIFO_PUSH": {
                "bit": 16,
                "description": "SLC1_RXFIFO_PUSH"
              },
              "SLC1_RXFIFO_WDATA": {
                "bit": 0,
                "description": "SLC1_RXFIFO_WDATA",
                "width": 9
              }
            },
            "TX_STATUS": {
              "SLC1_TX_EMPTY": {
                "bit": 17,
                "description": "SLC1_TX_EMPTY"
              },
              "SLC1_TX_FULL": {
                "bit": 16,
                "description": "SLC1_TX_FULL"
              },
              "SLC0_TX_EMPTY": {
                "bit": 1,
                "description": "SLC0_TX_EMPTY"
              },
              "SLC0_TX_FULL": {
                "bit": 0,
                "description": "SLC0_TX_FULL"
              }
            },
            "0TXFIFO_POP": {
              "SLC0_TXFIFO_POP": {
                "bit": 16,
                "description": "SLC0_TXFIFO_POP"
              },
              "SLC0_TXFIFO_RDATA": {
                "bit": 0,
                "description": "SLC0_TXFIFO_RDATA",
                "width": 11
              }
            },
            "1TXFIFO_POP": {
              "SLC1_TXFIFO_POP": {
                "bit": 16,
                "description": "SLC1_TXFIFO_POP"
              },
              "SLC1_TXFIFO_RDATA": {
                "bit": 0,
                "description": "SLC1_TXFIFO_RDATA",
                "width": 11
              }
            },
            "0RX_LINK": {
              "SLC0_RXLINK_PARK": {
                "bit": 31,
                "description": "SLC0_RXLINK_PARK"
              },
              "SLC0_RXLINK_RESTART": {
                "bit": 30,
                "description": "SLC0_RXLINK_RESTART"
              },
              "SLC0_RXLINK_START": {
                "bit": 29,
                "description": "SLC0_RXLINK_START"
              },
              "SLC0_RXLINK_STOP": {
                "bit": 28,
                "description": "SLC0_RXLINK_STOP"
              },
              "SLC0_RXLINK_ADDR": {
                "bit": 0,
                "description": "SLC0_RXLINK_ADDR",
                "width": 20
              }
            },
            "0TX_LINK": {
              "SLC0_TXLINK_PARK": {
                "bit": 31,
                "description": "SLC0_TXLINK_PARK"
              },
              "SLC0_TXLINK_RESTART": {
                "bit": 30,
                "description": "SLC0_TXLINK_RESTART"
              },
              "SLC0_TXLINK_START": {
                "bit": 29,
                "description": "SLC0_TXLINK_START"
              },
              "SLC0_TXLINK_STOP": {
                "bit": 28,
                "description": "SLC0_TXLINK_STOP"
              },
              "SLC0_TXLINK_ADDR": {
                "bit": 0,
                "description": "SLC0_TXLINK_ADDR",
                "width": 20
              }
            },
            "1RX_LINK": {
              "SLC1_RXLINK_PARK": {
                "bit": 31,
                "description": "SLC1_RXLINK_PARK"
              },
              "SLC1_RXLINK_RESTART": {
                "bit": 30,
                "description": "SLC1_RXLINK_RESTART"
              },
              "SLC1_RXLINK_START": {
                "bit": 29,
                "description": "SLC1_RXLINK_START"
              },
              "SLC1_RXLINK_STOP": {
                "bit": 28,
                "description": "SLC1_RXLINK_STOP"
              },
              "SLC1_BT_PACKET": {
                "bit": 20,
                "description": "SLC1_BT_PACKET"
              },
              "SLC1_RXLINK_ADDR": {
                "bit": 0,
                "description": "SLC1_RXLINK_ADDR",
                "width": 20
              }
            },
            "1TX_LINK": {
              "SLC1_TXLINK_PARK": {
                "bit": 31,
                "description": "SLC1_TXLINK_PARK"
              },
              "SLC1_TXLINK_RESTART": {
                "bit": 30,
                "description": "SLC1_TXLINK_RESTART"
              },
              "SLC1_TXLINK_START": {
                "bit": 29,
                "description": "SLC1_TXLINK_START"
              },
              "SLC1_TXLINK_STOP": {
                "bit": 28,
                "description": "SLC1_TXLINK_STOP"
              },
              "SLC1_TXLINK_ADDR": {
                "bit": 0,
                "description": "SLC1_TXLINK_ADDR",
                "width": 20
              }
            },
            "INTVEC_TOHOST": {
              "SLC1_TOHOST_INTVEC": {
                "bit": 16,
                "description": "SLC1_TOHOST_INTVEC",
                "width": 8
              },
              "SLC0_TOHOST_INTVEC": {
                "bit": 0,
                "description": "SLC0_TOHOST_INTVEC",
                "width": 8
              }
            },
            "0TOKEN0": {
              "SLC0_TOKEN0": {
                "bit": 16,
                "description": "SLC0_TOKEN0",
                "width": 12
              },
              "SLC0_TOKEN0_INC_MORE": {
                "bit": 14,
                "description": "SLC0_TOKEN0_INC_MORE"
              },
              "SLC0_TOKEN0_INC": {
                "bit": 13,
                "description": "SLC0_TOKEN0_INC"
              },
              "SLC0_TOKEN0_WR": {
                "bit": 12,
                "description": "SLC0_TOKEN0_WR"
              },
              "SLC0_TOKEN0_WDATA": {
                "bit": 0,
                "description": "SLC0_TOKEN0_WDATA",
                "width": 12
              }
            },
            "0TOKEN1": {
              "SLC0_TOKEN1": {
                "bit": 16,
                "description": "SLC0_TOKEN1",
                "width": 12
              },
              "SLC0_TOKEN1_INC_MORE": {
                "bit": 14,
                "description": "SLC0_TOKEN1_INC_MORE"
              },
              "SLC0_TOKEN1_INC": {
                "bit": 13,
                "description": "SLC0_TOKEN1_INC"
              },
              "SLC0_TOKEN1_WR": {
                "bit": 12,
                "description": "SLC0_TOKEN1_WR"
              },
              "SLC0_TOKEN1_WDATA": {
                "bit": 0,
                "description": "SLC0_TOKEN1_WDATA",
                "width": 12
              }
            },
            "1TOKEN0": {
              "SLC1_TOKEN0": {
                "bit": 16,
                "description": "SLC1_TOKEN0",
                "width": 12
              },
              "SLC1_TOKEN0_INC_MORE": {
                "bit": 14,
                "description": "SLC1_TOKEN0_INC_MORE"
              },
              "SLC1_TOKEN0_INC": {
                "bit": 13,
                "description": "SLC1_TOKEN0_INC"
              },
              "SLC1_TOKEN0_WR": {
                "bit": 12,
                "description": "SLC1_TOKEN0_WR"
              },
              "SLC1_TOKEN0_WDATA": {
                "bit": 0,
                "description": "SLC1_TOKEN0_WDATA",
                "width": 12
              }
            },
            "1TOKEN1": {
              "SLC1_TOKEN1": {
                "bit": 16,
                "description": "SLC1_TOKEN1",
                "width": 12
              },
              "SLC1_TOKEN1_INC_MORE": {
                "bit": 14,
                "description": "SLC1_TOKEN1_INC_MORE"
              },
              "SLC1_TOKEN1_INC": {
                "bit": 13,
                "description": "SLC1_TOKEN1_INC"
              },
              "SLC1_TOKEN1_WR": {
                "bit": 12,
                "description": "SLC1_TOKEN1_WR"
              },
              "SLC1_TOKEN1_WDATA": {
                "bit": 0,
                "description": "SLC1_TOKEN1_WDATA",
                "width": 12
              }
            },
            "CONF1": {
              "CLK_EN": {
                "bit": 22,
                "description": "CLK_EN"
              },
              "SLC1_RX_STITCH_EN": {
                "bit": 21,
                "description": "SLC1_RX_STITCH_EN"
              },
              "SLC1_TX_STITCH_EN": {
                "bit": 20,
                "description": "SLC1_TX_STITCH_EN"
              },
              "HOST_INT_LEVEL_SEL": {
                "bit": 19,
                "description": "HOST_INT_LEVEL_SEL"
              },
              "SLC1_RX_CHECK_SUM_EN": {
                "bit": 18,
                "description": "SLC1_RX_CHECK_SUM_EN"
              },
              "SLC1_TX_CHECK_SUM_EN": {
                "bit": 17,
                "description": "SLC1_TX_CHECK_SUM_EN"
              },
              "SLC1_CHECK_OWNER": {
                "bit": 16,
                "description": "SLC1_CHECK_OWNER"
              },
              "SLC0_RX_STITCH_EN": {
                "bit": 6,
                "description": "SLC0_RX_STITCH_EN"
              },
              "SLC0_TX_STITCH_EN": {
                "bit": 5,
                "description": "SLC0_TX_STITCH_EN"
              },
              "SLC0_LEN_AUTO_CLR": {
                "bit": 4,
                "description": "SLC0_LEN_AUTO_CLR"
              },
              "CMD_HOLD_EN": {
                "bit": 3,
                "description": "CMD_HOLD_EN"
              },
              "SLC0_RX_CHECK_SUM_EN": {
                "bit": 2,
                "description": "SLC0_RX_CHECK_SUM_EN"
              },
              "SLC0_TX_CHECK_SUM_EN": {
                "bit": 1,
                "description": "SLC0_TX_CHECK_SUM_EN"
              },
              "SLC0_CHECK_OWNER": {
                "bit": 0,
                "description": "SLC0_CHECK_OWNER"
              }
            },
            "0_STATE0": {
              "SLC0_STATE0": {
                "bit": 0,
                "description": "SLC0_STATE0",
                "width": 32
              }
            },
            "0_STATE1": {
              "SLC0_STATE1": {
                "bit": 0,
                "description": "SLC0_STATE1",
                "width": 32
              }
            },
            "1_STATE0": {
              "SLC1_STATE0": {
                "bit": 0,
                "description": "SLC1_STATE0",
                "width": 32
              }
            },
            "1_STATE1": {
              "SLC1_STATE1": {
                "bit": 0,
                "description": "SLC1_STATE1",
                "width": 32
              }
            },
            "BRIDGE_CONF": {
              "TX_PUSH_IDLE_NUM": {
                "bit": 16,
                "description": "TX_PUSH_IDLE_NUM",
                "width": 16
              },
              "SLC1_TX_DUMMY_MODE": {
                "bit": 14,
                "description": "SLC1_TX_DUMMY_MODE"
              },
              "HDA_MAP_128K": {
                "bit": 13,
                "description": "HDA_MAP_128K"
              },
              "SLC0_TX_DUMMY_MODE": {
                "bit": 12,
                "description": "SLC0_TX_DUMMY_MODE"
              },
              "FIFO_MAP_ENA": {
                "bit": 8,
                "description": "FIFO_MAP_ENA",
                "width": 4
              },
              "TXEOF_ENA": {
                "bit": 0,
                "description": "TXEOF_ENA",
                "width": 6
              }
            },
            "0_TO_EOF_DES_ADDR": {
              "SLC0_TO_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC0_TO_EOF_DES_ADDR",
                "width": 32
              }
            },
            "0_TX_EOF_DES_ADDR": {
              "SLC0_TX_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_SUC_EOF_DES_ADDR",
                "width": 32
              }
            },
            "0_TO_EOF_BFR_DES_ADDR": {
              "SLC0_TO_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "SLC0_TO_EOF_BFR_DES_ADDR",
                "width": 32
              }
            },
            "1_TO_EOF_DES_ADDR": {
              "SLC1_TO_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC1_TO_EOF_DES_ADDR",
                "width": 32
              }
            },
            "1_TX_EOF_DES_ADDR": {
              "SLC1_TX_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC1_TX_SUC_EOF_DES_ADDR",
                "width": 32
              }
            },
            "1_TO_EOF_BFR_DES_ADDR": {
              "SLC1_TO_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "SLC1_TO_EOF_BFR_DES_ADDR",
                "width": 32
              }
            },
            "AHB_TEST": {
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "AHB_TESTADDR",
                "width": 2
              },
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "AHB_TESTMODE",
                "width": 3
              }
            },
            "SDIO_ST": {
              "FUNC2_ACC_STATE": {
                "bit": 24,
                "description": "FUNC2_ACC_STATE",
                "width": 5
              },
              "FUNC1_ACC_STATE": {
                "bit": 16,
                "description": "FUNC1_ACC_STATE",
                "width": 5
              },
              "BUS_ST": {
                "bit": 12,
                "description": "BUS_ST",
                "width": 3
              },
              "SDIO_WAKEUP": {
                "bit": 8,
                "description": "SDIO_WAKEUP"
              },
              "FUNC_ST": {
                "bit": 4,
                "description": "FUNC_ST",
                "width": 4
              },
              "CMD_ST": {
                "bit": 0,
                "description": "CMD_ST",
                "width": 3
              }
            },
            "RX_DSCR_CONF": {
              "SLC1_RD_RETRY_THRESHOLD": {
                "bit": 21,
                "description": "SLC1_RD_RETRY_THRESHOLD",
                "width": 11
              },
              "SLC1_RX_FILL_EN": {
                "bit": 20,
                "description": "SLC1_RX_FILL_EN"
              },
              "SLC1_RX_EOF_MODE": {
                "bit": 19,
                "description": "SLC1_RX_EOF_MODE"
              },
              "SLC1_RX_FILL_MODE": {
                "bit": 18,
                "description": "SLC1_RX_FILL_MODE"
              },
              "SLC1_INFOR_NO_REPLACE": {
                "bit": 17,
                "description": "SLC1_INFOR_NO_REPLACE"
              },
              "SLC1_TOKEN_NO_REPLACE": {
                "bit": 16,
                "description": "SLC1_TOKEN_NO_REPLACE"
              },
              "SLC0_RD_RETRY_THRESHOLD": {
                "bit": 5,
                "description": "SLC0_RD_RETRY_THRESHOLD",
                "width": 11
              },
              "SLC0_RX_FILL_EN": {
                "bit": 4,
                "description": "SLC0_RX_FILL_EN"
              },
              "SLC0_RX_EOF_MODE": {
                "bit": 3,
                "description": "SLC0_RX_EOF_MODE"
              },
              "SLC0_RX_FILL_MODE": {
                "bit": 2,
                "description": "SLC0_RX_FILL_MODE"
              },
              "SLC0_INFOR_NO_REPLACE": {
                "bit": 1,
                "description": "SLC0_INFOR_NO_REPLACE"
              },
              "SLC0_TOKEN_NO_REPLACE": {
                "bit": 0,
                "description": "SLC0_TOKEN_NO_REPLACE"
              }
            },
            "0_TXLINK_DSCR": {
              "SLC0_TXLINK_DSCR": {
                "bit": 0,
                "description": "SLC0_TXLINK_DSCR",
                "width": 32
              }
            },
            "0_TXLINK_DSCR_BF0": {
              "SLC0_TXLINK_DSCR_BF0": {
                "bit": 0,
                "description": "SLC0_TXLINK_DSCR_BF0",
                "width": 32
              }
            },
            "0_TXLINK_DSCR_BF1": {
              "SLC0_TXLINK_DSCR_BF1": {
                "bit": 0,
                "description": "SLC0_TXLINK_DSCR_BF1",
                "width": 32
              }
            },
            "0_RXLINK_DSCR": {
              "SLC0_RXLINK_DSCR": {
                "bit": 0,
                "description": "SLC0_RXLINK_DSCR",
                "width": 32
              }
            },
            "0_RXLINK_DSCR_BF0": {
              "SLC0_RXLINK_DSCR_BF0": {
                "bit": 0,
                "description": "SLC0_RXLINK_DSCR_BF0",
                "width": 32
              }
            },
            "0_RXLINK_DSCR_BF1": {
              "SLC0_RXLINK_DSCR_BF1": {
                "bit": 0,
                "description": "SLC0_RXLINK_DSCR_BF1",
                "width": 32
              }
            },
            "1_TXLINK_DSCR": {
              "SLC1_TXLINK_DSCR": {
                "bit": 0,
                "description": "SLC1_TXLINK_DSCR",
                "width": 32
              }
            },
            "1_TXLINK_DSCR_BF0": {
              "SLC1_TXLINK_DSCR_BF0": {
                "bit": 0,
                "description": "SLC1_TXLINK_DSCR_BF0",
                "width": 32
              }
            },
            "1_TXLINK_DSCR_BF1": {
              "SLC1_TXLINK_DSCR_BF1": {
                "bit": 0,
                "description": "SLC1_TXLINK_DSCR_BF1",
                "width": 32
              }
            },
            "1_RXLINK_DSCR": {
              "SLC1_RXLINK_DSCR": {
                "bit": 0,
                "description": "SLC1_RXLINK_DSCR",
                "width": 32
              }
            },
            "1_RXLINK_DSCR_BF0": {
              "SLC1_RXLINK_DSCR_BF0": {
                "bit": 0,
                "description": "SLC1_RXLINK_DSCR_BF0",
                "width": 32
              }
            },
            "1_RXLINK_DSCR_BF1": {
              "SLC1_RXLINK_DSCR_BF1": {
                "bit": 0,
                "description": "SLC1_RXLINK_DSCR_BF1",
                "width": 32
              }
            },
            "0_TX_ERREOF_DES_ADDR": {
              "SLC0_TX_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_ERR_EOF_DES_ADDR",
                "width": 32
              }
            },
            "1_TX_ERREOF_DES_ADDR": {
              "SLC1_TX_ERR_EOF_DES_ADDR": {
                "bit": 0,
                "description": "SLC1_TX_ERR_EOF_DES_ADDR",
                "width": 32
              }
            },
            "TOKEN_LAT": {
              "SLC1_TOKEN": {
                "bit": 16,
                "description": "SLC1_TOKEN",
                "width": 12
              },
              "SLC0_TOKEN": {
                "bit": 0,
                "description": "SLC0_TOKEN",
                "width": 12
              }
            },
            "TX_DSCR_CONF": {
              "WR_RETRY_THRESHOLD": {
                "bit": 0,
                "description": "WR_RETRY_THRESHOLD",
                "width": 11
              }
            },
            "CMD_INFOR0": {
              "CMD_CONTENT0": {
                "bit": 0,
                "description": "CMD_CONTENT0",
                "width": 32
              }
            },
            "CMD_INFOR1": {
              "CMD_CONTENT1": {
                "bit": 0,
                "description": "CMD_CONTENT1",
                "width": 32
              }
            },
            "0_LEN_CONF": {
              "SLC0_TX_NEW_PKT_IND": {
                "bit": 28,
                "description": "SLC0_TX_NEW_PKT_IND"
              },
              "SLC0_RX_NEW_PKT_IND": {
                "bit": 27,
                "description": "SLC0_RX_NEW_PKT_IND"
              },
              "SLC0_TX_GET_USED_DSCR": {
                "bit": 26,
                "description": "SLC0_TX_GET_USED_DSCR"
              },
              "SLC0_RX_GET_USED_DSCR": {
                "bit": 25,
                "description": "SLC0_RX_GET_USED_DSCR"
              },
              "SLC0_TX_PACKET_LOAD_EN": {
                "bit": 24,
                "description": "SLC0_TX_PACKET_LOAD_EN"
              },
              "SLC0_RX_PACKET_LOAD_EN": {
                "bit": 23,
                "description": "SLC0_RX_PACKET_LOAD_EN"
              },
              "SLC0_LEN_INC_MORE": {
                "bit": 22,
                "description": "SLC0_LEN_INC_MORE"
              },
              "SLC0_LEN_INC": {
                "bit": 21,
                "description": "SLC0_LEN_INC"
              },
              "SLC0_LEN_WR": {
                "bit": 20,
                "description": "SLC0_LEN_WR"
              },
              "SLC0_LEN_WDATA": {
                "bit": 0,
                "description": "SLC0_LEN_WDATA",
                "width": 20
              }
            },
            "0_LENGTH": {
              "SLC0_LEN": {
                "bit": 0,
                "description": "SLC0_LEN",
                "width": 20
              }
            },
            "0_TXPKT_H_DSCR": {
              "SLC0_TX_PKT_H_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_PKT_H_DSCR_ADDR",
                "width": 32
              }
            },
            "0_TXPKT_E_DSCR": {
              "SLC0_TX_PKT_E_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_PKT_E_DSCR_ADDR",
                "width": 32
              }
            },
            "0_RXPKT_H_DSCR": {
              "SLC0_RX_PKT_H_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_PKT_H_DSCR_ADDR",
                "width": 32
              }
            },
            "0_RXPKT_E_DSCR": {
              "SLC0_RX_PKT_E_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_PKT_E_DSCR_ADDR",
                "width": 32
              }
            },
            "0_TXPKTU_H_DSCR": {
              "SLC0_TX_PKT_START_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_PKT_START_DSCR_ADDR",
                "width": 32
              }
            },
            "0_TXPKTU_E_DSCR": {
              "SLC0_TX_PKT_END_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_TX_PKT_END_DSCR_ADDR",
                "width": 32
              }
            },
            "0_RXPKTU_H_DSCR": {
              "SLC0_RX_PKT_START_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_PKT_START_DSCR_ADDR",
                "width": 32
              }
            },
            "0_RXPKTU_E_DSCR": {
              "SLC0_RX_PKT_END_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_PKT_END_DSCR_ADDR",
                "width": 32
              }
            },
            "SEQ_POSITION": {
              "SLC1_SEQ_POSITION": {
                "bit": 8,
                "description": "SLC1_SEQ_POSITION",
                "width": 8
              },
              "SLC0_SEQ_POSITION": {
                "bit": 0,
                "description": "SLC0_SEQ_POSITION",
                "width": 8
              }
            },
            "0_DSCR_REC_CONF": {
              "SLC0_RX_DSCR_REC_LIM": {
                "bit": 0,
                "description": "SLC0_RX_DSCR_REC_LIM",
                "width": 10
              }
            },
            "SDIO_CRC_ST0": {
              "DAT3_CRC_ERR_CNT": {
                "bit": 24,
                "description": "DAT3_CRC_ERR_CNT",
                "width": 8
              },
              "DAT2_CRC_ERR_CNT": {
                "bit": 16,
                "description": "DAT2_CRC_ERR_CNT",
                "width": 8
              },
              "DAT1_CRC_ERR_CNT": {
                "bit": 8,
                "description": "DAT1_CRC_ERR_CNT",
                "width": 8
              },
              "DAT0_CRC_ERR_CNT": {
                "bit": 0,
                "description": "DAT0_CRC_ERR_CNT",
                "width": 8
              }
            },
            "SDIO_CRC_ST1": {
              "ERR_CNT_CLR": {
                "bit": 31,
                "description": "ERR_CNT_CLR"
              },
              "CMD_CRC_ERR_CNT": {
                "bit": 0,
                "description": "CMD_CRC_ERR_CNT",
                "width": 8
              }
            },
            "0_EOF_START_DES": {
              "SLC0_EOF_START_DES_ADDR": {
                "bit": 0,
                "description": "SLC0_EOF_START_DES_ADDR",
                "width": 32
              }
            },
            "0_PUSH_DSCR_ADDR": {
              "SLC0_RX_PUSH_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_PUSH_DSCR_ADDR",
                "width": 32
              }
            },
            "0_DONE_DSCR_ADDR": {
              "SLC0_RX_DONE_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_RX_DONE_DSCR_ADDR",
                "width": 32
              }
            },
            "0_SUB_START_DES": {
              "SLC0_SUB_PAC_START_DSCR_ADDR": {
                "bit": 0,
                "description": "SLC0_SUB_PAC_START_DSCR_ADDR",
                "width": 32
              }
            },
            "0_DSCR_CNT": {
              "SLC0_RX_GET_EOF_OCC": {
                "bit": 16,
                "description": "SLC0_RX_GET_EOF_OCC"
              },
              "SLC0_RX_DSCR_CNT_LAT": {
                "bit": 0,
                "description": "SLC0_RX_DSCR_CNT_LAT",
                "width": 10
              }
            },
            "0_LEN_LIM_CONF": {
              "SLC0_LEN_LIM": {
                "bit": 0,
                "description": "SLC0_LEN_LIM",
                "width": 20
              }
            },
            "0INT_ST1": {
              "SLC0_RX_QUICK_EOF_INT_ST1": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_ST1"
              },
              "CMD_DTC_INT_ST1": {
                "bit": 25,
                "description": "CMD_DTC_INT_ST1"
              },
              "SLC0_TX_ERR_EOF_INT_ST1": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_ST1"
              },
              "SLC0_WR_RETRY_DONE_INT_ST1": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_ST1"
              },
              "SLC0_HOST_RD_ACK_INT_ST1": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_ST1"
              },
              "SLC0_TX_DSCR_EMPTY_INT_ST1": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_ST1"
              },
              "SLC0_RX_DSCR_ERR_INT_ST1": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_ST1"
              },
              "SLC0_TX_DSCR_ERR_INT_ST1": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_ST1"
              },
              "SLC0_TOHOST_INT_ST1": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_ST1"
              },
              "SLC0_RX_EOF_INT_ST1": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_ST1"
              },
              "SLC0_RX_DONE_INT_ST1": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_ST1"
              },
              "SLC0_TX_SUC_EOF_INT_ST1": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_ST1"
              },
              "SLC0_TX_DONE_INT_ST1": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_ST1"
              },
              "SLC0_TOKEN1_1TO0_INT_ST1": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_ST1"
              },
              "SLC0_TOKEN0_1TO0_INT_ST1": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_ST1"
              },
              "SLC0_TX_OVF_INT_ST1": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_ST1"
              },
              "SLC0_RX_UDF_INT_ST1": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_ST1"
              },
              "SLC0_TX_START_INT_ST1": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_ST1"
              },
              "SLC0_RX_START_INT_ST1": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_ST1"
              },
              "FRHOST_BIT7_INT_ST1": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_ST1"
              },
              "FRHOST_BIT6_INT_ST1": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_ST1"
              },
              "FRHOST_BIT5_INT_ST1": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_ST1"
              },
              "FRHOST_BIT4_INT_ST1": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_ST1"
              },
              "FRHOST_BIT3_INT_ST1": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_ST1"
              },
              "FRHOST_BIT2_INT_ST1": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_ST1"
              },
              "FRHOST_BIT1_INT_ST1": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_ST1"
              },
              "FRHOST_BIT0_INT_ST1": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_ST1"
              }
            },
            "0INT_ENA1": {
              "SLC0_RX_QUICK_EOF_INT_ENA1": {
                "bit": 26,
                "description": "SLC0_RX_QUICK_EOF_INT_ENA1"
              },
              "CMD_DTC_INT_ENA1": {
                "bit": 25,
                "description": "CMD_DTC_INT_ENA1"
              },
              "SLC0_TX_ERR_EOF_INT_ENA1": {
                "bit": 24,
                "description": "SLC0_TX_ERR_EOF_INT_ENA1"
              },
              "SLC0_WR_RETRY_DONE_INT_ENA1": {
                "bit": 23,
                "description": "SLC0_WR_RETRY_DONE_INT_ENA1"
              },
              "SLC0_HOST_RD_ACK_INT_ENA1": {
                "bit": 22,
                "description": "SLC0_HOST_RD_ACK_INT_ENA1"
              },
              "SLC0_TX_DSCR_EMPTY_INT_ENA1": {
                "bit": 21,
                "description": "SLC0_TX_DSCR_EMPTY_INT_ENA1"
              },
              "SLC0_RX_DSCR_ERR_INT_ENA1": {
                "bit": 20,
                "description": "SLC0_RX_DSCR_ERR_INT_ENA1"
              },
              "SLC0_TX_DSCR_ERR_INT_ENA1": {
                "bit": 19,
                "description": "SLC0_TX_DSCR_ERR_INT_ENA1"
              },
              "SLC0_TOHOST_INT_ENA1": {
                "bit": 18,
                "description": "SLC0_TOHOST_INT_ENA1"
              },
              "SLC0_RX_EOF_INT_ENA1": {
                "bit": 17,
                "description": "SLC0_RX_EOF_INT_ENA1"
              },
              "SLC0_RX_DONE_INT_ENA1": {
                "bit": 16,
                "description": "SLC0_RX_DONE_INT_ENA1"
              },
              "SLC0_TX_SUC_EOF_INT_ENA1": {
                "bit": 15,
                "description": "SLC0_TX_SUC_EOF_INT_ENA1"
              },
              "SLC0_TX_DONE_INT_ENA1": {
                "bit": 14,
                "description": "SLC0_TX_DONE_INT_ENA1"
              },
              "SLC0_TOKEN1_1TO0_INT_ENA1": {
                "bit": 13,
                "description": "SLC0_TOKEN1_1TO0_INT_ENA1"
              },
              "SLC0_TOKEN0_1TO0_INT_ENA1": {
                "bit": 12,
                "description": "SLC0_TOKEN0_1TO0_INT_ENA1"
              },
              "SLC0_TX_OVF_INT_ENA1": {
                "bit": 11,
                "description": "SLC0_TX_OVF_INT_ENA1"
              },
              "SLC0_RX_UDF_INT_ENA1": {
                "bit": 10,
                "description": "SLC0_RX_UDF_INT_ENA1"
              },
              "SLC0_TX_START_INT_ENA1": {
                "bit": 9,
                "description": "SLC0_TX_START_INT_ENA1"
              },
              "SLC0_RX_START_INT_ENA1": {
                "bit": 8,
                "description": "SLC0_RX_START_INT_ENA1"
              },
              "FRHOST_BIT7_INT_ENA1": {
                "bit": 7,
                "description": "FRHOST_BIT7_INT_ENA1"
              },
              "FRHOST_BIT6_INT_ENA1": {
                "bit": 6,
                "description": "FRHOST_BIT6_INT_ENA1"
              },
              "FRHOST_BIT5_INT_ENA1": {
                "bit": 5,
                "description": "FRHOST_BIT5_INT_ENA1"
              },
              "FRHOST_BIT4_INT_ENA1": {
                "bit": 4,
                "description": "FRHOST_BIT4_INT_ENA1"
              },
              "FRHOST_BIT3_INT_ENA1": {
                "bit": 3,
                "description": "FRHOST_BIT3_INT_ENA1"
              },
              "FRHOST_BIT2_INT_ENA1": {
                "bit": 2,
                "description": "FRHOST_BIT2_INT_ENA1"
              },
              "FRHOST_BIT1_INT_ENA1": {
                "bit": 1,
                "description": "FRHOST_BIT1_INT_ENA1"
              },
              "FRHOST_BIT0_INT_ENA1": {
                "bit": 0,
                "description": "FRHOST_BIT0_INT_ENA1"
              }
            },
            "1INT_ST1": {
              "SLC1_TX_ERR_EOF_INT_ST1": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_ST1"
              },
              "SLC1_WR_RETRY_DONE_INT_ST1": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_ST1"
              },
              "SLC1_HOST_RD_ACK_INT_ST1": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_ST1"
              },
              "SLC1_TX_DSCR_EMPTY_INT_ST1": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_ST1"
              },
              "SLC1_RX_DSCR_ERR_INT_ST1": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_ST1"
              },
              "SLC1_TX_DSCR_ERR_INT_ST1": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_ST1"
              },
              "SLC1_TOHOST_INT_ST1": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_ST1"
              },
              "SLC1_RX_EOF_INT_ST1": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_ST1"
              },
              "SLC1_RX_DONE_INT_ST1": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_ST1"
              },
              "SLC1_TX_SUC_EOF_INT_ST1": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_ST1"
              },
              "SLC1_TX_DONE_INT_ST1": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_ST1"
              },
              "SLC1_TOKEN1_1TO0_INT_ST1": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_ST1"
              },
              "SLC1_TOKEN0_1TO0_INT_ST1": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_ST1"
              },
              "SLC1_TX_OVF_INT_ST1": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_ST1"
              },
              "SLC1_RX_UDF_INT_ST1": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_ST1"
              },
              "SLC1_TX_START_INT_ST1": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_ST1"
              },
              "SLC1_RX_START_INT_ST1": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_ST1"
              },
              "FRHOST_BIT15_INT_ST1": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_ST1"
              },
              "FRHOST_BIT14_INT_ST1": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_ST1"
              },
              "FRHOST_BIT13_INT_ST1": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_ST1"
              },
              "FRHOST_BIT12_INT_ST1": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_ST1"
              },
              "FRHOST_BIT11_INT_ST1": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_ST1"
              },
              "FRHOST_BIT10_INT_ST1": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_ST1"
              },
              "FRHOST_BIT9_INT_ST1": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_ST1"
              },
              "FRHOST_BIT8_INT_ST1": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_ST1"
              }
            },
            "1INT_ENA1": {
              "SLC1_TX_ERR_EOF_INT_ENA1": {
                "bit": 24,
                "description": "SLC1_TX_ERR_EOF_INT_ENA1"
              },
              "SLC1_WR_RETRY_DONE_INT_ENA1": {
                "bit": 23,
                "description": "SLC1_WR_RETRY_DONE_INT_ENA1"
              },
              "SLC1_HOST_RD_ACK_INT_ENA1": {
                "bit": 22,
                "description": "SLC1_HOST_RD_ACK_INT_ENA1"
              },
              "SLC1_TX_DSCR_EMPTY_INT_ENA1": {
                "bit": 21,
                "description": "SLC1_TX_DSCR_EMPTY_INT_ENA1"
              },
              "SLC1_RX_DSCR_ERR_INT_ENA1": {
                "bit": 20,
                "description": "SLC1_RX_DSCR_ERR_INT_ENA1"
              },
              "SLC1_TX_DSCR_ERR_INT_ENA1": {
                "bit": 19,
                "description": "SLC1_TX_DSCR_ERR_INT_ENA1"
              },
              "SLC1_TOHOST_INT_ENA1": {
                "bit": 18,
                "description": "SLC1_TOHOST_INT_ENA1"
              },
              "SLC1_RX_EOF_INT_ENA1": {
                "bit": 17,
                "description": "SLC1_RX_EOF_INT_ENA1"
              },
              "SLC1_RX_DONE_INT_ENA1": {
                "bit": 16,
                "description": "SLC1_RX_DONE_INT_ENA1"
              },
              "SLC1_TX_SUC_EOF_INT_ENA1": {
                "bit": 15,
                "description": "SLC1_TX_SUC_EOF_INT_ENA1"
              },
              "SLC1_TX_DONE_INT_ENA1": {
                "bit": 14,
                "description": "SLC1_TX_DONE_INT_ENA1"
              },
              "SLC1_TOKEN1_1TO0_INT_ENA1": {
                "bit": 13,
                "description": "SLC1_TOKEN1_1TO0_INT_ENA1"
              },
              "SLC1_TOKEN0_1TO0_INT_ENA1": {
                "bit": 12,
                "description": "SLC1_TOKEN0_1TO0_INT_ENA1"
              },
              "SLC1_TX_OVF_INT_ENA1": {
                "bit": 11,
                "description": "SLC1_TX_OVF_INT_ENA1"
              },
              "SLC1_RX_UDF_INT_ENA1": {
                "bit": 10,
                "description": "SLC1_RX_UDF_INT_ENA1"
              },
              "SLC1_TX_START_INT_ENA1": {
                "bit": 9,
                "description": "SLC1_TX_START_INT_ENA1"
              },
              "SLC1_RX_START_INT_ENA1": {
                "bit": 8,
                "description": "SLC1_RX_START_INT_ENA1"
              },
              "FRHOST_BIT15_INT_ENA1": {
                "bit": 7,
                "description": "FRHOST_BIT15_INT_ENA1"
              },
              "FRHOST_BIT14_INT_ENA1": {
                "bit": 6,
                "description": "FRHOST_BIT14_INT_ENA1"
              },
              "FRHOST_BIT13_INT_ENA1": {
                "bit": 5,
                "description": "FRHOST_BIT13_INT_ENA1"
              },
              "FRHOST_BIT12_INT_ENA1": {
                "bit": 4,
                "description": "FRHOST_BIT12_INT_ENA1"
              },
              "FRHOST_BIT11_INT_ENA1": {
                "bit": 3,
                "description": "FRHOST_BIT11_INT_ENA1"
              },
              "FRHOST_BIT10_INT_ENA1": {
                "bit": 2,
                "description": "FRHOST_BIT10_INT_ENA1"
              },
              "FRHOST_BIT9_INT_ENA1": {
                "bit": 1,
                "description": "FRHOST_BIT9_INT_ENA1"
              },
              "FRHOST_BIT8_INT_ENA1": {
                "bit": 0,
                "description": "FRHOST_BIT8_INT_ENA1"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "ID",
                "width": 32
              }
            }
          }
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM1",
              "base": "0x3FF6C000"
            },
            {
              "name": "PWM2",
              "base": "0x3FF6F000"
            },
            {
              "name": "PWM3",
              "base": "0x3FF70000"
            },
            {
              "name": "PWM0",
              "base": "0x3FF5E000"
            },
            {
              "name": "LEDC",
              "base": "0x3FF59000",
              "irq": 43
            }
          ],
          "registers": {
            "HSCH0_CONF0": {
              "offset": "0x00",
              "size": 32,
              "description": "LEDC_HSCH0_CONF0"
            },
            "HSCH0_HPOINT": {
              "offset": "0x04",
              "size": 32,
              "description": "LEDC_HSCH0_HPOINT"
            },
            "HSCH0_DUTY": {
              "offset": "0x08",
              "size": 32,
              "description": "LEDC_HSCH0_DUTY"
            },
            "HSCH0_CONF1": {
              "offset": "0x0C",
              "size": 32,
              "description": "LEDC_HSCH0_CONF1"
            },
            "HSCH0_DUTY_R": {
              "offset": "0x10",
              "size": 32,
              "description": "LEDC_HSCH0_DUTY_R"
            },
            "HSCH1_CONF0": {
              "offset": "0x14",
              "size": 32,
              "description": "LEDC_HSCH1_CONF0"
            },
            "HSCH1_HPOINT": {
              "offset": "0x18",
              "size": 32,
              "description": "LEDC_HSCH1_HPOINT"
            },
            "HSCH1_DUTY": {
              "offset": "0x1C",
              "size": 32,
              "description": "LEDC_HSCH1_DUTY"
            },
            "HSCH1_CONF1": {
              "offset": "0x20",
              "size": 32,
              "description": "LEDC_HSCH1_CONF1"
            },
            "HSCH1_DUTY_R": {
              "offset": "0x24",
              "size": 32,
              "description": "LEDC_HSCH1_DUTY_R"
            },
            "HSCH2_CONF0": {
              "offset": "0x28",
              "size": 32,
              "description": "LEDC_HSCH2_CONF0"
            },
            "HSCH2_HPOINT": {
              "offset": "0x2C",
              "size": 32,
              "description": "LEDC_HSCH2_HPOINT"
            },
            "HSCH2_DUTY": {
              "offset": "0x30",
              "size": 32,
              "description": "LEDC_HSCH2_DUTY"
            },
            "HSCH2_CONF1": {
              "offset": "0x34",
              "size": 32,
              "description": "LEDC_HSCH2_CONF1"
            },
            "HSCH2_DUTY_R": {
              "offset": "0x38",
              "size": 32,
              "description": "LEDC_HSCH2_DUTY_R"
            },
            "HSCH3_CONF0": {
              "offset": "0x3C",
              "size": 32,
              "description": "LEDC_HSCH3_CONF0"
            },
            "HSCH3_HPOINT": {
              "offset": "0x40",
              "size": 32,
              "description": "LEDC_HSCH3_HPOINT"
            },
            "HSCH3_DUTY": {
              "offset": "0x44",
              "size": 32,
              "description": "LEDC_HSCH3_DUTY"
            },
            "HSCH3_CONF1": {
              "offset": "0x48",
              "size": 32,
              "description": "LEDC_HSCH3_CONF1"
            },
            "HSCH3_DUTY_R": {
              "offset": "0x4C",
              "size": 32,
              "description": "LEDC_HSCH3_DUTY_R"
            },
            "HSCH4_CONF0": {
              "offset": "0x50",
              "size": 32,
              "description": "LEDC_HSCH4_CONF0"
            },
            "HSCH4_HPOINT": {
              "offset": "0x54",
              "size": 32,
              "description": "LEDC_HSCH4_HPOINT"
            },
            "HSCH4_DUTY": {
              "offset": "0x58",
              "size": 32,
              "description": "LEDC_HSCH4_DUTY"
            },
            "HSCH4_CONF1": {
              "offset": "0x5C",
              "size": 32,
              "description": "LEDC_HSCH4_CONF1"
            },
            "HSCH4_DUTY_R": {
              "offset": "0x60",
              "size": 32,
              "description": "LEDC_HSCH4_DUTY_R"
            },
            "HSCH5_CONF0": {
              "offset": "0x64",
              "size": 32,
              "description": "LEDC_HSCH5_CONF0"
            },
            "HSCH5_HPOINT": {
              "offset": "0x68",
              "size": 32,
              "description": "LEDC_HSCH5_HPOINT"
            },
            "HSCH5_DUTY": {
              "offset": "0x6C",
              "size": 32,
              "description": "LEDC_HSCH5_DUTY"
            },
            "HSCH5_CONF1": {
              "offset": "0x70",
              "size": 32,
              "description": "LEDC_HSCH5_CONF1"
            },
            "HSCH5_DUTY_R": {
              "offset": "0x74",
              "size": 32,
              "description": "LEDC_HSCH5_DUTY_R"
            },
            "HSCH6_CONF0": {
              "offset": "0x78",
              "size": 32,
              "description": "LEDC_HSCH6_CONF0"
            },
            "HSCH6_HPOINT": {
              "offset": "0x7C",
              "size": 32,
              "description": "LEDC_HSCH6_HPOINT"
            },
            "HSCH6_DUTY": {
              "offset": "0x80",
              "size": 32,
              "description": "LEDC_HSCH6_DUTY"
            },
            "HSCH6_CONF1": {
              "offset": "0x84",
              "size": 32,
              "description": "LEDC_HSCH6_CONF1"
            },
            "HSCH6_DUTY_R": {
              "offset": "0x88",
              "size": 32,
              "description": "LEDC_HSCH6_DUTY_R"
            },
            "HSCH7_CONF0": {
              "offset": "0x8C",
              "size": 32,
              "description": "LEDC_HSCH7_CONF0"
            },
            "HSCH7_HPOINT": {
              "offset": "0x90",
              "size": 32,
              "description": "LEDC_HSCH7_HPOINT"
            },
            "HSCH7_DUTY": {
              "offset": "0x94",
              "size": 32,
              "description": "LEDC_HSCH7_DUTY"
            },
            "HSCH7_CONF1": {
              "offset": "0x98",
              "size": 32,
              "description": "LEDC_HSCH7_CONF1"
            },
            "HSCH7_DUTY_R": {
              "offset": "0x9C",
              "size": 32,
              "description": "LEDC_HSCH7_DUTY_R"
            },
            "LSCH0_CONF0": {
              "offset": "0xA0",
              "size": 32,
              "description": "LEDC_LSCH0_CONF0"
            },
            "LSCH0_HPOINT": {
              "offset": "0xA4",
              "size": 32,
              "description": "LEDC_LSCH0_HPOINT"
            },
            "LSCH0_DUTY": {
              "offset": "0xA8",
              "size": 32,
              "description": "LEDC_LSCH0_DUTY"
            },
            "LSCH0_CONF1": {
              "offset": "0xAC",
              "size": 32,
              "description": "LEDC_LSCH0_CONF1"
            },
            "LSCH0_DUTY_R": {
              "offset": "0xB0",
              "size": 32,
              "description": "LEDC_LSCH0_DUTY_R"
            },
            "LSCH1_CONF0": {
              "offset": "0xB4",
              "size": 32,
              "description": "LEDC_LSCH1_CONF0"
            },
            "LSCH1_HPOINT": {
              "offset": "0xB8",
              "size": 32,
              "description": "LEDC_LSCH1_HPOINT"
            },
            "LSCH1_DUTY": {
              "offset": "0xBC",
              "size": 32,
              "description": "LEDC_LSCH1_DUTY"
            },
            "LSCH1_CONF1": {
              "offset": "0xC0",
              "size": 32,
              "description": "LEDC_LSCH1_CONF1"
            },
            "LSCH1_DUTY_R": {
              "offset": "0xC4",
              "size": 32,
              "description": "LEDC_LSCH1_DUTY_R"
            },
            "LSCH2_CONF0": {
              "offset": "0xC8",
              "size": 32,
              "description": "LEDC_LSCH2_CONF0"
            },
            "LSCH2_HPOINT": {
              "offset": "0xCC",
              "size": 32,
              "description": "LEDC_LSCH2_HPOINT"
            },
            "LSCH2_DUTY": {
              "offset": "0xD0",
              "size": 32,
              "description": "LEDC_LSCH2_DUTY"
            },
            "LSCH2_CONF1": {
              "offset": "0xD4",
              "size": 32,
              "description": "LEDC_LSCH2_CONF1"
            },
            "LSCH2_DUTY_R": {
              "offset": "0xD8",
              "size": 32,
              "description": "LEDC_LSCH2_DUTY_R"
            },
            "LSCH3_CONF0": {
              "offset": "0xDC",
              "size": 32,
              "description": "LEDC_LSCH3_CONF0"
            },
            "LSCH3_HPOINT": {
              "offset": "0xE0",
              "size": 32,
              "description": "LEDC_LSCH3_HPOINT"
            },
            "LSCH3_DUTY": {
              "offset": "0xE4",
              "size": 32,
              "description": "LEDC_LSCH3_DUTY"
            },
            "LSCH3_CONF1": {
              "offset": "0xE8",
              "size": 32,
              "description": "LEDC_LSCH3_CONF1"
            },
            "LSCH3_DUTY_R": {
              "offset": "0xEC",
              "size": 32,
              "description": "LEDC_LSCH3_DUTY_R"
            },
            "LSCH4_CONF0": {
              "offset": "0xF0",
              "size": 32,
              "description": "LEDC_LSCH4_CONF0"
            },
            "LSCH4_HPOINT": {
              "offset": "0xF4",
              "size": 32,
              "description": "LEDC_LSCH4_HPOINT"
            },
            "LSCH4_DUTY": {
              "offset": "0xF8",
              "size": 32,
              "description": "LEDC_LSCH4_DUTY"
            },
            "LSCH4_CONF1": {
              "offset": "0xFC",
              "size": 32,
              "description": "LEDC_LSCH4_CONF1"
            },
            "LSCH4_DUTY_R": {
              "offset": "0x100",
              "size": 32,
              "description": "LEDC_LSCH4_DUTY_R"
            },
            "LSCH5_CONF0": {
              "offset": "0x104",
              "size": 32,
              "description": "LEDC_LSCH5_CONF0"
            },
            "LSCH5_HPOINT": {
              "offset": "0x108",
              "size": 32,
              "description": "LEDC_LSCH5_HPOINT"
            },
            "LSCH5_DUTY": {
              "offset": "0x10C",
              "size": 32,
              "description": "LEDC_LSCH5_DUTY"
            },
            "LSCH5_CONF1": {
              "offset": "0x110",
              "size": 32,
              "description": "LEDC_LSCH5_CONF1"
            },
            "LSCH5_DUTY_R": {
              "offset": "0x114",
              "size": 32,
              "description": "LEDC_LSCH5_DUTY_R"
            },
            "LSCH6_CONF0": {
              "offset": "0x118",
              "size": 32,
              "description": "LEDC_LSCH6_CONF0"
            },
            "LSCH6_HPOINT": {
              "offset": "0x11C",
              "size": 32,
              "description": "LEDC_LSCH6_HPOINT"
            },
            "LSCH6_DUTY": {
              "offset": "0x120",
              "size": 32,
              "description": "LEDC_LSCH6_DUTY"
            },
            "LSCH6_CONF1": {
              "offset": "0x124",
              "size": 32,
              "description": "LEDC_LSCH6_CONF1"
            },
            "LSCH6_DUTY_R": {
              "offset": "0x128",
              "size": 32,
              "description": "LEDC_LSCH6_DUTY_R"
            },
            "LSCH7_CONF0": {
              "offset": "0x12C",
              "size": 32,
              "description": "LEDC_LSCH7_CONF0"
            },
            "LSCH7_HPOINT": {
              "offset": "0x130",
              "size": 32,
              "description": "LEDC_LSCH7_HPOINT"
            },
            "LSCH7_DUTY": {
              "offset": "0x134",
              "size": 32,
              "description": "LEDC_LSCH7_DUTY"
            },
            "LSCH7_CONF1": {
              "offset": "0x138",
              "size": 32,
              "description": "LEDC_LSCH7_CONF1"
            },
            "LSCH7_DUTY_R": {
              "offset": "0x13C",
              "size": 32,
              "description": "LEDC_LSCH7_DUTY_R"
            },
            "HSTIMER0_CONF": {
              "offset": "0x140",
              "size": 32,
              "description": "LEDC_HSTIMER0_CONF"
            },
            "HSTIMER0_VALUE": {
              "offset": "0x144",
              "size": 32,
              "description": "LEDC_HSTIMER0_VALUE"
            },
            "HSTIMER1_CONF": {
              "offset": "0x148",
              "size": 32,
              "description": "LEDC_HSTIMER1_CONF"
            },
            "HSTIMER1_VALUE": {
              "offset": "0x14C",
              "size": 32,
              "description": "LEDC_HSTIMER1_VALUE"
            },
            "HSTIMER2_CONF": {
              "offset": "0x150",
              "size": 32,
              "description": "LEDC_HSTIMER2_CONF"
            },
            "HSTIMER2_VALUE": {
              "offset": "0x154",
              "size": 32,
              "description": "LEDC_HSTIMER2_VALUE"
            },
            "HSTIMER3_CONF": {
              "offset": "0x158",
              "size": 32,
              "description": "LEDC_HSTIMER3_CONF"
            },
            "HSTIMER3_VALUE": {
              "offset": "0x15C",
              "size": 32,
              "description": "LEDC_HSTIMER3_VALUE"
            },
            "LSTIMER0_CONF": {
              "offset": "0x160",
              "size": 32,
              "description": "LEDC_LSTIMER0_CONF"
            },
            "LSTIMER0_VALUE": {
              "offset": "0x164",
              "size": 32,
              "description": "LEDC_LSTIMER0_VALUE"
            },
            "LSTIMER1_CONF": {
              "offset": "0x168",
              "size": 32,
              "description": "LEDC_LSTIMER1_CONF"
            },
            "LSTIMER1_VALUE": {
              "offset": "0x16C",
              "size": 32,
              "description": "LEDC_LSTIMER1_VALUE"
            },
            "LSTIMER2_CONF": {
              "offset": "0x170",
              "size": 32,
              "description": "LEDC_LSTIMER2_CONF"
            },
            "LSTIMER2_VALUE": {
              "offset": "0x174",
              "size": 32,
              "description": "LEDC_LSTIMER2_VALUE"
            },
            "LSTIMER3_CONF": {
              "offset": "0x178",
              "size": 32,
              "description": "LEDC_LSTIMER3_CONF"
            },
            "LSTIMER3_VALUE": {
              "offset": "0x17C",
              "size": 32,
              "description": "LEDC_LSTIMER3_VALUE"
            },
            "INT_RAW": {
              "offset": "0x180",
              "size": 32,
              "description": "LEDC_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x184",
              "size": 32,
              "description": "LEDC_INT_ST"
            },
            "INT_ENA": {
              "offset": "0x188",
              "size": 32,
              "description": "LEDC_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0x18C",
              "size": 32,
              "description": "LEDC_INT_CLR"
            },
            "CONF": {
              "offset": "0x190",
              "size": 32,
              "description": "LEDC_CONF"
            },
            "DATE": {
              "offset": "0x1FC",
              "size": 32,
              "description": "LEDC_DATE"
            }
          },
          "bits": {
            "HSCH0_CONF0": {
              "CLK_EN": {
                "bit": 31,
                "description": "CLK_EN"
              },
              "IDLE_LV_HSCH0": {
                "bit": 3,
                "description": "IDLE_LV_HSCH0"
              },
              "SIG_OUT_EN_HSCH0": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH0"
              },
              "TIMER_SEL_HSCH0": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH0",
                "width": 2
              }
            },
            "HSCH0_HPOINT": {
              "HPOINT_HSCH0": {
                "bit": 0,
                "description": "HPOINT_HSCH0",
                "width": 20
              }
            },
            "HSCH0_DUTY": {
              "DUTY_HSCH0": {
                "bit": 0,
                "description": "DUTY_HSCH0",
                "width": 25
              }
            },
            "HSCH0_CONF1": {
              "DUTY_START_HSCH0": {
                "bit": 31,
                "description": "DUTY_START_HSCH0"
              },
              "DUTY_INC_HSCH0": {
                "bit": 30,
                "description": "DUTY_INC_HSCH0"
              },
              "DUTY_NUM_HSCH0": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH0",
                "width": 10
              },
              "DUTY_CYCLE_HSCH0": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH0",
                "width": 10
              },
              "DUTY_SCALE_HSCH0": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH0",
                "width": 10
              }
            },
            "HSCH0_DUTY_R": {
              "DUTY_HSCH0": {
                "bit": 0,
                "description": "DUTY_HSCH0",
                "width": 25
              }
            },
            "HSCH1_CONF0": {
              "IDLE_LV_HSCH1": {
                "bit": 3,
                "description": "IDLE_LV_HSCH1"
              },
              "SIG_OUT_EN_HSCH1": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH1"
              },
              "TIMER_SEL_HSCH1": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH1",
                "width": 2
              }
            },
            "HSCH1_HPOINT": {
              "HPOINT_HSCH1": {
                "bit": 0,
                "description": "HPOINT_HSCH1",
                "width": 20
              }
            },
            "HSCH1_DUTY": {
              "DUTY_HSCH1": {
                "bit": 0,
                "description": "DUTY_HSCH1",
                "width": 25
              }
            },
            "HSCH1_CONF1": {
              "DUTY_START_HSCH1": {
                "bit": 31,
                "description": "DUTY_START_HSCH1"
              },
              "DUTY_INC_HSCH1": {
                "bit": 30,
                "description": "DUTY_INC_HSCH1"
              },
              "DUTY_NUM_HSCH1": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH1",
                "width": 10
              },
              "DUTY_CYCLE_HSCH1": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH1",
                "width": 10
              },
              "DUTY_SCALE_HSCH1": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH1",
                "width": 10
              }
            },
            "HSCH1_DUTY_R": {
              "DUTY_HSCH1": {
                "bit": 0,
                "description": "DUTY_HSCH1",
                "width": 25
              }
            },
            "HSCH2_CONF0": {
              "IDLE_LV_HSCH2": {
                "bit": 3,
                "description": "IDLE_LV_HSCH2"
              },
              "SIG_OUT_EN_HSCH2": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH2"
              },
              "TIMER_SEL_HSCH2": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH2",
                "width": 2
              }
            },
            "HSCH2_HPOINT": {
              "HPOINT_HSCH2": {
                "bit": 0,
                "description": "HPOINT_HSCH2",
                "width": 20
              }
            },
            "HSCH2_DUTY": {
              "DUTY_HSCH2": {
                "bit": 0,
                "description": "DUTY_HSCH2",
                "width": 25
              }
            },
            "HSCH2_CONF1": {
              "DUTY_START_HSCH2": {
                "bit": 31,
                "description": "DUTY_START_HSCH2"
              },
              "DUTY_INC_HSCH2": {
                "bit": 30,
                "description": "DUTY_INC_HSCH2"
              },
              "DUTY_NUM_HSCH2": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH2",
                "width": 10
              },
              "DUTY_CYCLE_HSCH2": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH2",
                "width": 10
              },
              "DUTY_SCALE_HSCH2": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH2",
                "width": 10
              }
            },
            "HSCH2_DUTY_R": {
              "DUTY_HSCH2": {
                "bit": 0,
                "description": "DUTY_HSCH2",
                "width": 25
              }
            },
            "HSCH3_CONF0": {
              "IDLE_LV_HSCH3": {
                "bit": 3,
                "description": "IDLE_LV_HSCH3"
              },
              "SIG_OUT_EN_HSCH3": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH3"
              },
              "TIMER_SEL_HSCH3": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH3",
                "width": 2
              }
            },
            "HSCH3_HPOINT": {
              "HPOINT_HSCH3": {
                "bit": 0,
                "description": "HPOINT_HSCH3",
                "width": 20
              }
            },
            "HSCH3_DUTY": {
              "DUTY_HSCH3": {
                "bit": 0,
                "description": "DUTY_HSCH3",
                "width": 25
              }
            },
            "HSCH3_CONF1": {
              "DUTY_START_HSCH3": {
                "bit": 31,
                "description": "DUTY_START_HSCH3"
              },
              "DUTY_INC_HSCH3": {
                "bit": 30,
                "description": "DUTY_INC_HSCH3"
              },
              "DUTY_NUM_HSCH3": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH3",
                "width": 10
              },
              "DUTY_CYCLE_HSCH3": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH3",
                "width": 10
              },
              "DUTY_SCALE_HSCH3": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH3",
                "width": 10
              }
            },
            "HSCH3_DUTY_R": {
              "DUTY_HSCH3": {
                "bit": 0,
                "description": "DUTY_HSCH3",
                "width": 25
              }
            },
            "HSCH4_CONF0": {
              "IDLE_LV_HSCH4": {
                "bit": 3,
                "description": "IDLE_LV_HSCH4"
              },
              "SIG_OUT_EN_HSCH4": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH4"
              },
              "TIMER_SEL_HSCH4": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH4",
                "width": 2
              }
            },
            "HSCH4_HPOINT": {
              "HPOINT_HSCH4": {
                "bit": 0,
                "description": "HPOINT_HSCH4",
                "width": 20
              }
            },
            "HSCH4_DUTY": {
              "DUTY_HSCH4": {
                "bit": 0,
                "description": "DUTY_HSCH4",
                "width": 25
              }
            },
            "HSCH4_CONF1": {
              "DUTY_START_HSCH4": {
                "bit": 31,
                "description": "DUTY_START_HSCH4"
              },
              "DUTY_INC_HSCH4": {
                "bit": 30,
                "description": "DUTY_INC_HSCH4"
              },
              "DUTY_NUM_HSCH4": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH4",
                "width": 10
              },
              "DUTY_CYCLE_HSCH4": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH4",
                "width": 10
              },
              "DUTY_SCALE_HSCH4": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH4",
                "width": 10
              }
            },
            "HSCH4_DUTY_R": {
              "DUTY_HSCH4": {
                "bit": 0,
                "description": "DUTY_HSCH4",
                "width": 25
              }
            },
            "HSCH5_CONF0": {
              "IDLE_LV_HSCH5": {
                "bit": 3,
                "description": "IDLE_LV_HSCH5"
              },
              "SIG_OUT_EN_HSCH5": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH5"
              },
              "TIMER_SEL_HSCH5": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH5",
                "width": 2
              }
            },
            "HSCH5_HPOINT": {
              "HPOINT_HSCH5": {
                "bit": 0,
                "description": "HPOINT_HSCH5",
                "width": 20
              }
            },
            "HSCH5_DUTY": {
              "DUTY_HSCH5": {
                "bit": 0,
                "description": "DUTY_HSCH5",
                "width": 25
              }
            },
            "HSCH5_CONF1": {
              "DUTY_START_HSCH5": {
                "bit": 31,
                "description": "DUTY_START_HSCH5"
              },
              "DUTY_INC_HSCH5": {
                "bit": 30,
                "description": "DUTY_INC_HSCH5"
              },
              "DUTY_NUM_HSCH5": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH5",
                "width": 10
              },
              "DUTY_CYCLE_HSCH5": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH5",
                "width": 10
              },
              "DUTY_SCALE_HSCH5": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH5",
                "width": 10
              }
            },
            "HSCH5_DUTY_R": {
              "DUTY_HSCH5": {
                "bit": 0,
                "description": "DUTY_HSCH5",
                "width": 25
              }
            },
            "HSCH6_CONF0": {
              "IDLE_LV_HSCH6": {
                "bit": 3,
                "description": "IDLE_LV_HSCH6"
              },
              "SIG_OUT_EN_HSCH6": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH6"
              },
              "TIMER_SEL_HSCH6": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH6",
                "width": 2
              }
            },
            "HSCH6_HPOINT": {
              "HPOINT_HSCH6": {
                "bit": 0,
                "description": "HPOINT_HSCH6",
                "width": 20
              }
            },
            "HSCH6_DUTY": {
              "DUTY_HSCH6": {
                "bit": 0,
                "description": "DUTY_HSCH6",
                "width": 25
              }
            },
            "HSCH6_CONF1": {
              "DUTY_START_HSCH6": {
                "bit": 31,
                "description": "DUTY_START_HSCH6"
              },
              "DUTY_INC_HSCH6": {
                "bit": 30,
                "description": "DUTY_INC_HSCH6"
              },
              "DUTY_NUM_HSCH6": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH6",
                "width": 10
              },
              "DUTY_CYCLE_HSCH6": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH6",
                "width": 10
              },
              "DUTY_SCALE_HSCH6": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH6",
                "width": 10
              }
            },
            "HSCH6_DUTY_R": {
              "DUTY_HSCH6": {
                "bit": 0,
                "description": "DUTY_HSCH6",
                "width": 25
              }
            },
            "HSCH7_CONF0": {
              "IDLE_LV_HSCH7": {
                "bit": 3,
                "description": "IDLE_LV_HSCH7"
              },
              "SIG_OUT_EN_HSCH7": {
                "bit": 2,
                "description": "SIG_OUT_EN_HSCH7"
              },
              "TIMER_SEL_HSCH7": {
                "bit": 0,
                "description": "TIMER_SEL_HSCH7",
                "width": 2
              }
            },
            "HSCH7_HPOINT": {
              "HPOINT_HSCH7": {
                "bit": 0,
                "description": "HPOINT_HSCH7",
                "width": 20
              }
            },
            "HSCH7_DUTY": {
              "DUTY_HSCH7": {
                "bit": 0,
                "description": "DUTY_HSCH7",
                "width": 25
              }
            },
            "HSCH7_CONF1": {
              "DUTY_START_HSCH7": {
                "bit": 31,
                "description": "DUTY_START_HSCH7"
              },
              "DUTY_INC_HSCH7": {
                "bit": 30,
                "description": "DUTY_INC_HSCH7"
              },
              "DUTY_NUM_HSCH7": {
                "bit": 20,
                "description": "DUTY_NUM_HSCH7",
                "width": 10
              },
              "DUTY_CYCLE_HSCH7": {
                "bit": 10,
                "description": "DUTY_CYCLE_HSCH7",
                "width": 10
              },
              "DUTY_SCALE_HSCH7": {
                "bit": 0,
                "description": "DUTY_SCALE_HSCH7",
                "width": 10
              }
            },
            "HSCH7_DUTY_R": {
              "DUTY_HSCH7": {
                "bit": 0,
                "description": "DUTY_HSCH7",
                "width": 25
              }
            },
            "LSCH0_CONF0": {
              "PARA_UP_LSCH0": {
                "bit": 4,
                "description": "PARA_UP_LSCH0"
              },
              "IDLE_LV_LSCH0": {
                "bit": 3,
                "description": "IDLE_LV_LSCH0"
              },
              "SIG_OUT_EN_LSCH0": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH0"
              },
              "TIMER_SEL_LSCH0": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH0",
                "width": 2
              }
            },
            "LSCH0_HPOINT": {
              "HPOINT_LSCH0": {
                "bit": 0,
                "description": "HPOINT_LSCH0",
                "width": 20
              }
            },
            "LSCH0_DUTY": {
              "DUTY_LSCH0": {
                "bit": 0,
                "description": "DUTY_LSCH0",
                "width": 25
              }
            },
            "LSCH0_CONF1": {
              "DUTY_START_LSCH0": {
                "bit": 31,
                "description": "DUTY_START_LSCH0"
              },
              "DUTY_INC_LSCH0": {
                "bit": 30,
                "description": "DUTY_INC_LSCH0"
              },
              "DUTY_NUM_LSCH0": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH0",
                "width": 10
              },
              "DUTY_CYCLE_LSCH0": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH0",
                "width": 10
              },
              "DUTY_SCALE_LSCH0": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH0",
                "width": 10
              }
            },
            "LSCH0_DUTY_R": {
              "DUTY_LSCH0": {
                "bit": 0,
                "description": "DUTY_LSCH0",
                "width": 25
              }
            },
            "LSCH1_CONF0": {
              "PARA_UP_LSCH1": {
                "bit": 4,
                "description": "PARA_UP_LSCH1"
              },
              "IDLE_LV_LSCH1": {
                "bit": 3,
                "description": "IDLE_LV_LSCH1"
              },
              "SIG_OUT_EN_LSCH1": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH1"
              },
              "TIMER_SEL_LSCH1": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH1",
                "width": 2
              }
            },
            "LSCH1_HPOINT": {
              "HPOINT_LSCH1": {
                "bit": 0,
                "description": "HPOINT_LSCH1",
                "width": 20
              }
            },
            "LSCH1_DUTY": {
              "DUTY_LSCH1": {
                "bit": 0,
                "description": "DUTY_LSCH1",
                "width": 25
              }
            },
            "LSCH1_CONF1": {
              "DUTY_START_LSCH1": {
                "bit": 31,
                "description": "DUTY_START_LSCH1"
              },
              "DUTY_INC_LSCH1": {
                "bit": 30,
                "description": "DUTY_INC_LSCH1"
              },
              "DUTY_NUM_LSCH1": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH1",
                "width": 10
              },
              "DUTY_CYCLE_LSCH1": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH1",
                "width": 10
              },
              "DUTY_SCALE_LSCH1": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH1",
                "width": 10
              }
            },
            "LSCH1_DUTY_R": {
              "DUTY_LSCH1": {
                "bit": 0,
                "description": "DUTY_LSCH1",
                "width": 25
              }
            },
            "LSCH2_CONF0": {
              "PARA_UP_LSCH2": {
                "bit": 4,
                "description": "PARA_UP_LSCH2"
              },
              "IDLE_LV_LSCH2": {
                "bit": 3,
                "description": "IDLE_LV_LSCH2"
              },
              "SIG_OUT_EN_LSCH2": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH2"
              },
              "TIMER_SEL_LSCH2": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH2",
                "width": 2
              }
            },
            "LSCH2_HPOINT": {
              "HPOINT_LSCH2": {
                "bit": 0,
                "description": "HPOINT_LSCH2",
                "width": 20
              }
            },
            "LSCH2_DUTY": {
              "DUTY_LSCH2": {
                "bit": 0,
                "description": "DUTY_LSCH2",
                "width": 25
              }
            },
            "LSCH2_CONF1": {
              "DUTY_START_LSCH2": {
                "bit": 31,
                "description": "DUTY_START_LSCH2"
              },
              "DUTY_INC_LSCH2": {
                "bit": 30,
                "description": "DUTY_INC_LSCH2"
              },
              "DUTY_NUM_LSCH2": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH2",
                "width": 10
              },
              "DUTY_CYCLE_LSCH2": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH2",
                "width": 10
              },
              "DUTY_SCALE_LSCH2": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH2",
                "width": 10
              }
            },
            "LSCH2_DUTY_R": {
              "DUTY_LSCH2": {
                "bit": 0,
                "description": "DUTY_LSCH2",
                "width": 25
              }
            },
            "LSCH3_CONF0": {
              "PARA_UP_LSCH3": {
                "bit": 4,
                "description": "PARA_UP_LSCH3"
              },
              "IDLE_LV_LSCH3": {
                "bit": 3,
                "description": "IDLE_LV_LSCH3"
              },
              "SIG_OUT_EN_LSCH3": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH3"
              },
              "TIMER_SEL_LSCH3": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH3",
                "width": 2
              }
            },
            "LSCH3_HPOINT": {
              "HPOINT_LSCH3": {
                "bit": 0,
                "description": "HPOINT_LSCH3",
                "width": 20
              }
            },
            "LSCH3_DUTY": {
              "DUTY_LSCH3": {
                "bit": 0,
                "description": "DUTY_LSCH3",
                "width": 25
              }
            },
            "LSCH3_CONF1": {
              "DUTY_START_LSCH3": {
                "bit": 31,
                "description": "DUTY_START_LSCH3"
              },
              "DUTY_INC_LSCH3": {
                "bit": 30,
                "description": "DUTY_INC_LSCH3"
              },
              "DUTY_NUM_LSCH3": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH3",
                "width": 10
              },
              "DUTY_CYCLE_LSCH3": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH3",
                "width": 10
              },
              "DUTY_SCALE_LSCH3": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH3",
                "width": 10
              }
            },
            "LSCH3_DUTY_R": {
              "DUTY_LSCH3": {
                "bit": 0,
                "description": "DUTY_LSCH3",
                "width": 25
              }
            },
            "LSCH4_CONF0": {
              "PARA_UP_LSCH4": {
                "bit": 4,
                "description": "PARA_UP_LSCH4"
              },
              "IDLE_LV_LSCH4": {
                "bit": 3,
                "description": "IDLE_LV_LSCH4"
              },
              "SIG_OUT_EN_LSCH4": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH4"
              },
              "TIMER_SEL_LSCH4": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH4",
                "width": 2
              }
            },
            "LSCH4_HPOINT": {
              "HPOINT_LSCH4": {
                "bit": 0,
                "description": "HPOINT_LSCH4",
                "width": 20
              }
            },
            "LSCH4_DUTY": {
              "DUTY_LSCH4": {
                "bit": 0,
                "description": "DUTY_LSCH4",
                "width": 25
              }
            },
            "LSCH4_CONF1": {
              "DUTY_START_LSCH4": {
                "bit": 31,
                "description": "DUTY_START_LSCH4"
              },
              "DUTY_INC_LSCH4": {
                "bit": 30,
                "description": "DUTY_INC_LSCH4"
              },
              "DUTY_NUM_LSCH4": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH4",
                "width": 10
              },
              "DUTY_CYCLE_LSCH4": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH4",
                "width": 10
              },
              "DUTY_SCALE_LSCH4": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH4",
                "width": 10
              }
            },
            "LSCH4_DUTY_R": {
              "DUTY_LSCH4": {
                "bit": 0,
                "description": "DUTY_LSCH4",
                "width": 25
              }
            },
            "LSCH5_CONF0": {
              "PARA_UP_LSCH5": {
                "bit": 4,
                "description": "PARA_UP_LSCH5"
              },
              "IDLE_LV_LSCH5": {
                "bit": 3,
                "description": "IDLE_LV_LSCH5"
              },
              "SIG_OUT_EN_LSCH5": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH5"
              },
              "TIMER_SEL_LSCH5": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH5",
                "width": 2
              }
            },
            "LSCH5_HPOINT": {
              "HPOINT_LSCH5": {
                "bit": 0,
                "description": "HPOINT_LSCH5",
                "width": 20
              }
            },
            "LSCH5_DUTY": {
              "DUTY_LSCH5": {
                "bit": 0,
                "description": "DUTY_LSCH5",
                "width": 25
              }
            },
            "LSCH5_CONF1": {
              "DUTY_START_LSCH5": {
                "bit": 31,
                "description": "DUTY_START_LSCH5"
              },
              "DUTY_INC_LSCH5": {
                "bit": 30,
                "description": "DUTY_INC_LSCH5"
              },
              "DUTY_NUM_LSCH5": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH5",
                "width": 10
              },
              "DUTY_CYCLE_LSCH5": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH5",
                "width": 10
              },
              "DUTY_SCALE_LSCH5": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH5",
                "width": 10
              }
            },
            "LSCH5_DUTY_R": {
              "DUTY_LSCH5": {
                "bit": 0,
                "description": "DUTY_LSCH5",
                "width": 25
              }
            },
            "LSCH6_CONF0": {
              "PARA_UP_LSCH6": {
                "bit": 4,
                "description": "PARA_UP_LSCH6"
              },
              "IDLE_LV_LSCH6": {
                "bit": 3,
                "description": "IDLE_LV_LSCH6"
              },
              "SIG_OUT_EN_LSCH6": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH6"
              },
              "TIMER_SEL_LSCH6": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH6",
                "width": 2
              }
            },
            "LSCH6_HPOINT": {
              "HPOINT_LSCH6": {
                "bit": 0,
                "description": "HPOINT_LSCH6",
                "width": 20
              }
            },
            "LSCH6_DUTY": {
              "DUTY_LSCH6": {
                "bit": 0,
                "description": "DUTY_LSCH6",
                "width": 25
              }
            },
            "LSCH6_CONF1": {
              "DUTY_START_LSCH6": {
                "bit": 31,
                "description": "DUTY_START_LSCH6"
              },
              "DUTY_INC_LSCH6": {
                "bit": 30,
                "description": "DUTY_INC_LSCH6"
              },
              "DUTY_NUM_LSCH6": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH6",
                "width": 10
              },
              "DUTY_CYCLE_LSCH6": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH6",
                "width": 10
              },
              "DUTY_SCALE_LSCH6": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH6",
                "width": 10
              }
            },
            "LSCH6_DUTY_R": {
              "DUTY_LSCH6": {
                "bit": 0,
                "description": "DUTY_LSCH6",
                "width": 25
              }
            },
            "LSCH7_CONF0": {
              "PARA_UP_LSCH7": {
                "bit": 4,
                "description": "PARA_UP_LSCH7"
              },
              "IDLE_LV_LSCH7": {
                "bit": 3,
                "description": "IDLE_LV_LSCH7"
              },
              "SIG_OUT_EN_LSCH7": {
                "bit": 2,
                "description": "SIG_OUT_EN_LSCH7"
              },
              "TIMER_SEL_LSCH7": {
                "bit": 0,
                "description": "TIMER_SEL_LSCH7",
                "width": 2
              }
            },
            "LSCH7_HPOINT": {
              "HPOINT_LSCH7": {
                "bit": 0,
                "description": "HPOINT_LSCH7",
                "width": 20
              }
            },
            "LSCH7_DUTY": {
              "DUTY_LSCH7": {
                "bit": 0,
                "description": "DUTY_LSCH7",
                "width": 25
              }
            },
            "LSCH7_CONF1": {
              "DUTY_START_LSCH7": {
                "bit": 31,
                "description": "DUTY_START_LSCH7"
              },
              "DUTY_INC_LSCH7": {
                "bit": 30,
                "description": "DUTY_INC_LSCH7"
              },
              "DUTY_NUM_LSCH7": {
                "bit": 20,
                "description": "DUTY_NUM_LSCH7",
                "width": 10
              },
              "DUTY_CYCLE_LSCH7": {
                "bit": 10,
                "description": "DUTY_CYCLE_LSCH7",
                "width": 10
              },
              "DUTY_SCALE_LSCH7": {
                "bit": 0,
                "description": "DUTY_SCALE_LSCH7",
                "width": 10
              }
            },
            "LSCH7_DUTY_R": {
              "DUTY_LSCH7": {
                "bit": 0,
                "description": "DUTY_LSCH7",
                "width": 25
              }
            },
            "HSTIMER0_CONF": {
              "TICK_SEL_HSTIMER0": {
                "bit": 25,
                "description": "TICK_SEL_HSTIMER0"
              },
              "HSTIMER0_RST": {
                "bit": 24,
                "description": "HSTIMER0_RST"
              },
              "HSTIMER0_PAUSE": {
                "bit": 23,
                "description": "HSTIMER0_PAUSE"
              },
              "DIV_NUM_HSTIMER0": {
                "bit": 5,
                "description": "DIV_NUM_HSTIMER0",
                "width": 18
              },
              "HSTIMER0_LIM": {
                "bit": 0,
                "description": "HSTIMER0_LIM",
                "width": 5
              }
            },
            "HSTIMER0_VALUE": {
              "HSTIMER0_CNT": {
                "bit": 0,
                "description": "HSTIMER0_CNT",
                "width": 20
              }
            },
            "HSTIMER1_CONF": {
              "TICK_SEL_HSTIMER1": {
                "bit": 25,
                "description": "TICK_SEL_HSTIMER1"
              },
              "HSTIMER1_RST": {
                "bit": 24,
                "description": "HSTIMER1_RST"
              },
              "HSTIMER1_PAUSE": {
                "bit": 23,
                "description": "HSTIMER1_PAUSE"
              },
              "DIV_NUM_HSTIMER1": {
                "bit": 5,
                "description": "DIV_NUM_HSTIMER1",
                "width": 18
              },
              "HSTIMER1_LIM": {
                "bit": 0,
                "description": "HSTIMER1_LIM",
                "width": 5
              }
            },
            "HSTIMER1_VALUE": {
              "HSTIMER1_CNT": {
                "bit": 0,
                "description": "HSTIMER1_CNT",
                "width": 20
              }
            },
            "HSTIMER2_CONF": {
              "TICK_SEL_HSTIMER2": {
                "bit": 25,
                "description": "TICK_SEL_HSTIMER2"
              },
              "HSTIMER2_RST": {
                "bit": 24,
                "description": "HSTIMER2_RST"
              },
              "HSTIMER2_PAUSE": {
                "bit": 23,
                "description": "HSTIMER2_PAUSE"
              },
              "DIV_NUM_HSTIMER2": {
                "bit": 5,
                "description": "DIV_NUM_HSTIMER2",
                "width": 18
              },
              "HSTIMER2_LIM": {
                "bit": 0,
                "description": "HSTIMER2_LIM",
                "width": 5
              }
            },
            "HSTIMER2_VALUE": {
              "HSTIMER2_CNT": {
                "bit": 0,
                "description": "HSTIMER2_CNT",
                "width": 20
              }
            },
            "HSTIMER3_CONF": {
              "TICK_SEL_HSTIMER3": {
                "bit": 25,
                "description": "TICK_SEL_HSTIMER3"
              },
              "HSTIMER3_RST": {
                "bit": 24,
                "description": "HSTIMER3_RST"
              },
              "HSTIMER3_PAUSE": {
                "bit": 23,
                "description": "HSTIMER3_PAUSE"
              },
              "DIV_NUM_HSTIMER3": {
                "bit": 5,
                "description": "DIV_NUM_HSTIMER3",
                "width": 18
              },
              "HSTIMER3_LIM": {
                "bit": 0,
                "description": "HSTIMER3_LIM",
                "width": 5
              }
            },
            "HSTIMER3_VALUE": {
              "HSTIMER3_CNT": {
                "bit": 0,
                "description": "HSTIMER3_CNT",
                "width": 20
              }
            },
            "LSTIMER0_CONF": {
              "LSTIMER0_PARA_UP": {
                "bit": 26,
                "description": "LSTIMER0_PARA_UP"
              },
              "TICK_SEL_LSTIMER0": {
                "bit": 25,
                "description": "TICK_SEL_LSTIMER0"
              },
              "LSTIMER0_RST": {
                "bit": 24,
                "description": "LSTIMER0_RST"
              },
              "LSTIMER0_PAUSE": {
                "bit": 23,
                "description": "LSTIMER0_PAUSE"
              },
              "DIV_NUM_LSTIMER0": {
                "bit": 5,
                "description": "DIV_NUM_LSTIMER0",
                "width": 18
              },
              "LSTIMER0_LIM": {
                "bit": 0,
                "description": "LSTIMER0_LIM",
                "width": 5
              }
            },
            "LSTIMER0_VALUE": {
              "LSTIMER0_CNT": {
                "bit": 0,
                "description": "LSTIMER0_CNT",
                "width": 20
              }
            },
            "LSTIMER1_CONF": {
              "LSTIMER1_PARA_UP": {
                "bit": 26,
                "description": "LSTIMER1_PARA_UP"
              },
              "TICK_SEL_LSTIMER1": {
                "bit": 25,
                "description": "TICK_SEL_LSTIMER1"
              },
              "LSTIMER1_RST": {
                "bit": 24,
                "description": "LSTIMER1_RST"
              },
              "LSTIMER1_PAUSE": {
                "bit": 23,
                "description": "LSTIMER1_PAUSE"
              },
              "DIV_NUM_LSTIMER1": {
                "bit": 5,
                "description": "DIV_NUM_LSTIMER1",
                "width": 18
              },
              "LSTIMER1_LIM": {
                "bit": 0,
                "description": "LSTIMER1_LIM",
                "width": 5
              }
            },
            "LSTIMER1_VALUE": {
              "LSTIMER1_CNT": {
                "bit": 0,
                "description": "LSTIMER1_CNT",
                "width": 20
              }
            },
            "LSTIMER2_CONF": {
              "LSTIMER2_PARA_UP": {
                "bit": 26,
                "description": "LSTIMER2_PARA_UP"
              },
              "TICK_SEL_LSTIMER2": {
                "bit": 25,
                "description": "TICK_SEL_LSTIMER2"
              },
              "LSTIMER2_RST": {
                "bit": 24,
                "description": "LSTIMER2_RST"
              },
              "LSTIMER2_PAUSE": {
                "bit": 23,
                "description": "LSTIMER2_PAUSE"
              },
              "DIV_NUM_LSTIMER2": {
                "bit": 5,
                "description": "DIV_NUM_LSTIMER2",
                "width": 18
              },
              "LSTIMER2_LIM": {
                "bit": 0,
                "description": "LSTIMER2_LIM",
                "width": 5
              }
            },
            "LSTIMER2_VALUE": {
              "LSTIMER2_CNT": {
                "bit": 0,
                "description": "LSTIMER2_CNT",
                "width": 20
              }
            },
            "LSTIMER3_CONF": {
              "LSTIMER3_PARA_UP": {
                "bit": 26,
                "description": "LSTIMER3_PARA_UP"
              },
              "TICK_SEL_LSTIMER3": {
                "bit": 25,
                "description": "TICK_SEL_LSTIMER3"
              },
              "LSTIMER3_RST": {
                "bit": 24,
                "description": "LSTIMER3_RST"
              },
              "LSTIMER3_PAUSE": {
                "bit": 23,
                "description": "LSTIMER3_PAUSE"
              },
              "DIV_NUM_LSTIMER3": {
                "bit": 5,
                "description": "DIV_NUM_LSTIMER3",
                "width": 18
              },
              "LSTIMER3_LIM": {
                "bit": 0,
                "description": "LSTIMER3_LIM",
                "width": 5
              }
            },
            "LSTIMER3_VALUE": {
              "LSTIMER3_CNT": {
                "bit": 0,
                "description": "LSTIMER3_CNT",
                "width": 20
              }
            },
            "INT_RAW": {
              "DUTY_CHNG_END_LSCH7_INT_RAW": {
                "bit": 23,
                "description": "DUTY_CHNG_END_LSCH7_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH6_INT_RAW": {
                "bit": 22,
                "description": "DUTY_CHNG_END_LSCH6_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH5_INT_RAW": {
                "bit": 21,
                "description": "DUTY_CHNG_END_LSCH5_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH4_INT_RAW": {
                "bit": 20,
                "description": "DUTY_CHNG_END_LSCH4_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH3_INT_RAW": {
                "bit": 19,
                "description": "DUTY_CHNG_END_LSCH3_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH2_INT_RAW": {
                "bit": 18,
                "description": "DUTY_CHNG_END_LSCH2_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH1_INT_RAW": {
                "bit": 17,
                "description": "DUTY_CHNG_END_LSCH1_INT_RAW"
              },
              "DUTY_CHNG_END_LSCH0_INT_RAW": {
                "bit": 16,
                "description": "DUTY_CHNG_END_LSCH0_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH7_INT_RAW": {
                "bit": 15,
                "description": "DUTY_CHNG_END_HSCH7_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH6_INT_RAW": {
                "bit": 14,
                "description": "DUTY_CHNG_END_HSCH6_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH5_INT_RAW": {
                "bit": 13,
                "description": "DUTY_CHNG_END_HSCH5_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH4_INT_RAW": {
                "bit": 12,
                "description": "DUTY_CHNG_END_HSCH4_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH3_INT_RAW": {
                "bit": 11,
                "description": "DUTY_CHNG_END_HSCH3_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH2_INT_RAW": {
                "bit": 10,
                "description": "DUTY_CHNG_END_HSCH2_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH1_INT_RAW": {
                "bit": 9,
                "description": "DUTY_CHNG_END_HSCH1_INT_RAW"
              },
              "DUTY_CHNG_END_HSCH0_INT_RAW": {
                "bit": 8,
                "description": "DUTY_CHNG_END_HSCH0_INT_RAW"
              },
              "LSTIMER3_OVF_INT_RAW": {
                "bit": 7,
                "description": "LSTIMER3_OVF_INT_RAW"
              },
              "LSTIMER2_OVF_INT_RAW": {
                "bit": 6,
                "description": "LSTIMER2_OVF_INT_RAW"
              },
              "LSTIMER1_OVF_INT_RAW": {
                "bit": 5,
                "description": "LSTIMER1_OVF_INT_RAW"
              },
              "LSTIMER0_OVF_INT_RAW": {
                "bit": 4,
                "description": "LSTIMER0_OVF_INT_RAW"
              },
              "HSTIMER3_OVF_INT_RAW": {
                "bit": 3,
                "description": "HSTIMER3_OVF_INT_RAW"
              },
              "HSTIMER2_OVF_INT_RAW": {
                "bit": 2,
                "description": "HSTIMER2_OVF_INT_RAW"
              },
              "HSTIMER1_OVF_INT_RAW": {
                "bit": 1,
                "description": "HSTIMER1_OVF_INT_RAW"
              },
              "HSTIMER0_OVF_INT_RAW": {
                "bit": 0,
                "description": "HSTIMER0_OVF_INT_RAW"
              }
            },
            "INT_ST": {
              "DUTY_CHNG_END_LSCH7_INT_ST": {
                "bit": 23,
                "description": "DUTY_CHNG_END_LSCH7_INT_ST"
              },
              "DUTY_CHNG_END_LSCH6_INT_ST": {
                "bit": 22,
                "description": "DUTY_CHNG_END_LSCH6_INT_ST"
              },
              "DUTY_CHNG_END_LSCH5_INT_ST": {
                "bit": 21,
                "description": "DUTY_CHNG_END_LSCH5_INT_ST"
              },
              "DUTY_CHNG_END_LSCH4_INT_ST": {
                "bit": 20,
                "description": "DUTY_CHNG_END_LSCH4_INT_ST"
              },
              "DUTY_CHNG_END_LSCH3_INT_ST": {
                "bit": 19,
                "description": "DUTY_CHNG_END_LSCH3_INT_ST"
              },
              "DUTY_CHNG_END_LSCH2_INT_ST": {
                "bit": 18,
                "description": "DUTY_CHNG_END_LSCH2_INT_ST"
              },
              "DUTY_CHNG_END_LSCH1_INT_ST": {
                "bit": 17,
                "description": "DUTY_CHNG_END_LSCH1_INT_ST"
              },
              "DUTY_CHNG_END_LSCH0_INT_ST": {
                "bit": 16,
                "description": "DUTY_CHNG_END_LSCH0_INT_ST"
              },
              "DUTY_CHNG_END_HSCH7_INT_ST": {
                "bit": 15,
                "description": "DUTY_CHNG_END_HSCH7_INT_ST"
              },
              "DUTY_CHNG_END_HSCH6_INT_ST": {
                "bit": 14,
                "description": "DUTY_CHNG_END_HSCH6_INT_ST"
              },
              "DUTY_CHNG_END_HSCH5_INT_ST": {
                "bit": 13,
                "description": "DUTY_CHNG_END_HSCH5_INT_ST"
              },
              "DUTY_CHNG_END_HSCH4_INT_ST": {
                "bit": 12,
                "description": "DUTY_CHNG_END_HSCH4_INT_ST"
              },
              "DUTY_CHNG_END_HSCH3_INT_ST": {
                "bit": 11,
                "description": "DUTY_CHNG_END_HSCH3_INT_ST"
              },
              "DUTY_CHNG_END_HSCH2_INT_ST": {
                "bit": 10,
                "description": "DUTY_CHNG_END_HSCH2_INT_ST"
              },
              "DUTY_CHNG_END_HSCH1_INT_ST": {
                "bit": 9,
                "description": "DUTY_CHNG_END_HSCH1_INT_ST"
              },
              "DUTY_CHNG_END_HSCH0_INT_ST": {
                "bit": 8,
                "description": "DUTY_CHNG_END_HSCH0_INT_ST"
              },
              "LSTIMER3_OVF_INT_ST": {
                "bit": 7,
                "description": "LSTIMER3_OVF_INT_ST"
              },
              "LSTIMER2_OVF_INT_ST": {
                "bit": 6,
                "description": "LSTIMER2_OVF_INT_ST"
              },
              "LSTIMER1_OVF_INT_ST": {
                "bit": 5,
                "description": "LSTIMER1_OVF_INT_ST"
              },
              "LSTIMER0_OVF_INT_ST": {
                "bit": 4,
                "description": "LSTIMER0_OVF_INT_ST"
              },
              "HSTIMER3_OVF_INT_ST": {
                "bit": 3,
                "description": "HSTIMER3_OVF_INT_ST"
              },
              "HSTIMER2_OVF_INT_ST": {
                "bit": 2,
                "description": "HSTIMER2_OVF_INT_ST"
              },
              "HSTIMER1_OVF_INT_ST": {
                "bit": 1,
                "description": "HSTIMER1_OVF_INT_ST"
              },
              "HSTIMER0_OVF_INT_ST": {
                "bit": 0,
                "description": "HSTIMER0_OVF_INT_ST"
              }
            },
            "INT_ENA": {
              "DUTY_CHNG_END_LSCH7_INT_ENA": {
                "bit": 23,
                "description": "DUTY_CHNG_END_LSCH7_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH6_INT_ENA": {
                "bit": 22,
                "description": "DUTY_CHNG_END_LSCH6_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH5_INT_ENA": {
                "bit": 21,
                "description": "DUTY_CHNG_END_LSCH5_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH4_INT_ENA": {
                "bit": 20,
                "description": "DUTY_CHNG_END_LSCH4_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH3_INT_ENA": {
                "bit": 19,
                "description": "DUTY_CHNG_END_LSCH3_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH2_INT_ENA": {
                "bit": 18,
                "description": "DUTY_CHNG_END_LSCH2_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH1_INT_ENA": {
                "bit": 17,
                "description": "DUTY_CHNG_END_LSCH1_INT_ENA"
              },
              "DUTY_CHNG_END_LSCH0_INT_ENA": {
                "bit": 16,
                "description": "DUTY_CHNG_END_LSCH0_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH7_INT_ENA": {
                "bit": 15,
                "description": "DUTY_CHNG_END_HSCH7_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH6_INT_ENA": {
                "bit": 14,
                "description": "DUTY_CHNG_END_HSCH6_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH5_INT_ENA": {
                "bit": 13,
                "description": "DUTY_CHNG_END_HSCH5_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH4_INT_ENA": {
                "bit": 12,
                "description": "DUTY_CHNG_END_HSCH4_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH3_INT_ENA": {
                "bit": 11,
                "description": "DUTY_CHNG_END_HSCH3_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH2_INT_ENA": {
                "bit": 10,
                "description": "DUTY_CHNG_END_HSCH2_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH1_INT_ENA": {
                "bit": 9,
                "description": "DUTY_CHNG_END_HSCH1_INT_ENA"
              },
              "DUTY_CHNG_END_HSCH0_INT_ENA": {
                "bit": 8,
                "description": "DUTY_CHNG_END_HSCH0_INT_ENA"
              },
              "LSTIMER3_OVF_INT_ENA": {
                "bit": 7,
                "description": "LSTIMER3_OVF_INT_ENA"
              },
              "LSTIMER2_OVF_INT_ENA": {
                "bit": 6,
                "description": "LSTIMER2_OVF_INT_ENA"
              },
              "LSTIMER1_OVF_INT_ENA": {
                "bit": 5,
                "description": "LSTIMER1_OVF_INT_ENA"
              },
              "LSTIMER0_OVF_INT_ENA": {
                "bit": 4,
                "description": "LSTIMER0_OVF_INT_ENA"
              },
              "HSTIMER3_OVF_INT_ENA": {
                "bit": 3,
                "description": "HSTIMER3_OVF_INT_ENA"
              },
              "HSTIMER2_OVF_INT_ENA": {
                "bit": 2,
                "description": "HSTIMER2_OVF_INT_ENA"
              },
              "HSTIMER1_OVF_INT_ENA": {
                "bit": 1,
                "description": "HSTIMER1_OVF_INT_ENA"
              },
              "HSTIMER0_OVF_INT_ENA": {
                "bit": 0,
                "description": "HSTIMER0_OVF_INT_ENA"
              }
            },
            "INT_CLR": {
              "DUTY_CHNG_END_LSCH7_INT_CLR": {
                "bit": 23,
                "description": "DUTY_CHNG_END_LSCH7_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH6_INT_CLR": {
                "bit": 22,
                "description": "DUTY_CHNG_END_LSCH6_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH5_INT_CLR": {
                "bit": 21,
                "description": "DUTY_CHNG_END_LSCH5_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH4_INT_CLR": {
                "bit": 20,
                "description": "DUTY_CHNG_END_LSCH4_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH3_INT_CLR": {
                "bit": 19,
                "description": "DUTY_CHNG_END_LSCH3_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH2_INT_CLR": {
                "bit": 18,
                "description": "DUTY_CHNG_END_LSCH2_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH1_INT_CLR": {
                "bit": 17,
                "description": "DUTY_CHNG_END_LSCH1_INT_CLR"
              },
              "DUTY_CHNG_END_LSCH0_INT_CLR": {
                "bit": 16,
                "description": "DUTY_CHNG_END_LSCH0_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH7_INT_CLR": {
                "bit": 15,
                "description": "DUTY_CHNG_END_HSCH7_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH6_INT_CLR": {
                "bit": 14,
                "description": "DUTY_CHNG_END_HSCH6_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH5_INT_CLR": {
                "bit": 13,
                "description": "DUTY_CHNG_END_HSCH5_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH4_INT_CLR": {
                "bit": 12,
                "description": "DUTY_CHNG_END_HSCH4_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH3_INT_CLR": {
                "bit": 11,
                "description": "DUTY_CHNG_END_HSCH3_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH2_INT_CLR": {
                "bit": 10,
                "description": "DUTY_CHNG_END_HSCH2_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH1_INT_CLR": {
                "bit": 9,
                "description": "DUTY_CHNG_END_HSCH1_INT_CLR"
              },
              "DUTY_CHNG_END_HSCH0_INT_CLR": {
                "bit": 8,
                "description": "DUTY_CHNG_END_HSCH0_INT_CLR"
              },
              "LSTIMER3_OVF_INT_CLR": {
                "bit": 7,
                "description": "LSTIMER3_OVF_INT_CLR"
              },
              "LSTIMER2_OVF_INT_CLR": {
                "bit": 6,
                "description": "LSTIMER2_OVF_INT_CLR"
              },
              "LSTIMER1_OVF_INT_CLR": {
                "bit": 5,
                "description": "LSTIMER1_OVF_INT_CLR"
              },
              "LSTIMER0_OVF_INT_CLR": {
                "bit": 4,
                "description": "LSTIMER0_OVF_INT_CLR"
              },
              "HSTIMER3_OVF_INT_CLR": {
                "bit": 3,
                "description": "HSTIMER3_OVF_INT_CLR"
              },
              "HSTIMER2_OVF_INT_CLR": {
                "bit": 2,
                "description": "HSTIMER2_OVF_INT_CLR"
              },
              "HSTIMER1_OVF_INT_CLR": {
                "bit": 1,
                "description": "HSTIMER1_OVF_INT_CLR"
              },
              "HSTIMER0_OVF_INT_CLR": {
                "bit": 0,
                "description": "HSTIMER0_OVF_INT_CLR"
              }
            },
            "CONF": {
              "APB_CLK_SEL": {
                "bit": 0,
                "description": "APB_CLK_SEL"
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "UHCI0": {
          "instances": [
            {
              "name": "UHCI0",
              "base": "0x3FF54000"
            }
          ],
          "registers": {}
        },
        "SENS": {
          "instances": [
            {
              "name": "SENS",
              "base": "0x3FF48800"
            }
          ],
          "registers": {
            "SAR_READ_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "SENS_SAR_READ_CTRL"
            },
            "SAR_READ_STATUS1": {
              "offset": "0x04",
              "size": 32,
              "description": "SENS_SAR_READ_STATUS1"
            },
            "SAR_MEAS_WAIT1": {
              "offset": "0x08",
              "size": 32,
              "description": "SENS_SAR_MEAS_WAIT1"
            },
            "SAR_MEAS_WAIT2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SENS_SAR_MEAS_WAIT2"
            },
            "SAR_MEAS_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "SENS_SAR_MEAS_CTRL"
            },
            "SAR_READ_STATUS2": {
              "offset": "0x14",
              "size": 32,
              "description": "SENS_SAR_READ_STATUS2"
            },
            "ULP_CP_SLEEP_CYC0": {
              "offset": "0x18",
              "size": 32,
              "description": "SENS_ULP_CP_SLEEP_CYC0"
            },
            "ULP_CP_SLEEP_CYC1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SENS_ULP_CP_SLEEP_CYC1"
            },
            "ULP_CP_SLEEP_CYC2": {
              "offset": "0x20",
              "size": 32,
              "description": "SENS_ULP_CP_SLEEP_CYC2"
            },
            "ULP_CP_SLEEP_CYC3": {
              "offset": "0x24",
              "size": 32,
              "description": "SENS_ULP_CP_SLEEP_CYC3"
            },
            "ULP_CP_SLEEP_CYC4": {
              "offset": "0x28",
              "size": 32,
              "description": "SENS_ULP_CP_SLEEP_CYC4"
            },
            "SAR_START_FORCE": {
              "offset": "0x2C",
              "size": 32,
              "description": "SENS_SAR_START_FORCE"
            },
            "SAR_MEM_WR_CTRL": {
              "offset": "0x30",
              "size": 32,
              "description": "SENS_SAR_MEM_WR_CTRL"
            },
            "SAR_ATTEN1": {
              "offset": "0x34",
              "size": 32,
              "description": "SENS_SAR_ATTEN1"
            },
            "SAR_ATTEN2": {
              "offset": "0x38",
              "size": 32,
              "description": "SENS_SAR_ATTEN2"
            },
            "SAR_SLAVE_ADDR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "SENS_SAR_SLAVE_ADDR1"
            },
            "SAR_SLAVE_ADDR2": {
              "offset": "0x40",
              "size": 32,
              "description": "SENS_SAR_SLAVE_ADDR2"
            },
            "SAR_SLAVE_ADDR3": {
              "offset": "0x44",
              "size": 32,
              "description": "SENS_SAR_SLAVE_ADDR3"
            },
            "SAR_SLAVE_ADDR4": {
              "offset": "0x48",
              "size": 32,
              "description": "SENS_SAR_SLAVE_ADDR4"
            },
            "SAR_TSENS_CTRL": {
              "offset": "0x4C",
              "size": 32,
              "description": "SENS_SAR_TSENS_CTRL"
            },
            "SAR_I2C_CTRL": {
              "offset": "0x50",
              "size": 32,
              "description": "SENS_SAR_I2C_CTRL"
            },
            "SAR_MEAS_START1": {
              "offset": "0x54",
              "size": 32,
              "description": "SENS_SAR_MEAS_START1"
            },
            "SAR_TOUCH_CTRL1": {
              "offset": "0x58",
              "size": 32,
              "description": "SENS_SAR_TOUCH_CTRL1"
            },
            "SAR_TOUCH_THRES1": {
              "offset": "0x5C",
              "size": 32,
              "description": "SENS_SAR_TOUCH_THRES1"
            },
            "SAR_TOUCH_THRES2": {
              "offset": "0x60",
              "size": 32,
              "description": "SENS_SAR_TOUCH_THRES2"
            },
            "SAR_TOUCH_THRES3": {
              "offset": "0x64",
              "size": 32,
              "description": "SENS_SAR_TOUCH_THRES3"
            },
            "SAR_TOUCH_THRES4": {
              "offset": "0x68",
              "size": 32,
              "description": "SENS_SAR_TOUCH_THRES4"
            },
            "SAR_TOUCH_THRES5": {
              "offset": "0x6C",
              "size": 32,
              "description": "SENS_SAR_TOUCH_THRES5"
            },
            "SAR_TOUCH_OUT1": {
              "offset": "0x70",
              "size": 32,
              "description": "SENS_SAR_TOUCH_OUT1"
            },
            "SAR_TOUCH_OUT2": {
              "offset": "0x74",
              "size": 32,
              "description": "SENS_SAR_TOUCH_OUT2"
            },
            "SAR_TOUCH_OUT3": {
              "offset": "0x78",
              "size": 32,
              "description": "SENS_SAR_TOUCH_OUT3"
            },
            "SAR_TOUCH_OUT4": {
              "offset": "0x7C",
              "size": 32,
              "description": "SENS_SAR_TOUCH_OUT4"
            },
            "SAR_TOUCH_OUT5": {
              "offset": "0x80",
              "size": 32,
              "description": "SENS_SAR_TOUCH_OUT5"
            },
            "SAR_TOUCH_CTRL2": {
              "offset": "0x84",
              "size": 32,
              "description": "SENS_SAR_TOUCH_CTRL2"
            },
            "SAR_TOUCH_ENABLE": {
              "offset": "0x8C",
              "size": 32,
              "description": "SENS_SAR_TOUCH_ENABLE"
            },
            "SAR_READ_CTRL2": {
              "offset": "0x90",
              "size": 32,
              "description": "SENS_SAR_READ_CTRL2"
            },
            "SAR_MEAS_START2": {
              "offset": "0x94",
              "size": 32,
              "description": "SENS_SAR_MEAS_START2"
            },
            "SAR_DAC_CTRL1": {
              "offset": "0x98",
              "size": 32,
              "description": "SENS_SAR_DAC_CTRL1"
            },
            "SAR_DAC_CTRL2": {
              "offset": "0x9C",
              "size": 32,
              "description": "SENS_SAR_DAC_CTRL2"
            },
            "SAR_MEAS_CTRL2": {
              "offset": "0xA0",
              "size": 32,
              "description": "SENS_SAR_MEAS_CTRL2"
            },
            "SAR_NOUSE": {
              "offset": "0xF8",
              "size": 32,
              "description": "SENS_SAR_NOUSE"
            },
            "SARDATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "SENS_SARDATE"
            }
          },
          "bits": {
            "SAR_READ_CTRL": {
              "SAR1_DATA_INV": {
                "bit": 28,
                "description": "SAR1_DATA_INV"
              },
              "SAR1_DIG_FORCE": {
                "bit": 27,
                "description": "SAR1_DIG_FORCE"
              },
              "SAR1_SAMPLE_NUM": {
                "bit": 19,
                "description": "SAR1_SAMPLE_NUM",
                "width": 8
              },
              "SAR1_CLK_GATED": {
                "bit": 18,
                "description": "SAR1_CLK_GATED"
              },
              "SAR1_SAMPLE_BIT": {
                "bit": 16,
                "description": "SAR1_SAMPLE_BIT",
                "width": 2
              },
              "SAR1_SAMPLE_CYCLE": {
                "bit": 8,
                "description": "SAR1_SAMPLE_CYCLE",
                "width": 8
              },
              "SAR1_CLK_DIV": {
                "bit": 0,
                "description": "SAR1_CLK_DIV",
                "width": 8
              }
            },
            "SAR_READ_STATUS1": {
              "SAR1_READER_STATUS": {
                "bit": 0,
                "description": "SAR1_READER_STATUS",
                "width": 32
              }
            },
            "SAR_MEAS_WAIT1": {
              "SAR_AMP_WAIT2": {
                "bit": 16,
                "description": "SAR_AMP_WAIT2",
                "width": 16
              },
              "SAR_AMP_WAIT1": {
                "bit": 0,
                "description": "SAR_AMP_WAIT1",
                "width": 16
              }
            },
            "SAR_MEAS_WAIT2": {
              "SAR2_RSTB_WAIT": {
                "bit": 20,
                "description": "SAR2_RSTB_WAIT",
                "width": 8
              },
              "FORCE_XPD_SAR": {
                "bit": 18,
                "description": "FORCE_XPD_SAR",
                "width": 2
              },
              "FORCE_XPD_AMP": {
                "bit": 16,
                "description": "FORCE_XPD_AMP",
                "width": 2
              },
              "SAR_AMP_WAIT3": {
                "bit": 0,
                "description": "SAR_AMP_WAIT3",
                "width": 16
              }
            },
            "SAR_MEAS_CTRL": {
              "SAR2_XPD_WAIT": {
                "bit": 24,
                "description": "SAR2_XPD_WAIT",
                "width": 8
              },
              "SAR_RSTB_FSM": {
                "bit": 20,
                "description": "SAR_RSTB_FSM",
                "width": 4
              },
              "XPD_SAR_FSM": {
                "bit": 16,
                "description": "XPD_SAR_FSM",
                "width": 4
              },
              "AMP_SHORT_REF_GND_FSM": {
                "bit": 12,
                "description": "AMP_SHORT_REF_GND_FSM",
                "width": 4
              },
              "AMP_SHORT_REF_FSM": {
                "bit": 8,
                "description": "AMP_SHORT_REF_FSM",
                "width": 4
              },
              "AMP_RST_FB_FSM": {
                "bit": 4,
                "description": "AMP_RST_FB_FSM",
                "width": 4
              },
              "XPD_SAR_AMP_FSM": {
                "bit": 0,
                "description": "XPD_SAR_AMP_FSM",
                "width": 4
              }
            },
            "SAR_READ_STATUS2": {
              "SAR2_READER_STATUS": {
                "bit": 0,
                "description": "SAR2_READER_STATUS",
                "width": 32
              }
            },
            "ULP_CP_SLEEP_CYC0": {
              "SLEEP_CYCLES_S0": {
                "bit": 0,
                "description": "SLEEP_CYCLES_S0",
                "width": 32
              }
            },
            "ULP_CP_SLEEP_CYC1": {
              "SLEEP_CYCLES_S1": {
                "bit": 0,
                "description": "SLEEP_CYCLES_S1",
                "width": 32
              }
            },
            "ULP_CP_SLEEP_CYC2": {
              "SLEEP_CYCLES_S2": {
                "bit": 0,
                "description": "SLEEP_CYCLES_S2",
                "width": 32
              }
            },
            "ULP_CP_SLEEP_CYC3": {
              "SLEEP_CYCLES_S3": {
                "bit": 0,
                "description": "SLEEP_CYCLES_S3",
                "width": 32
              }
            },
            "ULP_CP_SLEEP_CYC4": {
              "SLEEP_CYCLES_S4": {
                "bit": 0,
                "description": "SLEEP_CYCLES_S4",
                "width": 32
              }
            },
            "SAR_START_FORCE": {
              "SAR2_PWDET_EN": {
                "bit": 24,
                "description": "SAR2_PWDET_EN"
              },
              "SAR1_STOP": {
                "bit": 23,
                "description": "SAR1_STOP"
              },
              "SAR2_STOP": {
                "bit": 22,
                "description": "SAR2_STOP"
              },
              "PC_INIT": {
                "bit": 11,
                "description": "PC_INIT",
                "width": 11
              },
              "SARCLK_EN": {
                "bit": 10,
                "description": "SARCLK_EN"
              },
              "ULP_CP_START_TOP": {
                "bit": 9,
                "description": "ULP_CP_START_TOP"
              },
              "ULP_CP_FORCE_START_TOP": {
                "bit": 8,
                "description": "ULP_CP_FORCE_START_TOP"
              },
              "SAR2_PWDET_CCT": {
                "bit": 5,
                "description": "SAR2_PWDET_CCT",
                "width": 3
              },
              "SAR2_EN_TEST": {
                "bit": 4,
                "description": "SAR2_EN_TEST"
              },
              "SAR2_BIT_WIDTH": {
                "bit": 2,
                "description": "SAR2_BIT_WIDTH",
                "width": 2
              },
              "SAR1_BIT_WIDTH": {
                "bit": 0,
                "description": "SAR1_BIT_WIDTH",
                "width": 2
              }
            },
            "SAR_MEM_WR_CTRL": {
              "RTC_MEM_WR_OFFST_CLR": {
                "bit": 22,
                "description": "RTC_MEM_WR_OFFST_CLR"
              },
              "MEM_WR_ADDR_SIZE": {
                "bit": 11,
                "description": "MEM_WR_ADDR_SIZE",
                "width": 11
              },
              "MEM_WR_ADDR_INIT": {
                "bit": 0,
                "description": "MEM_WR_ADDR_INIT",
                "width": 11
              }
            },
            "SAR_ATTEN1": {
              "SAR1_ATTEN": {
                "bit": 0,
                "description": "SAR1_ATTEN",
                "width": 32
              }
            },
            "SAR_ATTEN2": {
              "SAR2_ATTEN": {
                "bit": 0,
                "description": "SAR2_ATTEN",
                "width": 32
              }
            },
            "SAR_SLAVE_ADDR1": {
              "MEAS_STATUS": {
                "bit": 22,
                "description": "MEAS_STATUS",
                "width": 8
              },
              "I2C_SLAVE_ADDR0": {
                "bit": 11,
                "description": "I2C_SLAVE_ADDR0",
                "width": 11
              },
              "I2C_SLAVE_ADDR1": {
                "bit": 0,
                "description": "I2C_SLAVE_ADDR1",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR2": {
              "I2C_SLAVE_ADDR2": {
                "bit": 11,
                "description": "I2C_SLAVE_ADDR2",
                "width": 11
              },
              "I2C_SLAVE_ADDR3": {
                "bit": 0,
                "description": "I2C_SLAVE_ADDR3",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR3": {
              "TSENS_RDY_OUT": {
                "bit": 30,
                "description": "TSENS_RDY_OUT"
              },
              "TSENS_OUT": {
                "bit": 22,
                "description": "TSENS_OUT",
                "width": 8
              },
              "I2C_SLAVE_ADDR4": {
                "bit": 11,
                "description": "I2C_SLAVE_ADDR4",
                "width": 11
              },
              "I2C_SLAVE_ADDR5": {
                "bit": 0,
                "description": "I2C_SLAVE_ADDR5",
                "width": 11
              }
            },
            "SAR_SLAVE_ADDR4": {
              "I2C_DONE": {
                "bit": 30,
                "description": "I2C_DONE"
              },
              "I2C_RDATA": {
                "bit": 22,
                "description": "I2C_RDATA",
                "width": 8
              },
              "I2C_SLAVE_ADDR6": {
                "bit": 11,
                "description": "I2C_SLAVE_ADDR6",
                "width": 11
              },
              "I2C_SLAVE_ADDR7": {
                "bit": 0,
                "description": "I2C_SLAVE_ADDR7",
                "width": 11
              }
            },
            "SAR_TSENS_CTRL": {
              "TSENS_DUMP_OUT": {
                "bit": 26,
                "description": "TSENS_DUMP_OUT"
              },
              "TSENS_POWER_UP_FORCE": {
                "bit": 25,
                "description": "TSENS_POWER_UP_FORCE"
              },
              "TSENS_POWER_UP": {
                "bit": 24,
                "description": "TSENS_POWER_UP"
              },
              "TSENS_CLK_DIV": {
                "bit": 16,
                "description": "TSENS_CLK_DIV",
                "width": 8
              },
              "TSENS_IN_INV": {
                "bit": 15,
                "description": "TSENS_IN_INV"
              },
              "TSENS_CLK_GATED": {
                "bit": 14,
                "description": "TSENS_CLK_GATED"
              },
              "TSENS_CLK_INV": {
                "bit": 13,
                "description": "TSENS_CLK_INV"
              },
              "TSENS_XPD_FORCE": {
                "bit": 12,
                "description": "TSENS_XPD_FORCE"
              },
              "TSENS_XPD_WAIT": {
                "bit": 0,
                "description": "TSENS_XPD_WAIT",
                "width": 12
              }
            },
            "SAR_I2C_CTRL": {
              "SAR_I2C_START_FORCE": {
                "bit": 29,
                "description": "SAR_I2C_START_FORCE"
              },
              "SAR_I2C_START": {
                "bit": 28,
                "description": "SAR_I2C_START"
              },
              "SAR_I2C_CTRL": {
                "bit": 0,
                "description": "SAR_I2C_CTRL",
                "width": 28
              }
            },
            "SAR_MEAS_START1": {
              "SAR1_EN_PAD_FORCE": {
                "bit": 31,
                "description": "SAR1_EN_PAD_FORCE"
              },
              "SAR1_EN_PAD": {
                "bit": 19,
                "description": "SAR1_EN_PAD",
                "width": 12
              },
              "MEAS1_START_FORCE": {
                "bit": 18,
                "description": "MEAS1_START_FORCE"
              },
              "MEAS1_START_SAR": {
                "bit": 17,
                "description": "MEAS1_START_SAR"
              },
              "MEAS1_DONE_SAR": {
                "bit": 16,
                "description": "MEAS1_DONE_SAR"
              },
              "MEAS1_DATA_SAR": {
                "bit": 0,
                "description": "MEAS1_DATA_SAR",
                "width": 16
              }
            },
            "SAR_TOUCH_CTRL1": {
              "HALL_PHASE_FORCE": {
                "bit": 27,
                "description": "HALL_PHASE_FORCE"
              },
              "XPD_HALL_FORCE": {
                "bit": 26,
                "description": "XPD_HALL_FORCE"
              },
              "TOUCH_OUT_1EN": {
                "bit": 25,
                "description": "TOUCH_OUT_1EN"
              },
              "TOUCH_OUT_SEL": {
                "bit": 24,
                "description": "TOUCH_OUT_SEL"
              },
              "TOUCH_XPD_WAIT": {
                "bit": 16,
                "description": "TOUCH_XPD_WAIT",
                "width": 8
              },
              "TOUCH_MEAS_DELAY": {
                "bit": 0,
                "description": "TOUCH_MEAS_DELAY",
                "width": 16
              }
            },
            "SAR_TOUCH_THRES1": {
              "TOUCH_OUT_TH0": {
                "bit": 16,
                "description": "TOUCH_OUT_TH0",
                "width": 16
              },
              "TOUCH_OUT_TH1": {
                "bit": 0,
                "description": "TOUCH_OUT_TH1",
                "width": 16
              }
            },
            "SAR_TOUCH_THRES2": {
              "TOUCH_OUT_TH2": {
                "bit": 16,
                "description": "TOUCH_OUT_TH2",
                "width": 16
              },
              "TOUCH_OUT_TH3": {
                "bit": 0,
                "description": "TOUCH_OUT_TH3",
                "width": 16
              }
            },
            "SAR_TOUCH_THRES3": {
              "TOUCH_OUT_TH4": {
                "bit": 16,
                "description": "TOUCH_OUT_TH4",
                "width": 16
              },
              "TOUCH_OUT_TH5": {
                "bit": 0,
                "description": "TOUCH_OUT_TH5",
                "width": 16
              }
            },
            "SAR_TOUCH_THRES4": {
              "TOUCH_OUT_TH6": {
                "bit": 16,
                "description": "TOUCH_OUT_TH6",
                "width": 16
              },
              "TOUCH_OUT_TH7": {
                "bit": 0,
                "description": "TOUCH_OUT_TH7",
                "width": 16
              }
            },
            "SAR_TOUCH_THRES5": {
              "TOUCH_OUT_TH8": {
                "bit": 16,
                "description": "TOUCH_OUT_TH8",
                "width": 16
              },
              "TOUCH_OUT_TH9": {
                "bit": 0,
                "description": "TOUCH_OUT_TH9",
                "width": 16
              }
            },
            "SAR_TOUCH_OUT1": {
              "TOUCH_MEAS_OUT0": {
                "bit": 16,
                "description": "TOUCH_MEAS_OUT0",
                "width": 16
              },
              "TOUCH_MEAS_OUT1": {
                "bit": 0,
                "description": "TOUCH_MEAS_OUT1",
                "width": 16
              }
            },
            "SAR_TOUCH_OUT2": {
              "TOUCH_MEAS_OUT2": {
                "bit": 16,
                "description": "TOUCH_MEAS_OUT2",
                "width": 16
              },
              "TOUCH_MEAS_OUT3": {
                "bit": 0,
                "description": "TOUCH_MEAS_OUT3",
                "width": 16
              }
            },
            "SAR_TOUCH_OUT3": {
              "TOUCH_MEAS_OUT4": {
                "bit": 16,
                "description": "TOUCH_MEAS_OUT4",
                "width": 16
              },
              "TOUCH_MEAS_OUT5": {
                "bit": 0,
                "description": "TOUCH_MEAS_OUT5",
                "width": 16
              }
            },
            "SAR_TOUCH_OUT4": {
              "TOUCH_MEAS_OUT6": {
                "bit": 16,
                "description": "TOUCH_MEAS_OUT6",
                "width": 16
              },
              "TOUCH_MEAS_OUT7": {
                "bit": 0,
                "description": "TOUCH_MEAS_OUT7",
                "width": 16
              }
            },
            "SAR_TOUCH_OUT5": {
              "TOUCH_MEAS_OUT8": {
                "bit": 16,
                "description": "TOUCH_MEAS_OUT8",
                "width": 16
              },
              "TOUCH_MEAS_OUT9": {
                "bit": 0,
                "description": "TOUCH_MEAS_OUT9",
                "width": 16
              }
            },
            "SAR_TOUCH_CTRL2": {
              "TOUCH_MEAS_EN_CLR": {
                "bit": 30,
                "description": "TOUCH_MEAS_EN_CLR"
              },
              "TOUCH_SLEEP_CYCLES": {
                "bit": 14,
                "description": "TOUCH_SLEEP_CYCLES",
                "width": 16
              },
              "TOUCH_START_FORCE": {
                "bit": 13,
                "description": "TOUCH_START_FORCE"
              },
              "TOUCH_START_EN": {
                "bit": 12,
                "description": "TOUCH_START_EN"
              },
              "TOUCH_START_FSM_EN": {
                "bit": 11,
                "description": "TOUCH_START_FSM_EN"
              },
              "TOUCH_MEAS_DONE": {
                "bit": 10,
                "description": "TOUCH_MEAS_DONE"
              },
              "TOUCH_MEAS_EN": {
                "bit": 0,
                "description": "TOUCH_MEAS_EN",
                "width": 10
              }
            },
            "SAR_TOUCH_ENABLE": {
              "TOUCH_PAD_OUTEN1": {
                "bit": 20,
                "description": "TOUCH_PAD_OUTEN1",
                "width": 10
              },
              "TOUCH_PAD_OUTEN2": {
                "bit": 10,
                "description": "TOUCH_PAD_OUTEN2",
                "width": 10
              },
              "TOUCH_PAD_WORKEN": {
                "bit": 0,
                "description": "TOUCH_PAD_WORKEN",
                "width": 10
              }
            },
            "SAR_READ_CTRL2": {
              "SAR2_DATA_INV": {
                "bit": 29,
                "description": "SAR2_DATA_INV"
              },
              "SAR2_DIG_FORCE": {
                "bit": 28,
                "description": "SAR2_DIG_FORCE"
              },
              "SAR2_PWDET_FORCE": {
                "bit": 27,
                "description": "SAR2_PWDET_FORCE"
              },
              "SAR2_SAMPLE_NUM": {
                "bit": 19,
                "description": "SAR2_SAMPLE_NUM",
                "width": 8
              },
              "SAR2_CLK_GATED": {
                "bit": 18,
                "description": "SAR2_CLK_GATED"
              },
              "SAR2_SAMPLE_BIT": {
                "bit": 16,
                "description": "SAR2_SAMPLE_BIT",
                "width": 2
              },
              "SAR2_SAMPLE_CYCLE": {
                "bit": 8,
                "description": "SAR2_SAMPLE_CYCLE",
                "width": 8
              },
              "SAR2_CLK_DIV": {
                "bit": 0,
                "description": "SAR2_CLK_DIV",
                "width": 8
              }
            },
            "SAR_MEAS_START2": {
              "SAR2_EN_PAD_FORCE": {
                "bit": 31,
                "description": "SAR2_EN_PAD_FORCE"
              },
              "SAR2_EN_PAD": {
                "bit": 19,
                "description": "SAR2_EN_PAD",
                "width": 12
              },
              "MEAS2_START_FORCE": {
                "bit": 18,
                "description": "MEAS2_START_FORCE"
              },
              "MEAS2_START_SAR": {
                "bit": 17,
                "description": "MEAS2_START_SAR"
              },
              "MEAS2_DONE_SAR": {
                "bit": 16,
                "description": "MEAS2_DONE_SAR"
              },
              "MEAS2_DATA_SAR": {
                "bit": 0,
                "description": "MEAS2_DATA_SAR",
                "width": 16
              }
            },
            "SAR_DAC_CTRL1": {
              "DAC_CLK_INV": {
                "bit": 25,
                "description": "DAC_CLK_INV"
              },
              "DAC_CLK_FORCE_HIGH": {
                "bit": 24,
                "description": "DAC_CLK_FORCE_HIGH"
              },
              "DAC_CLK_FORCE_LOW": {
                "bit": 23,
                "description": "DAC_CLK_FORCE_LOW"
              },
              "DAC_DIG_FORCE": {
                "bit": 22,
                "description": "DAC_DIG_FORCE"
              },
              "DEBUG_BIT_SEL": {
                "bit": 17,
                "description": "DEBUG_BIT_SEL",
                "width": 5
              },
              "SW_TONE_EN": {
                "bit": 16,
                "description": "SW_TONE_EN"
              },
              "SW_FSTEP": {
                "bit": 0,
                "description": "SW_FSTEP",
                "width": 16
              }
            },
            "SAR_DAC_CTRL2": {
              "DAC_CW_EN2": {
                "bit": 25,
                "description": "DAC_CW_EN2"
              },
              "DAC_CW_EN1": {
                "bit": 24,
                "description": "DAC_CW_EN1"
              },
              "DAC_INV2": {
                "bit": 22,
                "description": "DAC_INV2",
                "width": 2
              },
              "DAC_INV1": {
                "bit": 20,
                "description": "DAC_INV1",
                "width": 2
              },
              "DAC_SCALE2": {
                "bit": 18,
                "description": "DAC_SCALE2",
                "width": 2
              },
              "DAC_SCALE1": {
                "bit": 16,
                "description": "DAC_SCALE1",
                "width": 2
              },
              "DAC_DC2": {
                "bit": 8,
                "description": "DAC_DC2",
                "width": 8
              },
              "DAC_DC1": {
                "bit": 0,
                "description": "DAC_DC1",
                "width": 8
              }
            },
            "SAR_MEAS_CTRL2": {
              "AMP_SHORT_REF_GND_FORCE": {
                "bit": 17,
                "description": "AMP_SHORT_REF_GND_FORCE",
                "width": 2
              },
              "AMP_SHORT_REF_FORCE": {
                "bit": 15,
                "description": "AMP_SHORT_REF_FORCE",
                "width": 2
              },
              "AMP_RST_FB_FORCE": {
                "bit": 13,
                "description": "AMP_RST_FB_FORCE",
                "width": 2
              },
              "SAR2_RSTB_FORCE": {
                "bit": 11,
                "description": "SAR2_RSTB_FORCE",
                "width": 2
              },
              "SAR_RSTB_FSM_IDLE": {
                "bit": 10,
                "description": "SAR_RSTB_FSM_IDLE"
              },
              "XPD_SAR_FSM_IDLE": {
                "bit": 9,
                "description": "XPD_SAR_FSM_IDLE"
              },
              "AMP_SHORT_REF_GND_FSM_IDLE": {
                "bit": 8,
                "description": "AMP_SHORT_REF_GND_FSM_IDLE"
              },
              "AMP_SHORT_REF_FSM_IDLE": {
                "bit": 7,
                "description": "AMP_SHORT_REF_FSM_IDLE"
              },
              "AMP_RST_FB_FSM_IDLE": {
                "bit": 6,
                "description": "AMP_RST_FB_FSM_IDLE"
              },
              "XPD_SAR_AMP_FSM_IDLE": {
                "bit": 5,
                "description": "XPD_SAR_AMP_FSM_IDLE"
              },
              "SAR1_DAC_XPD_FSM_IDLE": {
                "bit": 4,
                "description": "SAR1_DAC_XPD_FSM_IDLE"
              },
              "SAR1_DAC_XPD_FSM": {
                "bit": 0,
                "description": "SAR1_DAC_XPD_FSM",
                "width": 4
              }
            },
            "SAR_NOUSE": {
              "SAR_NOUSE": {
                "bit": 0,
                "description": "SAR_NOUSE",
                "width": 32
              }
            },
            "SARDATE": {
              "SAR_DATE": {
                "bit": 0,
                "description": "SAR_DATE",
                "width": 28
              }
            }
          }
        },
        "NRX": {
          "instances": [
            {
              "name": "NRX",
              "base": "0x3FF5CC00"
            }
          ],
          "registers": {}
        },
        "FE": {
          "instances": [
            {
              "name": "FE",
              "base": "0x3FF46000"
            }
          ],
          "registers": {}
        },
        "BB": {
          "instances": [
            {
              "name": "BB",
              "base": "0x3FF5D000"
            }
          ],
          "registers": {}
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI3",
              "base": "0x3FF65000"
            },
            {
              "name": "SPI_ENCRYPT",
              "base": "0x3FF5B000"
            },
            {
              "name": "SPI0",
              "base": "0x3FF43000"
            },
            {
              "name": "SPI2",
              "base": "0x3FF64000"
            },
            {
              "name": "SPI1",
              "base": "0x3FF42000"
            }
          ],
          "registers": {}
        },
        "USART": {
          "instances": [
            {
              "name": "UART2",
              "base": "0x3FF6E000"
            },
            {
              "name": "UART",
              "base": "0x3FF40000",
              "irq": 34
            },
            {
              "name": "UART1",
              "base": "0x3FF50000"
            },
            {
              "name": "UART0",
              "base": "0x3FF40000"
            }
          ],
          "registers": {
            "INT_RAW": {
              "offset": "0x04",
              "size": 32,
              "description": "UART_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x08",
              "size": 32,
              "description": "UART_INT_ST"
            },
            "INT_ENA": {
              "offset": "0x0C",
              "size": 32,
              "description": "UART_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0x10",
              "size": 32,
              "description": "UART_INT_CLR"
            },
            "CLKDIV": {
              "offset": "0x14",
              "size": 32,
              "description": "UART_CLKDIV"
            },
            "AUTOBAUD": {
              "offset": "0x18",
              "size": 32,
              "description": "UART_AUTOBAUD"
            },
            "STATUS": {
              "offset": "0x1C",
              "size": 32,
              "description": "UART_STATUS"
            },
            "CONF0": {
              "offset": "0x20",
              "size": 32,
              "description": "UART_CONF0"
            },
            "CONF1": {
              "offset": "0x24",
              "size": 32,
              "description": "UART_CONF1"
            },
            "LOWPULSE": {
              "offset": "0x28",
              "size": 32,
              "description": "UART_LOWPULSE"
            },
            "HIGHPULSE": {
              "offset": "0x2C",
              "size": 32,
              "description": "UART_HIGHPULSE"
            },
            "RXD_CNT": {
              "offset": "0x30",
              "size": 32,
              "description": "UART_RXD_CNT"
            },
            "FLOW_CONF": {
              "offset": "0x34",
              "size": 32,
              "description": "UART_FLOW_CONF"
            },
            "SLEEP_CONF": {
              "offset": "0x38",
              "size": 32,
              "description": "UART_SLEEP_CONF"
            },
            "SWFC_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "UART_SWFC_CONF"
            },
            "IDLE_CONF": {
              "offset": "0x40",
              "size": 32,
              "description": "UART_IDLE_CONF"
            },
            "RS485_CONF": {
              "offset": "0x44",
              "size": 32,
              "description": "UART_RS485_CONF"
            },
            "AT_CMD_PRECNT": {
              "offset": "0x48",
              "size": 32,
              "description": "UART_AT_CMD_PRECNT"
            },
            "AT_CMD_POSTCNT": {
              "offset": "0x4C",
              "size": 32,
              "description": "UART_AT_CMD_POSTCNT"
            },
            "AT_CMD_GAPTOUT": {
              "offset": "0x50",
              "size": 32,
              "description": "UART_AT_CMD_GAPTOUT"
            },
            "AT_CMD_CHAR": {
              "offset": "0x54",
              "size": 32,
              "description": "UART_AT_CMD_CHAR"
            },
            "MEM_CONF": {
              "offset": "0x58",
              "size": 32,
              "description": "UART_MEM_CONF"
            },
            "MEM_TX_STATUS": {
              "offset": "0x5C",
              "size": 32,
              "description": "UART_MEM_TX_STATUS"
            },
            "MEM_RX_STATUS": {
              "offset": "0x60",
              "size": 32,
              "description": "UART_MEM_RX_STATUS"
            },
            "MEM_CNT_STATUS": {
              "offset": "0x64",
              "size": 32,
              "description": "UART_MEM_CNT_STATUS"
            },
            "POSPULSE": {
              "offset": "0x68",
              "size": 32,
              "description": "UART_POSPULSE"
            },
            "NEGPULSE": {
              "offset": "0x6C",
              "size": 32,
              "description": "UART_NEGPULSE"
            },
            "DATE": {
              "offset": "0x78",
              "size": 32,
              "description": "UART_DATE"
            },
            "ID": {
              "offset": "0x7C",
              "size": 32,
              "description": "UART_ID"
            },
            "TX_FIFO": {
              "offset": "0x200C0000",
              "size": 8,
              "description": "TX FIFO Data"
            },
            "RX_FIFO": {
              "offset": "0x00",
              "size": 8,
              "description": "TX FIFO Data"
            }
          },
          "bits": {
            "INT_RAW": {
              "AT_CMD_CHAR_DET_INT_RAW": {
                "bit": 18,
                "description": "AT_CMD_CHAR_DET_INT_RAW"
              },
              "RS485_CLASH_INT_RAW": {
                "bit": 17,
                "description": "RS485_CLASH_INT_RAW"
              },
              "RS485_FRM_ERR_INT_RAW": {
                "bit": 16,
                "description": "RS485_FRM_ERR_INT_RAW"
              },
              "RS485_PARITY_ERR_INT_RAW": {
                "bit": 15,
                "description": "RS485_PARITY_ERR_INT_RAW"
              },
              "TX_DONE_INT_RAW": {
                "bit": 14,
                "description": "TX_DONE_INT_RAW"
              },
              "TX_BRK_IDLE_DONE_INT_RAW": {
                "bit": 13,
                "description": "TX_BRK_IDLE_DONE_INT_RAW"
              },
              "TX_BRK_DONE_INT_RAW": {
                "bit": 12,
                "description": "TX_BRK_DONE_INT_RAW"
              },
              "GLITCH_DET_INT_RAW": {
                "bit": 11,
                "description": "GLITCH_DET_INT_RAW"
              },
              "SW_XOFF_INT_RAW": {
                "bit": 10,
                "description": "SW_XOFF_INT_RAW"
              },
              "SW_XON_INT_RAW": {
                "bit": 9,
                "description": "SW_XON_INT_RAW"
              },
              "RXFIFO_TOUT_INT_RAW": {
                "bit": 8,
                "description": "RXFIFO_TOUT_INT_RAW"
              },
              "BRK_DET_INT_RAW": {
                "bit": 7,
                "description": "BRK_DET_INT_RAW"
              },
              "CTS_CHG_INT_RAW": {
                "bit": 6,
                "description": "CTS_CHG_INT_RAW"
              },
              "DSR_CHG_INT_RAW": {
                "bit": 5,
                "description": "DSR_CHG_INT_RAW"
              },
              "RXFIFO_OVF_INT_RAW": {
                "bit": 4,
                "description": "RXFIFO_OVF_INT_RAW"
              },
              "FRM_ERR_INT_RAW": {
                "bit": 3,
                "description": "FRM_ERR_INT_RAW"
              },
              "PARITY_ERR_INT_RAW": {
                "bit": 2,
                "description": "PARITY_ERR_INT_RAW"
              },
              "TXFIFO_EMPTY_INT_RAW": {
                "bit": 1,
                "description": "TXFIFO_EMPTY_INT_RAW"
              },
              "RXFIFO_FULL_INT_RAW": {
                "bit": 0,
                "description": "RXFIFO_FULL_INT_RAW"
              }
            },
            "INT_ST": {
              "AT_CMD_CHAR_DET_INT_ST": {
                "bit": 18,
                "description": "AT_CMD_CHAR_DET_INT_ST"
              },
              "RS485_CLASH_INT_ST": {
                "bit": 17,
                "description": "RS485_CLASH_INT_ST"
              },
              "RS485_FRM_ERR_INT_ST": {
                "bit": 16,
                "description": "RS485_FRM_ERR_INT_ST"
              },
              "RS485_PARITY_ERR_INT_ST": {
                "bit": 15,
                "description": "RS485_PARITY_ERR_INT_ST"
              },
              "TX_DONE_INT_ST": {
                "bit": 14,
                "description": "TX_DONE_INT_ST"
              },
              "TX_BRK_IDLE_DONE_INT_ST": {
                "bit": 13,
                "description": "TX_BRK_IDLE_DONE_INT_ST"
              },
              "TX_BRK_DONE_INT_ST": {
                "bit": 12,
                "description": "TX_BRK_DONE_INT_ST"
              },
              "GLITCH_DET_INT_ST": {
                "bit": 11,
                "description": "GLITCH_DET_INT_ST"
              },
              "SW_XOFF_INT_ST": {
                "bit": 10,
                "description": "SW_XOFF_INT_ST"
              },
              "SW_XON_INT_ST": {
                "bit": 9,
                "description": "SW_XON_INT_ST"
              },
              "RXFIFO_TOUT_INT_ST": {
                "bit": 8,
                "description": "RXFIFO_TOUT_INT_ST"
              },
              "BRK_DET_INT_ST": {
                "bit": 7,
                "description": "BRK_DET_INT_ST"
              },
              "CTS_CHG_INT_ST": {
                "bit": 6,
                "description": "CTS_CHG_INT_ST"
              },
              "DSR_CHG_INT_ST": {
                "bit": 5,
                "description": "DSR_CHG_INT_ST"
              },
              "RXFIFO_OVF_INT_ST": {
                "bit": 4,
                "description": "RXFIFO_OVF_INT_ST"
              },
              "FRM_ERR_INT_ST": {
                "bit": 3,
                "description": "FRM_ERR_INT_ST"
              },
              "PARITY_ERR_INT_ST": {
                "bit": 2,
                "description": "PARITY_ERR_INT_ST"
              },
              "TXFIFO_EMPTY_INT_ST": {
                "bit": 1,
                "description": "TXFIFO_EMPTY_INT_ST"
              },
              "RXFIFO_FULL_INT_ST": {
                "bit": 0,
                "description": "RXFIFO_FULL_INT_ST"
              }
            },
            "INT_ENA": {
              "AT_CMD_CHAR_DET_INT_ENA": {
                "bit": 18,
                "description": "AT_CMD_CHAR_DET_INT_ENA"
              },
              "RS485_CLASH_INT_ENA": {
                "bit": 17,
                "description": "RS485_CLASH_INT_ENA"
              },
              "RS485_FRM_ERR_INT_ENA": {
                "bit": 16,
                "description": "RS485_FRM_ERR_INT_ENA"
              },
              "RS485_PARITY_ERR_INT_ENA": {
                "bit": 15,
                "description": "RS485_PARITY_ERR_INT_ENA"
              },
              "TX_DONE_INT_ENA": {
                "bit": 14,
                "description": "TX_DONE_INT_ENA"
              },
              "TX_BRK_IDLE_DONE_INT_ENA": {
                "bit": 13,
                "description": "TX_BRK_IDLE_DONE_INT_ENA"
              },
              "TX_BRK_DONE_INT_ENA": {
                "bit": 12,
                "description": "TX_BRK_DONE_INT_ENA"
              },
              "GLITCH_DET_INT_ENA": {
                "bit": 11,
                "description": "GLITCH_DET_INT_ENA"
              },
              "SW_XOFF_INT_ENA": {
                "bit": 10,
                "description": "SW_XOFF_INT_ENA"
              },
              "SW_XON_INT_ENA": {
                "bit": 9,
                "description": "SW_XON_INT_ENA"
              },
              "RXFIFO_TOUT_INT_ENA": {
                "bit": 8,
                "description": "RXFIFO_TOUT_INT_ENA"
              },
              "BRK_DET_INT_ENA": {
                "bit": 7,
                "description": "BRK_DET_INT_ENA"
              },
              "CTS_CHG_INT_ENA": {
                "bit": 6,
                "description": "CTS_CHG_INT_ENA"
              },
              "DSR_CHG_INT_ENA": {
                "bit": 5,
                "description": "DSR_CHG_INT_ENA"
              },
              "RXFIFO_OVF_INT_ENA": {
                "bit": 4,
                "description": "RXFIFO_OVF_INT_ENA"
              },
              "FRM_ERR_INT_ENA": {
                "bit": 3,
                "description": "FRM_ERR_INT_ENA"
              },
              "PARITY_ERR_INT_ENA": {
                "bit": 2,
                "description": "PARITY_ERR_INT_ENA"
              },
              "TXFIFO_EMPTY_INT_ENA": {
                "bit": 1,
                "description": "TXFIFO_EMPTY_INT_ENA"
              },
              "RXFIFO_FULL_INT_ENA": {
                "bit": 0,
                "description": "RXFIFO_FULL_INT_ENA"
              }
            },
            "INT_CLR": {
              "AT_CMD_CHAR_DET_INT_CLR": {
                "bit": 18,
                "description": "AT_CMD_CHAR_DET_INT_CLR"
              },
              "RS485_CLASH_INT_CLR": {
                "bit": 17,
                "description": "RS485_CLASH_INT_CLR"
              },
              "RS485_FRM_ERR_INT_CLR": {
                "bit": 16,
                "description": "RS485_FRM_ERR_INT_CLR"
              },
              "RS485_PARITY_ERR_INT_CLR": {
                "bit": 15,
                "description": "RS485_PARITY_ERR_INT_CLR"
              },
              "TX_DONE_INT_CLR": {
                "bit": 14,
                "description": "TX_DONE_INT_CLR"
              },
              "TX_BRK_IDLE_DONE_INT_CLR": {
                "bit": 13,
                "description": "TX_BRK_IDLE_DONE_INT_CLR"
              },
              "TX_BRK_DONE_INT_CLR": {
                "bit": 12,
                "description": "TX_BRK_DONE_INT_CLR"
              },
              "GLITCH_DET_INT_CLR": {
                "bit": 11,
                "description": "GLITCH_DET_INT_CLR"
              },
              "SW_XOFF_INT_CLR": {
                "bit": 10,
                "description": "SW_XOFF_INT_CLR"
              },
              "SW_XON_INT_CLR": {
                "bit": 9,
                "description": "SW_XON_INT_CLR"
              },
              "RXFIFO_TOUT_INT_CLR": {
                "bit": 8,
                "description": "RXFIFO_TOUT_INT_CLR"
              },
              "BRK_DET_INT_CLR": {
                "bit": 7,
                "description": "BRK_DET_INT_CLR"
              },
              "CTS_CHG_INT_CLR": {
                "bit": 6,
                "description": "CTS_CHG_INT_CLR"
              },
              "DSR_CHG_INT_CLR": {
                "bit": 5,
                "description": "DSR_CHG_INT_CLR"
              },
              "RXFIFO_OVF_INT_CLR": {
                "bit": 4,
                "description": "RXFIFO_OVF_INT_CLR"
              },
              "FRM_ERR_INT_CLR": {
                "bit": 3,
                "description": "FRM_ERR_INT_CLR"
              },
              "PARITY_ERR_INT_CLR": {
                "bit": 2,
                "description": "PARITY_ERR_INT_CLR"
              },
              "TXFIFO_EMPTY_INT_CLR": {
                "bit": 1,
                "description": "TXFIFO_EMPTY_INT_CLR"
              },
              "RXFIFO_FULL_INT_CLR": {
                "bit": 0,
                "description": "RXFIFO_FULL_INT_CLR"
              }
            },
            "CLKDIV": {
              "CLKDIV_FRAG": {
                "bit": 20,
                "description": "CLKDIV_FRAG",
                "width": 4
              },
              "CLKDIV": {
                "bit": 0,
                "description": "CLKDIV",
                "width": 20
              }
            },
            "AUTOBAUD": {
              "GLITCH_FILT": {
                "bit": 8,
                "description": "GLITCH_FILT",
                "width": 8
              },
              "AUTOBAUD_EN": {
                "bit": 0,
                "description": "AUTOBAUD_EN"
              }
            },
            "STATUS": {
              "TXD": {
                "bit": 31,
                "description": "TXD"
              },
              "RTSN": {
                "bit": 30,
                "description": "RTSN"
              },
              "DTRN": {
                "bit": 29,
                "description": "DTRN"
              },
              "ST_UTX_OUT": {
                "bit": 24,
                "description": "TX_IDLE",
                "width": 4
              },
              "TXFIFO_CNT": {
                "bit": 16,
                "description": "TXFIFO_CNT",
                "width": 8
              },
              "RXD": {
                "bit": 15,
                "description": "RXD"
              },
              "CTSN": {
                "bit": 14,
                "description": "CTSN"
              },
              "DSRN": {
                "bit": 13,
                "description": "DSRN"
              },
              "ST_URX_OUT": {
                "bit": 8,
                "description": "RX_IDLE",
                "width": 4
              },
              "RXFIFO_CNT": {
                "bit": 0,
                "description": "RXFIFO_CNT",
                "width": 8
              }
            },
            "CONF0": {
              "TICK_REF_ALWAYS_ON": {
                "bit": 27,
                "description": "TICK_REF_ALWAYS_ON"
              },
              "ERR_WR_MASK": {
                "bit": 26,
                "description": "ERR_WR_MASK"
              },
              "CLK_EN": {
                "bit": 25,
                "description": "CLK_EN"
              },
              "DTR_INV": {
                "bit": 24,
                "description": "DTR_INV"
              },
              "RTS_INV": {
                "bit": 23,
                "description": "RTS_INV"
              },
              "TXD_INV": {
                "bit": 22,
                "description": "TXD_INV"
              },
              "DSR_INV": {
                "bit": 21,
                "description": "DSR_INV"
              },
              "CTS_INV": {
                "bit": 20,
                "description": "CTS_INV"
              },
              "RXD_INV": {
                "bit": 19,
                "description": "RXD_INV"
              },
              "TXFIFO_RST": {
                "bit": 18,
                "description": "TXFIFO_RST"
              },
              "RXFIFO_RST": {
                "bit": 17,
                "description": "RXFIFO_RST"
              },
              "IRDA_EN": {
                "bit": 16,
                "description": "IRDA_EN"
              },
              "TX_FLOW_EN": {
                "bit": 15,
                "description": "TX_FLOW_EN"
              },
              "LOOPBACK": {
                "bit": 14,
                "description": "LOOPBACK"
              },
              "IRDA_RX_INV": {
                "bit": 13,
                "description": "IRDA_RX_INV"
              },
              "IRDA_TX_INV": {
                "bit": 12,
                "description": "IRDA_TX_INV"
              },
              "IRDA_WCTL": {
                "bit": 11,
                "description": "IRDA_WCTL"
              },
              "IRDA_TX_EN": {
                "bit": 10,
                "description": "IRDA_TX_EN"
              },
              "IRDA_DPLX": {
                "bit": 9,
                "description": "IRDA_DPLX"
              },
              "TXD_BRK": {
                "bit": 8,
                "description": "TXD_BRK"
              },
              "SW_DTR": {
                "bit": 7,
                "description": "SW_DTR"
              },
              "SW_RTS": {
                "bit": 6,
                "description": "SW_RTS"
              },
              "STOP_BIT_NUM": {
                "bit": 4,
                "description": "1 stop bits",
                "width": 2
              },
              "BIT_NUM": {
                "bit": 2,
                "description": "5 data bits",
                "width": 2
              },
              "PARITY_EN": {
                "bit": 1,
                "description": "PARITY_EN"
              },
              "PARITY": {
                "bit": 0,
                "description": "PARITY"
              }
            },
            "CONF1": {
              "RX_TOUT_EN": {
                "bit": 31,
                "description": "RX_TOUT_EN"
              },
              "RX_TOUT_THRHD": {
                "bit": 24,
                "description": "RX_TOUT_THRHD",
                "width": 7
              },
              "RX_FLOW_EN": {
                "bit": 23,
                "description": "RX_FLOW_EN"
              },
              "RX_FLOW_THRHD": {
                "bit": 16,
                "description": "RX_FLOW_THRHD",
                "width": 7
              },
              "TXFIFO_EMPTY_THRHD": {
                "bit": 8,
                "description": "TXFIFO_EMPTY_THRHD",
                "width": 7
              },
              "RXFIFO_FULL_THRHD": {
                "bit": 0,
                "description": "RXFIFO_FULL_THRHD",
                "width": 7
              }
            },
            "LOWPULSE": {
              "LOWPULSE_MIN_CNT": {
                "bit": 0,
                "description": "LOWPULSE_MIN_CNT",
                "width": 20
              }
            },
            "HIGHPULSE": {
              "HIGHPULSE_MIN_CNT": {
                "bit": 0,
                "description": "HIGHPULSE_MIN_CNT",
                "width": 20
              }
            },
            "RXD_CNT": {
              "RXD_EDGE_CNT": {
                "bit": 0,
                "description": "RXD_EDGE_CNT",
                "width": 10
              }
            },
            "FLOW_CONF": {
              "SEND_XOFF": {
                "bit": 5,
                "description": "SEND_XOFF"
              },
              "SEND_XON": {
                "bit": 4,
                "description": "SEND_XON"
              },
              "FORCE_XOFF": {
                "bit": 3,
                "description": "FORCE_XOFF"
              },
              "FORCE_XON": {
                "bit": 2,
                "description": "FORCE_XON"
              },
              "XONOFF_DEL": {
                "bit": 1,
                "description": "XONOFF_DEL"
              },
              "SW_FLOW_CON_EN": {
                "bit": 0,
                "description": "SW_FLOW_CON_EN"
              }
            },
            "SLEEP_CONF": {
              "ACTIVE_THRESHOLD": {
                "bit": 0,
                "description": "ACTIVE_THRESHOLD",
                "width": 10
              }
            },
            "SWFC_CONF": {
              "XOFF_CHAR": {
                "bit": 24,
                "description": "XOFF_CHAR",
                "width": 8
              },
              "XON_CHAR": {
                "bit": 16,
                "description": "XON_CHAR",
                "width": 8
              },
              "XOFF_THRESHOLD": {
                "bit": 8,
                "description": "XOFF_THRESHOLD",
                "width": 8
              },
              "XON_THRESHOLD": {
                "bit": 0,
                "description": "XON_THRESHOLD",
                "width": 8
              }
            },
            "IDLE_CONF": {
              "TX_BRK_NUM": {
                "bit": 20,
                "description": "TX_BRK_NUM",
                "width": 8
              },
              "TX_IDLE_NUM": {
                "bit": 10,
                "description": "TX_IDLE_NUM",
                "width": 10
              },
              "RX_IDLE_THRHD": {
                "bit": 0,
                "description": "RX_IDLE_THRHD",
                "width": 10
              }
            },
            "RS485_CONF": {
              "RS485_TX_DLY_NUM": {
                "bit": 6,
                "description": "RS485_TX_DLY_NUM",
                "width": 4
              },
              "RS485_RX_DLY_NUM": {
                "bit": 5,
                "description": "RS485_RX_DLY_NUM"
              },
              "RS485RXBY_TX_EN": {
                "bit": 4,
                "description": "RS485RXBY_TX_EN"
              },
              "RS485TX_RX_EN": {
                "bit": 3,
                "description": "RS485TX_RX_EN"
              },
              "DL1_EN": {
                "bit": 2,
                "description": "DL1_EN"
              },
              "DL0_EN": {
                "bit": 1,
                "description": "DL0_EN"
              },
              "RS485_EN": {
                "bit": 0,
                "description": "RS485_EN"
              }
            },
            "AT_CMD_PRECNT": {
              "PRE_IDLE_NUM": {
                "bit": 0,
                "description": "PRE_IDLE_NUM",
                "width": 24
              }
            },
            "AT_CMD_POSTCNT": {
              "POST_IDLE_NUM": {
                "bit": 0,
                "description": "POST_IDLE_NUM",
                "width": 24
              }
            },
            "AT_CMD_GAPTOUT": {
              "RX_GAP_TOUT": {
                "bit": 0,
                "description": "RX_GAP_TOUT",
                "width": 24
              }
            },
            "AT_CMD_CHAR": {
              "CHAR_NUM": {
                "bit": 8,
                "description": "CHAR_NUM",
                "width": 8
              },
              "AT_CMD_CHAR": {
                "bit": 0,
                "description": "AT_CMD_CHAR",
                "width": 8
              }
            },
            "MEM_CONF": {
              "TX_MEM_EMPTY_THRHD": {
                "bit": 28,
                "description": "TX_MEM_EMPTY_THRHD",
                "width": 3
              },
              "RX_MEM_FULL_THRHD": {
                "bit": 25,
                "description": "RX_MEM_FULL_THRHD",
                "width": 3
              },
              "XOFF_THRESHOLD_H2": {
                "bit": 23,
                "description": "XOFF_THRESHOLD_H2",
                "width": 2
              },
              "XON_THRESHOLD_H2": {
                "bit": 21,
                "description": "XON_THRESHOLD_H2",
                "width": 2
              },
              "RX_TOUT_THRHD_H3": {
                "bit": 18,
                "description": "RX_TOUT_THRHD_H3",
                "width": 3
              },
              "RX_FLOW_THRHD_H3": {
                "bit": 15,
                "description": "RX_FLOW_THRHD_H3",
                "width": 3
              },
              "TX_SIZE": {
                "bit": 7,
                "description": "TX_SIZE",
                "width": 4
              },
              "RX_SIZE": {
                "bit": 3,
                "description": "RX_SIZE",
                "width": 4
              },
              "MEM_PD": {
                "bit": 0,
                "description": "MEM_PD"
              }
            },
            "MEM_TX_STATUS": {
              "MEM_TX_STATUS": {
                "bit": 0,
                "description": "MEM_TX_STATUS",
                "width": 24
              }
            },
            "MEM_RX_STATUS": {
              "MEM_RX_STATUS": {
                "bit": 0,
                "description": "MEM_RX_STATUS",
                "width": 24
              },
              "MEM_RX_RD_ADDR": {
                "bit": 2,
                "description": "MEM_RX_RD_ADDR",
                "width": 11
              },
              "MEM_RX_WR_ADDR": {
                "bit": 13,
                "description": "MEM_RX_WR_ADDR",
                "width": 11
              }
            },
            "MEM_CNT_STATUS": {
              "TX_MEM_CNT": {
                "bit": 3,
                "description": "TX_MEM_CNT",
                "width": 3
              },
              "RX_MEM_CNT": {
                "bit": 0,
                "description": "RX_MEM_CNT",
                "width": 3
              }
            },
            "POSPULSE": {
              "POSEDGE_MIN_CNT": {
                "bit": 0,
                "description": "POSEDGE_MIN_CNT",
                "width": 20
              }
            },
            "NEGPULSE": {
              "NEGEDGE_MIN_CNT": {
                "bit": 0,
                "description": "NEGEDGE_MIN_CNT",
                "width": 20
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            },
            "ID": {
              "ID": {
                "bit": 0,
                "description": "ID",
                "width": 32
              }
            },
            "TX_FIFO": {
              "DATA": {
                "bit": 0,
                "description": "TX FIFO Data",
                "width": 8
              }
            },
            "RX_FIFO": {
              "DATA": {
                "bit": 0,
                "description": "TX FIFO Data",
                "width": 8
              }
            }
          }
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDMMC",
              "base": "0x3FF68000"
            }
          ],
          "registers": {}
        },
        "UHCI1": {
          "instances": [
            {
              "name": "UHCI1",
              "base": "0x3FF4C000"
            }
          ],
          "registers": {}
        },
        "IO": {
          "instances": [
            {
              "name": "IO_MUX",
              "base": "0x3FF49000"
            }
          ],
          "registers": {
            "PIN_CTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "configures clock source and clock output pins"
            },
            "GPIO36": {
              "offset": "0x04",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO37": {
              "offset": "0x08",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO38": {
              "offset": "0x0C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO39": {
              "offset": "0x10",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO34": {
              "offset": "0x14",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO35": {
              "offset": "0x18",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO32": {
              "offset": "0x1C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO33": {
              "offset": "0x20",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO25": {
              "offset": "0x24",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO26": {
              "offset": "0x28",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO27": {
              "offset": "0x2C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "MTMS": {
              "offset": "0x30",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "MTDI": {
              "offset": "0x34",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "MTCK": {
              "offset": "0x38",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "MTDO": {
              "offset": "0x3C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO2": {
              "offset": "0x40",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO0": {
              "offset": "0x44",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO4": {
              "offset": "0x48",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO16": {
              "offset": "0x4C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO17": {
              "offset": "0x50",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_DATA2": {
              "offset": "0x54",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_DATA3": {
              "offset": "0x58",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_CMD": {
              "offset": "0x5C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_CLK": {
              "offset": "0x60",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_DATA0": {
              "offset": "0x64",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "SD_DATA1": {
              "offset": "0x68",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO5": {
              "offset": "0x6C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO18": {
              "offset": "0x70",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO19": {
              "offset": "0x74",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO20": {
              "offset": "0x78",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO21": {
              "offset": "0x7C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO22": {
              "offset": "0x80",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "U0RXD": {
              "offset": "0x84",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "U0TXD": {
              "offset": "0x88",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO23": {
              "offset": "0x8C",
              "size": 32,
              "description": "configures IO_MUX function"
            },
            "GPIO24": {
              "offset": "0x90",
              "size": 32,
              "description": "configures IO_MUX function"
            }
          },
          "bits": {
            "PIN_CTRL": {
              "PIN_CTRL_CLK3": {
                "bit": 8,
                "description": "PIN_CTRL_CLK3",
                "width": 3
              },
              "PIN_CTRL_CLK2": {
                "bit": 4,
                "description": "PIN_CTRL_CLK2",
                "width": 3
              },
              "PIN_CTRL_CLK1": {
                "bit": 0,
                "description": "PIN_CTRL_CLK1",
                "width": 3
              }
            },
            "GPIO36": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO37": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO38": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO39": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO34": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures drive strength during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO35": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO32": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO33": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO25": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO26": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO27": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "MTMS": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "MTDI": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "MTCK": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "MTDO": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO2": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO0": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO4": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO16": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO17": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_DATA2": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_DATA3": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_CMD": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_CLK": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_DATA0": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "SD_DATA1": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO5": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO18": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO19": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO20": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO21": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO22": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "U0RXD": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "U0TXD": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO23": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            },
            "GPIO24": {
              "MCU_SEL": {
                "bit": 12,
                "description": "configures IO_MUX function",
                "width": 2
              },
              "FUN_DRV": {
                "bit": 10,
                "description": "configures drive strength",
                "width": 2
              },
              "FUN_IE": {
                "bit": 9,
                "description": "configures input enable"
              },
              "FUN_WPU": {
                "bit": 8,
                "description": "configures pull up"
              },
              "FUN_WPD": {
                "bit": 7,
                "description": "configures pull down"
              },
              "MCU_DRV": {
                "bit": 5,
                "description": "configures drive strength during sleep mode",
                "width": 2
              },
              "MCU_IE": {
                "bit": 4,
                "description": "configures input enable during sleep mode"
              },
              "MCU_WPU": {
                "bit": 3,
                "description": "configures pull up during sleep mode"
              },
              "MCU_WPD": {
                "bit": 2,
                "description": "configures pull down during sleep mode"
              },
              "SLP_SEL": {
                "bit": 1,
                "description": "configures sleep mode selection"
              },
              "MCU_OE": {
                "bit": 0,
                "description": "configures output enable during sleep mode"
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN",
              "base": "0x3FF6B000",
              "irq": 45
            }
          ],
          "registers": {}
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S",
              "base": "0x3FF4F000",
              "irq": 32
            },
            {
              "name": "I2S1",
              "base": "0x3FF6D000"
            }
          ],
          "registers": {
            "CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "I2S_CONF"
            },
            "INT_RAW": {
              "offset": "0x0C",
              "size": 32,
              "description": "I2S_INT_RAW"
            },
            "INT_ST": {
              "offset": "0x10",
              "size": 32,
              "description": "I2S_INT_ST"
            },
            "INT_ENA": {
              "offset": "0x14",
              "size": 32,
              "description": "I2S_INT_ENA"
            },
            "INT_CLR": {
              "offset": "0x18",
              "size": 32,
              "description": "I2S_INT_CLR"
            },
            "TIMING": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S_TIMING"
            },
            "FIFO_CONF": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S_FIFO_CONF"
            },
            "RXEOF_NUM": {
              "offset": "0x24",
              "size": 32,
              "description": "I2S_RXEOF_NUM"
            },
            "CONF_SIGLE_DATA": {
              "offset": "0x28",
              "size": 32,
              "description": "I2S_CONF_SIGLE_DATA"
            },
            "CONF_CHAN": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2S_CONF_CHAN"
            },
            "OUT_LINK": {
              "offset": "0x30",
              "size": 32,
              "description": "I2S_OUT_LINK"
            },
            "IN_LINK": {
              "offset": "0x34",
              "size": 32,
              "description": "I2S_IN_LINK"
            },
            "OUT_EOF_DES_ADDR": {
              "offset": "0x38",
              "size": 32,
              "description": "I2S_OUT_EOF_DES_ADDR"
            },
            "IN_EOF_DES_ADDR": {
              "offset": "0x3C",
              "size": 32,
              "description": "I2S_IN_EOF_DES_ADDR"
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "offset": "0x40",
              "size": 32,
              "description": "I2S_OUT_EOF_BFR_DES_ADDR"
            },
            "AHB_TEST": {
              "offset": "0x44",
              "size": 32,
              "description": "I2S_AHB_TEST"
            },
            "INLINK_DSCR": {
              "offset": "0x48",
              "size": 32,
              "description": "I2S_INLINK_DSCR"
            },
            "INLINK_DSCR_BF0": {
              "offset": "0x4C",
              "size": 32,
              "description": "I2S_INLINK_DSCR_BF0"
            },
            "INLINK_DSCR_BF1": {
              "offset": "0x50",
              "size": 32,
              "description": "I2S_INLINK_DSCR_BF1"
            },
            "OUTLINK_DSCR": {
              "offset": "0x54",
              "size": 32,
              "description": "I2S_OUTLINK_DSCR"
            },
            "OUTLINK_DSCR_BF0": {
              "offset": "0x58",
              "size": 32,
              "description": "I2S_OUTLINK_DSCR_BF0"
            },
            "OUTLINK_DSCR_BF1": {
              "offset": "0x5C",
              "size": 32,
              "description": "I2S_OUTLINK_DSCR_BF1"
            },
            "LC_CONF": {
              "offset": "0x60",
              "size": 32,
              "description": "I2S_LC_CONF"
            },
            "OUTFIFO_PUSH": {
              "offset": "0x64",
              "size": 32,
              "description": "I2S_OUTFIFO_PUSH"
            },
            "INFIFO_POP": {
              "offset": "0x68",
              "size": 32,
              "description": "I2S_INFIFO_POP"
            },
            "LC_STATE0": {
              "offset": "0x6C",
              "size": 32,
              "description": "I2S_LC_STATE0"
            },
            "LC_STATE1": {
              "offset": "0x70",
              "size": 32,
              "description": "I2S_LC_STATE1"
            },
            "LC_HUNG_CONF": {
              "offset": "0x74",
              "size": 32,
              "description": "I2S_LC_HUNG_CONF"
            },
            "CVSD_CONF0": {
              "offset": "0x80",
              "size": 32,
              "description": "I2S_CVSD_CONF0"
            },
            "CVSD_CONF1": {
              "offset": "0x84",
              "size": 32,
              "description": "I2S_CVSD_CONF1"
            },
            "CVSD_CONF2": {
              "offset": "0x88",
              "size": 32,
              "description": "I2S_CVSD_CONF2"
            },
            "PLC_CONF0": {
              "offset": "0x8C",
              "size": 32,
              "description": "I2S_PLC_CONF0"
            },
            "PLC_CONF1": {
              "offset": "0x90",
              "size": 32,
              "description": "I2S_PLC_CONF1"
            },
            "PLC_CONF2": {
              "offset": "0x94",
              "size": 32,
              "description": "I2S_PLC_CONF2"
            },
            "ESCO_CONF0": {
              "offset": "0x98",
              "size": 32,
              "description": "I2S_ESCO_CONF0"
            },
            "SCO_CONF0": {
              "offset": "0x9C",
              "size": 32,
              "description": "I2S_SCO_CONF0"
            },
            "CONF1": {
              "offset": "0xA0",
              "size": 32,
              "description": "I2S_CONF1"
            },
            "PD_CONF": {
              "offset": "0xA4",
              "size": 32,
              "description": "I2S_PD_CONF"
            },
            "CONF2": {
              "offset": "0xA8",
              "size": 32,
              "description": "I2S_CONF2"
            },
            "CLKM_CONF": {
              "offset": "0xAC",
              "size": 32,
              "description": "I2S_CLKM_CONF"
            },
            "SAMPLE_RATE_CONF": {
              "offset": "0xB0",
              "size": 32,
              "description": "I2S_SAMPLE_RATE_CONF"
            },
            "PDM_CONF": {
              "offset": "0xB4",
              "size": 32,
              "description": "I2S_PDM_CONF"
            },
            "PDM_FREQ_CONF": {
              "offset": "0xB8",
              "size": 32,
              "description": "I2S_PDM_FREQ_CONF"
            },
            "STATE": {
              "offset": "0xBC",
              "size": 32,
              "description": "I2S_STATE"
            },
            "DATE": {
              "offset": "0xFC",
              "size": 32,
              "description": "I2S_DATE"
            }
          },
          "bits": {
            "CONF": {
              "SIG_LOOPBACK": {
                "bit": 18,
                "description": "SIG_LOOPBACK"
              },
              "RX_MSB_RIGHT": {
                "bit": 17,
                "description": "RX_MSB_RIGHT"
              },
              "TX_MSB_RIGHT": {
                "bit": 16,
                "description": "TX_MSB_RIGHT"
              },
              "RX_MONO": {
                "bit": 15,
                "description": "RX_MONO"
              },
              "TX_MONO": {
                "bit": 14,
                "description": "TX_MONO"
              },
              "RX_SHORT_SYNC": {
                "bit": 13,
                "description": "RX_SHORT_SYNC"
              },
              "TX_SHORT_SYNC": {
                "bit": 12,
                "description": "TX_SHORT_SYNC"
              },
              "RX_MSB_SHIFT": {
                "bit": 11,
                "description": "RX_MSB_SHIFT"
              },
              "TX_MSB_SHIFT": {
                "bit": 10,
                "description": "TX_MSB_SHIFT"
              },
              "RX_RIGHT_FIRST": {
                "bit": 9,
                "description": "RX_RIGHT_FIRST"
              },
              "TX_RIGHT_FIRST": {
                "bit": 8,
                "description": "TX_RIGHT_FIRST"
              },
              "RX_SLAVE_MOD": {
                "bit": 7,
                "description": "RX_SLAVE_MOD"
              },
              "TX_SLAVE_MOD": {
                "bit": 6,
                "description": "TX_SLAVE_MOD"
              },
              "RX_START": {
                "bit": 5,
                "description": "RX_START"
              },
              "TX_START": {
                "bit": 4,
                "description": "TX_START"
              },
              "RX_FIFO_RESET": {
                "bit": 3,
                "description": "RX_FIFO_RESET"
              },
              "TX_FIFO_RESET": {
                "bit": 2,
                "description": "TX_FIFO_RESET"
              },
              "RX_RESET": {
                "bit": 1,
                "description": "RX_RESET"
              },
              "TX_RESET": {
                "bit": 0,
                "description": "TX_RESET"
              }
            },
            "INT_RAW": {
              "OUT_TOTAL_EOF_INT_RAW": {
                "bit": 16,
                "description": "OUT_TOTAL_EOF_INT_RAW"
              },
              "IN_DSCR_EMPTY_INT_RAW": {
                "bit": 15,
                "description": "IN_DSCR_EMPTY_INT_RAW"
              },
              "OUT_DSCR_ERR_INT_RAW": {
                "bit": 14,
                "description": "OUT_DSCR_ERR_INT_RAW"
              },
              "IN_DSCR_ERR_INT_RAW": {
                "bit": 13,
                "description": "IN_DSCR_ERR_INT_RAW"
              },
              "OUT_EOF_INT_RAW": {
                "bit": 12,
                "description": "OUT_EOF_INT_RAW"
              },
              "OUT_DONE_INT_RAW": {
                "bit": 11,
                "description": "OUT_DONE_INT_RAW"
              },
              "IN_ERR_EOF_INT_RAW": {
                "bit": 10,
                "description": "IN_ERR_EOF_INT_RAW"
              },
              "IN_SUC_EOF_INT_RAW": {
                "bit": 9,
                "description": "IN_SUC_EOF_INT_RAW"
              },
              "IN_DONE_INT_RAW": {
                "bit": 8,
                "description": "IN_DONE_INT_RAW"
              },
              "TX_HUNG_INT_RAW": {
                "bit": 7,
                "description": "TX_HUNG_INT_RAW"
              },
              "RX_HUNG_INT_RAW": {
                "bit": 6,
                "description": "RX_HUNG_INT_RAW"
              },
              "TX_REMPTY_INT_RAW": {
                "bit": 5,
                "description": "TX_REMPTY_INT_RAW"
              },
              "TX_WFULL_INT_RAW": {
                "bit": 4,
                "description": "TX_WFULL_INT_RAW"
              },
              "RX_REMPTY_INT_RAW": {
                "bit": 3,
                "description": "RX_REMPTY_INT_RAW"
              },
              "RX_WFULL_INT_RAW": {
                "bit": 2,
                "description": "RX_WFULL_INT_RAW"
              },
              "TX_PUT_DATA_INT_RAW": {
                "bit": 1,
                "description": "TX_PUT_DATA_INT_RAW"
              },
              "RX_TAKE_DATA_INT_RAW": {
                "bit": 0,
                "description": "RX_TAKE_DATA_INT_RAW"
              }
            },
            "INT_ST": {
              "OUT_TOTAL_EOF_INT_ST": {
                "bit": 16,
                "description": "OUT_TOTAL_EOF_INT_ST"
              },
              "IN_DSCR_EMPTY_INT_ST": {
                "bit": 15,
                "description": "IN_DSCR_EMPTY_INT_ST"
              },
              "OUT_DSCR_ERR_INT_ST": {
                "bit": 14,
                "description": "OUT_DSCR_ERR_INT_ST"
              },
              "IN_DSCR_ERR_INT_ST": {
                "bit": 13,
                "description": "IN_DSCR_ERR_INT_ST"
              },
              "OUT_EOF_INT_ST": {
                "bit": 12,
                "description": "OUT_EOF_INT_ST"
              },
              "OUT_DONE_INT_ST": {
                "bit": 11,
                "description": "OUT_DONE_INT_ST"
              },
              "IN_ERR_EOF_INT_ST": {
                "bit": 10,
                "description": "IN_ERR_EOF_INT_ST"
              },
              "IN_SUC_EOF_INT_ST": {
                "bit": 9,
                "description": "IN_SUC_EOF_INT_ST"
              },
              "IN_DONE_INT_ST": {
                "bit": 8,
                "description": "IN_DONE_INT_ST"
              },
              "TX_HUNG_INT_ST": {
                "bit": 7,
                "description": "TX_HUNG_INT_ST"
              },
              "RX_HUNG_INT_ST": {
                "bit": 6,
                "description": "RX_HUNG_INT_ST"
              },
              "TX_REMPTY_INT_ST": {
                "bit": 5,
                "description": "TX_REMPTY_INT_ST"
              },
              "TX_WFULL_INT_ST": {
                "bit": 4,
                "description": "TX_WFULL_INT_ST"
              },
              "RX_REMPTY_INT_ST": {
                "bit": 3,
                "description": "RX_REMPTY_INT_ST"
              },
              "RX_WFULL_INT_ST": {
                "bit": 2,
                "description": "RX_WFULL_INT_ST"
              },
              "TX_PUT_DATA_INT_ST": {
                "bit": 1,
                "description": "TX_PUT_DATA_INT_ST"
              },
              "RX_TAKE_DATA_INT_ST": {
                "bit": 0,
                "description": "RX_TAKE_DATA_INT_ST"
              }
            },
            "INT_ENA": {
              "OUT_TOTAL_EOF_INT_ENA": {
                "bit": 16,
                "description": "OUT_TOTAL_EOF_INT_ENA"
              },
              "IN_DSCR_EMPTY_INT_ENA": {
                "bit": 15,
                "description": "IN_DSCR_EMPTY_INT_ENA"
              },
              "OUT_DSCR_ERR_INT_ENA": {
                "bit": 14,
                "description": "OUT_DSCR_ERR_INT_ENA"
              },
              "IN_DSCR_ERR_INT_ENA": {
                "bit": 13,
                "description": "IN_DSCR_ERR_INT_ENA"
              },
              "OUT_EOF_INT_ENA": {
                "bit": 12,
                "description": "OUT_EOF_INT_ENA"
              },
              "OUT_DONE_INT_ENA": {
                "bit": 11,
                "description": "OUT_DONE_INT_ENA"
              },
              "IN_ERR_EOF_INT_ENA": {
                "bit": 10,
                "description": "IN_ERR_EOF_INT_ENA"
              },
              "IN_SUC_EOF_INT_ENA": {
                "bit": 9,
                "description": "IN_SUC_EOF_INT_ENA"
              },
              "IN_DONE_INT_ENA": {
                "bit": 8,
                "description": "IN_DONE_INT_ENA"
              },
              "TX_HUNG_INT_ENA": {
                "bit": 7,
                "description": "TX_HUNG_INT_ENA"
              },
              "RX_HUNG_INT_ENA": {
                "bit": 6,
                "description": "RX_HUNG_INT_ENA"
              },
              "TX_REMPTY_INT_ENA": {
                "bit": 5,
                "description": "TX_REMPTY_INT_ENA"
              },
              "TX_WFULL_INT_ENA": {
                "bit": 4,
                "description": "TX_WFULL_INT_ENA"
              },
              "RX_REMPTY_INT_ENA": {
                "bit": 3,
                "description": "RX_REMPTY_INT_ENA"
              },
              "RX_WFULL_INT_ENA": {
                "bit": 2,
                "description": "RX_WFULL_INT_ENA"
              },
              "TX_PUT_DATA_INT_ENA": {
                "bit": 1,
                "description": "TX_PUT_DATA_INT_ENA"
              },
              "RX_TAKE_DATA_INT_ENA": {
                "bit": 0,
                "description": "RX_TAKE_DATA_INT_ENA"
              }
            },
            "INT_CLR": {
              "OUT_TOTAL_EOF_INT_CLR": {
                "bit": 16,
                "description": "OUT_TOTAL_EOF_INT_CLR"
              },
              "IN_DSCR_EMPTY_INT_CLR": {
                "bit": 15,
                "description": "IN_DSCR_EMPTY_INT_CLR"
              },
              "OUT_DSCR_ERR_INT_CLR": {
                "bit": 14,
                "description": "OUT_DSCR_ERR_INT_CLR"
              },
              "IN_DSCR_ERR_INT_CLR": {
                "bit": 13,
                "description": "IN_DSCR_ERR_INT_CLR"
              },
              "OUT_EOF_INT_CLR": {
                "bit": 12,
                "description": "OUT_EOF_INT_CLR"
              },
              "OUT_DONE_INT_CLR": {
                "bit": 11,
                "description": "OUT_DONE_INT_CLR"
              },
              "IN_ERR_EOF_INT_CLR": {
                "bit": 10,
                "description": "IN_ERR_EOF_INT_CLR"
              },
              "IN_SUC_EOF_INT_CLR": {
                "bit": 9,
                "description": "IN_SUC_EOF_INT_CLR"
              },
              "IN_DONE_INT_CLR": {
                "bit": 8,
                "description": "IN_DONE_INT_CLR"
              },
              "TX_HUNG_INT_CLR": {
                "bit": 7,
                "description": "TX_HUNG_INT_CLR"
              },
              "RX_HUNG_INT_CLR": {
                "bit": 6,
                "description": "RX_HUNG_INT_CLR"
              },
              "TX_REMPTY_INT_CLR": {
                "bit": 5,
                "description": "TX_REMPTY_INT_CLR"
              },
              "TX_WFULL_INT_CLR": {
                "bit": 4,
                "description": "TX_WFULL_INT_CLR"
              },
              "RX_REMPTY_INT_CLR": {
                "bit": 3,
                "description": "RX_REMPTY_INT_CLR"
              },
              "RX_WFULL_INT_CLR": {
                "bit": 2,
                "description": "RX_WFULL_INT_CLR"
              },
              "PUT_DATA_INT_CLR": {
                "bit": 1,
                "description": "PUT_DATA_INT_CLR"
              },
              "TAKE_DATA_INT_CLR": {
                "bit": 0,
                "description": "TAKE_DATA_INT_CLR"
              }
            },
            "TIMING": {
              "TX_BCK_IN_INV": {
                "bit": 24,
                "description": "TX_BCK_IN_INV"
              },
              "DATA_ENABLE_DELAY": {
                "bit": 22,
                "description": "DATA_ENABLE_DELAY",
                "width": 2
              },
              "RX_DSYNC_SW": {
                "bit": 21,
                "description": "RX_DSYNC_SW"
              },
              "TX_DSYNC_SW": {
                "bit": 20,
                "description": "TX_DSYNC_SW"
              },
              "RX_BCK_OUT_DELAY": {
                "bit": 18,
                "description": "RX_BCK_OUT_DELAY",
                "width": 2
              },
              "RX_WS_OUT_DELAY": {
                "bit": 16,
                "description": "RX_WS_OUT_DELAY",
                "width": 2
              },
              "TX_SD_OUT_DELAY": {
                "bit": 14,
                "description": "TX_SD_OUT_DELAY",
                "width": 2
              },
              "TX_WS_OUT_DELAY": {
                "bit": 12,
                "description": "TX_WS_OUT_DELAY",
                "width": 2
              },
              "TX_BCK_OUT_DELAY": {
                "bit": 10,
                "description": "TX_BCK_OUT_DELAY",
                "width": 2
              },
              "RX_SD_IN_DELAY": {
                "bit": 8,
                "description": "RX_SD_IN_DELAY",
                "width": 2
              },
              "RX_WS_IN_DELAY": {
                "bit": 6,
                "description": "RX_WS_IN_DELAY",
                "width": 2
              },
              "RX_BCK_IN_DELAY": {
                "bit": 4,
                "description": "RX_BCK_IN_DELAY",
                "width": 2
              },
              "TX_WS_IN_DELAY": {
                "bit": 2,
                "description": "TX_WS_IN_DELAY",
                "width": 2
              },
              "TX_BCK_IN_DELAY": {
                "bit": 0,
                "description": "TX_BCK_IN_DELAY",
                "width": 2
              }
            },
            "FIFO_CONF": {
              "RX_FIFO_MOD_FORCE_EN": {
                "bit": 20,
                "description": "RX_FIFO_MOD_FORCE_EN"
              },
              "TX_FIFO_MOD_FORCE_EN": {
                "bit": 19,
                "description": "TX_FIFO_MOD_FORCE_EN"
              },
              "RX_FIFO_MOD": {
                "bit": 16,
                "description": "RX_FIFO_MOD",
                "width": 3
              },
              "TX_FIFO_MOD": {
                "bit": 13,
                "description": "TX_FIFO_MOD",
                "width": 3
              },
              "DSCR_EN": {
                "bit": 12,
                "description": "DSCR_EN"
              },
              "TX_DATA_NUM": {
                "bit": 6,
                "description": "TX_DATA_NUM",
                "width": 6
              },
              "RX_DATA_NUM": {
                "bit": 0,
                "description": "RX_DATA_NUM",
                "width": 6
              }
            },
            "RXEOF_NUM": {
              "RX_EOF_NUM": {
                "bit": 0,
                "description": "RX_EOF_NUM",
                "width": 32
              }
            },
            "CONF_SIGLE_DATA": {
              "SIGLE_DATA": {
                "bit": 0,
                "description": "SIGLE_DATA",
                "width": 32
              }
            },
            "CONF_CHAN": {
              "RX_CHAN_MOD": {
                "bit": 3,
                "description": "RX_CHAN_MOD",
                "width": 2
              },
              "TX_CHAN_MOD": {
                "bit": 0,
                "description": "TX_CHAN_MOD",
                "width": 3
              }
            },
            "OUT_LINK": {
              "OUTLINK_PARK": {
                "bit": 31,
                "description": "OUTLINK_PARK"
              },
              "OUTLINK_RESTART": {
                "bit": 30,
                "description": "OUTLINK_RESTART"
              },
              "OUTLINK_START": {
                "bit": 29,
                "description": "OUTLINK_START"
              },
              "OUTLINK_STOP": {
                "bit": 28,
                "description": "OUTLINK_STOP"
              },
              "OUTLINK_ADDR": {
                "bit": 0,
                "description": "OUTLINK_ADDR",
                "width": 20
              }
            },
            "IN_LINK": {
              "INLINK_PARK": {
                "bit": 31,
                "description": "INLINK_PARK"
              },
              "INLINK_RESTART": {
                "bit": 30,
                "description": "INLINK_RESTART"
              },
              "INLINK_START": {
                "bit": 29,
                "description": "INLINK_START"
              },
              "INLINK_STOP": {
                "bit": 28,
                "description": "INLINK_STOP"
              },
              "INLINK_ADDR": {
                "bit": 0,
                "description": "INLINK_ADDR",
                "width": 20
              }
            },
            "OUT_EOF_DES_ADDR": {
              "OUT_EOF_DES_ADDR": {
                "bit": 0,
                "description": "OUT_EOF_DES_ADDR",
                "width": 32
              }
            },
            "IN_EOF_DES_ADDR": {
              "IN_SUC_EOF_DES_ADDR": {
                "bit": 0,
                "description": "IN_SUC_EOF_DES_ADDR",
                "width": 32
              }
            },
            "OUT_EOF_BFR_DES_ADDR": {
              "OUT_EOF_BFR_DES_ADDR": {
                "bit": 0,
                "description": "OUT_EOF_BFR_DES_ADDR",
                "width": 32
              }
            },
            "AHB_TEST": {
              "AHB_TESTADDR": {
                "bit": 4,
                "description": "AHB_TESTADDR",
                "width": 2
              },
              "AHB_TESTMODE": {
                "bit": 0,
                "description": "AHB_TESTMODE",
                "width": 3
              }
            },
            "INLINK_DSCR": {
              "INLINK_DSCR": {
                "bit": 0,
                "description": "INLINK_DSCR",
                "width": 32
              }
            },
            "INLINK_DSCR_BF0": {
              "INLINK_DSCR_BF0": {
                "bit": 0,
                "description": "INLINK_DSCR_BF0",
                "width": 32
              }
            },
            "INLINK_DSCR_BF1": {
              "INLINK_DSCR_BF1": {
                "bit": 0,
                "description": "INLINK_DSCR_BF1",
                "width": 32
              }
            },
            "OUTLINK_DSCR": {
              "OUTLINK_DSCR": {
                "bit": 0,
                "description": "OUTLINK_DSCR",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF0": {
              "OUTLINK_DSCR_BF0": {
                "bit": 0,
                "description": "OUTLINK_DSCR_BF0",
                "width": 32
              }
            },
            "OUTLINK_DSCR_BF1": {
              "OUTLINK_DSCR_BF1": {
                "bit": 0,
                "description": "OUTLINK_DSCR_BF1",
                "width": 32
              }
            },
            "LC_CONF": {
              "MEM_TRANS_EN": {
                "bit": 13,
                "description": "MEM_TRANS_EN"
              },
              "CHECK_OWNER": {
                "bit": 12,
                "description": "CHECK_OWNER"
              },
              "OUT_DATA_BURST_EN": {
                "bit": 11,
                "description": "OUT_DATA_BURST_EN"
              },
              "INDSCR_BURST_EN": {
                "bit": 10,
                "description": "INDSCR_BURST_EN"
              },
              "OUTDSCR_BURST_EN": {
                "bit": 9,
                "description": "OUTDSCR_BURST_EN"
              },
              "OUT_EOF_MODE": {
                "bit": 8,
                "description": "OUT_EOF_MODE"
              },
              "OUT_NO_RESTART_CLR": {
                "bit": 7,
                "description": "OUT_NO_RESTART_CLR"
              },
              "OUT_AUTO_WRBACK": {
                "bit": 6,
                "description": "OUT_AUTO_WRBACK"
              },
              "IN_LOOP_TEST": {
                "bit": 5,
                "description": "IN_LOOP_TEST"
              },
              "OUT_LOOP_TEST": {
                "bit": 4,
                "description": "OUT_LOOP_TEST"
              },
              "AHBM_RST": {
                "bit": 3,
                "description": "AHBM_RST"
              },
              "AHBM_FIFO_RST": {
                "bit": 2,
                "description": "AHBM_FIFO_RST"
              },
              "OUT_RST": {
                "bit": 1,
                "description": "OUT_RST"
              },
              "IN_RST": {
                "bit": 0,
                "description": "IN_RST"
              }
            },
            "OUTFIFO_PUSH": {
              "OUTFIFO_PUSH": {
                "bit": 16,
                "description": "OUTFIFO_PUSH"
              },
              "OUTFIFO_WDATA": {
                "bit": 0,
                "description": "OUTFIFO_WDATA",
                "width": 9
              }
            },
            "INFIFO_POP": {
              "INFIFO_POP": {
                "bit": 16,
                "description": "INFIFO_POP"
              },
              "INFIFO_RDATA": {
                "bit": 0,
                "description": "INFIFO_RDATA",
                "width": 12
              }
            },
            "LC_STATE0": {
              "LC_STATE0": {
                "bit": 0,
                "description": "LC_STATE0",
                "width": 32
              }
            },
            "LC_STATE1": {
              "LC_STATE1": {
                "bit": 0,
                "description": "LC_STATE1",
                "width": 32
              }
            },
            "LC_HUNG_CONF": {
              "LC_FIFO_TIMEOUT_ENA": {
                "bit": 11,
                "description": "LC_FIFO_TIMEOUT_ENA"
              },
              "LC_FIFO_TIMEOUT_SHIFT": {
                "bit": 8,
                "description": "LC_FIFO_TIMEOUT_SHIFT",
                "width": 3
              },
              "LC_FIFO_TIMEOUT": {
                "bit": 0,
                "description": "LC_FIFO_TIMEOUT",
                "width": 8
              }
            },
            "CVSD_CONF0": {
              "CVSD_Y_MIN": {
                "bit": 16,
                "description": "CVSD_Y_MIN",
                "width": 16
              },
              "CVSD_Y_MAX": {
                "bit": 0,
                "description": "CVSD_Y_MAX",
                "width": 16
              }
            },
            "CVSD_CONF1": {
              "CVSD_SIGMA_MIN": {
                "bit": 16,
                "description": "CVSD_SIGMA_MIN",
                "width": 16
              },
              "CVSD_SIGMA_MAX": {
                "bit": 0,
                "description": "CVSD_SIGMA_MAX",
                "width": 16
              }
            },
            "CVSD_CONF2": {
              "CVSD_H": {
                "bit": 16,
                "description": "CVSD_H",
                "width": 3
              },
              "CVSD_BETA": {
                "bit": 6,
                "description": "CVSD_BETA",
                "width": 10
              },
              "CVSD_J": {
                "bit": 3,
                "description": "CVSD_J",
                "width": 3
              },
              "CVSD_K": {
                "bit": 0,
                "description": "CVSD_K",
                "width": 3
              }
            },
            "PLC_CONF0": {
              "N_MIN_ERR": {
                "bit": 25,
                "description": "N_MIN_ERR",
                "width": 3
              },
              "PACK_LEN_8K": {
                "bit": 20,
                "description": "PACK_LEN_8K",
                "width": 5
              },
              "MAX_SLIDE_SAMPLE": {
                "bit": 12,
                "description": "MAX_SLIDE_SAMPLE",
                "width": 8
              },
              "SHIFT_RATE": {
                "bit": 9,
                "description": "SHIFT_RATE",
                "width": 3
              },
              "N_ERR_SEG": {
                "bit": 6,
                "description": "N_ERR_SEG",
                "width": 3
              },
              "GOOD_PACK_MAX": {
                "bit": 0,
                "description": "GOOD_PACK_MAX",
                "width": 6
              }
            },
            "PLC_CONF1": {
              "SLIDE_WIN_LEN": {
                "bit": 24,
                "description": "SLIDE_WIN_LEN",
                "width": 8
              },
              "BAD_OLA_WIN2_PARA": {
                "bit": 16,
                "description": "BAD_OLA_WIN2_PARA",
                "width": 8
              },
              "BAD_OLA_WIN2_PARA_SHIFT": {
                "bit": 12,
                "description": "BAD_OLA_WIN2_PARA_SHIFT",
                "width": 4
              },
              "BAD_CEF_ATTEN_PARA_SHIFT": {
                "bit": 8,
                "description": "BAD_CEF_ATTEN_PARA_SHIFT",
                "width": 4
              },
              "BAD_CEF_ATTEN_PARA": {
                "bit": 0,
                "description": "BAD_CEF_ATTEN_PARA",
                "width": 8
              }
            },
            "PLC_CONF2": {
              "MIN_PERIOD": {
                "bit": 2,
                "description": "MIN_PERIOD",
                "width": 5
              },
              "CVSD_SEG_MOD": {
                "bit": 0,
                "description": "CVSD_SEG_MOD",
                "width": 2
              }
            },
            "ESCO_CONF0": {
              "PLC2DMA_EN": {
                "bit": 12,
                "description": "PLC2DMA_EN"
              },
              "PLC_EN": {
                "bit": 11,
                "description": "PLC_EN"
              },
              "CVSD_DEC_RESET": {
                "bit": 10,
                "description": "CVSD_DEC_RESET"
              },
              "CVSD_DEC_START": {
                "bit": 9,
                "description": "CVSD_DEC_START"
              },
              "ESCO_CVSD_INF_EN": {
                "bit": 8,
                "description": "ESCO_CVSD_INF_EN"
              },
              "ESCO_CVSD_PACK_LEN_8K": {
                "bit": 3,
                "description": "ESCO_CVSD_PACK_LEN_8K",
                "width": 5
              },
              "ESCO_CVSD_DEC_PACK_ERR": {
                "bit": 2,
                "description": "ESCO_CVSD_DEC_PACK_ERR"
              },
              "ESCO_CHAN_MOD": {
                "bit": 1,
                "description": "ESCO_CHAN_MOD"
              },
              "ESCO_EN": {
                "bit": 0,
                "description": "ESCO_EN"
              }
            },
            "SCO_CONF0": {
              "CVSD_ENC_RESET": {
                "bit": 3,
                "description": "CVSD_ENC_RESET"
              },
              "CVSD_ENC_START": {
                "bit": 2,
                "description": "CVSD_ENC_START"
              },
              "SCO_NO_I2S_EN": {
                "bit": 1,
                "description": "SCO_NO_I2S_EN"
              },
              "SCO_WITH_I2S_EN": {
                "bit": 0,
                "description": "SCO_WITH_I2S_EN"
              }
            },
            "CONF1": {
              "TX_ZEROS_RM_EN": {
                "bit": 9,
                "description": "TX_ZEROS_RM_EN"
              },
              "TX_STOP_EN": {
                "bit": 8,
                "description": "TX_STOP_EN"
              },
              "RX_PCM_BYPASS": {
                "bit": 7,
                "description": "RX_PCM_BYPASS"
              },
              "RX_PCM_CONF": {
                "bit": 4,
                "description": "RX_PCM_CONF",
                "width": 3
              },
              "TX_PCM_BYPASS": {
                "bit": 3,
                "description": "TX_PCM_BYPASS"
              },
              "TX_PCM_CONF": {
                "bit": 0,
                "description": "TX_PCM_CONF",
                "width": 3
              }
            },
            "PD_CONF": {
              "PLC_MEM_FORCE_PU": {
                "bit": 3,
                "description": "PLC_MEM_FORCE_PU"
              },
              "PLC_MEM_FORCE_PD": {
                "bit": 2,
                "description": "PLC_MEM_FORCE_PD"
              },
              "FIFO_FORCE_PU": {
                "bit": 1,
                "description": "FIFO_FORCE_PU"
              },
              "FIFO_FORCE_PD": {
                "bit": 0,
                "description": "FIFO_FORCE_PD"
              }
            },
            "CONF2": {
              "INTER_VALID_EN": {
                "bit": 7,
                "description": "INTER_VALID_EN"
              },
              "EXT_ADC_START_EN": {
                "bit": 6,
                "description": "EXT_ADC_START_EN"
              },
              "LCD_EN": {
                "bit": 5,
                "description": "LCD_EN"
              },
              "DATA_ENABLE": {
                "bit": 4,
                "description": "DATA_ENABLE"
              },
              "DATA_ENABLE_TEST_EN": {
                "bit": 3,
                "description": "DATA_ENABLE_TEST_EN"
              },
              "LCD_TX_SDX2_EN": {
                "bit": 2,
                "description": "LCD_TX_SDX2_EN"
              },
              "LCD_TX_WRX2_EN": {
                "bit": 1,
                "description": "LCD_TX_WRX2_EN"
              },
              "CAMERA_EN": {
                "bit": 0,
                "description": "CAMERA_EN"
              }
            },
            "CLKM_CONF": {
              "CLKA_ENA": {
                "bit": 21,
                "description": "CLKA_ENA"
              },
              "CLK_EN": {
                "bit": 20,
                "description": "CLK_EN"
              },
              "CLKM_DIV_A": {
                "bit": 14,
                "description": "CLKM_DIV_A",
                "width": 6
              },
              "CLKM_DIV_B": {
                "bit": 8,
                "description": "CLKM_DIV_B",
                "width": 6
              },
              "CLKM_DIV_NUM": {
                "bit": 0,
                "description": "CLKM_DIV_NUM",
                "width": 8
              }
            },
            "SAMPLE_RATE_CONF": {
              "RX_BITS_MOD": {
                "bit": 18,
                "description": "RX_BITS_MOD",
                "width": 6
              },
              "TX_BITS_MOD": {
                "bit": 12,
                "description": "TX_BITS_MOD",
                "width": 6
              },
              "RX_BCK_DIV_NUM": {
                "bit": 6,
                "description": "RX_BCK_DIV_NUM",
                "width": 6
              },
              "TX_BCK_DIV_NUM": {
                "bit": 0,
                "description": "TX_BCK_DIV_NUM",
                "width": 6
              }
            },
            "PDM_CONF": {
              "TX_PDM_HP_BYPASS": {
                "bit": 25,
                "description": "TX_PDM_HP_BYPASS"
              },
              "RX_PDM_SINC_DSR_16_EN": {
                "bit": 24,
                "description": "RX_PDM_SINC_DSR_16_EN"
              },
              "TX_PDM_SIGMADELTA_IN_SHIFT": {
                "bit": 22,
                "description": "TX_PDM_SIGMADELTA_IN_SHIFT",
                "width": 2
              },
              "TX_PDM_SINC_IN_SHIFT": {
                "bit": 20,
                "description": "TX_PDM_SINC_IN_SHIFT",
                "width": 2
              },
              "TX_PDM_LP_IN_SHIFT": {
                "bit": 18,
                "description": "TX_PDM_LP_IN_SHIFT",
                "width": 2
              },
              "TX_PDM_HP_IN_SHIFT": {
                "bit": 16,
                "description": "TX_PDM_HP_IN_SHIFT",
                "width": 2
              },
              "TX_PDM_PRESCALE": {
                "bit": 8,
                "description": "TX_PDM_PRESCALE",
                "width": 8
              },
              "TX_PDM_SINC_OSR2": {
                "bit": 4,
                "description": "TX_PDM_SINC_OSR2",
                "width": 4
              },
              "PDM2PCM_CONV_EN": {
                "bit": 3,
                "description": "PDM2PCM_CONV_EN"
              },
              "PCM2PDM_CONV_EN": {
                "bit": 2,
                "description": "PCM2PDM_CONV_EN"
              },
              "RX_PDM_EN": {
                "bit": 1,
                "description": "RX_PDM_EN"
              },
              "TX_PDM_EN": {
                "bit": 0,
                "description": "TX_PDM_EN"
              }
            },
            "PDM_FREQ_CONF": {
              "TX_PDM_FP": {
                "bit": 10,
                "description": "TX_PDM_FP",
                "width": 10
              },
              "TX_PDM_FS": {
                "bit": 0,
                "description": "TX_PDM_FS",
                "width": 10
              }
            },
            "STATE": {
              "RX_FIFO_RESET_BACK": {
                "bit": 2,
                "description": "RX_FIFO_RESET_BACK"
              },
              "TX_FIFO_RESET_BACK": {
                "bit": 1,
                "description": "TX_FIFO_RESET_BACK"
              },
              "TX_IDLE": {
                "bit": 0,
                "description": "TX_IDLE"
              }
            },
            "DATE": {
              "I2SDATE": {
                "bit": 0,
                "description": "I2SDATE",
                "width": 32
              }
            }
          }
        },
        "APB": {
          "instances": [
            {
              "name": "APB_CTRL",
              "base": "0x3FF66000"
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "APB_CTRL_SYSCLK_CONF"
            },
            "XTAL_TICK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "APB_CTRL_XTAL_TICK_CONF"
            },
            "PLL_TICK_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "APB_CTRL_PLL_TICK_CONF"
            },
            "CK8M_TICK_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB_CTRL_CK8M_TICK_CONF"
            },
            "APB_SARADC_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_CTRL"
            },
            "APB_SARADC_CTRL2": {
              "offset": "0x14",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_CTRL2"
            },
            "APB_SARADC_FSM": {
              "offset": "0x18",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_FSM"
            },
            "APB_SARADC_SAR1_PATT_TAB1": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR1_PATT_TAB1"
            },
            "APB_SARADC_SAR1_PATT_TAB2": {
              "offset": "0x20",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR1_PATT_TAB2"
            },
            "APB_SARADC_SAR1_PATT_TAB3": {
              "offset": "0x24",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR1_PATT_TAB3"
            },
            "APB_SARADC_SAR1_PATT_TAB4": {
              "offset": "0x28",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR1_PATT_TAB4"
            },
            "APB_SARADC_SAR2_PATT_TAB1": {
              "offset": "0x2C",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR2_PATT_TAB1"
            },
            "APB_SARADC_SAR2_PATT_TAB2": {
              "offset": "0x30",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR2_PATT_TAB2"
            },
            "APB_SARADC_SAR2_PATT_TAB3": {
              "offset": "0x34",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR2_PATT_TAB3"
            },
            "APB_SARADC_SAR2_PATT_TAB4": {
              "offset": "0x38",
              "size": 32,
              "description": "APB_CTRL_APB_SARADC_SAR2_PATT_TAB4"
            },
            "APLL_TICK_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "APB_CTRL_APLL_TICK_CONF"
            },
            "DATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "APB_CTRL_DATE"
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "QUICK_CLK_CHNG": {
                "bit": 13,
                "description": "QUICK_CLK_CHNG"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "RST_TICK_CNT"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "CLK_EN"
              },
              "CLK_320M_EN": {
                "bit": 10,
                "description": "CLK_320M_EN"
              },
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "PRE_DIV_CNT",
                "width": 10
              }
            },
            "XTAL_TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "XTAL_TICK_NUM",
                "width": 8
              }
            },
            "PLL_TICK_CONF": {
              "PLL_TICK_NUM": {
                "bit": 0,
                "description": "PLL_TICK_NUM",
                "width": 8
              }
            },
            "CK8M_TICK_CONF": {
              "CK8M_TICK_NUM": {
                "bit": 0,
                "description": "CK8M_TICK_NUM",
                "width": 8
              }
            },
            "APB_SARADC_CTRL": {
              "SARADC_DATA_TO_I2S": {
                "bit": 26,
                "description": "SARADC_DATA_TO_I2S"
              },
              "SARADC_DATA_SAR_SEL": {
                "bit": 25,
                "description": "SARADC_DATA_SAR_SEL"
              },
              "SARADC_SAR2_PATT_P_CLEAR": {
                "bit": 24,
                "description": "SARADC_SAR2_PATT_P_CLEAR"
              },
              "SARADC_SAR1_PATT_P_CLEAR": {
                "bit": 23,
                "description": "SARADC_SAR1_PATT_P_CLEAR"
              },
              "SARADC_SAR2_PATT_LEN": {
                "bit": 19,
                "description": "SARADC_SAR2_PATT_LEN",
                "width": 4
              },
              "SARADC_SAR1_PATT_LEN": {
                "bit": 15,
                "description": "SARADC_SAR1_PATT_LEN",
                "width": 4
              },
              "SARADC_SAR_CLK_DIV": {
                "bit": 7,
                "description": "SARADC_SAR_CLK_DIV",
                "width": 8
              },
              "SARADC_SAR_CLK_GATED": {
                "bit": 6,
                "description": "SARADC_SAR_CLK_GATED"
              },
              "SARADC_SAR_SEL": {
                "bit": 5,
                "description": "SARADC_SAR_SEL"
              },
              "SARADC_WORK_MODE": {
                "bit": 3,
                "description": "SARADC_WORK_MODE",
                "width": 2
              },
              "SARADC_SAR2_MUX": {
                "bit": 2,
                "description": "SARADC_SAR2_MUX"
              },
              "SARADC_START": {
                "bit": 1,
                "description": "SARADC_START"
              },
              "SARADC_START_FORCE": {
                "bit": 0,
                "description": "SARADC_START_FORCE"
              }
            },
            "APB_SARADC_CTRL2": {
              "SARADC_SAR2_INV": {
                "bit": 10,
                "description": "SARADC_SAR2_INV"
              },
              "SARADC_SAR1_INV": {
                "bit": 9,
                "description": "SARADC_SAR1_INV"
              },
              "SARADC_MAX_MEAS_NUM": {
                "bit": 1,
                "description": "SARADC_MAX_MEAS_NUM",
                "width": 8
              },
              "SARADC_MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "SARADC_MEAS_NUM_LIMIT"
              }
            },
            "APB_SARADC_FSM": {
              "SARADC_SAMPLE_CYCLE": {
                "bit": 24,
                "description": "SARADC_SAMPLE_CYCLE",
                "width": 8
              },
              "SARADC_START_WAIT": {
                "bit": 16,
                "description": "SARADC_START_WAIT",
                "width": 8
              },
              "SARADC_STANDBY_WAIT": {
                "bit": 8,
                "description": "SARADC_STANDBY_WAIT",
                "width": 8
              },
              "SARADC_RSTB_WAIT": {
                "bit": 0,
                "description": "SARADC_RSTB_WAIT",
                "width": 8
              }
            },
            "APB_SARADC_SAR1_PATT_TAB1": {
              "SARADC_SAR1_PATT_TAB1": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB1",
                "width": 32
              }
            },
            "APB_SARADC_SAR1_PATT_TAB2": {
              "SARADC_SAR1_PATT_TAB2": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB2",
                "width": 32
              }
            },
            "APB_SARADC_SAR1_PATT_TAB3": {
              "SARADC_SAR1_PATT_TAB3": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB3",
                "width": 32
              }
            },
            "APB_SARADC_SAR1_PATT_TAB4": {
              "SARADC_SAR1_PATT_TAB4": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB4",
                "width": 32
              }
            },
            "APB_SARADC_SAR2_PATT_TAB1": {
              "SARADC_SAR2_PATT_TAB1": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB1",
                "width": 32
              }
            },
            "APB_SARADC_SAR2_PATT_TAB2": {
              "SARADC_SAR2_PATT_TAB2": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB2",
                "width": 32
              }
            },
            "APB_SARADC_SAR2_PATT_TAB3": {
              "SARADC_SAR2_PATT_TAB3": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB3",
                "width": 32
              }
            },
            "APB_SARADC_SAR2_PATT_TAB4": {
              "SARADC_SAR2_PATT_TAB4": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB4",
                "width": 32
              }
            },
            "APLL_TICK_CONF": {
              "APLL_TICK_NUM": {
                "bit": 0,
                "description": "APLL_TICK_NUM",
                "width": 8
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "SYSCON": {
          "instances": [
            {
              "name": "SYSCON",
              "base": "0x3FF66000"
            }
          ],
          "registers": {
            "SYSCLK_CONF": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSCON_SYSCLK_CONF"
            },
            "XTAL_TICK_CONF": {
              "offset": "0x04",
              "size": 32,
              "description": "SYSCON_XTAL_TICK_CONF"
            },
            "PLL_TICK_CONF": {
              "offset": "0x08",
              "size": 32,
              "description": "SYSCON_PLL_TICK_CONF"
            },
            "CK8M_TICK_CONF": {
              "offset": "0x0C",
              "size": 32,
              "description": "SYSCON_CK8M_TICK_CONF"
            },
            "SARADC_CTRL": {
              "offset": "0x10",
              "size": 32,
              "description": "SYSCON_SARADC_CTRL"
            },
            "SARADC_CTRL2": {
              "offset": "0x14",
              "size": 32,
              "description": "SYSCON_SARADC_CTRL2"
            },
            "SARADC_FSM": {
              "offset": "0x18",
              "size": 32,
              "description": "SYSCON_SARADC_FSM"
            },
            "SARADC_SAR1_PATT_TAB1": {
              "offset": "0x1C",
              "size": 32,
              "description": "SYSCON_SARADC_SAR1_PATT_TAB1"
            },
            "SARADC_SAR1_PATT_TAB2": {
              "offset": "0x20",
              "size": 32,
              "description": "SYSCON_SARADC_SAR1_PATT_TAB2"
            },
            "SARADC_SAR1_PATT_TAB3": {
              "offset": "0x24",
              "size": 32,
              "description": "SYSCON_SARADC_SAR1_PATT_TAB3"
            },
            "SARADC_SAR1_PATT_TAB4": {
              "offset": "0x28",
              "size": 32,
              "description": "SYSCON_SARADC_SAR1_PATT_TAB4"
            },
            "SARADC_SAR2_PATT_TAB1": {
              "offset": "0x2C",
              "size": 32,
              "description": "SYSCON_SARADC_SAR2_PATT_TAB1"
            },
            "SARADC_SAR2_PATT_TAB2": {
              "offset": "0x30",
              "size": 32,
              "description": "SYSCON_SARADC_SAR2_PATT_TAB2"
            },
            "SARADC_SAR2_PATT_TAB3": {
              "offset": "0x34",
              "size": 32,
              "description": "SYSCON_SARADC_SAR2_PATT_TAB3"
            },
            "SARADC_SAR2_PATT_TAB4": {
              "offset": "0x38",
              "size": 32,
              "description": "SYSCON_SARADC_SAR2_PATT_TAB4"
            },
            "APLL_TICK_CONF": {
              "offset": "0x3C",
              "size": 32,
              "description": "SYSCON_APLL_TICK_CONF"
            },
            "DATE": {
              "offset": "0x7C",
              "size": 32,
              "description": "SYSCON_DATE"
            }
          },
          "bits": {
            "SYSCLK_CONF": {
              "QUICK_CLK_CHNG": {
                "bit": 13,
                "description": "QUICK_CLK_CHNG"
              },
              "RST_TICK_CNT": {
                "bit": 12,
                "description": "RST_TICK_CNT"
              },
              "CLK_EN": {
                "bit": 11,
                "description": "CLK_EN"
              },
              "CLK_320M_EN": {
                "bit": 10,
                "description": "CLK_320M_EN"
              },
              "PRE_DIV_CNT": {
                "bit": 0,
                "description": "PRE_DIV_CNT",
                "width": 10
              }
            },
            "XTAL_TICK_CONF": {
              "XTAL_TICK_NUM": {
                "bit": 0,
                "description": "XTAL_TICK_NUM",
                "width": 8
              }
            },
            "PLL_TICK_CONF": {
              "PLL_TICK_NUM": {
                "bit": 0,
                "description": "PLL_TICK_NUM",
                "width": 8
              }
            },
            "CK8M_TICK_CONF": {
              "CK8M_TICK_NUM": {
                "bit": 0,
                "description": "CK8M_TICK_NUM",
                "width": 8
              }
            },
            "SARADC_CTRL": {
              "SARADC_DATA_TO_I2S": {
                "bit": 26,
                "description": "SARADC_DATA_TO_I2S"
              },
              "SARADC_DATA_SAR_SEL": {
                "bit": 25,
                "description": "SARADC_DATA_SAR_SEL"
              },
              "SARADC_SAR2_PATT_P_CLEAR": {
                "bit": 24,
                "description": "SARADC_SAR2_PATT_P_CLEAR"
              },
              "SARADC_SAR1_PATT_P_CLEAR": {
                "bit": 23,
                "description": "SARADC_SAR1_PATT_P_CLEAR"
              },
              "SARADC_SAR2_PATT_LEN": {
                "bit": 19,
                "description": "SARADC_SAR2_PATT_LEN",
                "width": 4
              },
              "SARADC_SAR1_PATT_LEN": {
                "bit": 15,
                "description": "SARADC_SAR1_PATT_LEN",
                "width": 4
              },
              "SARADC_SAR_CLK_DIV": {
                "bit": 7,
                "description": "SARADC_SAR_CLK_DIV",
                "width": 8
              },
              "SARADC_SAR_CLK_GATED": {
                "bit": 6,
                "description": "SARADC_SAR_CLK_GATED"
              },
              "SARADC_SAR_SEL": {
                "bit": 5,
                "description": "SARADC_SAR_SEL"
              },
              "SARADC_WORK_MODE": {
                "bit": 3,
                "description": "SARADC_WORK_MODE",
                "width": 2
              },
              "SARADC_SAR2_MUX": {
                "bit": 2,
                "description": "SARADC_SAR2_MUX"
              },
              "SARADC_START": {
                "bit": 1,
                "description": "SARADC_START"
              },
              "SARADC_START_FORCE": {
                "bit": 0,
                "description": "SARADC_START_FORCE"
              }
            },
            "SARADC_CTRL2": {
              "SARADC_SAR2_INV": {
                "bit": 10,
                "description": "SARADC_SAR2_INV"
              },
              "SARADC_SAR1_INV": {
                "bit": 9,
                "description": "SARADC_SAR1_INV"
              },
              "SARADC_MAX_MEAS_NUM": {
                "bit": 1,
                "description": "SARADC_MAX_MEAS_NUM",
                "width": 8
              },
              "SARADC_MEAS_NUM_LIMIT": {
                "bit": 0,
                "description": "SARADC_MEAS_NUM_LIMIT"
              }
            },
            "SARADC_FSM": {
              "SARADC_SAMPLE_CYCLE": {
                "bit": 24,
                "description": "SARADC_SAMPLE_CYCLE",
                "width": 8
              },
              "SARADC_START_WAIT": {
                "bit": 16,
                "description": "SARADC_START_WAIT",
                "width": 8
              },
              "SARADC_STANDBY_WAIT": {
                "bit": 8,
                "description": "SARADC_STANDBY_WAIT",
                "width": 8
              },
              "SARADC_RSTB_WAIT": {
                "bit": 0,
                "description": "SARADC_RSTB_WAIT",
                "width": 8
              }
            },
            "SARADC_SAR1_PATT_TAB1": {
              "SARADC_SAR1_PATT_TAB1": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB1",
                "width": 32
              }
            },
            "SARADC_SAR1_PATT_TAB2": {
              "SARADC_SAR1_PATT_TAB2": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB2",
                "width": 32
              }
            },
            "SARADC_SAR1_PATT_TAB3": {
              "SARADC_SAR1_PATT_TAB3": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB3",
                "width": 32
              }
            },
            "SARADC_SAR1_PATT_TAB4": {
              "SARADC_SAR1_PATT_TAB4": {
                "bit": 0,
                "description": "SARADC_SAR1_PATT_TAB4",
                "width": 32
              }
            },
            "SARADC_SAR2_PATT_TAB1": {
              "SARADC_SAR2_PATT_TAB1": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB1",
                "width": 32
              }
            },
            "SARADC_SAR2_PATT_TAB2": {
              "SARADC_SAR2_PATT_TAB2": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB2",
                "width": 32
              }
            },
            "SARADC_SAR2_PATT_TAB3": {
              "SARADC_SAR2_PATT_TAB3": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB3",
                "width": 32
              }
            },
            "SARADC_SAR2_PATT_TAB4": {
              "SARADC_SAR2_PATT_TAB4": {
                "bit": 0,
                "description": "SARADC_SAR2_PATT_TAB4",
                "width": 32
              }
            },
            "APLL_TICK_CONF": {
              "APLL_TICK_NUM": {
                "bit": 0,
                "description": "APLL_TICK_NUM",
                "width": 8
              }
            },
            "DATE": {
              "DATE": {
                "bit": 0,
                "description": "DATE",
                "width": 32
              }
            }
          }
        },
        "FE2": {
          "instances": [
            {
              "name": "FE2",
              "base": "0x3FF45000"
            }
          ],
          "registers": {}
        },
        "BT": {
          "instances": [
            {
              "name": "BT",
              "base": "0x3FF51000"
            }
          ],
          "registers": {}
        }
      },
      "interrupts": {
        "count": 91,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WIFI_MAC_INTR_IRQHandler"
          },
          {
            "number": 17,
            "name": "WIFI_MAC_NMI_IRQHandler"
          },
          {
            "number": 18,
            "name": "WIFI_BB_INTR_IRQHandler"
          },
          {
            "number": 19,
            "name": "BT_MAC_INTR_IRQHandler"
          },
          {
            "number": 20,
            "name": "BT_BB_INTR_IRQHandler"
          },
          {
            "number": 21,
            "name": "BT_BB_NMI_IRQHandler"
          },
          {
            "number": 22,
            "name": "RWBT_INTR_IRQHandler"
          },
          {
            "number": 23,
            "name": "RWBLE_INTR_IRQHandler"
          },
          {
            "number": 24,
            "name": "RWBT_NMI_IRQHandler"
          },
          {
            "number": 25,
            "name": "RWBLE_NMI_IRQHandler"
          },
          {
            "number": 26,
            "name": "SLC0_INTR_IRQHandler"
          },
          {
            "number": 27,
            "name": "SLC1_INTR_IRQHandler"
          },
          {
            "number": 28,
            "name": "UHCI0_INTR_IRQHandler"
          },
          {
            "number": 29,
            "name": "UHCI1_INTR_IRQHandler"
          },
          {
            "number": 30,
            "name": "TG0_T0_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 31,
            "name": "TG0_T1_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 32,
            "name": "TG0_WDT_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 33,
            "name": "TG0_LACT_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 34,
            "name": "TG1_T0_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 35,
            "name": "TG1_T1_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 36,
            "name": "TG1_WDT_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 37,
            "name": "TG1_LACT_LEVEL_INTR_IRQHandler"
          },
          {
            "number": 38,
            "name": "GPIO_INTR_IRQHandler"
          },
          {
            "number": 39,
            "name": "GPIO_NMI_IRQHandler"
          },
          {
            "number": 40,
            "name": "FROM_CPU_INTR0_IRQHandler"
          },
          {
            "number": 41,
            "name": "FROM_CPU_INTR1_IRQHandler"
          },
          {
            "number": 42,
            "name": "FROM_CPU_INTR2_IRQHandler"
          },
          {
            "number": 43,
            "name": "FROM_CPU_INTR3_IRQHandler"
          },
          {
            "number": 44,
            "name": "SPI0_INTR_IRQHandler"
          },
          {
            "number": 45,
            "name": "SPI1_INTR_IRQHandler"
          },
          {
            "number": 46,
            "name": "SPI2_INTR_IRQHandler"
          },
          {
            "number": 47,
            "name": "SPI3_INTR_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2S0_INTR_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2S1_INTR_IRQHandler"
          },
          {
            "number": 50,
            "name": "UART0_INTR_IRQHandler"
          },
          {
            "number": 51,
            "name": "UART1_INTR_IRQHandler"
          },
          {
            "number": 52,
            "name": "UART2_INTR_IRQHandler"
          },
          {
            "number": 53,
            "name": "SDIO_HOST_INTR_IRQHandler"
          },
          {
            "number": 54,
            "name": "ETH_MAC_INTR_IRQHandler"
          },
          {
            "number": 55,
            "name": "PWM0_INTR_IRQHandler"
          },
          {
            "number": 56,
            "name": "PWM1_INTR_IRQHandler"
          },
          {
            "number": 57,
            "name": "PWM2_INTR_IRQHandler"
          },
          {
            "number": 58,
            "name": "PWM3_INTR_IRQHandler"
          },
          {
            "number": 59,
            "name": "LEDC_INTR_IRQHandler"
          },
          {
            "number": 60,
            "name": "EFUSE_INTR_IRQHandler"
          },
          {
            "number": 61,
            "name": "CAN_INTR_IRQHandler"
          },
          {
            "number": 62,
            "name": "RTC_CORE_INTR_IRQHandler"
          },
          {
            "number": 63,
            "name": "RMT_INTR_IRQHandler"
          },
          {
            "number": 64,
            "name": "PCNT_INTR_IRQHandler"
          },
          {
            "number": 65,
            "name": "I2C_EXT0_INTR_IRQHandler"
          },
          {
            "number": 66,
            "name": "I2C_EXT1_INTR_IRQHandler"
          },
          {
            "number": 67,
            "name": "RSA_INTR_IRQHandler"
          },
          {
            "number": 68,
            "name": "SPI1_DMA_INTR_IRQHandler"
          },
          {
            "number": 69,
            "name": "SPI2_DMA_INTR_IRQHandler"
          },
          {
            "number": 70,
            "name": "SPI3_DMA_INTR_IRQHandler"
          },
          {
            "number": 71,
            "name": "WDT_INTR_IRQHandler"
          },
          {
            "number": 72,
            "name": "TIMER1_INTR_IRQHandler"
          },
          {
            "number": 73,
            "name": "TIMER2_INTR_IRQHandler"
          },
          {
            "number": 74,
            "name": "TG0_T0_EDGE_INTR_IRQHandler"
          },
          {
            "number": 75,
            "name": "TG0_T1_EDGE_INTR_IRQHandler"
          },
          {
            "number": 76,
            "name": "TG0_WDT_EDGE_INTR_IRQHandler"
          },
          {
            "number": 77,
            "name": "TG0_LACT_EDGE_INTR_IRQHandler"
          },
          {
            "number": 78,
            "name": "TG1_T0_EDGE_INTR_IRQHandler"
          },
          {
            "number": 79,
            "name": "TG1_T1_EDGE_INTR_IRQHandler"
          },
          {
            "number": 80,
            "name": "TG1_WDT_EDGE_INTR_IRQHandler"
          },
          {
            "number": 81,
            "name": "TG1_LACT_EDGE_INTR_IRQHandler"
          },
          {
            "number": 82,
            "name": "MMU_IA_INTR_IRQHandler"
          },
          {
            "number": 83,
            "name": "MPU_IA_INTR_IRQHandler"
          },
          {
            "number": 84,
            "name": "CACHE_IA_INTR_IRQHandler"
          },
          {
            "number": 85,
            "name": "INTERNAL_TIMER0_INTR_IRQHandler"
          },
          {
            "number": 86,
            "name": "INTERNAL_SOFTWARE_LEVEL_1_INTR_IRQHandler"
          },
          {
            "number": 87,
            "name": "INTERNAL_PROFILING_INTR_IRQHandler"
          },
          {
            "number": 88,
            "name": "INTERNAL_TIMER1_INTR_IRQHandler"
          },
          {
            "number": 89,
            "name": "INTERNAL_TIMER2_INTR_IRQHandler"
          },
          {
            "number": 90,
            "name": "INTERNAL_SOFTWARE_LEVEL_3_INTR_IRQHandler"
          }
        ]
      }
    }
  }
}