$version Generated by VerilatedVcd $end
$date Thu Nov 30 22:02:48 2023 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire 12 & imm_ext [11:0] $end
  $var wire  2 % imm_src [1:0] $end
  $var wire 32 $ instr [31:0] $end
  $scope module sign_extend $end
   $var wire 32 ' DATA_WIDTH [31:0] $end
   $var wire 32 ( IMM_WIDTH [31:0] $end
   $var wire  1 # clk $end
   $var wire 12 & imm_ext [11:0] $end
   $var wire  2 % imm_src [1:0] $end
   $var wire 32 $ instr [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00010010001101000101011001111000 $
b00 %
b000100100011 &
b00000000000000000000000000100000 '
b00000000000000000000000000001100 (
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
