var pipelineJSON={"3695548192":{"nodes":[{"name":"Entry", "id":3694829152, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":3697059744, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Exit", "id":3701106832, "subtype":"exit", "start":"10.00", "end":"13.00", "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Xor", "id":3704560640, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706066752, "subtype":"ffwdDest", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Select", "id":3706072240, "subtype":"select", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706072592, "subtype":"ffwdDest", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Xor", "id":3706075232, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Global variable", "id":3706075584, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"arr", "id":3706078368, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arr\'", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3706081216, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Or", "id":3706083552, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"+", "id":3706083904, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706090816, "subtype":"ffwdDest", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"And", "id":3706093456, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}], "links":[{"from":3694829152, "to":3697059744, "details":[{"type":"table", "Width":"16"}]}, {"from":3694829152, "to":3701106832, "details":[{"type":"table", "Width":"16"}]}, {"from":3694829152, "to":3706072240, "details":[{"type":"table", "Width":"16"}]}, {"from":3694829152, "to":3706075584, "details":[{"type":"table", "Width":"16"}]}, {"from":3694829152, "to":3706075584, "details":[{"type":"table", "Width":"16"}]}, {"from":3697059744, "to":3701106832, "details":[{"type":"table", "Width":"1"}]}, {"from":3697059744, "to":3704560640, "details":[{"type":"table", "Width":"1"}]}, {"from":3697059744, "to":3706072240, "details":[{"type":"table", "Width":"1"}]}, {"from":3697059744, "to":3706075584, "details":[{"type":"table", "Width":"1"}]}, {"from":3704560640, "to":3697059744, "details":[{"type":"table", "Width":"1"}]}, {"from":3704560640, "to":3701106832, "details":[{"type":"table", "Width":"1"}]}, {"from":3704560640, "to":3706083552, "details":[{"type":"table", "Width":"1"}]}, {"from":3706066752, "to":3706072240, "details":[{"type":"table", "Width":"33"}]}, {"from":3706072240, "to":3706072240, "details":[{"type":"table", "Width":"33"}]}, {"from":3706072240, "to":3706093456, "details":[{"type":"table", "Width":"33"}]}, {"from":3706072592, "to":3706075232, "details":[{"type":"table", "Width":"1"}]}, {"from":3706075232, "to":3706083552, "details":[{"type":"table", "Width":"1"}]}, {"from":3706075584, "to":3706081216, "details":[{"type":"table", "Width":"32"}]}, {"from":3706075584, "to":3706083904, "details":[{"type":"table", "Width":"32"}]}, {"from":3706078368, "to":3706081216, "details":[{"type":"table", "Width":"64"}]}, {"from":3706081216, "to":3701106832, "details":[{"type":"table", "Width":"64"}]}, {"from":3706083552, "to":3701106832, "details":[{"type":"table", "Width":"1"}]}, {"from":3706083904, "to":3706075584, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"10", "Latency":"0"}]}, {"from":3706090816, "to":3706093456, "details":[{"type":"table", "Width":"1"}]}, {"from":3706093456, "to":3697059744, "details":[{"type":"table", "Width":"1"}]}, {"from":3706093456, "to":3701106832, "details":[{"type":"table", "Width":"1"}]}, {"from":3706093456, "to":3706072240, "details":[{"type":"table", "Width":"1"}]}, {"from":3706093456, "to":3706075584, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Start Cycle":"10", "Latency":"0"}]}]}, "3696050736":{"nodes":[{"name":"Exit", "id":3700445664, "subtype":"exit", "start":"27.00", "end":"30.00", "details":[{"type":"table", "Start Cycle":"27", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3706111840, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"16", "Latency":"0"}], "type":"inst"}, {"name":"\'temp_sum,temp_sum\'", "id":3706113600, "subtype":"pop", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'temp_sum,temp_sum\'", "Start Cycle":"17", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"f64 +", "id":3706116240, "subtype":"default", "start":"17.00", "end":"27.00", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"17", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":3706120048, "subtype":"ffwdSource", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}], "links":[{"from":3706111840, "to":3706113600, "details":[{"type":"table", "Width":"192"}]}, {"from":3706111840, "to":3706116240, "details":[{"type":"table", "Width":"192"}]}, {"from":3706111840, "to":3706113600, "details":[{"type":"table", "Width":"192"}]}, {"from":3706111840, "to":3706120048, "details":[{"type":"table", "Width":"192"}]}, {"from":3706113600, "to":3706116240, "details":[{"type":"table", "Width":"64"}]}, {"from":3706116240, "to":3706113600, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'temp_sum,temp_sum\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"27", "Latency":"0", "Subnormal Support":"On"}]}, {"from":3706116240, "to":3706120048, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"double_add_1", "id":3692881256, "type":"kernel", "children":[{"name":"double_add_1.B1", "id":3692933376, "type":"bb"}, {"name":"double_add_1.B0", "id":3692933296, "type":"bb"}, {"name":"double_add_1.B2", "id":3692932928, "type":"bb", "children":[{"name":"Cluster 1", "id":3696050736, "type":"cluster"}, {"name":"Cluster 0", "id":3695548192, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"3692932928":{"nodes":[{"name":"Cluster 1", "id":3696050736, "start":"16.00", "end":"30.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_double_add_1s_c1_enter_double_add_15", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"16", "Cluster Latency":"14"}], "type":"cluster", "children":[{"name":"Logic", "id":3696057344, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"16", "Cluster Logic Latency":"11"}], "type":"inst"}, {"name":"Exit", "id":3696120720, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"27", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 0", "id":3695548192, "start":"1.00", "end":"13.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_double_add_1s_c0_enter1_double_add_11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Logic", "id":3695554640, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":3695936800, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3700418256, "start":"13.00", "end":"16.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"13", "Latency":"3", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Loop Orch", "id":3704580480, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}], "links":[{"from":3696057344, "to":3696120720}, {"from":3695554640, "to":3695936800}, {"from":3700418256, "to":3696057344, "details":[{"type":"table", "Width":"64"}]}, {"from":3695936800, "to":3700418256, "details":[{"type":"table", "Width":"192"}]}, {"from":3704580480, "to":3695554640, "details":[{"type":"table", "Width":"1"}]}]}, "3692933296":{"nodes":[{"name":"+", "id":3694940768, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"?", "id":3695887984, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"FFwd Src", "id":3695971200, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"N", "id":3696016976, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3696450000, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3697181616, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Select", "id":3697427824, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"+", "id":3697445056, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"N", "id":3697528848, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3697829696, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"N", "id":3697832416, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":3694940768, "to":3695971200, "details":[{"type":"table", "Width":"33"}]}, {"from":3696016976, "to":3696450000, "details":[{"type":"table", "Width":"32"}]}, {"from":3696450000, "to":3697181616, "details":[{"type":"table", "Width":"1"}]}, {"from":3697427824, "to":3697445056, "details":[{"type":"table", "Width":"32"}]}, {"from":3697445056, "to":3694940768, "details":[{"type":"table", "Width":"32"}]}, {"from":3697528848, "to":3697427824, "details":[{"type":"table", "Width":"32"}]}, {"from":3697829696, "to":3697427824, "details":[{"type":"table", "Width":"1"}]}, {"from":3697832416, "to":3697829696, "details":[{"type":"table", "Width":"32"}]}]}, "3692933376":{"nodes":[{"name":"ST", "id":3695382320, "start":"1.00", "end":"2.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":9}]], "type":"inst"}, {"name":"Select", "id":3695951456, "start":"1.00", "end":"1.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"FFwd Dest", "id":3695961184, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"FFwd Dest", "id":3696181568, "start":"0.00", "end":"1.00", "subtype":"ffwdDest", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Feedback", "id":3696238864, "start":"2.00", "end":"3.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":10}]], "type":"inst"}, {"name":"result", "id":3704583248, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'result\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":3695382320, "to":3696238864, "details":[{"type":"table", "Width":"1"}]}, {"from":3695951456, "to":3695382320, "details":[{"type":"table", "Width":"64"}]}, {"from":3695961184, "to":3695951456, "details":[{"type":"table", "Width":"64"}]}, {"from":3696181568, "to":3695951456, "details":[{"type":"table", "Width":"1"}]}, {"from":3704583248, "to":3695382320, "details":[{"type":"table", "Width":"64"}]}]}};
var scheduleJSON={"3692881256":{"nodes":[{"name":"double_add_1.B0", "id":3692933296, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"N", "id":3697832416, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3697829696, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"N", "id":3697528848, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":3697427824, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"+", "id":3697445056, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"+", "id":3694940768, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3695971200, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"N", "id":3696016976, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'N\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3696450000, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Src", "id":3697181616, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"?", "id":3695887984, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"double_add_1.B2", "id":3692932928, "start":"2", "end":"32", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3695548192, "start":"3", "end":"15", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_double_add_1s_c0_enter1_double_add_11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Global variable", "id":3706075584, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"+", "id":3706083904, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Xor", "id":3704560640, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706066752, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706072592, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Xor", "id":3706075232, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Or", "id":3706083552, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"arr", "id":3706078368, "start":"2", "end":"12", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arr\'", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3706081216, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"FFwd Dest", "id":3706090816, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"And", "id":3706093456, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Select", "id":3706072240, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"33-bit Select", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"Exit", "id":3701106832, "start":"12", "end":"15", "details":[{"type":"table", "Start Cycle":"10", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3700418256, "start":"15", "end":"18", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"13", "Latency":"3", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Cluster 1", "id":3696050736, "start":"18", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_double_add_1s_c1_enter_double_add_15", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"16", "Cluster Latency":"14"}], "type":"cluster", "children":[{"name":"\'temp_sum,temp_sum\'", "id":3706113600, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'temp_sum,temp_sum\'", "Start Cycle":"17", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"f64 +", "id":3706116240, "start":"19", "end":"29", "details":[{"type":"table", "Instruction":"64-bit Floating-point Add", "Start Cycle":"17", "Latency":"10", "Rounding Scheme":"IEEE-754 RNE Rounding", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"FFwd Src", "id":3706120048, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Exit", "id":3700445664, "start":"29", "end":"32", "details":[{"type":"table", "Start Cycle":"27", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"double_add_1.B1", "id":3692933376, "start":"32", "end":"35", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"result", "id":3704583248, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Input Synchronization for \'result\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":3696181568, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":5}]], "type":"inst"}, {"name":"FFwd Dest", "id":3695961184, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"0", "Latency":"1", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Select", "id":3695951456, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"0", "Subnormal Support":"On"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"ST", "id":3695382320, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"Store", "Width":"64 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":9}]], "type":"inst"}]}], "links":[{"from":3695951456, "to":3695382320}, {"from":3695961184, "to":3695951456}, {"from":3706075584, "to":3706081216}, {"from":3706075584, "to":3706083904}, {"from":3695548192, "to":3696050736}, {"from":3695548192, "to":3700418256}, {"from":3706113600, "to":3706116240}, {"from":3706075232, "to":3706083552}, {"from":3696450000, "to":3697181616}, {"from":3696016976, "to":3696450000}, {"from":3697832416, "to":3697829696}, {"from":3697445056, "to":3694940768}, {"from":3706090816, "to":3706093456}, {"from":3692933296, "to":3692932928}, {"from":3694940768, "to":3695971200}, {"from":3706093456, "to":3701106832}, {"from":3706093456, "to":3706072240}, {"from":3697528848, "to":3697427824}, {"from":3706072592, "to":3706075232}, {"from":3697427824, "to":3697445056}, {"from":3704560640, "to":3701106832}, {"from":3704560640, "to":3706083552}, {"from":3706066752, "to":3706072240}, {"from":3706083552, "to":3701106832}, {"from":3706078368, "to":3706081216}, {"from":3700418256, "to":3696050736}, {"from":3696181568, "to":3695951456}, {"from":3706081216, "to":3701106832}, {"from":3706116240, "to":3706120048}, {"from":3692932928, "to":3692933376}, {"from":3697829696, "to":3697427824}, {"from":3704583248, "to":3695382320}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'temp_sum,temp_sum\'", "id":4294967295, "src":"3706113600", "dst":"3706116592", "type":"fMAX/II", "brief":"Data dependency", "loop":"double_add_1.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'temp_sum,temp_sum\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"120.0", "Loop feedback path that lowered II and Fmax: ":[{"type":"text", "text":"f64 +(%L)", "links":[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":"7"}]}]}], "nodes":[{"name":"\'temp_sum,temp_sum\'", "id":3706113600, "start":"17.00", "parent":"double_add_1.B2", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"f64 +", "id":3706116240, "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}, {"name":"Feedback", "id":3706116592, "end":"27.00", "parent":"double_add_1.B2", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}], "links":[{"from":3706113600, "to":3706116240}, {"from":3706116240, "to":3706116592}, {"from":3706113600, "to":3706116592, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":13, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":11, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":12, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"13", "Latency":"2 cycles", "Width":"64 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":7}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":9, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":10, "kwidth":"64", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1 cycle", "Width":"64 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/SR_relax_data_dependency/acc_unopt.cl", "line":9}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":8}, {"from":12, "to":6}, {"from":2, "to":13}, {"from":13, "to":12, "reverse":1}]};
