{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715065326346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715065326348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:02:06 2024 " "Processing started: Tue May 07 19:02:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715065326348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065326348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bird_top_entity -c bird_top_entity " "Command: quartus_map --read_settings_files=on --write_settings_files=off bird_top_entity -c bird_top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065326348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715065326634 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715065326634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331896 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-arch " "Found design unit 1: Clock_Divider-arch" {  } { { "clock_divider.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "clock_divider.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_top_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird_top_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_top_entity-beh " "Found design unit 1: bird_top_entity-beh" {  } { { "bird_top_entity.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331900 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird_top_entity " "Found entity 1: bird_top_entity" {  } { { "bird_top_entity.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_sprite_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird_sprite_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_sprite_rom-SYN " "Found design unit 1: bird_sprite_rom-SYN" {  } { { "bird_sprite_rom.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331902 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird_sprite_rom " "Found entity 1: bird_sprite_rom" {  } { { "bird_sprite_rom.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-rtl " "Found design unit 1: bird-rtl" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331904 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331904 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bird_top_entity " "Elaborating entity \"bird_top_entity\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715065331936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_addr bird_top_entity.vhd(66) " "Verilog HDL or VHDL warning at bird_top_entity.vhd(66): object \"rom_addr\" assigned a value but never read" {  } { { "bird_top_entity.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715065331936 "|bird_top_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:CLOCK_25mhz " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:CLOCK_25mhz\"" {  } { { "bird_top_entity.vhd" "CLOCK_25mhz" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_sprite_rom bird_sprite_rom:s_rom " "Elaborating entity \"bird_sprite_rom\" for hierarchy \"bird_sprite_rom:s_rom\"" {  } { { "bird_top_entity.vhd" "s_rom" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bird_sprite_rom:s_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\"" {  } { { "bird_sprite_rom.vhd" "altsyncram_component" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bird_sprite_rom:s_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\"" {  } { { "bird_sprite_rom.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 50 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bird_sprite_rom:s_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bird_data.mif " "Parameter \"init_file\" = \"bird_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715065331967 ""}  } { { "bird_sprite_rom.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 50 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715065331967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rdg1 " "Found entity 1: altsyncram_rdg1" {  } { { "db/altsyncram_rdg1.tdf" "" { Text "C:/Users/juane/Desktop/305 flappy bird/db/altsyncram_rdg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715065331994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065331994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rdg1 bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\|altsyncram_rdg1:auto_generated " "Elaborating entity \"altsyncram_rdg1\" for hierarchy \"bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\|altsyncram_rdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:c " "Elaborating entity \"bird\" for hierarchy \"bird:c\"" {  } { { "bird_top_entity.vhd" "c" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065331999 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rom_addr_out bird.vhd(14) " "VHDL Signal Declaration warning at bird.vhd(14): used implicit default value for signal \"rom_addr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos bird.vhd(46) " "VHDL Process Statement warning at bird.vhd(46): signal \"x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_pos bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_d bird.vhd(39) " "VHDL Process Statement warning at bird.vhd(39): inferring latch(es) for signal or variable \"col_d\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_d bird.vhd(39) " "VHDL Process Statement warning at bird.vhd(39): inferring latch(es) for signal or variable \"row_d\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:row_d\[0\] bird.vhd(45) " "Inferred latch for \"address:row_d\[0\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:row_d\[1\] bird.vhd(45) " "Inferred latch for \"address:row_d\[1\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:row_d\[2\] bird.vhd(45) " "Inferred latch for \"address:row_d\[2\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:row_d\[3\] bird.vhd(45) " "Inferred latch for \"address:row_d\[3\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:col_d\[0\] bird.vhd(45) " "Inferred latch for \"address:col_d\[0\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:col_d\[1\] bird.vhd(45) " "Inferred latch for \"address:col_d\[1\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:col_d\[2\] bird.vhd(45) " "Inferred latch for \"address:col_d\[2\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address:col_d\[3\] bird.vhd(45) " "Inferred latch for \"address:col_d\[3\]\" at bird.vhd(45)" {  } { { "bird.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332000 "|bird_top_entity|bird:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:VGA " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:VGA\"" {  } { { "bird_top_entity.vhd" "VGA" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065332001 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\|altsyncram_rdg1:auto_generated\|q_a\[0\] " "Synthesized away node \"bird_sprite_rom:s_rom\|altsyncram:altsyncram_component\|altsyncram_rdg1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rdg1.tdf" "" { Text "C:/Users/juane/Desktop/305 flappy bird/db/altsyncram_rdg1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "bird_sprite_rom.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_sprite_rom.vhd" 50 0 0 } } { "bird_top_entity.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/bird_top_entity.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715065332037 "|bird_top_entity|bird_sprite_rom:s_rom|altsyncram:altsyncram_component|altsyncram_rdg1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1715065332037 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1715065332037 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:col_d\[0\] " "Latch bird:c\|\\address:col_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_column\[0\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_column\[0\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:col_d\[1\] " "Latch bird:c\|\\address:col_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_column\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_column\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:col_d\[2\] " "Latch bird:c\|\\address:col_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_column\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_column\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:col_d\[3\] " "Latch bird:c\|\\address:col_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_column\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_column\[4\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:row_d\[0\] " "Latch bird:c\|\\address:row_d\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_row\[1\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_row\[1\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:row_d\[1\] " "Latch bird:c\|\\address:row_d\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:row_d\[2\] " "Latch bird:c\|\\address:row_d\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:c\|\\address:row_d\[3\] " "Latch bird:c\|\\address:row_d\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:VGA\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:VGA\|pixel_row\[4\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/juane/Desktop/305 flappy bird/vga_sync.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715065332286 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715065332286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715065332345 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715065332538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715065332538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "190 " "Implemented 190 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715065332564 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715065332564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715065332564 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1715065332564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715065332564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4914 " "Peak virtual memory: 4914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715065332571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:02:12 2024 " "Processing ended: Tue May 07 19:02:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715065332571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715065332571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715065332571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715065332571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715065333445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715065333448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:02:13 2024 " "Processing started: Tue May 07 19:02:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715065333448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715065333448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bird_top_entity -c bird_top_entity " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bird_top_entity -c bird_top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715065333448 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715065333514 ""}
{ "Info" "0" "" "Project  = bird_top_entity" {  } {  } 0 0 "Project  = bird_top_entity" 0 0 "Fitter" 0 0 1715065333515 ""}
{ "Info" "0" "" "Revision = bird_top_entity" {  } {  } 0 0 "Revision = bird_top_entity" 0 0 "Fitter" 0 0 1715065333515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715065333592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715065333593 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bird_top_entity 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"bird_top_entity\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715065333598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715065333626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715065333626 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715065333775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715065333786 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715065333910 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1715065333911 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715065334015 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1715065336107 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 33 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1715065336160 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1715065336160 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065336160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715065336162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715065336162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715065336164 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715065336164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715065336164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715065336164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1715065336613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bird_top_entity.sdc " "Synopsys Design Constraints File file not found: 'bird_top_entity.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715065336613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715065336614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c\|sprite_on~0  from: dataf  to: combout " "Cell: c\|sprite_on~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715065336614 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1715065336614 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715065336615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715065336615 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715065336615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715065336625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715065336625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715065336625 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065336639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715065337735 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1715065337808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065342992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715065346092 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715065347108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065347108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715065347588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y11 X54_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22" {  } { { "loc" "" { Generic "C:/Users/juane/Desktop/305 flappy bird/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y11 to location X54_Y22"} { { 12 { 0 ""} 44 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715065348577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715065348577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715065349290 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715065349290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065349292 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715065350015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715065350023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715065350209 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715065350209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715065350402 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715065351614 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/juane/Desktop/305 flappy bird/output_files/bird_top_entity.fit.smsg " "Generated suppressed messages file C:/Users/juane/Desktop/305 flappy bird/output_files/bird_top_entity.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715065351748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7303 " "Peak virtual memory: 7303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715065351992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:02:31 2024 " "Processing ended: Tue May 07 19:02:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715065351992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715065351992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715065351992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715065351992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715065352823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715065352828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:02:32 2024 " "Processing started: Tue May 07 19:02:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715065352828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715065352828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bird_top_entity -c bird_top_entity " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bird_top_entity -c bird_top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715065352828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715065353234 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715065354671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715065354812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:02:34 2024 " "Processing ended: Tue May 07 19:02:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715065354812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715065354812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715065354812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715065354812 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715065355377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715065355666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715065355669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 19:02:35 2024 " "Processing started: Tue May 07 19:02:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715065355669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715065355669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bird_top_entity -c bird_top_entity " "Command: quartus_sta bird_top_entity -c bird_top_entity" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715065355670 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715065355734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715065356148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715065356148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356176 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1715065356384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bird_top_entity.sdc " "Synopsys Design Constraints File file not found: 'bird_top_entity.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715065356395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356396 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Divider:CLOCK_25mhz\|clk_out Clock_Divider:CLOCK_25mhz\|clk_out " "create_clock -period 1.000 -name Clock_Divider:CLOCK_25mhz\|clk_out Clock_Divider:CLOCK_25mhz\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715065356396 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715065356396 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:VGA\|pixel_column\[0\] VGA_SYNC:VGA\|pixel_column\[0\] " "create_clock -period 1.000 -name VGA_SYNC:VGA\|pixel_column\[0\] VGA_SYNC:VGA\|pixel_column\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715065356396 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715065356396 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c\|sprite_on~0  from: datae  to: combout " "Cell: c\|sprite_on~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715065356397 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715065356397 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715065356397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715065356402 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715065356403 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715065356408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715065356423 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715065356423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.272 " "Worst-case setup slack is -5.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.272            -169.027 CLOCK_50  " "   -5.272            -169.027 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.859            -174.009 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -3.859            -174.009 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388             -22.687 VGA_SYNC:VGA\|pixel_column\[0\]  " "   -3.388             -22.687 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.446 " "Worst-case hold slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 CLOCK_50  " "    0.446               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.614               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 Clock_Divider:CLOCK_25mhz\|clk_out  " "    0.720               0.000 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356425 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065356426 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065356428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -79.659 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -2.636             -79.659 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.243 CLOCK_50  " "   -0.538             -26.243 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.109               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356429 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715065356435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715065356454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715065356949 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c\|sprite_on~0  from: datae  to: combout " "Cell: c\|sprite_on~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715065356978 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715065356978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715065356983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715065356988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715065356988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.351 " "Worst-case setup slack is -5.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.351            -173.349 CLOCK_50  " "   -5.351            -173.349 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.852            -169.537 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -3.852            -169.537 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390             -22.461 VGA_SYNC:VGA\|pixel_column\[0\]  " "   -3.390             -22.461 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.620               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 Clock_Divider:CLOCK_25mhz\|clk_out  " "    0.683               0.000 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356991 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065356992 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065356993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -79.263 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -2.636             -79.263 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -26.853 CLOCK_50  " "   -0.538             -26.853 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.127               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065356994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065356994 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715065357000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715065357090 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715065357515 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c\|sprite_on~0  from: datae  to: combout " "Cell: c\|sprite_on~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715065357541 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715065357541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715065357546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715065357547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715065357547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.018 " "Worst-case setup slack is -2.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.018             -62.400 CLOCK_50  " "   -2.018             -62.400 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864             -68.462 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -1.864             -68.462 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712             -10.926 VGA_SYNC:VGA\|pixel_column\[0\]  " "   -1.712             -10.926 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 CLOCK_50  " "    0.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 Clock_Divider:CLOCK_25mhz\|clk_out  " "    0.264               0.000 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.292               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065357551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065357552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.002 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -2.174             -31.002 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -3.165 CLOCK_50  " "   -0.324              -3.165 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.256               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357553 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715065357559 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c\|sprite_on~0  from: datae  to: combout " "Cell: c\|sprite_on~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1715065357646 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1715065357646 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715065357652 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1715065357653 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715065357653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.915 " "Worst-case setup slack is -1.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915             -56.262 CLOCK_50  " "   -1.915             -56.262 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.630             -59.185 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -1.630             -59.185 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.508              -9.712 VGA_SYNC:VGA\|pixel_column\[0\]  " "   -1.508              -9.712 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.191 " "Worst-case hold slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK_50  " "    0.191               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Clock_Divider:CLOCK_25mhz\|clk_out  " "    0.219               0.000 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.288               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065357658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715065357659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -30.916 Clock_Divider:CLOCK_25mhz\|clk_out  " "   -2.174             -30.916 Clock_Divider:CLOCK_25mhz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -3.298 CLOCK_50  " "   -0.322              -3.298 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 VGA_SYNC:VGA\|pixel_column\[0\]  " "    0.281               0.000 VGA_SYNC:VGA\|pixel_column\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715065357660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715065357660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715065358440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715065358440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5185 " "Peak virtual memory: 5185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715065358469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 19:02:38 2024 " "Processing ended: Tue May 07 19:02:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715065358469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715065358469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715065358469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715065358469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715065359078 ""}
