

================================================================
== Vitis HLS Report for 'fpadd503_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:35:31 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       17|       17|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    558|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    626|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_132_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_187_p2    |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_177_p2     |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_231_p2    |       and|   0|  0|  64|          64|          64|
    |ap_condition_280      |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_126_p2   |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_1_fu_242_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_201_p2     |        or|   0|  0|  64|          64|          64|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_1_fu_197_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_2_fu_214_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_3_fu_236_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_fu_192_p2    |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 558|         523|         523|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_208   |   9|          2|    4|          8|
    |carry_reg_107            |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   13|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_reg_282               |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_load_reg_296               |  64|   0|   64|          0|
    |carry_reg_107                |   1|   0|    1|          0|
    |i_fu_52                      |   4|   0|    4|          0|
    |icmp_ln23_reg_263            |   1|   0|    1|          0|
    |tempReg_reg_287              |  64|   0|   64|          0|
    |trunc_ln24_reg_267           |   3|   0|    3|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 206|   0|  206|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpadd503_Pipeline_VITIS_LOOP_23_1|  return value|
|a_offset    |   in|    1|     ap_none|                           a_offset|        scalar|
|a_address0  |  out|    4|   ap_memory|                                  a|         array|
|a_ce0       |  out|    1|   ap_memory|                                  a|         array|
|a_q0        |   in|   64|   ap_memory|                                  a|         array|
|b_offset    |   in|    1|     ap_none|                           b_offset|        scalar|
|b_address0  |  out|    4|   ap_memory|                                  b|         array|
|b_ce0       |  out|    1|   ap_memory|                                  b|         array|
|b_q0        |   in|   64|   ap_memory|                                  b|         array|
|c_address0  |  out|    3|   ap_memory|                                  c|         array|
|c_ce0       |  out|    1|   ap_memory|                                  c|         array|
|c_we0       |  out|    1|   ap_memory|                                  c|         array|
|c_d0        |  out|   64|   ap_memory|                                  c|         array|
+------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:20]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset"   --->   Operation 7 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%a_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset"   --->   Operation 8 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 0, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 9 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_208 = load i4 %i" [src/generic/fp_generic.c:24]   --->   Operation 11 'load' 'i_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i_208, i4 8" [src/generic/fp_generic.c:23]   --->   Operation 12 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %i_208, i4 1" [src/generic/fp_generic.c:23]   --->   Operation 13 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub" [src/generic/fp_generic.c:23]   --->   Operation 14 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i4 %i_208" [src/generic/fp_generic.c:24]   --->   Operation 15 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %a_offset_read, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i4 %tmp" [src/generic/fp_generic.c:24]   --->   Operation 17 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln24_1" [src/generic/fp_generic.c:24]   --->   Operation 18 'getelementptr' 'a_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %b_offset_read, i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 19 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i4 %tmp_s" [src/generic/fp_generic.c:24]   --->   Operation 20 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln24_2" [src/generic/fp_generic.c:24]   --->   Operation 21 'getelementptr' 'b_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 22 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:24]   --->   Operation 23 'load' 'b_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln20 = store i4 %add_ln23, i4 %i" [src/generic/fp_generic.c:20]   --->   Operation 24 'store' 'store_ln20' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp_196, void %for.inc.split" [src/generic/fp_generic.c:23]   --->   Operation 25 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:3.25ns O:3.25ns )   --->   "%a_load = load i4 %a_addr" [src/generic/fp_generic.c:24]   --->   Operation 26 'load' 'a_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i1 %carry" [src/generic/fp_generic.c:24]   --->   Operation 27 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (3.52ns)   --->   "%tempReg = add i64 %a_load, i64 %zext_ln24_3" [src/generic/fp_generic.c:24]   --->   Operation 28 'add' 'tempReg' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:24]   --->   Operation 29 'load' 'b_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:20]   --->   Operation 30 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:20]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/generic/fp_generic.c:23]   --->   Operation 32 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %trunc_ln24" [src/generic/fp_generic.c:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i64 %c, i32 0, i32 %zext_ln24" [src/generic/fp_generic.c:24]   --->   Operation 34 'getelementptr' 'c_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %b_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 35 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln24 = store i64 %add_ln24, i3 %c_addr" [src/generic/fp_generic.c:24]   --->   Operation 36 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_3)   --->   "%xor_ln24 = xor i64 %add_ln24, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 37 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_3)   --->   "%xor_ln24_1 = xor i64 %b_load, i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 38 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln24_3)   --->   "%or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_1" [src/generic/fp_generic.c:24]   --->   Operation 39 'or' 'or_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:24]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%xor_ln24_2 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:24]   --->   Operation 41 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%trunc_ln24_1 = trunc i64 %tempReg" [src/generic/fp_generic.c:24]   --->   Operation 42 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_2, i63 %trunc_ln24_1" [src/generic/fp_generic.c:24]   --->   Operation 43 'bitconcatenate' 'xor_ln24_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln24_1)   --->   "%and_ln24 = and i64 %a_load, i64 %xor_ln24_s" [src/generic/fp_generic.c:24]   --->   Operation 44 'and' 'and_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln24_3 = xor i64 %or_ln24, i64 %add_ln24" [src/generic/fp_generic.c:24]   --->   Operation 45 'xor' 'xor_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln24_1 = or i64 %xor_ln24_3, i64 %and_ln24" [src/generic/fp_generic.c:24]   --->   Operation 46 'or' 'or_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_1, i32 63" [src/generic/fp_generic.c:23]   --->   Operation 47 'bitselect' 'tmp_196' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/generic/fp_generic.c:23]   --->   Operation 48 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
b_offset_read          (read             ) [ 0000]
a_offset_read          (read             ) [ 0000]
store_ln20             (store            ) [ 0000]
br_ln0                 (br               ) [ 0111]
i_208                  (load             ) [ 0000]
icmp_ln23              (icmp             ) [ 0111]
add_ln23               (add              ) [ 0000]
br_ln23                (br               ) [ 0000]
trunc_ln24             (trunc            ) [ 0111]
tmp                    (bitconcatenate   ) [ 0000]
zext_ln24_1            (zext             ) [ 0000]
a_addr                 (getelementptr    ) [ 0010]
tmp_s                  (bitconcatenate   ) [ 0000]
zext_ln24_2            (zext             ) [ 0000]
b_addr                 (getelementptr    ) [ 0010]
store_ln20             (store            ) [ 0000]
carry                  (phi              ) [ 0010]
a_load                 (load             ) [ 0101]
zext_ln24_3            (zext             ) [ 0000]
tempReg                (add              ) [ 0101]
b_load                 (load             ) [ 0101]
specpipeline_ln20      (specpipeline     ) [ 0000]
speclooptripcount_ln20 (speclooptripcount) [ 0000]
specloopname_ln23      (specloopname     ) [ 0000]
zext_ln24              (zext             ) [ 0000]
c_addr                 (getelementptr    ) [ 0000]
add_ln24               (add              ) [ 0000]
store_ln24             (store            ) [ 0000]
xor_ln24               (xor              ) [ 0000]
xor_ln24_1             (xor              ) [ 0000]
or_ln24                (or               ) [ 0000]
bit_sel                (bitselect        ) [ 0000]
xor_ln24_2             (xor              ) [ 0000]
trunc_ln24_1           (trunc            ) [ 0000]
xor_ln24_s             (bitconcatenate   ) [ 0000]
and_ln24               (and              ) [ 0000]
xor_ln24_3             (xor              ) [ 0000]
or_ln24_1              (or               ) [ 0000]
tmp_196                (bitselect        ) [ 0111]
br_ln23                (br               ) [ 0111]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_offset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="b_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="c_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="3" slack="0"/>
<pin id="98" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln24_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="carry_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="carry_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln20_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_208_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_208/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln23_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln23_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln24_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln24_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln24_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln20_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln24_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tempReg_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln24_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln24_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln24_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xor_ln24_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="1"/>
<pin id="199" dir="0" index="1" bw="64" slack="1"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="or_ln24_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="bit_sel_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="0" index="2" bw="7" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln24_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_2/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="trunc_ln24_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="1"/>
<pin id="222" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xor_ln24_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="63" slack="0"/>
<pin id="227" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln24_s/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln24_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="1"/>
<pin id="233" dir="0" index="1" bw="64" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="xor_ln24_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="64" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln24_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln24_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_196_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_196/3 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln23_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="267" class="1005" name="trunc_ln24_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="2"/>
<pin id="269" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="272" class="1005" name="a_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="1"/>
<pin id="274" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="b_addr_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="282" class="1005" name="a_load_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="287" class="1005" name="tempReg_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="296" class="1005" name="b_load_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_196_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_196 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="68" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="62" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="56" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="138" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="172"><net_src comp="132" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="111" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="82" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="191"><net_src comp="187" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="205"><net_src comp="192" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="214" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="201" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="187" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="231" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="52" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="262"><net_src comp="256" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="266"><net_src comp="126" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="138" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="275"><net_src comp="68" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="280"><net_src comp="75" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="285"><net_src comp="82" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="290"><net_src comp="177" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="299"><net_src comp="88" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="305"><net_src comp="248" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: c | {3 }
 - Input state : 
	Port: fpadd503_Pipeline_VITIS_LOOP_23_1 : a_offset | {1 }
	Port: fpadd503_Pipeline_VITIS_LOOP_23_1 : a | {1 2 }
	Port: fpadd503_Pipeline_VITIS_LOOP_23_1 : b_offset | {1 }
	Port: fpadd503_Pipeline_VITIS_LOOP_23_1 : b | {1 2 }
	Port: fpadd503_Pipeline_VITIS_LOOP_23_1 : c | {}
  - Chain level:
	State 1
		store_ln20 : 1
		i_208 : 1
		icmp_ln23 : 2
		add_ln23 : 2
		br_ln23 : 3
		trunc_ln24 : 2
		tmp : 3
		zext_ln24_1 : 4
		a_addr : 5
		tmp_s : 3
		zext_ln24_2 : 4
		b_addr : 5
		a_load : 6
		b_load : 6
		store_ln20 : 3
	State 2
		zext_ln24_3 : 1
		tempReg : 2
	State 3
		c_addr : 1
		store_ln24 : 2
		xor_ln24 : 1
		or_ln24 : 1
		xor_ln24_2 : 1
		xor_ln24_s : 1
		and_ln24 : 2
		xor_ln24_3 : 1
		or_ln24_1 : 2
		tmp_196 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      xor_ln24_fu_192     |    0    |    64   |
|    xor   |     xor_ln24_1_fu_197    |    0    |    64   |
|          |     xor_ln24_2_fu_214    |    0    |    2    |
|          |     xor_ln24_3_fu_236    |    0    |    64   |
|----------|--------------------------|---------|---------|
|          |      add_ln23_fu_132     |    0    |    13   |
|    add   |      tempReg_fu_177      |    0    |    71   |
|          |      add_ln24_fu_187     |    0    |    71   |
|----------|--------------------------|---------|---------|
|    or    |      or_ln24_fu_201      |    0    |    64   |
|          |     or_ln24_1_fu_242     |    0    |    64   |
|----------|--------------------------|---------|---------|
|    and   |      and_ln24_fu_231     |    0    |    64   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln23_fu_126     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   read   | b_offset_read_read_fu_56 |    0    |    0    |
|          | a_offset_read_read_fu_62 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln24_fu_138    |    0    |    0    |
|          |    trunc_ln24_1_fu_220   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_142        |    0    |    0    |
|bitconcatenate|       tmp_s_fu_155       |    0    |    0    |
|          |     xor_ln24_s_fu_223    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln24_1_fu_150    |    0    |    0    |
|   zext   |    zext_ln24_2_fu_163    |    0    |    0    |
|          |    zext_ln24_3_fu_173    |    0    |    0    |
|          |     zext_ln24_fu_183     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|      bit_sel_fu_207      |    0    |    0    |
|          |      tmp_196_fu_248      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   554   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_272  |    4   |
|  a_load_reg_282  |   64   |
|  b_addr_reg_277  |    4   |
|  b_load_reg_296  |   64   |
|   carry_reg_107  |    1   |
|     i_reg_256    |    4   |
| icmp_ln23_reg_263|    1   |
|  tempReg_reg_287 |   64   |
|  tmp_196_reg_302 |    1   |
|trunc_ln24_reg_267|    3   |
+------------------+--------+
|       Total      |   210  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_88 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   16   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   554  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   210  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   210  |   572  |
+-----------+--------+--------+--------+
