#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov  2 11:30:27 2025
# Process ID         : 89140
# Current directory  : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado.exe -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1\vivado.jou
# Running On         : TheJackdaw
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/ Radeon 780M Graphics      
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33492 MB
# Swap memory        : 12884 MB
# Total Virtual      : 46376 MB
# Available Virtual  : 16149 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 49990
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg484-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1003.316 ; gain = 466.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_A_re_RAM_AUTO_1R1W' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_A_re_RAM_AUTO_1R1W' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_A_re_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_L_re_RAM_AUTO_1R1W' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_L_re_RAM_AUTO_1R1W' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_L_re_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_flow_control_loop_pipe_sequential_init' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_flow_control_loop_pipe_sequential_init' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_724_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sparsemux_7_2_16_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sparsemux_7_2_16_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_16_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_mul_16s_16s_32_2_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_mul_16s_16s_32_2_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/ip/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/ip/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_mul_34s_33s_67_3_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_34s_33s_67_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_mul_34s_33s_67_3_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_34s_33s_67_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_mul_2s_2s_3_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_2s_2s_3_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_mul_2s_2s_3_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_2s_2s_3_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_mul_2s_2s_2_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_mul_2s_2s_2_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_2s_2s_2_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_ctlz_17_17_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_ctlz_17_17_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_ctlz_17_17_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_ctlz_34_34_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_ctlz_34_34_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_ctlz_34_34_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_ctlz_34_34_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sparsemux_7_2_17_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sparsemux_7_2_17_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_17_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sparsemux_7_2_1_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sparsemux_7_2_1_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_1_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sparsemux_7_2_34_1_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sparsemux_7_2_34_1_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sparsemux_7_2_34_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sdiv_34ns_19s_34_38_1' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_sdiv_34ns_19s_34_38_1' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_VITIS_LOOP_734_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'kernel_cholesky_0' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln102_reg_929_reg' and it is trimmed from '32' to '16' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:480]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln101_reg_913_reg' and it is trimmed from '32' to '16' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:479]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln100_reg_897_reg' and it is trimmed from '32' to '16' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:478]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_reg_881_reg' and it is trimmed from '32' to '16' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.v:481]
WARNING: [Synth 8-6014] Unused sequential element loop[33].divisor_tmp_reg[34] was removed.  [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:57]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:146]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port reset in module kernel_cholesky_0_sdiv_34ns_19s_34_38_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module kernel_cholesky_0_mul_16s_16s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module kernel_cholesky_0_mul_34s_33s_67_3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized349 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized349 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized349 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized349 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized349 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized347 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized347 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized347 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized347 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized347 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized345 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized343 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized343 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized343 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized343 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized343 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized331 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized331 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized331 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized331 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized331 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized341 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized341 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized341 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized341 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized341 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized339 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized187 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized187 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized187 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized187 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized187 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized181 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[10] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[9] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[8] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized337 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized337 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized337 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized335 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized335 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized335 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized333 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized333 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized333 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized333 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized333 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1287.164 ; gain = 750.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1287.164 ; gain = 750.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 1287.164 ; gain = 750.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.553 . Memory (MB): peak = 1287.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6908 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kernel_cholesky_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/kernel_cholesky_0_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1396.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.301 . Memory (MB): peak = 1400.914 ; gain = 4.664
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.914 ; gain = 864.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.914 ; gain = 864.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:53 . Memory (MB): peak = 1400.914 ; gain = 864.375
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '34' to '33' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_sdiv_34ns_19s_34_38_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln89_reg_5950_reg' and it is trimmed from '54' to '17' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2022]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln_reg_5618_reg' and it is trimmed from '63' to '52' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2134]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln89_reg_5613_reg' and it is trimmed from '64' to '55' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2136]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln100_reg_5418_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2056]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln285_reg_5180_reg' and it is trimmed from '67' to '51' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2143]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln89_1_reg_5981_reg' and it is trimmed from '54' to '34' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2021]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln89_3_reg_5628_reg' and it is trimmed from '63' to '52' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2133]
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln89_2_reg_5623_reg' and it is trimmed from '64' to '55' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2135]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln189_reg_5465_reg' and it is trimmed from '36' to '35' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:1887]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln99_reg_5392_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2057]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln284_reg_5149_reg' and it is trimmed from '67' to '51' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:2142]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "kernel_cholesky_0_L_re_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1400.914 ; gain = 864.375
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized178) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized178) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1:/kernel_cholesky_0_dsqrt_64ns_64ns_64_57_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_16s_16s_32_2_1_U8/buff0_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_16s_16s_32_2_1_U6/buff0_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_16s_16s_32_2_1_U9/buff0_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_16s_16s_32_2_1_U7/buff0_reg' and it is trimmed from '32' to '31' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_mul_16s_16s_32_2_1.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln458_reg_5032_reg' and it is trimmed from '3' to '2' bits. [d:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/2447/hdl/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.v:1897]
INFO: [Synth 8-3971] The signal "inst/L_re_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/L_im_U/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1__1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[40]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[39]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[38]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[37]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[36]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[35]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[34]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[33]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[32]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[31]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[30]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[29]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[28]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[27]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[26]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[25]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[24]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[23]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[22]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[21]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[20]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[19]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[18]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[17]) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[47]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[46]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[45]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[44]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[43]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[42]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
WARNING: [Synth 8-3332] Sequential element (buff0_reg[41]__0) is unused and will be removed from module kernel_cholesky_0_mul_34s_33s_67_3_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1400.914 ; gain = 864.375
---------------------------------------------------------------------------------
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_6 : 0 0 : 3137 5981 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_6 : 0 1 : 2844 5981 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_c : 0 0 : 3137 5981 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_c : 0 1 : 2844 5981 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_9 : 0 0 : 3035 5804 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_9 : 0 1 : 2769 5804 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_d : 0 0 : 3035 5804 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 tmp_product_d : 0 1 : 2769 5804 : Used 1 time 100
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U7/buff0_reg_0 : 0 0 : 2000 2000 : Used 1 time 0
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U8/buff0_reg_5 : 0 0 : 2000 2000 : Used 1 time 0
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U6/buff0_reg_2 : 0 0 : 1984 1984 : Used 1 time 0
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U9/buff0_reg_4 : 0 0 : 1984 1984 : Used 1 time 0
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U31/buff0_reg_10 : 0 0 : 1969 1969 : Used 1 time 0
 Sort Area is kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s__GC0 mul_16s_16s_32_2_1_U32/buff0_reg_e : 0 0 : 1969 1969 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:29 . Memory (MB): peak = 1472.348 ; gain = 935.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:31 . Memory (MB): peak = 1495.879 ; gain = 959.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/L_re_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/L_im_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:40 . Memory (MB): peak = 1545.672 ; gain = 1009.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:45 . Memory (MB): peak = 1727.973 ; gain = 1191.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 1727.973 ; gain = 1191.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1730.781 ; gain = 1194.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1730.781 ; gain = 1194.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:47 . Memory (MB): peak = 1755.598 ; gain = 1219.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:48 . Memory (MB): peak = 1755.598 ; gain = 1219.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                      | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s | (A*B')'           | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s | (A'*B')'          | 30     | 18     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s | (A*B')'           | 30     | 18     | -      | -      | 31     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_16s_16s_32_2_1                                                             | (A*B)'            | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_16s_16s_32_2_1                                                             | (A*B)'            | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | A'*B'             | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | A'*B'             | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|kernel_cholesky_0_mul_34s_33s_67_3_1                                                             | (PCIN>>17+A'*B')' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------------------------------------------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   541|
|2     |DSP48E1  |    14|
|7     |LUT1     |   806|
|8     |LUT2     |  1206|
|9     |LUT3     |  4615|
|10    |LUT4     |   474|
|11    |LUT5     |   646|
|12    |LUT6     |  1103|
|13    |MUXCY    |  3398|
|14    |MUXF7    |    41|
|15    |MUXF8    |    10|
|16    |RAM16X1S |    32|
|17    |RAMB18E1 |     2|
|18    |SRL16E   |    69|
|19    |SRLC32E  |    96|
|20    |XORCY    |  3506|
|21    |FDRE     | 10996|
|22    |FDSE     |   234|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:48 . Memory (MB): peak = 1755.598 ; gain = 1219.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:41 . Memory (MB): peak = 1755.598 ; gain = 1105.309
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:48 . Memory (MB): peak = 1755.598 ; gain = 1219.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1760.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7544 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1769.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 952 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 920 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

Synth Design complete | Checksum: a989df36
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 257 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:57 . Memory (MB): peak = 1769.371 ; gain = 1462.410
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1769.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 4302f9e2cb013e44
INFO: [Coretcl 2-1174] Renamed 800 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1769.371 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xillinx_Project/hlstrack2025/cholesky_test/kernel_cholesky_0/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  2 11:32:38 2025...
