/dts-v1/;
/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "SiFive,FU540G-dev", "fu540-dev", "sifive-dev";
	model = "SiFive,FU540G";
	L45: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
	    timebase-frequency = <1000000>;
		L8: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <128>;
			i-cache-size = <16384>;                       
			reg = <0>;
			riscv,isa = "rv64imac";			
			status = "disabled";
			L4: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L12: cpu@1 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
                        mmu-type = "riscv,sv39";			
                        reg = <1>;
                        riscv,isa = "rv64imafdc";                        
                        tlb-split;
                        status = "okay";
			L9: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L16: cpu@2 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
                        mmu-type = "riscv,sv39";			
                        reg = <2>;
                        riscv,isa = "rv64imafdc";                        
                        tlb-split;
                        status = "okay";
			L13: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L20: cpu@3 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
                        mmu-type = "riscv,sv39";			
                        reg = <3>;
                        riscv,isa = "rv64imafdc";                        
                        tlb-split;
                        status = "okay";
			L17: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
		L24: cpu@4 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <32768>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <32768>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
                        mmu-type = "riscv,sv39";			
                        reg = <4>;
                        riscv,isa = "rv64imafdc";                        
                        tlb-split;
                        status = "okay";
			L21: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L40: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x40000000>;
		clocks = <&clkcfg 26>;
	};
	L44: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "SiFive,FU540G-soc", "fu540-soc", "sifive-soc", "simple-bus";
		ranges;		
		L0: cache-controller@2010000 {
			compatible = "sifive,fu540-c000-ccache", "cache";
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <2097152>;
			cache-unified;
			interrupt-parent = <&L1>;
			interrupts = <1 2 3>;
			reg = <0x0 0x2010000 0x0 0x1000>;
		};
		L1: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "sifive,plic-1.0.0";
			reg = <0x0 0xc000000 0x0 0x4000000>;
			riscv,ndev = <53>;
			interrupt-controller;
			interrupts-extended = <&L4 11 &L9 11 &L9 9 &L13 11 &L13 9 &L17 11 &L17 9 &L21 11 &L21 9>;
		};			
		L28: global-external-interrupts {
			interrupt-parent = <&L1>;
			interrupts = <13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 						69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 						118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 					160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181>;
		};				
		L29: local-external-interrupts-0 {
			interrupt-parent = <&L4>;
			interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63>;
		};
		L30: local-external-interrupts-1 {
			interrupt-parent = <&L9>;
			interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63>;
		};
		L31: local-external-interrupts-2 {
			interrupt-parent = <&L13>;
			interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63>;
		};
		L32: local-external-interrupts-3 {
			interrupt-parent = <&L17>;
			interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63>;
		};
		L33: local-external-interrupts-4 {
			interrupt-parent = <&L21>;
			interrupts = <16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63>;
		};
		L27: dma@3000000 {
			compatible = "sifive,fu540-c000-pdma";
			reg = <0x0 0x3000000 0x0 0x8000>;
			interrupt-parent = <&L1>;
			interrupts = <23 24 25 26 27 28 29 30>;
			#dma-cells = <1>;
		};

	};

    	refclk: refclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <600000000>;
		clock-output-names = "msspllclk";
    	};    
    	clkcfg: clkcfg@20002000 {
            compatible = "microchip,pfsoc-clkcfg";
            reg = <0x0 0x20002000 0x0 0x1000>;
            reg-names = "mss_sysreg";
            clocks = <&refclk>;
            #clock-cells = <1>;
            clock-output-names = "cpuclk", "axiclk", "ahbclk", "ENVMclk", "MAC0clk", "MAC1clk", "MMCclk", "TIMERclk", "MMUART0clk", "MMUART1clk", "MMUART2clk", "MMUART3clk", "MMUART4clk", "SPI0clk", 			"SPI1clk", "I2C0clk", "I2C1clk", "CAN0clk", "CAN1clk", "USBclk", "RESERVED", "RTCclk", "QSPIclk", "GPIO0clk", "GPIO1clk", "GPIO2clk", "DDRCclk", "FIC0clk", "FIC1clk", "FIC2clk", "FIC3clk", 			"ATHENAclk", "CFMclk";
        };
    	serial0: serial@20000000 {
            compatible = "ns16550a";
            reg = <0x0 0x20000000 0x0 0x400>;
            reg-io-width = <4>;
            reg-shift = <2>;
            interrupt-parent = <&L1>;
            interrupts = <90>;
            current-speed = <115200>;
            clocks = <&clkcfg 8>;
            status = "disabled"; /* Reserved for the HSS */
        };
    	serial1: serial@20100000 {
            compatible = "ns16550a";
            reg = <0x0 0x20100000 0x0 0x400>;
            reg-io-width = <4>;
            reg-shift = <2>;
            interrupt-parent = <&L1>;
            interrupts = <91>;
            current-speed = <115200>;	    
	    clocks = <&clkcfg 9>;
            status = "okay";
        };
    	serial2: serial@20102000 {
            compatible = "ns16550a";
            reg = <0x0 0x20102000 0x0 0x400>;
            reg-io-width = <4>;
            reg-shift = <2>;
            interrupt-parent = <&L1>;
            interrupts = <92>;
            current-speed = <115200>;
            clocks = <&clkcfg 10>;
            status = "okay";
        };
    	serial3: serial@20104000 {
            compatible = "ns16550a";
            reg = <0x0 0x20104000 0x0 0x400>;
            reg-io-width = <4>;
            reg-shift = <2>;
            interrupt-parent = <&L1>;
            interrupts = <93>;
            current-speed = <115200>;
            clocks = <&clkcfg 11>;
            status = "okay";
        };
        emmc: sdhc@20008000 {
           compatible = "cdns,sd4hc";
           reg = <0x0 0x20008000 0x0 0x1000>;
           interrupt-parent = <&L1>;
           interrupts = <88 89>;
           pinctrl-names = "default";
           clocks = <&clkcfg 6>;     
           bus-width = <4>;
	   cap-mmc-highspeed;
           mmc-ddr-3_3v; 
           max-frequency = <200000000>;
	   non-removable;
	   no-sd;
	   no-sdio;
           voltage-ranges = <3300 3300>;
	   status = "okay";
        };
        /*sdcard: sdhc@20008000 {
            compatible = "cdns,sd4hc";
            reg = <0x0 0x20008000 0x0 0x1000>;
            interrupt-parent = <&L1>;
            interrupts = <88>;
            pinctrl-names = "default";
            clocks = <&clkcfg 6>;         
            bus-width = <4>;
	    disable-wp;
	    no-1-8-v;
	    cap-mmc-highspeed;
	    cap-sd-highspeed;
	    card-detect-delay = <200>;
            sd-uhs-sdr12;
	    sd-uhs-sdr25;
	    sd-uhs-sdr50;
	    sd-uhs-sdr104;  
            max-frequency = <200000000>;
	    status = "okay";     
        };*/

       /* emac0: ethernet@20110000 {
            compatible = "cdns,macb";
            reg = <0x0 0x20110000 0x0 0x2000>;
            interrupt-parent = <&L1>;
            interrupts = <64 65 66 67>;
            mac-address = [56 34 12 00 FC 00];
            phy-mode = "sgmii";
            clocks = <&clkcfg 4>, <&clkcfg 1>;
            clock-names = "pclk", "hclk";   

            #address-cells = <1>;
            #size-cells = <0>;
            phy0: ethernet-phy@8 {
                        reg = <8>;
                ti,fifo-depth = <0x01>;
            };
        }; */ 
        emac1: ethernet@20112000 {
            compatible = "cdns,macb";
            reg = <0x0 0x20112000 0x0 0x2000>;
            interrupt-parent = <&L1>;
            interrupts = <70 71 72 73>;
            mac-address = [56 34 12 00 FC 00];
            phy-mode = "sgmii";
            clocks = <&clkcfg 5>, <&clkcfg 2>;
            clock-names = "pclk", "hclk";   
            #address-cells = <1>;
            #size-cells = <0>;
            phy1: ethernet-phy@9 {
                        reg = <9>;
                ti,fifo-depth = <0x01>;
            };
        };
	L60: uio_axi_lsram@2030000000 {
		compatible = "generic-uio";
		reg = <0x20 0x30000000 0 0x80000000 >;
                status = "okay";
        };
};
