
2022_NTUR_RearBox.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009590  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  080096a0  080096a0  000196a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009c64  08009c64  0002020c  2**0
                  CONTENTS
  4 .ARM          00000000  08009c64  08009c64  0002020c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009c64  08009c64  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009c64  08009c64  00019c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009c68  08009c68  00019c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08009c6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  2000020c  08009e78  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08009e78  00020454  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000135ca  00000000  00000000  00020235  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d1b  00000000  00000000  000337ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00036520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b8  00000000  00000000  000377e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa72  00000000  00000000  000389a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015648  00000000  00000000  00053412  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000967be  00000000  00000000  00068a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ff218  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006240  00000000  00000000  000ff268  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000020c 	.word	0x2000020c
 800012c:	00000000 	.word	0x00000000
 8000130:	08009688 	.word	0x08009688

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000210 	.word	0x20000210
 800014c:	08009688 	.word	0x08009688

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <CRC8_Calc>:
    0xb2, 0xb5, 0xbc, 0xbb, 0x96, 0x91, 0x98, 0x9f, 0x8a, 0x8d, 0x84, 0x83,
    0xde, 0xd9, 0xd0, 0xd7, 0xc2, 0xc5, 0xcc, 0xcb, 0xe6, 0xe1, 0xe8, 0xef,
    0xfa, 0xfd, 0xf4, 0xf3
};

uint8_t CRC8_Calc (uint8_t *p, uint8_t len) {
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	70fb      	strb	r3, [r7, #3]
        uint16_t i;
        uint16_t crc = 0x0;
 800111c:	2300      	movs	r3, #0
 800111e:	81fb      	strh	r3, [r7, #14]

        while (len--) {
 8001120:	e015      	b.n	800114e <CRC8_Calc+0x3e>
                i = (crc ^ *p++) & 0xFF;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	1c5a      	adds	r2, r3, #1
 8001126:	607a      	str	r2, [r7, #4]
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b29a      	uxth	r2, r3
 800112c:	89fb      	ldrh	r3, [r7, #14]
 800112e:	4053      	eors	r3, r2
 8001130:	b29b      	uxth	r3, r3
 8001132:	b2db      	uxtb	r3, r3
 8001134:	81bb      	strh	r3, [r7, #12]
                crc = (crc_table[i] ^ (crc << 8)) & 0xFF;
 8001136:	89bb      	ldrh	r3, [r7, #12]
 8001138:	4a0b      	ldr	r2, [pc, #44]	; (8001168 <CRC8_Calc+0x58>)
 800113a:	5cd3      	ldrb	r3, [r2, r3]
 800113c:	b21a      	sxth	r2, r3
 800113e:	89fb      	ldrh	r3, [r7, #14]
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b21b      	sxth	r3, r3
 8001144:	4053      	eors	r3, r2
 8001146:	b21b      	sxth	r3, r3
 8001148:	b29b      	uxth	r3, r3
 800114a:	b2db      	uxtb	r3, r3
 800114c:	81fb      	strh	r3, [r7, #14]
        while (len--) {
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	1e5a      	subs	r2, r3, #1
 8001152:	70fa      	strb	r2, [r7, #3]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1e4      	bne.n	8001122 <CRC8_Calc+0x12>
        }

        return crc & 0xFF;
 8001158:	89fb      	ldrh	r3, [r7, #14]
 800115a:	b2db      	uxtb	r3, r3
}
 800115c:	4618      	mov	r0, r3
 800115e:	3714      	adds	r7, #20
 8001160:	46bd      	mov	sp, r7
 8001162:	bc80      	pop	{r7}
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	08009774 	.word	0x08009774

0800116c <MLX90614_ReadReg>:

	HAL_I2C_Master_Transmit(&hi2c1, (devAddr << 1), i2cdata, 4, 0xFFFF);
	HAL_Delay(10);
	MLX90614_SendDebugMsg(MLX90614_DBG_MSG_W, devAddr, i2cdata[0], data, i2cdata[3], 0x00);
}
uint16_t MLX90614_ReadReg(uint8_t devAddr, uint8_t regAddr, uint8_t dbg_lvl) {
 800116c:	b590      	push	{r4, r7, lr}
 800116e:	b08b      	sub	sp, #44	; 0x2c
 8001170:	af04      	add	r7, sp, #16
 8001172:	4603      	mov	r3, r0
 8001174:	71fb      	strb	r3, [r7, #7]
 8001176:	460b      	mov	r3, r1
 8001178:	71bb      	strb	r3, [r7, #6]
 800117a:	4613      	mov	r3, r2
 800117c:	717b      	strb	r3, [r7, #5]
	uint16_t data;
	uint8_t in_buff[3], crc_buff[5], crc;

	HAL_I2C_Mem_Read(&hi2c1, (devAddr<<1), regAddr, 1, in_buff, 3, 100);
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	b29b      	uxth	r3, r3
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	b299      	uxth	r1, r3
 8001186:	79bb      	ldrb	r3, [r7, #6]
 8001188:	b29a      	uxth	r2, r3
 800118a:	2364      	movs	r3, #100	; 0x64
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2303      	movs	r3, #3
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	481e      	ldr	r0, [pc, #120]	; (8001214 <MLX90614_ReadReg+0xa8>)
 800119c:	f003 f8c6 	bl	800432c <HAL_I2C_Mem_Read>

	// For a read word command, in the crc8 calculus, you have to include [SA_W, Command, SA_R, LSB, MSB]
	crc_buff[0] = (devAddr<<1);
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	723b      	strb	r3, [r7, #8]
	crc_buff[1] = regAddr;
 80011a8:	79bb      	ldrb	r3, [r7, #6]
 80011aa:	727b      	strb	r3, [r7, #9]
	crc_buff[2] = (devAddr<<1) + 1;
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	3301      	adds	r3, #1
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	72bb      	strb	r3, [r7, #10]
	crc_buff[3] = in_buff[0];
 80011b8:	7c3b      	ldrb	r3, [r7, #16]
 80011ba:	72fb      	strb	r3, [r7, #11]
	crc_buff[4] = in_buff[1];
 80011bc:	7c7b      	ldrb	r3, [r7, #17]
 80011be:	733b      	strb	r3, [r7, #12]
	crc = CRC8_Calc(crc_buff, 5);
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	2105      	movs	r1, #5
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff ffa2 	bl	8001110 <CRC8_Calc>
 80011cc:	4603      	mov	r3, r0
 80011ce:	757b      	strb	r3, [r7, #21]

	data = (in_buff[1] <<8 | in_buff[0]);
 80011d0:	7c7b      	ldrb	r3, [r7, #17]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	7c3b      	ldrb	r3, [r7, #16]
 80011d8:	b21b      	sxth	r3, r3
 80011da:	4313      	orrs	r3, r2
 80011dc:	b21b      	sxth	r3, r3
 80011de:	82fb      	strh	r3, [r7, #22]

	//TODO: implement CRC8 check on data received
	if (crc != in_buff[2]) {
 80011e0:	7cbb      	ldrb	r3, [r7, #18]
 80011e2:	7d7a      	ldrb	r2, [r7, #21]
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d001      	beq.n	80011ec <MLX90614_ReadReg+0x80>
		data = 0x0000;
 80011e8:	2300      	movs	r3, #0
 80011ea:	82fb      	strh	r3, [r7, #22]
	}
	if(dbg_lvl == MLX90614_DBG_ON)	MLX90614_SendDebugMsg(MLX90614_DBG_MSG_R, devAddr, regAddr, data, in_buff[2], crc);
 80011ec:	797b      	ldrb	r3, [r7, #5]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d10b      	bne.n	800120a <MLX90614_ReadReg+0x9e>
 80011f2:	7cbb      	ldrb	r3, [r7, #18]
 80011f4:	8afc      	ldrh	r4, [r7, #22]
 80011f6:	79b8      	ldrb	r0, [r7, #6]
 80011f8:	79f9      	ldrb	r1, [r7, #7]
 80011fa:	7d7a      	ldrb	r2, [r7, #21]
 80011fc:	9201      	str	r2, [sp, #4]
 80011fe:	9300      	str	r3, [sp, #0]
 8001200:	4623      	mov	r3, r4
 8001202:	4602      	mov	r2, r0
 8001204:	2001      	movs	r0, #1
 8001206:	f000 f807 	bl	8001218 <MLX90614_SendDebugMsg>

	//HAL_Delay(1);
	return data;
 800120a:	8afb      	ldrh	r3, [r7, #22]
}
 800120c:	4618      	mov	r0, r3
 800120e:	371c      	adds	r7, #28
 8001210:	46bd      	mov	sp, r7
 8001212:	bd90      	pop	{r4, r7, pc}
 8001214:	20000344 	.word	0x20000344

08001218 <MLX90614_SendDebugMsg>:
				  HAL_UART_Transmit(&huart1,(uint8_t *)temp_buff, strlen((const char *)temp_buff),0xFFFF);
					//CDC_Transmit_FS(temp_buff, strlen((const char *)temp_buff));
			  }
		  }
}
void MLX90614_SendDebugMsg(uint8_t op_type, uint8_t devAddr, uint8_t regAddr, uint16_t data, uint8_t crc_in, uint8_t crc_calc) {
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b087      	sub	sp, #28
 800121c:	af04      	add	r7, sp, #16
 800121e:	4604      	mov	r4, r0
 8001220:	4608      	mov	r0, r1
 8001222:	4611      	mov	r1, r2
 8001224:	461a      	mov	r2, r3
 8001226:	4623      	mov	r3, r4
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	4603      	mov	r3, r0
 800122c:	71bb      	strb	r3, [r7, #6]
 800122e:	460b      	mov	r3, r1
 8001230:	717b      	strb	r3, [r7, #5]
 8001232:	4613      	mov	r3, r2
 8001234:	807b      	strh	r3, [r7, #2]
	if(op_type == MLX90614_DBG_MSG_W) {
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d118      	bne.n	800126e <MLX90614_SendDebugMsg+0x56>
		snprintf(temp_buff, sizeof(temp_buff), "W Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_calc);
 800123c:	79b8      	ldrb	r0, [r7, #6]
 800123e:	797b      	ldrb	r3, [r7, #5]
 8001240:	887a      	ldrh	r2, [r7, #2]
 8001242:	7f39      	ldrb	r1, [r7, #28]
 8001244:	9102      	str	r1, [sp, #8]
 8001246:	9201      	str	r2, [sp, #4]
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	4603      	mov	r3, r0
 800124c:	4a18      	ldr	r2, [pc, #96]	; (80012b0 <MLX90614_SendDebugMsg+0x98>)
 800124e:	2180      	movs	r1, #128	; 0x80
 8001250:	4818      	ldr	r0, [pc, #96]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 8001252:	f005 ff8b 	bl	800716c <sniprintf>
		HAL_UART_Transmit(&huart1,(uint8_t *)temp_buff, strlen((const char *)temp_buff),0xFFFF);
 8001256:	4817      	ldr	r0, [pc, #92]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 8001258:	f7fe ff7a 	bl	8000150 <strlen>
 800125c:	4603      	mov	r3, r0
 800125e:	b29a      	uxth	r2, r3
 8001260:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001264:	4913      	ldr	r1, [pc, #76]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 8001266:	4814      	ldr	r0, [pc, #80]	; (80012b8 <MLX90614_SendDebugMsg+0xa0>)
 8001268:	f004 fe63 	bl	8005f32 <HAL_UART_Transmit>
		snprintf(temp_buff, sizeof(temp_buff), "R Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_in:0x%02X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_in, crc_calc);
		HAL_UART_Transmit(&huart1,(uint8_t *)temp_buff, strlen((const char *)temp_buff),0xFFFF);
		//CDC_Transmit_FS(temp_buff, strlen((const char *)temp_buff));
	}

}
 800126c:	e01c      	b.n	80012a8 <MLX90614_SendDebugMsg+0x90>
	else if (op_type == MLX90614_DBG_MSG_R) {
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d119      	bne.n	80012a8 <MLX90614_SendDebugMsg+0x90>
		snprintf(temp_buff, sizeof(temp_buff), "R Dev: 0x%02X, Reg: 0x%02X, Data: 0x%04X, CRC8_in:0x%02X, CRC8_calc:0x%02X\r\n", devAddr, regAddr, data, crc_in, crc_calc);
 8001274:	79bc      	ldrb	r4, [r7, #6]
 8001276:	797b      	ldrb	r3, [r7, #5]
 8001278:	887a      	ldrh	r2, [r7, #2]
 800127a:	7e39      	ldrb	r1, [r7, #24]
 800127c:	7f38      	ldrb	r0, [r7, #28]
 800127e:	9003      	str	r0, [sp, #12]
 8001280:	9102      	str	r1, [sp, #8]
 8001282:	9201      	str	r2, [sp, #4]
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4623      	mov	r3, r4
 8001288:	4a0c      	ldr	r2, [pc, #48]	; (80012bc <MLX90614_SendDebugMsg+0xa4>)
 800128a:	2180      	movs	r1, #128	; 0x80
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 800128e:	f005 ff6d 	bl	800716c <sniprintf>
		HAL_UART_Transmit(&huart1,(uint8_t *)temp_buff, strlen((const char *)temp_buff),0xFFFF);
 8001292:	4808      	ldr	r0, [pc, #32]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 8001294:	f7fe ff5c 	bl	8000150 <strlen>
 8001298:	4603      	mov	r3, r0
 800129a:	b29a      	uxth	r2, r3
 800129c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012a0:	4904      	ldr	r1, [pc, #16]	; (80012b4 <MLX90614_SendDebugMsg+0x9c>)
 80012a2:	4805      	ldr	r0, [pc, #20]	; (80012b8 <MLX90614_SendDebugMsg+0xa0>)
 80012a4:	f004 fe45 	bl	8005f32 <HAL_UART_Transmit>
}
 80012a8:	bf00      	nop
 80012aa:	370c      	adds	r7, #12
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd90      	pop	{r4, r7, pc}
 80012b0:	080096ac 	.word	0x080096ac
 80012b4:	20000228 	.word	0x20000228
 80012b8:	200003e0 	.word	0x200003e0
 80012bc:	080096ec 	.word	0x080096ec

080012c0 <suspension_travel_transfer_function>:
/**
  * @brief  transfer function for the analog suspension travel on ep4
  * @param  reading: the raw ADC 12bit number
  * @retval value: the 8 bit number reperesenting the suspension travel that matches the format on the CAN protocol.
  */
uint8_t suspension_travel_transfer_function(uint32_t reading){
 80012c0:	b5b0      	push	{r4, r5, r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
	/*The length of the suspension measuring sensor goes from 200~245mm, which corresponds to 5.5~50.5mm extension
	 * The length of the allowable extension is mapped linearly to 0~255
	 * that is, the function should be a straight line passing through( 5.5*(4096/75) , 0 ) and (50.5*(4096/75),256)
	 */

	float value = 0.0;
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
	float input = (float)reading;
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fce0 	bl	8000c94 <__aeabi_ui2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	60bb      	str	r3, [r7, #8]
	value = (input-5.5*(max_adc_value/75))*(256/(max_adc_value*(50.5-5.5)/75));
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff f8a5 	bl	8000428 <__aeabi_f2d>
 80012de:	4604      	mov	r4, r0
 80012e0:	460d      	mov	r5, r1
 80012e2:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 80012e6:	4930      	ldr	r1, [pc, #192]	; (80013a8 <suspension_travel_transfer_function+0xe8>)
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fddf 	bl	8000eac <__aeabi_fdiv>
 80012ee:	4603      	mov	r3, r0
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff f899 	bl	8000428 <__aeabi_f2d>
 80012f6:	f04f 0200 	mov.w	r2, #0
 80012fa:	4b2c      	ldr	r3, [pc, #176]	; (80013ac <suspension_travel_transfer_function+0xec>)
 80012fc:	f7ff f8ec 	bl	80004d8 <__aeabi_dmul>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	4620      	mov	r0, r4
 8001306:	4629      	mov	r1, r5
 8001308:	f7fe ff2e 	bl	8000168 <__aeabi_dsub>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	4614      	mov	r4, r2
 8001312:	461d      	mov	r5, r3
 8001314:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8001318:	4618      	mov	r0, r3
 800131a:	f7ff f885 	bl	8000428 <__aeabi_f2d>
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	4b23      	ldr	r3, [pc, #140]	; (80013b0 <suspension_travel_transfer_function+0xf0>)
 8001324:	f7ff f8d8 	bl	80004d8 <__aeabi_dmul>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4610      	mov	r0, r2
 800132e:	4619      	mov	r1, r3
 8001330:	a31b      	add	r3, pc, #108	; (adr r3, 80013a0 <suspension_travel_transfer_function+0xe0>)
 8001332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001336:	f7ff f9f9 	bl	800072c <__aeabi_ddiv>
 800133a:	4602      	mov	r2, r0
 800133c:	460b      	mov	r3, r1
 800133e:	f04f 0000 	mov.w	r0, #0
 8001342:	491c      	ldr	r1, [pc, #112]	; (80013b4 <suspension_travel_transfer_function+0xf4>)
 8001344:	f7ff f9f2 	bl	800072c <__aeabi_ddiv>
 8001348:	4602      	mov	r2, r0
 800134a:	460b      	mov	r3, r1
 800134c:	4620      	mov	r0, r4
 800134e:	4629      	mov	r1, r5
 8001350:	f7ff f8c2 	bl	80004d8 <__aeabi_dmul>
 8001354:	4602      	mov	r2, r0
 8001356:	460b      	mov	r3, r1
 8001358:	4610      	mov	r0, r2
 800135a:	4619      	mov	r1, r3
 800135c:	f7ff fb94 	bl	8000a88 <__aeabi_d2f>
 8001360:	4603      	mov	r3, r0
 8001362:	60fb      	str	r3, [r7, #12]

	if(value>=256)		{return 255;}
 8001364:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	f7ff fe9d 	bl	80010a8 <__aeabi_fcmpge>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <suspension_travel_transfer_function+0xb8>
 8001374:	23ff      	movs	r3, #255	; 0xff
 8001376:	e00e      	b.n	8001396 <suspension_travel_transfer_function+0xd6>
	else if(value<=0)	{return 0;}
 8001378:	f04f 0100 	mov.w	r1, #0
 800137c:	68f8      	ldr	r0, [r7, #12]
 800137e:	f7ff fe89 	bl	8001094 <__aeabi_fcmple>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <suspension_travel_transfer_function+0xcc>
 8001388:	2300      	movs	r3, #0
 800138a:	e004      	b.n	8001396 <suspension_travel_transfer_function+0xd6>
	else				{return (uint8_t)value;}
 800138c:	68f8      	ldr	r0, [r7, #12]
 800138e:	f7ff fe9f 	bl	80010d0 <__aeabi_f2uiz>
 8001392:	4603      	mov	r3, r0
 8001394:	b2db      	uxtb	r3, r3
}
 8001396:	4618      	mov	r0, r3
 8001398:	3710      	adds	r7, #16
 800139a:	46bd      	mov	sp, r7
 800139c:	bdb0      	pop	{r4, r5, r7, pc}
 800139e:	bf00      	nop
 80013a0:	00000000 	.word	0x00000000
 80013a4:	4052c000 	.word	0x4052c000
 80013a8:	42960000 	.word	0x42960000
 80013ac:	40160000 	.word	0x40160000
 80013b0:	40468000 	.word	0x40468000
 80013b4:	40700000 	.word	0x40700000

080013b8 <wheel_speed_transfer_function>:
  * @brief  transfer function for the hall tachometer on ep4
  * @param  reading: the number of hall trigger per 10ms
  * @retval the wheel speed in rad/s, times 256
  * @note the result is multiplied by 256 so that the MSB represents the integer part of the number while LSB represents the part less than 1
  */
uint16_t wheel_speed_transfer_function(uint32_t reading){
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	/**/
	float input = reading;
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff fc67 	bl	8000c94 <__aeabi_ui2f>
 80013c6:	4603      	mov	r3, r0
 80013c8:	617b      	str	r3, [r7, #20]
	const float tooth_per_rev = 14.0;
 80013ca:	4b13      	ldr	r3, [pc, #76]	; (8001418 <wheel_speed_transfer_function+0x60>)
 80013cc:	613b      	str	r3, [r7, #16]
	float value = 0.0;
 80013ce:	f04f 0300 	mov.w	r3, #0
 80013d2:	60fb      	str	r3, [r7, #12]
	value = input *100 /tooth_per_rev *pi *256; //TODO replace the 100 with constants of timers
 80013d4:	4911      	ldr	r1, [pc, #68]	; (800141c <wheel_speed_transfer_function+0x64>)
 80013d6:	6978      	ldr	r0, [r7, #20]
 80013d8:	f7ff fcb4 	bl	8000d44 <__aeabi_fmul>
 80013dc:	4603      	mov	r3, r0
 80013de:	6939      	ldr	r1, [r7, #16]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fd63 	bl	8000eac <__aeabi_fdiv>
 80013e6:	4603      	mov	r3, r0
 80013e8:	461a      	mov	r2, r3
 80013ea:	4b0d      	ldr	r3, [pc, #52]	; (8001420 <wheel_speed_transfer_function+0x68>)
 80013ec:	4619      	mov	r1, r3
 80013ee:	4610      	mov	r0, r2
 80013f0:	f7ff fca8 	bl	8000d44 <__aeabi_fmul>
 80013f4:	4603      	mov	r3, r0
 80013f6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fca2 	bl	8000d44 <__aeabi_fmul>
 8001400:	4603      	mov	r3, r0
 8001402:	60fb      	str	r3, [r7, #12]
	return (uint16_t)value;
 8001404:	68f8      	ldr	r0, [r7, #12]
 8001406:	f7ff fe63 	bl	80010d0 <__aeabi_f2uiz>
 800140a:	4603      	mov	r3, r0
 800140c:	b29b      	uxth	r3, r3

}
 800140e:	4618      	mov	r0, r3
 8001410:	3718      	adds	r7, #24
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	41600000 	.word	0x41600000
 800141c:	42c80000 	.word	0x42c80000
 8001420:	40490fdb 	.word	0x40490fdb
 8001424:	00000000 	.word	0x00000000

08001428 <tire_temp_transfer_function>:
/**
  * @brief  transfer function for the IR tire temperature sensor on ep4
  * @param  the absolute measured temperature, times 50(the direct output of the MLX90614 sensors)
  * @retval the tire temperature in degree C, times 2
  */
uint8_t tire_temp_transfer_function(uint16_t reading){
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	4603      	mov	r3, r0
 8001430:	80fb      	strh	r3, [r7, #6]
	float value;
	float input = reading;
 8001432:	88fb      	ldrh	r3, [r7, #6]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fc2d 	bl	8000c94 <__aeabi_ui2f>
 800143a:	4603      	mov	r3, r0
 800143c:	60fb      	str	r3, [r7, #12]
	value = (input/50-273.15)*2;
 800143e:	4920      	ldr	r1, [pc, #128]	; (80014c0 <tire_temp_transfer_function+0x98>)
 8001440:	68f8      	ldr	r0, [r7, #12]
 8001442:	f7ff fd33 	bl	8000eac <__aeabi_fdiv>
 8001446:	4603      	mov	r3, r0
 8001448:	4618      	mov	r0, r3
 800144a:	f7fe ffed 	bl	8000428 <__aeabi_f2d>
 800144e:	a31a      	add	r3, pc, #104	; (adr r3, 80014b8 <tire_temp_transfer_function+0x90>)
 8001450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001454:	f7fe fe88 	bl	8000168 <__aeabi_dsub>
 8001458:	4602      	mov	r2, r0
 800145a:	460b      	mov	r3, r1
 800145c:	4610      	mov	r0, r2
 800145e:	4619      	mov	r1, r3
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	f7fe fe82 	bl	800016c <__adddf3>
 8001468:	4602      	mov	r2, r0
 800146a:	460b      	mov	r3, r1
 800146c:	4610      	mov	r0, r2
 800146e:	4619      	mov	r1, r3
 8001470:	f7ff fb0a 	bl	8000a88 <__aeabi_d2f>
 8001474:	4603      	mov	r3, r0
 8001476:	60bb      	str	r3, [r7, #8]

	if(value>=256)		{return 255;}
 8001478:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f7ff fe13 	bl	80010a8 <__aeabi_fcmpge>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <tire_temp_transfer_function+0x64>
 8001488:	23ff      	movs	r3, #255	; 0xff
 800148a:	e00e      	b.n	80014aa <tire_temp_transfer_function+0x82>
	else if(value<=0)	{return 0;}
 800148c:	f04f 0100 	mov.w	r1, #0
 8001490:	68b8      	ldr	r0, [r7, #8]
 8001492:	f7ff fdff 	bl	8001094 <__aeabi_fcmple>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <tire_temp_transfer_function+0x78>
 800149c:	2300      	movs	r3, #0
 800149e:	e004      	b.n	80014aa <tire_temp_transfer_function+0x82>
	else				{return (uint8_t)value;}
 80014a0:	68b8      	ldr	r0, [r7, #8]
 80014a2:	f7ff fe15 	bl	80010d0 <__aeabi_f2uiz>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b2db      	uxtb	r3, r3
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3710      	adds	r7, #16
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	f3af 8000 	nop.w
 80014b8:	66666666 	.word	0x66666666
 80014bc:	40711266 	.word	0x40711266
 80014c0:	42480000 	.word	0x42480000

080014c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014c8:	f000 fed2 	bl	8002270 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014cc:	f000 f811 	bl	80014f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d0:	f000 f9a0 	bl	8001814 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d4:	f000 f988 	bl	80017e8 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80014d8:	f000 f95c 	bl	8001794 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80014dc:	f000 f85a 	bl	8001594 <MX_ADC1_Init>
  MX_I2C1_Init();
 80014e0:	f000 f8dc 	bl	800169c <MX_I2C1_Init>
  MX_CAN_Init();
 80014e4:	f000 f8a4 	bl	8001630 <MX_CAN_Init>
  MX_TIM3_Init();
 80014e8:	f000 f906 	bl	80016f8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  user_main();
 80014ec:	f000 fd2e 	bl	8001f4c <user_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014f0:	e7fe      	b.n	80014f0 <main+0x2c>

080014f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b094      	sub	sp, #80	; 0x50
 80014f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014fc:	2228      	movs	r2, #40	; 0x28
 80014fe:	2100      	movs	r1, #0
 8001500:	4618      	mov	r0, r3
 8001502:	f005 f9cb 	bl	800689c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001506:	f107 0314 	add.w	r3, r7, #20
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001522:	2302      	movs	r3, #2
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001526:	2301      	movs	r3, #1
 8001528:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800152a:	2310      	movs	r3, #16
 800152c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800152e:	2300      	movs	r3, #0
 8001530:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001532:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001536:	4618      	mov	r0, r3
 8001538:	f003 fbe4 	bl	8004d04 <HAL_RCC_OscConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001542:	f000 f9f5 	bl	8001930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001546:	230f      	movs	r3, #15
 8001548:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001552:	2300      	movs	r3, #0
 8001554:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001556:	2300      	movs	r3, #0
 8001558:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800155a:	f107 0314 	add.w	r3, r7, #20
 800155e:	2100      	movs	r1, #0
 8001560:	4618      	mov	r0, r3
 8001562:	f003 fe51 	bl	8005208 <HAL_RCC_ClockConfig>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800156c:	f000 f9e0 	bl	8001930 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001570:	2302      	movs	r3, #2
 8001572:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001574:	2300      	movs	r3, #0
 8001576:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	4618      	mov	r0, r3
 800157c:	f003 ffdc 	bl	8005538 <HAL_RCCEx_PeriphCLKConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001586:	f000 f9d3 	bl	8001930 <Error_Handler>
  }
}
 800158a:	bf00      	nop
 800158c:	3750      	adds	r7, #80	; 0x50
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
	...

08001594 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80015a4:	4b20      	ldr	r3, [pc, #128]	; (8001628 <MX_ADC1_Init+0x94>)
 80015a6:	4a21      	ldr	r2, [pc, #132]	; (800162c <MX_ADC1_Init+0x98>)
 80015a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80015aa:	4b1f      	ldr	r3, [pc, #124]	; (8001628 <MX_ADC1_Init+0x94>)
 80015ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <MX_ADC1_Init+0x94>)
 80015b4:	2201      	movs	r2, #1
 80015b6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015b8:	4b1b      	ldr	r3, [pc, #108]	; (8001628 <MX_ADC1_Init+0x94>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015be:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <MX_ADC1_Init+0x94>)
 80015c0:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80015c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015c6:	4b18      	ldr	r3, [pc, #96]	; (8001628 <MX_ADC1_Init+0x94>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80015cc:	4b16      	ldr	r3, [pc, #88]	; (8001628 <MX_ADC1_Init+0x94>)
 80015ce:	2202      	movs	r2, #2
 80015d0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015d2:	4815      	ldr	r0, [pc, #84]	; (8001628 <MX_ADC1_Init+0x94>)
 80015d4:	f000 fed2 	bl	800237c <HAL_ADC_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80015de:	f000 f9a7 	bl	8001930 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015e2:	2303      	movs	r3, #3
 80015e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015e6:	2301      	movs	r3, #1
 80015e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80015ea:	2304      	movs	r3, #4
 80015ec:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ee:	1d3b      	adds	r3, r7, #4
 80015f0:	4619      	mov	r1, r3
 80015f2:	480d      	ldr	r0, [pc, #52]	; (8001628 <MX_ADC1_Init+0x94>)
 80015f4:	f001 f894 	bl	8002720 <HAL_ADC_ConfigChannel>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80015fe:	f000 f997 	bl	8001930 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001602:	2309      	movs	r3, #9
 8001604:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001606:	2302      	movs	r3, #2
 8001608:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	4619      	mov	r1, r3
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <MX_ADC1_Init+0x94>)
 8001610:	f001 f886 	bl	8002720 <HAL_ADC_ConfigChannel>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800161a:	f000 f989 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	200002a8 	.word	0x200002a8
 800162c:	40012400 	.word	0x40012400

08001630 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001634:	4b17      	ldr	r3, [pc, #92]	; (8001694 <MX_CAN_Init+0x64>)
 8001636:	4a18      	ldr	r2, [pc, #96]	; (8001698 <MX_CAN_Init+0x68>)
 8001638:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 800163a:	4b16      	ldr	r3, [pc, #88]	; (8001694 <MX_CAN_Init+0x64>)
 800163c:	2202      	movs	r2, #2
 800163e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001640:	4b14      	ldr	r3, [pc, #80]	; (8001694 <MX_CAN_Init+0x64>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001646:	4b13      	ldr	r3, [pc, #76]	; (8001694 <MX_CAN_Init+0x64>)
 8001648:	2200      	movs	r2, #0
 800164a:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <MX_CAN_Init+0x64>)
 800164e:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001652:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001654:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <MX_CAN_Init+0x64>)
 8001656:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 800165a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800165c:	4b0d      	ldr	r3, [pc, #52]	; (8001694 <MX_CAN_Init+0x64>)
 800165e:	2200      	movs	r2, #0
 8001660:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001662:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <MX_CAN_Init+0x64>)
 8001664:	2200      	movs	r2, #0
 8001666:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <MX_CAN_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <MX_CAN_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001674:	4b07      	ldr	r3, [pc, #28]	; (8001694 <MX_CAN_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <MX_CAN_Init+0x64>)
 800167c:	2200      	movs	r2, #0
 800167e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	; (8001694 <MX_CAN_Init+0x64>)
 8001682:	f001 fa46 	bl	8002b12 <HAL_CAN_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800168c:	f000 f950 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	2000031c 	.word	0x2000031c
 8001698:	40006400 	.word	0x40006400

0800169c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016a0:	4b12      	ldr	r3, [pc, #72]	; (80016ec <MX_I2C1_Init+0x50>)
 80016a2:	4a13      	ldr	r2, [pc, #76]	; (80016f0 <MX_I2C1_Init+0x54>)
 80016a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016a6:	4b11      	ldr	r3, [pc, #68]	; (80016ec <MX_I2C1_Init+0x50>)
 80016a8:	4a12      	ldr	r2, [pc, #72]	; (80016f4 <MX_I2C1_Init+0x58>)
 80016aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016ac:	4b0f      	ldr	r3, [pc, #60]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <MX_I2C1_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016b8:	4b0c      	ldr	r3, [pc, #48]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016c0:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016c6:	4b09      	ldr	r3, [pc, #36]	; (80016ec <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016cc:	4b07      	ldr	r3, [pc, #28]	; (80016ec <MX_I2C1_Init+0x50>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016d2:	4b06      	ldr	r3, [pc, #24]	; (80016ec <MX_I2C1_Init+0x50>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	; (80016ec <MX_I2C1_Init+0x50>)
 80016da:	f002 fce3 	bl	80040a4 <HAL_I2C_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016e4:	f000 f924 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000344 	.word	0x20000344
 80016f0:	40005400 	.word	0x40005400
 80016f4:	000186a0 	.word	0x000186a0

080016f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016fe:	f107 0308 	add.w	r3, r7, #8
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	605a      	str	r2, [r3, #4]
 8001708:	609a      	str	r2, [r3, #8]
 800170a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800170c:	463b      	mov	r3, r7
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001714:	4b1d      	ldr	r3, [pc, #116]	; (800178c <MX_TIM3_Init+0x94>)
 8001716:	4a1e      	ldr	r2, [pc, #120]	; (8001790 <MX_TIM3_Init+0x98>)
 8001718:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 800171a:	4b1c      	ldr	r3, [pc, #112]	; (800178c <MX_TIM3_Init+0x94>)
 800171c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001720:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <MX_TIM3_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10-1;
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <MX_TIM3_Init+0x94>)
 800172a:	2209      	movs	r2, #9
 800172c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <MX_TIM3_Init+0x94>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001734:	4b15      	ldr	r3, [pc, #84]	; (800178c <MX_TIM3_Init+0x94>)
 8001736:	2200      	movs	r2, #0
 8001738:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800173a:	4814      	ldr	r0, [pc, #80]	; (800178c <MX_TIM3_Init+0x94>)
 800173c:	f003 ffb2 	bl	80056a4 <HAL_TIM_Base_Init>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001746:	f000 f8f3 	bl	8001930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800174a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800174e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001750:	f107 0308 	add.w	r3, r7, #8
 8001754:	4619      	mov	r1, r3
 8001756:	480d      	ldr	r0, [pc, #52]	; (800178c <MX_TIM3_Init+0x94>)
 8001758:	f004 f94e 	bl	80059f8 <HAL_TIM_ConfigClockSource>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001762:	f000 f8e5 	bl	8001930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001766:	2300      	movs	r3, #0
 8001768:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800176a:	2300      	movs	r3, #0
 800176c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800176e:	463b      	mov	r3, r7
 8001770:	4619      	mov	r1, r3
 8001772:	4806      	ldr	r0, [pc, #24]	; (800178c <MX_TIM3_Init+0x94>)
 8001774:	f004 fb20 	bl	8005db8 <HAL_TIMEx_MasterConfigSynchronization>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800177e:	f000 f8d7 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000398 	.word	0x20000398
 8001790:	40000400 	.word	0x40000400

08001794 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001798:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 800179a:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <MX_USART1_UART_Init+0x50>)
 800179c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800179e:	4b10      	ldr	r3, [pc, #64]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017a6:	4b0e      	ldr	r3, [pc, #56]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017b2:	4b0b      	ldr	r3, [pc, #44]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017b8:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017ba:	220c      	movs	r2, #12
 80017bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017be:	4b08      	ldr	r3, [pc, #32]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017c4:	4b06      	ldr	r3, [pc, #24]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017ca:	4805      	ldr	r0, [pc, #20]	; (80017e0 <MX_USART1_UART_Init+0x4c>)
 80017cc:	f004 fb64 	bl	8005e98 <HAL_UART_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80017d6:	f000 f8ab 	bl	8001930 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80017da:	bf00      	nop
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200003e0 	.word	0x200003e0
 80017e4:	40013800 	.word	0x40013800

080017e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017ee:	4b08      	ldr	r3, [pc, #32]	; (8001810 <MX_DMA_Init+0x28>)
 80017f0:	695b      	ldr	r3, [r3, #20]
 80017f2:	4a07      	ldr	r2, [pc, #28]	; (8001810 <MX_DMA_Init+0x28>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	6153      	str	r3, [r2, #20]
 80017fa:	4b05      	ldr	r3, [pc, #20]	; (8001810 <MX_DMA_Init+0x28>)
 80017fc:	695b      	ldr	r3, [r3, #20]
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	687b      	ldr	r3, [r7, #4]

}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	40021000 	.word	0x40021000

08001814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001828:	4b3c      	ldr	r3, [pc, #240]	; (800191c <MX_GPIO_Init+0x108>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	4a3b      	ldr	r2, [pc, #236]	; (800191c <MX_GPIO_Init+0x108>)
 800182e:	f043 0310 	orr.w	r3, r3, #16
 8001832:	6193      	str	r3, [r2, #24]
 8001834:	4b39      	ldr	r3, [pc, #228]	; (800191c <MX_GPIO_Init+0x108>)
 8001836:	699b      	ldr	r3, [r3, #24]
 8001838:	f003 0310 	and.w	r3, r3, #16
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001840:	4b36      	ldr	r3, [pc, #216]	; (800191c <MX_GPIO_Init+0x108>)
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	4a35      	ldr	r2, [pc, #212]	; (800191c <MX_GPIO_Init+0x108>)
 8001846:	f043 0304 	orr.w	r3, r3, #4
 800184a:	6193      	str	r3, [r2, #24]
 800184c:	4b33      	ldr	r3, [pc, #204]	; (800191c <MX_GPIO_Init+0x108>)
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	60bb      	str	r3, [r7, #8]
 8001856:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001858:	4b30      	ldr	r3, [pc, #192]	; (800191c <MX_GPIO_Init+0x108>)
 800185a:	699b      	ldr	r3, [r3, #24]
 800185c:	4a2f      	ldr	r2, [pc, #188]	; (800191c <MX_GPIO_Init+0x108>)
 800185e:	f043 0308 	orr.w	r3, r3, #8
 8001862:	6193      	str	r3, [r2, #24]
 8001864:	4b2d      	ldr	r3, [pc, #180]	; (800191c <MX_GPIO_Init+0x108>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001870:	2200      	movs	r2, #0
 8001872:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001876:	482a      	ldr	r0, [pc, #168]	; (8001920 <MX_GPIO_Init+0x10c>)
 8001878:	f002 fbca 	bl	8004010 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001882:	4828      	ldr	r0, [pc, #160]	; (8001924 <MX_GPIO_Init+0x110>)
 8001884:	f002 fbc4 	bl	8004010 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800188c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800188e:	2301      	movs	r3, #1
 8001890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001892:	2300      	movs	r3, #0
 8001894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001896:	2302      	movs	r3, #2
 8001898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189a:	f107 0310 	add.w	r3, r7, #16
 800189e:	4619      	mov	r1, r3
 80018a0:	481f      	ldr	r0, [pc, #124]	; (8001920 <MX_GPIO_Init+0x10c>)
 80018a2:	f002 fa31 	bl	8003d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018a6:	2310      	movs	r3, #16
 80018a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018aa:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <MX_GPIO_Init+0x114>)
 80018ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ae:	2301      	movs	r3, #1
 80018b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4619      	mov	r1, r3
 80018b8:	481c      	ldr	r0, [pc, #112]	; (800192c <MX_GPIO_Init+0x118>)
 80018ba:	f002 fa25 	bl	8003d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80018be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c4:	2301      	movs	r3, #1
 80018c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	4619      	mov	r1, r3
 80018d6:	4813      	ldr	r0, [pc, #76]	; (8001924 <MX_GPIO_Init+0x110>)
 80018d8:	f002 fa16 	bl	8003d08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80018dc:	2320      	movs	r3, #32
 80018de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_GPIO_Init+0x114>)
 80018e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	4619      	mov	r1, r3
 80018ee:	480d      	ldr	r0, [pc, #52]	; (8001924 <MX_GPIO_Init+0x110>)
 80018f0:	f002 fa0a 	bl	8003d08 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80018f4:	2200      	movs	r2, #0
 80018f6:	2100      	movs	r1, #0
 80018f8:	200a      	movs	r0, #10
 80018fa:	f002 f832 	bl	8003962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80018fe:	200a      	movs	r0, #10
 8001900:	f002 f84b 	bl	800399a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001904:	2200      	movs	r2, #0
 8001906:	2100      	movs	r1, #0
 8001908:	2017      	movs	r0, #23
 800190a:	f002 f82a 	bl	8003962 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800190e:	2017      	movs	r0, #23
 8001910:	f002 f843 	bl	800399a <HAL_NVIC_EnableIRQ>

}
 8001914:	bf00      	nop
 8001916:	3720      	adds	r7, #32
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000
 8001920:	40011000 	.word	0x40011000
 8001924:	40010c00 	.word	0x40010c00
 8001928:	10210000 	.word	0x10210000
 800192c:	40010800 	.word	0x40010800

08001930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001934:	b672      	cpsid	i
}
 8001936:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_Delay(200);
 8001938:	20c8      	movs	r0, #200	; 0xc8
 800193a:	f000 fcfb 	bl	8002334 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 800193e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001942:	4802      	ldr	r0, [pc, #8]	; (800194c <Error_Handler+0x1c>)
 8001944:	f002 fb7c 	bl	8004040 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8001948:	e7f6      	b.n	8001938 <Error_Handler+0x8>
 800194a:	bf00      	nop
 800194c:	40011000 	.word	0x40011000

08001950 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001958:	1d39      	adds	r1, r7, #4
 800195a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800195e:	2201      	movs	r2, #1
 8001960:	4803      	ldr	r0, [pc, #12]	; (8001970 <__io_putchar+0x20>)
 8001962:	f004 fae6 	bl	8005f32 <HAL_UART_Transmit>
	return ch;
 8001966:	687b      	ldr	r3, [r7, #4]
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	200003e0 	.word	0x200003e0

08001974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800197a:	4b15      	ldr	r3, [pc, #84]	; (80019d0 <HAL_MspInit+0x5c>)
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <HAL_MspInit+0x5c>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6193      	str	r3, [r2, #24]
 8001986:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <HAL_MspInit+0x5c>)
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	60bb      	str	r3, [r7, #8]
 8001990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001992:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <HAL_MspInit+0x5c>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	4a0e      	ldr	r2, [pc, #56]	; (80019d0 <HAL_MspInit+0x5c>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800199c:	61d3      	str	r3, [r2, #28]
 800199e:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <HAL_MspInit+0x5c>)
 80019a0:	69db      	ldr	r3, [r3, #28]
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_MspInit+0x60>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	4a04      	ldr	r2, [pc, #16]	; (80019d4 <HAL_MspInit+0x60>)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c6:	bf00      	nop
 80019c8:	3714      	adds	r7, #20
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr
 80019d0:	40021000 	.word	0x40021000
 80019d4:	40010000 	.word	0x40010000

080019d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08a      	sub	sp, #40	; 0x28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e0:	f107 0318 	add.w	r3, r7, #24
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
 80019ea:	609a      	str	r2, [r3, #8]
 80019ec:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a33      	ldr	r2, [pc, #204]	; (8001ac0 <HAL_ADC_MspInit+0xe8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d15f      	bne.n	8001ab8 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019f8:	4b32      	ldr	r3, [pc, #200]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	4a31      	ldr	r2, [pc, #196]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 80019fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a02:	6193      	str	r3, [r2, #24]
 8001a04:	4b2f      	ldr	r3, [pc, #188]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a0c:	617b      	str	r3, [r7, #20]
 8001a0e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a10:	4b2c      	ldr	r3, [pc, #176]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	4a2b      	ldr	r2, [pc, #172]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a16:	f043 0304 	orr.w	r3, r3, #4
 8001a1a:	6193      	str	r3, [r2, #24]
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f003 0304 	and.w	r3, r3, #4
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a28:	4b26      	ldr	r3, [pc, #152]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a25      	ldr	r2, [pc, #148]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a2e:	f043 0308 	orr.w	r3, r3, #8
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <HAL_ADC_MspInit+0xec>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f003 0308 	and.w	r3, r3, #8
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a40:	2308      	movs	r3, #8
 8001a42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a44:	2303      	movs	r3, #3
 8001a46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a48:	f107 0318 	add.w	r3, r7, #24
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	481e      	ldr	r0, [pc, #120]	; (8001ac8 <HAL_ADC_MspInit+0xf0>)
 8001a50:	f002 f95a 	bl	8003d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a54:	2302      	movs	r3, #2
 8001a56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a5c:	f107 0318 	add.w	r3, r7, #24
 8001a60:	4619      	mov	r1, r3
 8001a62:	481a      	ldr	r0, [pc, #104]	; (8001acc <HAL_ADC_MspInit+0xf4>)
 8001a64:	f002 f950 	bl	8003d08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001a68:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a6a:	4a1a      	ldr	r2, [pc, #104]	; (8001ad4 <HAL_ADC_MspInit+0xfc>)
 8001a6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a6e:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a74:	4b16      	ldr	r3, [pc, #88]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a7a:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a7c:	2280      	movs	r2, #128	; 0x80
 8001a7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a80:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a88:	4b11      	ldr	r3, [pc, #68]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a8a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a90:	4b0f      	ldr	r3, [pc, #60]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a92:	2220      	movs	r2, #32
 8001a94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a96:	4b0e      	ldr	r3, [pc, #56]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a9c:	480c      	ldr	r0, [pc, #48]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001a9e:	f001 ff9b 	bl	80039d8 <HAL_DMA_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 8001aa8:	f7ff ff42 	bl	8001930 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4a08      	ldr	r2, [pc, #32]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001ab0:	621a      	str	r2, [r3, #32]
 8001ab2:	4a07      	ldr	r2, [pc, #28]	; (8001ad0 <HAL_ADC_MspInit+0xf8>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001ab8:	bf00      	nop
 8001aba:	3728      	adds	r7, #40	; 0x28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40012400 	.word	0x40012400
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	40010800 	.word	0x40010800
 8001acc:	40010c00 	.word	0x40010c00
 8001ad0:	200002d8 	.word	0x200002d8
 8001ad4:	40020008 	.word	0x40020008

08001ad8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08a      	sub	sp, #40	; 0x28
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 0314 	add.w	r3, r7, #20
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a29      	ldr	r2, [pc, #164]	; (8001b98 <HAL_CAN_MspInit+0xc0>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d14b      	bne.n	8001b90 <HAL_CAN_MspInit+0xb8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001af8:	4b28      	ldr	r3, [pc, #160]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001afa:	69db      	ldr	r3, [r3, #28]
 8001afc:	4a27      	ldr	r2, [pc, #156]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001afe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b02:	61d3      	str	r3, [r2, #28]
 8001b04:	4b25      	ldr	r3, [pc, #148]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b10:	4b22      	ldr	r3, [pc, #136]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	4a21      	ldr	r2, [pc, #132]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001b16:	f043 0308 	orr.w	r3, r3, #8
 8001b1a:	6193      	str	r3, [r2, #24]
 8001b1c:	4b1f      	ldr	r3, [pc, #124]	; (8001b9c <HAL_CAN_MspInit+0xc4>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	60fb      	str	r3, [r7, #12]
 8001b26:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	4818      	ldr	r0, [pc, #96]	; (8001ba0 <HAL_CAN_MspInit+0xc8>)
 8001b3e:	f002 f8e3 	bl	8003d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b48:	2302      	movs	r3, #2
 8001b4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b4c:	2303      	movs	r3, #3
 8001b4e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	4619      	mov	r1, r3
 8001b56:	4812      	ldr	r0, [pc, #72]	; (8001ba0 <HAL_CAN_MspInit+0xc8>)
 8001b58:	f002 f8d6 	bl	8003d08 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8001b5c:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <HAL_CAN_MspInit+0xcc>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8001b68:	627b      	str	r3, [r7, #36]	; 0x24
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b70:	627b      	str	r3, [r7, #36]	; 0x24
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
 8001b7a:	4a0a      	ldr	r2, [pc, #40]	; (8001ba4 <HAL_CAN_MspInit+0xcc>)
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001b80:	2200      	movs	r2, #0
 8001b82:	2100      	movs	r1, #0
 8001b84:	2014      	movs	r0, #20
 8001b86:	f001 feec 	bl	8003962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001b8a:	2014      	movs	r0, #20
 8001b8c:	f001 ff05 	bl	800399a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001b90:	bf00      	nop
 8001b92:	3728      	adds	r7, #40	; 0x28
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40006400 	.word	0x40006400
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010c00 	.word	0x40010c00
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b088      	sub	sp, #32
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 0310 	add.w	r3, r7, #16
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a15      	ldr	r2, [pc, #84]	; (8001c18 <HAL_I2C_MspInit+0x70>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d123      	bne.n	8001c10 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc8:	4b14      	ldr	r3, [pc, #80]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	4a13      	ldr	r2, [pc, #76]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001bce:	f043 0308 	orr.w	r3, r3, #8
 8001bd2:	6193      	str	r3, [r2, #24]
 8001bd4:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	60fb      	str	r3, [r7, #12]
 8001bde:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be0:	23c0      	movs	r3, #192	; 0xc0
 8001be2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001be4:	2312      	movs	r3, #18
 8001be6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be8:	2303      	movs	r3, #3
 8001bea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bec:	f107 0310 	add.w	r3, r7, #16
 8001bf0:	4619      	mov	r1, r3
 8001bf2:	480b      	ldr	r0, [pc, #44]	; (8001c20 <HAL_I2C_MspInit+0x78>)
 8001bf4:	f002 f888 	bl	8003d08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bf8:	4b08      	ldr	r3, [pc, #32]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	4a07      	ldr	r2, [pc, #28]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001bfe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c02:	61d3      	str	r3, [r2, #28]
 8001c04:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_I2C_MspInit+0x74>)
 8001c06:	69db      	ldr	r3, [r3, #28]
 8001c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c10:	bf00      	nop
 8001c12:	3720      	adds	r7, #32
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40005400 	.word	0x40005400
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	40010c00 	.word	0x40010c00

08001c24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a0d      	ldr	r2, [pc, #52]	; (8001c68 <HAL_TIM_Base_MspInit+0x44>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d113      	bne.n	8001c5e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c36:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <HAL_TIM_Base_MspInit+0x48>)
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	4a0c      	ldr	r2, [pc, #48]	; (8001c6c <HAL_TIM_Base_MspInit+0x48>)
 8001c3c:	f043 0302 	orr.w	r3, r3, #2
 8001c40:	61d3      	str	r3, [r2, #28]
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_TIM_Base_MspInit+0x48>)
 8001c44:	69db      	ldr	r3, [r3, #28]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001c4e:	2200      	movs	r2, #0
 8001c50:	2100      	movs	r1, #0
 8001c52:	201d      	movs	r0, #29
 8001c54:	f001 fe85 	bl	8003962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001c58:	201d      	movs	r0, #29
 8001c5a:	f001 fe9e 	bl	800399a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	40000400 	.word	0x40000400
 8001c6c:	40021000 	.word	0x40021000

08001c70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b088      	sub	sp, #32
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c78:	f107 0310 	add.w	r3, r7, #16
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a20      	ldr	r2, [pc, #128]	; (8001d0c <HAL_UART_MspInit+0x9c>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d139      	bne.n	8001d04 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c90:	4b1f      	ldr	r3, [pc, #124]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	4a1e      	ldr	r2, [pc, #120]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001c96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c9a:	6193      	str	r3, [r2, #24]
 8001c9c:	4b1c      	ldr	r3, [pc, #112]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca8:	4b19      	ldr	r3, [pc, #100]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	4a18      	ldr	r2, [pc, #96]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001cae:	f043 0304 	orr.w	r3, r3, #4
 8001cb2:	6193      	str	r3, [r2, #24]
 8001cb4:	4b16      	ldr	r3, [pc, #88]	; (8001d10 <HAL_UART_MspInit+0xa0>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	60bb      	str	r3, [r7, #8]
 8001cbe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001cca:	2303      	movs	r3, #3
 8001ccc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cce:	f107 0310 	add.w	r3, r7, #16
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480f      	ldr	r0, [pc, #60]	; (8001d14 <HAL_UART_MspInit+0xa4>)
 8001cd6:	f002 f817 	bl	8003d08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001cde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce8:	f107 0310 	add.w	r3, r7, #16
 8001cec:	4619      	mov	r1, r3
 8001cee:	4809      	ldr	r0, [pc, #36]	; (8001d14 <HAL_UART_MspInit+0xa4>)
 8001cf0:	f002 f80a 	bl	8003d08 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	2025      	movs	r0, #37	; 0x25
 8001cfa:	f001 fe32 	bl	8003962 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001cfe:	2025      	movs	r0, #37	; 0x25
 8001d00:	f001 fe4b 	bl	800399a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d04:	bf00      	nop
 8001d06:	3720      	adds	r7, #32
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40013800 	.word	0x40013800
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40010800 	.word	0x40010800

08001d18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d1c:	e7fe      	b.n	8001d1c <NMI_Handler+0x4>

08001d1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d22:	e7fe      	b.n	8001d22 <HardFault_Handler+0x4>

08001d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d28:	e7fe      	b.n	8001d28 <MemManage_Handler+0x4>

08001d2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2e:	e7fe      	b.n	8001d2e <BusFault_Handler+0x4>

08001d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <UsageFault_Handler+0x4>

08001d36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bc80      	pop	{r7}
 8001d40:	4770      	bx	lr

08001d42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr

08001d4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr

08001d5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5e:	f000 facd 	bl	80022fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001d6a:	2010      	movs	r0, #16
 8001d6c:	f002 f982 	bl	8004074 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001d78:	4802      	ldr	r0, [pc, #8]	; (8001d84 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001d7a:	f001 fae2 	bl	8003342 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	2000031c 	.word	0x2000031c

08001d88 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001d8c:	2020      	movs	r0, #32
 8001d8e:	f002 f971 	bl	8004074 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d9c:	4802      	ldr	r0, [pc, #8]	; (8001da8 <TIM3_IRQHandler+0x10>)
 8001d9e:	f003 fd23 	bl	80057e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000398 	.word	0x20000398

08001dac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001db0:	4802      	ldr	r0, [pc, #8]	; (8001dbc <USART1_IRQHandler+0x10>)
 8001db2:	f004 f951 	bl	8006058 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001db6:	bf00      	nop
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	200003e0 	.word	0x200003e0

08001dc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
	return 1;
 8001dc4:	2301      	movs	r3, #1
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr

08001dce <_kill>:

int _kill(int pid, int sig)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
 8001dd6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001dd8:	f004 fd36 	bl	8006848 <__errno>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2216      	movs	r2, #22
 8001de0:	601a      	str	r2, [r3, #0]
	return -1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <_exit>:

void _exit (int status)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001df6:	f04f 31ff 	mov.w	r1, #4294967295
 8001dfa:	6878      	ldr	r0, [r7, #4]
 8001dfc:	f7ff ffe7 	bl	8001dce <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e00:	e7fe      	b.n	8001e00 <_exit+0x12>

08001e02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b086      	sub	sp, #24
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	e00a      	b.n	8001e2a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e14:	f3af 8000 	nop.w
 8001e18:	4601      	mov	r1, r0
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	1c5a      	adds	r2, r3, #1
 8001e1e:	60ba      	str	r2, [r7, #8]
 8001e20:	b2ca      	uxtb	r2, r1
 8001e22:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	3301      	adds	r3, #1
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	dbf0      	blt.n	8001e14 <_read+0x12>
	}

return len;
 8001e32:	687b      	ldr	r3, [r7, #4]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}

08001e3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	e009      	b.n	8001e62 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	1c5a      	adds	r2, r3, #1
 8001e52:	60ba      	str	r2, [r7, #8]
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7ff fd7a 	bl	8001950 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	617b      	str	r3, [r7, #20]
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	dbf1      	blt.n	8001e4e <_write+0x12>
	}
	return len;
 8001e6a:	687b      	ldr	r3, [r7, #4]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3718      	adds	r7, #24
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_close>:

int _close(int file)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
	return -1;
 8001e7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc80      	pop	{r7}
 8001e88:	4770      	bx	lr

08001e8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e9a:	605a      	str	r2, [r3, #4]
	return 0;
 8001e9c:	2300      	movs	r3, #0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <_isatty>:

int _isatty(int file)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
	return 1;
 8001eb0:	2301      	movs	r3, #1
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	370c      	adds	r7, #12
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr

08001ebc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ec8:	2300      	movs	r3, #0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b086      	sub	sp, #24
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001edc:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <_sbrk+0x5c>)
 8001ede:	4b15      	ldr	r3, [pc, #84]	; (8001f34 <_sbrk+0x60>)
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <_sbrk+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d102      	bne.n	8001ef6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ef0:	4b11      	ldr	r3, [pc, #68]	; (8001f38 <_sbrk+0x64>)
 8001ef2:	4a12      	ldr	r2, [pc, #72]	; (8001f3c <_sbrk+0x68>)
 8001ef4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d207      	bcs.n	8001f14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f04:	f004 fca0 	bl	8006848 <__errno>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	220c      	movs	r2, #12
 8001f0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f12:	e009      	b.n	8001f28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f14:	4b08      	ldr	r3, [pc, #32]	; (8001f38 <_sbrk+0x64>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <_sbrk+0x64>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4413      	add	r3, r2
 8001f22:	4a05      	ldr	r2, [pc, #20]	; (8001f38 <_sbrk+0x64>)
 8001f24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f26:	68fb      	ldr	r3, [r7, #12]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3718      	adds	r7, #24
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20005000 	.word	0x20005000
 8001f34:	00000400 	.word	0x00000400
 8001f38:	20000424 	.word	0x20000424
 8001f3c:	20000458 	.word	0x20000458

08001f40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr

08001f4c <user_main>:
  * 		including the super loop.
  * 		Should be called once after all auto-gererated init functions in main()
  * @param  None
  * @retval None
  */
void user_main(void){
 8001f4c:	b5b0      	push	{r4, r5, r7, lr}
 8001f4e:	b094      	sub	sp, #80	; 0x50
 8001f50:	af00      	add	r7, sp, #0
	/*Starting the ADC with DMA*/
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)&ADC_value,2);
 8001f52:	2202      	movs	r2, #2
 8001f54:	4962      	ldr	r1, [pc, #392]	; (80020e0 <user_main+0x194>)
 8001f56:	4863      	ldr	r0, [pc, #396]	; (80020e4 <user_main+0x198>)
 8001f58:	f000 fae8 	bl	800252c <HAL_ADC_Start_DMA>

	/*starts the timer for wheel speed sensors*/
	HAL_TIM_Base_Start_IT(&htim3);
 8001f5c:	4862      	ldr	r0, [pc, #392]	; (80020e8 <user_main+0x19c>)
 8001f5e:	f003 fbf1 	bl	8005744 <HAL_TIM_Base_Start_IT>

	/*setting up the CAN receive filter*/
	CAN_FilterTypeDef canfilterconfig = {
 8001f62:	4b62      	ldr	r3, [pc, #392]	; (80020ec <user_main+0x1a0>)
 8001f64:	f107 041c 	add.w	r4, r7, #28
 8001f68:	461d      	mov	r5, r3
 8001f6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f70:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f72:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001f76:	e884 0003 	stmia.w	r4, {r0, r1}
		.FilterIdHigh = 0x080AD092>>13,
		.FilterIdLow = (0x080AD092<<3) & 0x0000FFFF,
		.FilterMaskIdHigh = 0xFFFF,
		.FilterMaskIdLow = 0xFFFF&(~0b111)
	};
	if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig)!=HAL_OK){
 8001f7a:	f107 031c 	add.w	r3, r7, #28
 8001f7e:	4619      	mov	r1, r3
 8001f80:	485b      	ldr	r0, [pc, #364]	; (80020f0 <user_main+0x1a4>)
 8001f82:	f000 fec1 	bl	8002d08 <HAL_CAN_ConfigFilter>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <user_main+0x44>
		Error_Handler();
 8001f8c:	f7ff fcd0 	bl	8001930 <Error_Handler>
	}
	/*turning on receive interrupt mask, then start the CAN peripheral*/
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 8001f90:	2102      	movs	r1, #2
 8001f92:	4857      	ldr	r0, [pc, #348]	; (80020f0 <user_main+0x1a4>)
 8001f94:	f001 f9b0 	bl	80032f8 <HAL_CAN_ActivateNotification>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <user_main+0x56>
		Error_Handler();
 8001f9e:	f7ff fcc7 	bl	8001930 <Error_Handler>
	}
	HAL_CAN_Start(&hcan);
 8001fa2:	4853      	ldr	r0, [pc, #332]	; (80020f0 <user_main+0x1a4>)
 8001fa4:	f000 ff79 	bl	8002e9a <HAL_CAN_Start>

	/*CAN transfer variables*/
	uint8_t CAN_Tx_data_2[8]={0};
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	2300      	movs	r3, #0
 8001fae:	61bb      	str	r3, [r7, #24]
	uint32_t Tx_mailbox_2;

	uint8_t CAN_Tx_data_1[8]={0};
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	60fb      	str	r3, [r7, #12]
		//printf("%ld,%ld\r\n",ADC_value[0],ADC_value[1]);
		//HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_12);
		//uint8_t A[3] ="aa";
		//HAL_UART_Transmit(&huart1,(uint8_t*)&A,2,0xFFFF);
		// HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
		uint8_t tempL1 = tire_temp_transfer_function(MLX90614_ReadReg(LEFT_TEMP_ID1, 0x07,0));
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2107      	movs	r1, #7
 8001fbc:	202a      	movs	r0, #42	; 0x2a
 8001fbe:	f7ff f8d5 	bl	800116c <MLX90614_ReadReg>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fa2f 	bl	8001428 <tire_temp_transfer_function>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		uint8_t tempL2 = tire_temp_transfer_function(MLX90614_ReadReg(LEFT_TEMP_ID2, 0x07, 0));
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2107      	movs	r1, #7
 8001fd4:	203a      	movs	r0, #58	; 0x3a
 8001fd6:	f7ff f8c9 	bl	800116c <MLX90614_ReadReg>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff fa23 	bl	8001428 <tire_temp_transfer_function>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		uint8_t tempR1 = tire_temp_transfer_function(MLX90614_ReadReg(RIGHT_TEMP_ID1, 0x07,0));
 8001fe8:	2200      	movs	r2, #0
 8001fea:	2107      	movs	r1, #7
 8001fec:	204a      	movs	r0, #74	; 0x4a
 8001fee:	f7ff f8bd 	bl	800116c <MLX90614_ReadReg>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fa17 	bl	8001428 <tire_temp_transfer_function>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
		uint8_t tempR2 = tire_temp_transfer_function(MLX90614_ReadReg(RIGHT_TEMP_ID2, 0x07, 0));
 8002000:	2200      	movs	r2, #0
 8002002:	2107      	movs	r1, #7
 8002004:	205a      	movs	r0, #90	; 0x5a
 8002006:	f7ff f8b1 	bl	800116c <MLX90614_ReadReg>
 800200a:	4603      	mov	r3, r0
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fa0b 	bl	8001428 <tire_temp_transfer_function>
 8002012:	4603      	mov	r3, r0
 8002014:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

		/*wheel speed results*/
		uint16_t wheel_speedL = wheel_speed_transfer_function(hall_counter_result[0]);
 8002018:	4b36      	ldr	r3, [pc, #216]	; (80020f4 <user_main+0x1a8>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff f9cb 	bl	80013b8 <wheel_speed_transfer_function>
 8002022:	4603      	mov	r3, r0
 8002024:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
		uint16_t wheel_speedR = wheel_speed_transfer_function(hall_counter_result[1]);
 8002028:	4b32      	ldr	r3, [pc, #200]	; (80020f4 <user_main+0x1a8>)
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff f9c3 	bl	80013b8 <wheel_speed_transfer_function>
 8002032:	4603      	mov	r3, r0
 8002034:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

		uint8_t left_travel = suspension_travel_transfer_function(ADC_value[ADC_DMA_ARRAY_RANK_LTRAVEL]);
 8002038:	4b29      	ldr	r3, [pc, #164]	; (80020e0 <user_main+0x194>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff f93f 	bl	80012c0 <suspension_travel_transfer_function>
 8002042:	4603      	mov	r3, r0
 8002044:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		uint8_t right_travel = suspension_travel_transfer_function(ADC_value[ADC_DMA_ARRAY_RANK_RTRAVEL]);
 8002048:	4b25      	ldr	r3, [pc, #148]	; (80020e0 <user_main+0x194>)
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff f937 	bl	80012c0 <suspension_travel_transfer_function>
 8002052:	4603      	mov	r3, r0
 8002054:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

		CAN_Tx_data_1[0] = (uint8_t)(wheel_speedL>>8);
 8002058:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800205c:	0a1b      	lsrs	r3, r3, #8
 800205e:	b29b      	uxth	r3, r3
 8002060:	b2db      	uxtb	r3, r3
 8002062:	723b      	strb	r3, [r7, #8]
		CAN_Tx_data_1[1] = (uint8_t)(wheel_speedL & 0x00FF);
 8002064:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002068:	b2db      	uxtb	r3, r3
 800206a:	727b      	strb	r3, [r7, #9]
		CAN_Tx_data_1[2] = (uint8_t)(wheel_speedR>>8);
 800206c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002070:	0a1b      	lsrs	r3, r3, #8
 8002072:	b29b      	uxth	r3, r3
 8002074:	b2db      	uxtb	r3, r3
 8002076:	72bb      	strb	r3, [r7, #10]
		CAN_Tx_data_1[3] = (uint8_t)(wheel_speedR & 0x00FF);
 8002078:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800207c:	b2db      	uxtb	r3, r3
 800207e:	72fb      	strb	r3, [r7, #11]
		CAN_Tx_data_1[4] = tempL1;
 8002080:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8002084:	733b      	strb	r3, [r7, #12]
		CAN_Tx_data_1[5] = tempL2;
 8002086:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800208a:	737b      	strb	r3, [r7, #13]
		CAN_Tx_data_1[6] = tempR1;
 800208c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8002090:	73bb      	strb	r3, [r7, #14]
		CAN_Tx_data_1[7] = tempR2;
 8002092:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8002096:	73fb      	strb	r3, [r7, #15]

		CAN_Tx_data_2[0] = left_travel;
 8002098:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800209c:	753b      	strb	r3, [r7, #20]
		CAN_Tx_data_2[1] = right_travel;
 800209e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80020a2:	757b      	strb	r3, [r7, #21]

		/*CAN sending message*/
		if(HAL_CAN_AddTxMessage(&hcan,&CAN_Tx_header_1,CAN_Tx_data_1,&Tx_mailbox_1) != HAL_OK){
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	f107 0208 	add.w	r2, r7, #8
 80020aa:	4913      	ldr	r1, [pc, #76]	; (80020f8 <user_main+0x1ac>)
 80020ac:	4810      	ldr	r0, [pc, #64]	; (80020f0 <user_main+0x1a4>)
 80020ae:	f000 ff38 	bl	8002f22 <HAL_CAN_AddTxMessage>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <user_main+0x170>
			CAN_error_handler();
 80020b8:	f000 f8ae 	bl	8002218 <CAN_error_handler>
		}
		if(HAL_CAN_AddTxMessage(&hcan,&CAN_Tx_header_2,CAN_Tx_data_2,&Tx_mailbox_2) != HAL_OK){
 80020bc:	f107 0310 	add.w	r3, r7, #16
 80020c0:	f107 0214 	add.w	r2, r7, #20
 80020c4:	490d      	ldr	r1, [pc, #52]	; (80020fc <user_main+0x1b0>)
 80020c6:	480a      	ldr	r0, [pc, #40]	; (80020f0 <user_main+0x1a4>)
 80020c8:	f000 ff2b 	bl	8002f22 <HAL_CAN_AddTxMessage>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <user_main+0x18a>
			CAN_error_handler();
 80020d2:	f000 f8a1 	bl	8002218 <CAN_error_handler>
		}
		/*rough transmit interval*/
		HAL_Delay(20);
 80020d6:	2014      	movs	r0, #20
 80020d8:	f000 f92c 	bl	8002334 <HAL_Delay>
	for(;/*ever*/;){
 80020dc:	e76c      	b.n	8001fb8 <user_main+0x6c>
 80020de:	bf00      	nop
 80020e0:	20000428 	.word	0x20000428
 80020e4:	200002a8 	.word	0x200002a8
 80020e8:	20000398 	.word	0x20000398
 80020ec:	0800973c 	.word	0x0800973c
 80020f0:	2000031c 	.word	0x2000031c
 80020f4:	20000438 	.word	0x20000438
 80020f8:	20000004 	.word	0x20000004
 80020fc:	2000001c 	.word	0x2000001c

08002100 <HAL_GPIO_EXTI_Callback>:
  * @brief  User defined EXTI interrupt callback function, namely EXTI ISR.
  * 		Shall only be called by HAL interrupt handlers
  * @param  GPIO_PIN: the GPIO pin that generated the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN){
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	4603      	mov	r3, r0
 8002108:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 800210a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800210e:	480c      	ldr	r0, [pc, #48]	; (8002140 <HAL_GPIO_EXTI_Callback+0x40>)
 8002110:	f001 ff96 	bl	8004040 <HAL_GPIO_TogglePin>
	if(GPIO_PIN==GPIO_PIN_5){
 8002114:	88fb      	ldrh	r3, [r7, #6]
 8002116:	2b20      	cmp	r3, #32
 8002118:	d105      	bne.n	8002126 <HAL_GPIO_EXTI_Callback+0x26>
		//printf("right wheelspeed\n");
		hall_counter[1]++;
 800211a:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <HAL_GPIO_EXTI_Callback+0x44>)
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	3301      	adds	r3, #1
 8002120:	4a08      	ldr	r2, [pc, #32]	; (8002144 <HAL_GPIO_EXTI_Callback+0x44>)
 8002122:	6053      	str	r3, [r2, #4]
	}
	else if(GPIO_PIN==GPIO_PIN_4){
		//printf("left wheelspeed\n");
		hall_counter[0]++;
	}
	return;
 8002124:	e008      	b.n	8002138 <HAL_GPIO_EXTI_Callback+0x38>
	else if(GPIO_PIN==GPIO_PIN_4){
 8002126:	88fb      	ldrh	r3, [r7, #6]
 8002128:	2b10      	cmp	r3, #16
 800212a:	d105      	bne.n	8002138 <HAL_GPIO_EXTI_Callback+0x38>
		hall_counter[0]++;
 800212c:	4b05      	ldr	r3, [pc, #20]	; (8002144 <HAL_GPIO_EXTI_Callback+0x44>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	3301      	adds	r3, #1
 8002132:	4a04      	ldr	r2, [pc, #16]	; (8002144 <HAL_GPIO_EXTI_Callback+0x44>)
 8002134:	6013      	str	r3, [r2, #0]
	return;
 8002136:	bf00      	nop
 8002138:	bf00      	nop
}
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40011000 	.word	0x40011000
 8002144:	20000430 	.word	0x20000430

08002148 <HAL_TIM_PeriodElapsedCallback>:
  * @note 	For timer3, which should update in a fixed interval defined in CubeMX, we grab
  * 		the current hall sensor counts, then reset it.
  * @param  htim: the timer that generated the interrupt.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
	if(htim==&htim3){
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4a10      	ldr	r2, [pc, #64]	; (8002194 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d118      	bne.n	800218a <HAL_TIM_PeriodElapsedCallback+0x42>
		int i=0;
 8002158:	2300      	movs	r3, #0
 800215a:	60fb      	str	r3, [r7, #12]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 800215c:	2300      	movs	r3, #0
 800215e:	60fb      	str	r3, [r7, #12]
 8002160:	e00f      	b.n	8002182 <HAL_TIM_PeriodElapsedCallback+0x3a>
			hall_counter_result[i]=hall_counter[i];
 8002162:	4a0d      	ldr	r2, [pc, #52]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800216a:	490c      	ldr	r1, [pc, #48]	; (800219c <HAL_TIM_PeriodElapsedCallback+0x54>)
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			hall_counter[i]=0;
 8002172:	4a09      	ldr	r2, [pc, #36]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2100      	movs	r1, #0
 8002178:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(i=0;i<sizeof(hall_counter)/sizeof(hall_counter[0]);i++){
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	3301      	adds	r3, #1
 8002180:	60fb      	str	r3, [r7, #12]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d9ec      	bls.n	8002162 <HAL_TIM_PeriodElapsedCallback+0x1a>
		}
	}
	return;
 8002188:	bf00      	nop
 800218a:	bf00      	nop
}
 800218c:	3714      	adds	r7, #20
 800218e:	46bd      	mov	sp, r7
 8002190:	bc80      	pop	{r7}
 8002192:	4770      	bx	lr
 8002194:	20000398 	.word	0x20000398
 8002198:	20000430 	.word	0x20000430
 800219c:	20000438 	.word	0x20000438

080021a0 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @brief  User defined CAN receiving interrupt callback function, namely CAN receiving ISR.
  * 		Shall only be called by HAL interrupt handlers
  * @param  hcan: the can handle structure that received the message.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b08c      	sub	sp, #48	; 0x30
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef CAN_Rx_header;
	uint8_t CAN_Rx_data[8]={0};
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
 80021ac:	2300      	movs	r3, #0
 80021ae:	613b      	str	r3, [r7, #16]

	/*for rearbox, only 0x080AD092(front box 2) should pass through*/
  if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_Rx_header, CAN_Rx_data) != HAL_OK){
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	f107 0214 	add.w	r2, r7, #20
 80021b8:	2100      	movs	r1, #0
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 ff8b 	bl	80030d6 <HAL_CAN_GetRxMessage>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    Error_Handler();
 80021c6:	f7ff fbb3 	bl	8001930 <Error_Handler>
  }

  /*checks bit1 on byte8 for brake pedal state, turns on the brake light if it is set*/
  if(CAN_Rx_data[7]&(1u<<1)){
 80021ca:	7cfb      	ldrb	r3, [r7, #19]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d00c      	beq.n	80021ee <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 80021d4:	2201      	movs	r2, #1
 80021d6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021da:	480d      	ldr	r0, [pc, #52]	; (8002210 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80021dc:	f001 ff18 	bl	8004010 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_RESET);
 80021e0:	2200      	movs	r2, #0
 80021e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021e6:	480b      	ldr	r0, [pc, #44]	; (8002214 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 80021e8:	f001 ff12 	bl	8004010 <HAL_GPIO_WritePin>
  }
  else{
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
  }
  return;
 80021ec:	e00c      	b.n	8002208 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80021f4:	4806      	ldr	r0, [pc, #24]	; (8002210 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 80021f6:	f001 ff0b 	bl	8004010 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_13,GPIO_PIN_SET);
 80021fa:	2201      	movs	r2, #1
 80021fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002200:	4804      	ldr	r0, [pc, #16]	; (8002214 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8002202:	f001 ff05 	bl	8004010 <HAL_GPIO_WritePin>
  return;
 8002206:	bf00      	nop
}
 8002208:	3730      	adds	r7, #48	; 0x30
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40010c00 	.word	0x40010c00
 8002214:	40011000 	.word	0x40011000

08002218 <CAN_error_handler>:
/**
 * @brief CAN erro handling function
 * #param none
 * @retval none
 * */
void CAN_error_handler(){
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
	HAL_NVIC_SystemReset();
 800221c:	f001 fbcb 	bl	80039b6 <HAL_NVIC_SystemReset>
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}

08002224 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002224:	480c      	ldr	r0, [pc, #48]	; (8002258 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002226:	490d      	ldr	r1, [pc, #52]	; (800225c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002228:	4a0d      	ldr	r2, [pc, #52]	; (8002260 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800222a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800222c:	e002      	b.n	8002234 <LoopCopyDataInit>

0800222e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800222e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002230:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002232:	3304      	adds	r3, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002234:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002236:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002238:	d3f9      	bcc.n	800222e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800223a:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800223c:	4c0a      	ldr	r4, [pc, #40]	; (8002268 <LoopFillZerobss+0x22>)
  movs r3, #0
 800223e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002240:	e001      	b.n	8002246 <LoopFillZerobss>

08002242 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002242:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002244:	3204      	adds	r2, #4

08002246 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002246:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002248:	d3fb      	bcc.n	8002242 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800224a:	f7ff fe79 	bl	8001f40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800224e:	f004 fb01 	bl	8006854 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002252:	f7ff f937 	bl	80014c4 <main>
  bx lr
 8002256:	4770      	bx	lr
  ldr r0, =_sdata
 8002258:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800225c:	2000020c 	.word	0x2000020c
  ldr r2, =_sidata
 8002260:	08009c6c 	.word	0x08009c6c
  ldr r2, =_sbss
 8002264:	2000020c 	.word	0x2000020c
  ldr r4, =_ebss
 8002268:	20000454 	.word	0x20000454

0800226c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800226c:	e7fe      	b.n	800226c <ADC1_2_IRQHandler>
	...

08002270 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002274:	4b08      	ldr	r3, [pc, #32]	; (8002298 <HAL_Init+0x28>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a07      	ldr	r2, [pc, #28]	; (8002298 <HAL_Init+0x28>)
 800227a:	f043 0310 	orr.w	r3, r3, #16
 800227e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002280:	2003      	movs	r0, #3
 8002282:	f001 fb63 	bl	800394c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002286:	200f      	movs	r0, #15
 8002288:	f000 f808 	bl	800229c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800228c:	f7ff fb72 	bl	8001974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002290:	2300      	movs	r3, #0
}
 8002292:	4618      	mov	r0, r3
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40022000 	.word	0x40022000

0800229c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022a4:	4b12      	ldr	r3, [pc, #72]	; (80022f0 <HAL_InitTick+0x54>)
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b12      	ldr	r3, [pc, #72]	; (80022f4 <HAL_InitTick+0x58>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	4619      	mov	r1, r3
 80022ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ba:	4618      	mov	r0, r3
 80022bc:	f001 fb7f 	bl	80039be <HAL_SYSTICK_Config>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e00e      	b.n	80022e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b0f      	cmp	r3, #15
 80022ce:	d80a      	bhi.n	80022e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022d0:	2200      	movs	r2, #0
 80022d2:	6879      	ldr	r1, [r7, #4]
 80022d4:	f04f 30ff 	mov.w	r0, #4294967295
 80022d8:	f001 fb43 	bl	8003962 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022dc:	4a06      	ldr	r2, [pc, #24]	; (80022f8 <HAL_InitTick+0x5c>)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
 80022e4:	e000      	b.n	80022e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	20000000 	.word	0x20000000
 80022f4:	20000038 	.word	0x20000038
 80022f8:	20000034 	.word	0x20000034

080022fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002300:	4b05      	ldr	r3, [pc, #20]	; (8002318 <HAL_IncTick+0x1c>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	461a      	mov	r2, r3
 8002306:	4b05      	ldr	r3, [pc, #20]	; (800231c <HAL_IncTick+0x20>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4413      	add	r3, r2
 800230c:	4a03      	ldr	r2, [pc, #12]	; (800231c <HAL_IncTick+0x20>)
 800230e:	6013      	str	r3, [r2, #0]
}
 8002310:	bf00      	nop
 8002312:	46bd      	mov	sp, r7
 8002314:	bc80      	pop	{r7}
 8002316:	4770      	bx	lr
 8002318:	20000038 	.word	0x20000038
 800231c:	20000440 	.word	0x20000440

08002320 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return uwTick;
 8002324:	4b02      	ldr	r3, [pc, #8]	; (8002330 <HAL_GetTick+0x10>)
 8002326:	681b      	ldr	r3, [r3, #0]
}
 8002328:	4618      	mov	r0, r3
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	20000440 	.word	0x20000440

08002334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800233c:	f7ff fff0 	bl	8002320 <HAL_GetTick>
 8002340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800234c:	d005      	beq.n	800235a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800234e:	4b0a      	ldr	r3, [pc, #40]	; (8002378 <HAL_Delay+0x44>)
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	461a      	mov	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	4413      	add	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800235a:	bf00      	nop
 800235c:	f7ff ffe0 	bl	8002320 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	68fa      	ldr	r2, [r7, #12]
 8002368:	429a      	cmp	r2, r3
 800236a:	d8f7      	bhi.n	800235c <HAL_Delay+0x28>
  {
  }
}
 800236c:	bf00      	nop
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000038 	.word	0x20000038

0800237c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e0be      	b.n	800251c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d109      	bne.n	80023c0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2200      	movs	r2, #0
 80023b0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	2200      	movs	r2, #0
 80023b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff fb0c 	bl	80019d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f000 faff 	bl	80029c4 <ADC_ConversionStop_Disable>
 80023c6:	4603      	mov	r3, r0
 80023c8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 8099 	bne.w	800250a <HAL_ADC_Init+0x18e>
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f040 8095 	bne.w	800250a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023e8:	f023 0302 	bic.w	r3, r3, #2
 80023ec:	f043 0202 	orr.w	r2, r3, #2
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023fc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	7b1b      	ldrb	r3, [r3, #12]
 8002402:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002404:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	4313      	orrs	r3, r2
 800240a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002414:	d003      	beq.n	800241e <HAL_ADC_Init+0xa2>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	689b      	ldr	r3, [r3, #8]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d102      	bne.n	8002424 <HAL_ADC_Init+0xa8>
 800241e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002422:	e000      	b.n	8002426 <HAL_ADC_Init+0xaa>
 8002424:	2300      	movs	r3, #0
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	7d1b      	ldrb	r3, [r3, #20]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d119      	bne.n	8002468 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	7b1b      	ldrb	r3, [r3, #12]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d109      	bne.n	8002450 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	699b      	ldr	r3, [r3, #24]
 8002440:	3b01      	subs	r3, #1
 8002442:	035a      	lsls	r2, r3, #13
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	4313      	orrs	r3, r2
 8002448:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	e00b      	b.n	8002468 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002454:	f043 0220 	orr.w	r2, r3, #32
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002460:	f043 0201 	orr.w	r2, r3, #1
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	430a      	orrs	r2, r1
 800247a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	4b28      	ldr	r3, [pc, #160]	; (8002524 <HAL_ADC_Init+0x1a8>)
 8002484:	4013      	ands	r3, r2
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	68b9      	ldr	r1, [r7, #8]
 800248c:	430b      	orrs	r3, r1
 800248e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002498:	d003      	beq.n	80024a2 <HAL_ADC_Init+0x126>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d104      	bne.n	80024ac <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	691b      	ldr	r3, [r3, #16]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	051b      	lsls	r3, r3, #20
 80024aa:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	430a      	orrs	r2, r1
 80024be:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	4b18      	ldr	r3, [pc, #96]	; (8002528 <HAL_ADC_Init+0x1ac>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	68ba      	ldr	r2, [r7, #8]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d10b      	bne.n	80024e8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024da:	f023 0303 	bic.w	r3, r3, #3
 80024de:	f043 0201 	orr.w	r2, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80024e6:	e018      	b.n	800251a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ec:	f023 0312 	bic.w	r3, r3, #18
 80024f0:	f043 0210 	orr.w	r2, r3, #16
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	f043 0201 	orr.w	r2, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002508:	e007      	b.n	800251a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250e:	f043 0210 	orr.w	r2, r3, #16
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800251a:	7dfb      	ldrb	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	ffe1f7fd 	.word	0xffe1f7fd
 8002528:	ff1f0efe 	.word	0xff1f0efe

0800252c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002538:	2300      	movs	r3, #0
 800253a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a64      	ldr	r2, [pc, #400]	; (80026d4 <HAL_ADC_Start_DMA+0x1a8>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d004      	beq.n	8002550 <HAL_ADC_Start_DMA+0x24>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a63      	ldr	r2, [pc, #396]	; (80026d8 <HAL_ADC_Start_DMA+0x1ac>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d106      	bne.n	800255e <HAL_ADC_Start_DMA+0x32>
 8002550:	4b60      	ldr	r3, [pc, #384]	; (80026d4 <HAL_ADC_Start_DMA+0x1a8>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002558:	2b00      	cmp	r3, #0
 800255a:	f040 80b3 	bne.w	80026c4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002564:	2b01      	cmp	r3, #1
 8002566:	d101      	bne.n	800256c <HAL_ADC_Start_DMA+0x40>
 8002568:	2302      	movs	r3, #2
 800256a:	e0ae      	b.n	80026ca <HAL_ADC_Start_DMA+0x19e>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f9cb 	bl	8002910 <ADC_Enable>
 800257a:	4603      	mov	r3, r0
 800257c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800257e:	7dfb      	ldrb	r3, [r7, #23]
 8002580:	2b00      	cmp	r3, #0
 8002582:	f040 809a 	bne.w	80026ba <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800258e:	f023 0301 	bic.w	r3, r3, #1
 8002592:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a4e      	ldr	r2, [pc, #312]	; (80026d8 <HAL_ADC_Start_DMA+0x1ac>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d105      	bne.n	80025b0 <HAL_ADC_Start_DMA+0x84>
 80025a4:	4b4b      	ldr	r3, [pc, #300]	; (80026d4 <HAL_ADC_Start_DMA+0x1a8>)
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d115      	bne.n	80025dc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d026      	beq.n	8002618 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80025d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80025da:	e01d      	b.n	8002618 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a39      	ldr	r2, [pc, #228]	; (80026d4 <HAL_ADC_Start_DMA+0x1a8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d004      	beq.n	80025fc <HAL_ADC_Start_DMA+0xd0>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4a38      	ldr	r2, [pc, #224]	; (80026d8 <HAL_ADC_Start_DMA+0x1ac>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d10d      	bne.n	8002618 <HAL_ADC_Start_DMA+0xec>
 80025fc:	4b35      	ldr	r3, [pc, #212]	; (80026d4 <HAL_ADC_Start_DMA+0x1a8>)
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002604:	2b00      	cmp	r3, #0
 8002606:	d007      	beq.n	8002618 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002610:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d006      	beq.n	8002632 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	f023 0206 	bic.w	r2, r3, #6
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002630:	e002      	b.n	8002638 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2200      	movs	r2, #0
 8002636:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2200      	movs	r2, #0
 800263c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	4a25      	ldr	r2, [pc, #148]	; (80026dc <HAL_ADC_Start_DMA+0x1b0>)
 8002646:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	4a24      	ldr	r2, [pc, #144]	; (80026e0 <HAL_ADC_Start_DMA+0x1b4>)
 800264e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a1b      	ldr	r3, [r3, #32]
 8002654:	4a23      	ldr	r2, [pc, #140]	; (80026e4 <HAL_ADC_Start_DMA+0x1b8>)
 8002656:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f06f 0202 	mvn.w	r2, #2
 8002660:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002670:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6a18      	ldr	r0, [r3, #32]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	334c      	adds	r3, #76	; 0x4c
 800267c:	4619      	mov	r1, r3
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f001 fa03 	bl	8003a8c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002690:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002694:	d108      	bne.n	80026a8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80026a4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026a6:	e00f      	b.n	80026c8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80026b6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80026b8:	e006      	b.n	80026c8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80026c2:	e001      	b.n	80026c8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ca:	4618      	mov	r0, r3
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}
 80026d2:	bf00      	nop
 80026d4:	40012400 	.word	0x40012400
 80026d8:	40012800 	.word	0x40012800
 80026dc:	08002a47 	.word	0x08002a47
 80026e0:	08002ac3 	.word	0x08002ac3
 80026e4:	08002adf 	.word	0x08002adf

080026e8 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr

080026fa <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	bc80      	pop	{r7}
 800270a:	4770      	bx	lr

0800270c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr
	...

08002720 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800272a:	2300      	movs	r3, #0
 800272c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_ADC_ConfigChannel+0x20>
 800273c:	2302      	movs	r3, #2
 800273e:	e0dc      	b.n	80028fa <HAL_ADC_ConfigChannel+0x1da>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b06      	cmp	r3, #6
 800274e:	d81c      	bhi.n	800278a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	3b05      	subs	r3, #5
 8002762:	221f      	movs	r2, #31
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	43db      	mvns	r3, r3
 800276a:	4019      	ands	r1, r3
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685a      	ldr	r2, [r3, #4]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	3b05      	subs	r3, #5
 800277c:	fa00 f203 	lsl.w	r2, r0, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	430a      	orrs	r2, r1
 8002786:	635a      	str	r2, [r3, #52]	; 0x34
 8002788:	e03c      	b.n	8002804 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b0c      	cmp	r3, #12
 8002790:	d81c      	bhi.n	80027cc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	3b23      	subs	r3, #35	; 0x23
 80027a4:	221f      	movs	r2, #31
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43db      	mvns	r3, r3
 80027ac:	4019      	ands	r1, r3
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6818      	ldr	r0, [r3, #0]
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	685a      	ldr	r2, [r3, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	4413      	add	r3, r2
 80027bc:	3b23      	subs	r3, #35	; 0x23
 80027be:	fa00 f203 	lsl.w	r2, r0, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	631a      	str	r2, [r3, #48]	; 0x30
 80027ca:	e01b      	b.n	8002804 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	3b41      	subs	r3, #65	; 0x41
 80027de:	221f      	movs	r2, #31
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	4019      	ands	r1, r3
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	009b      	lsls	r3, r3, #2
 80027f4:	4413      	add	r3, r2
 80027f6:	3b41      	subs	r3, #65	; 0x41
 80027f8:	fa00 f203 	lsl.w	r2, r0, r3
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	430a      	orrs	r2, r1
 8002802:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2b09      	cmp	r3, #9
 800280a:	d91c      	bls.n	8002846 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	68d9      	ldr	r1, [r3, #12]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	4613      	mov	r3, r2
 8002818:	005b      	lsls	r3, r3, #1
 800281a:	4413      	add	r3, r2
 800281c:	3b1e      	subs	r3, #30
 800281e:	2207      	movs	r2, #7
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	4019      	ands	r1, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	6898      	ldr	r0, [r3, #8]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	4613      	mov	r3, r2
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	4413      	add	r3, r2
 8002836:	3b1e      	subs	r3, #30
 8002838:	fa00 f203 	lsl.w	r2, r0, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	430a      	orrs	r2, r1
 8002842:	60da      	str	r2, [r3, #12]
 8002844:	e019      	b.n	800287a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6919      	ldr	r1, [r3, #16]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4613      	mov	r3, r2
 8002852:	005b      	lsls	r3, r3, #1
 8002854:	4413      	add	r3, r2
 8002856:	2207      	movs	r2, #7
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	4019      	ands	r1, r3
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	6898      	ldr	r0, [r3, #8]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681a      	ldr	r2, [r3, #0]
 8002868:	4613      	mov	r3, r2
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	4413      	add	r3, r2
 800286e:	fa00 f203 	lsl.w	r2, r0, r3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2b10      	cmp	r3, #16
 8002880:	d003      	beq.n	800288a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002886:	2b11      	cmp	r3, #17
 8002888:	d132      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a1d      	ldr	r2, [pc, #116]	; (8002904 <HAL_ADC_ConfigChannel+0x1e4>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d125      	bne.n	80028e0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d126      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80028b0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2b10      	cmp	r3, #16
 80028b8:	d11a      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028ba:	4b13      	ldr	r3, [pc, #76]	; (8002908 <HAL_ADC_ConfigChannel+0x1e8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a13      	ldr	r2, [pc, #76]	; (800290c <HAL_ADC_ConfigChannel+0x1ec>)
 80028c0:	fba2 2303 	umull	r2, r3, r2, r3
 80028c4:	0c9a      	lsrs	r2, r3, #18
 80028c6:	4613      	mov	r3, r2
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d0:	e002      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f9      	bne.n	80028d2 <HAL_ADC_ConfigChannel+0x1b2>
 80028de:	e007      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e4:	f043 0220 	orr.w	r2, r3, #32
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80028f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3714      	adds	r7, #20
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr
 8002904:	40012400 	.word	0x40012400
 8002908:	20000000 	.word	0x20000000
 800290c:	431bde83 	.word	0x431bde83

08002910 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b01      	cmp	r3, #1
 800292c:	d040      	beq.n	80029b0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f042 0201 	orr.w	r2, r2, #1
 800293c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800293e:	4b1f      	ldr	r3, [pc, #124]	; (80029bc <ADC_Enable+0xac>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a1f      	ldr	r2, [pc, #124]	; (80029c0 <ADC_Enable+0xb0>)
 8002944:	fba2 2303 	umull	r2, r3, r2, r3
 8002948:	0c9b      	lsrs	r3, r3, #18
 800294a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800294c:	e002      	b.n	8002954 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	3b01      	subs	r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f9      	bne.n	800294e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800295a:	f7ff fce1 	bl	8002320 <HAL_GetTick>
 800295e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002960:	e01f      	b.n	80029a2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002962:	f7ff fcdd 	bl	8002320 <HAL_GetTick>
 8002966:	4602      	mov	r2, r0
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	1ad3      	subs	r3, r2, r3
 800296c:	2b02      	cmp	r3, #2
 800296e:	d918      	bls.n	80029a2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b01      	cmp	r3, #1
 800297c:	d011      	beq.n	80029a2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002982:	f043 0210 	orr.w	r2, r3, #16
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	f043 0201 	orr.w	r2, r3, #1
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e007      	b.n	80029b2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d1d8      	bne.n	8002962 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80029b0:	2300      	movs	r3, #0
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3710      	adds	r7, #16
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	20000000 	.word	0x20000000
 80029c0:	431bde83 	.word	0x431bde83

080029c4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 0301 	and.w	r3, r3, #1
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d12e      	bne.n	8002a3c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	689a      	ldr	r2, [r3, #8]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f022 0201 	bic.w	r2, r2, #1
 80029ec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029ee:	f7ff fc97 	bl	8002320 <HAL_GetTick>
 80029f2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80029f4:	e01b      	b.n	8002a2e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80029f6:	f7ff fc93 	bl	8002320 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d914      	bls.n	8002a2e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0301 	and.w	r3, r3, #1
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d10d      	bne.n	8002a2e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a16:	f043 0210 	orr.w	r2, r3, #16
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a22:	f043 0201 	orr.w	r2, r3, #1
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e007      	b.n	8002a3e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d0dc      	beq.n	80029f6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}

08002a46 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b084      	sub	sp, #16
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a58:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d127      	bne.n	8002ab0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a64:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002a76:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a7a:	d115      	bne.n	8002aa8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d111      	bne.n	8002aa8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a88:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d105      	bne.n	8002aa8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa0:	f043 0201 	orr.w	r2, r3, #1
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f7ff fe1d 	bl	80026e8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002aae:	e004      	b.n	8002aba <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	4798      	blx	r3
}
 8002aba:	bf00      	nop
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ac2:	b580      	push	{r7, lr}
 8002ac4:	b084      	sub	sp, #16
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ace:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ad0:	68f8      	ldr	r0, [r7, #12]
 8002ad2:	f7ff fe12 	bl	80026fa <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b084      	sub	sp, #16
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002af0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afc:	f043 0204 	orr.w	r2, r3, #4
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7ff fe01 	bl	800270c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b0a:	bf00      	nop
 8002b0c:	3710      	adds	r7, #16
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	b084      	sub	sp, #16
 8002b16:	af00      	add	r7, sp, #0
 8002b18:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e0ed      	b.n	8002d00 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002b30:	6878      	ldr	r0, [r7, #4]
 8002b32:	f7fe ffd1 	bl	8001ad8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f042 0201 	orr.w	r2, r2, #1
 8002b44:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b46:	f7ff fbeb 	bl	8002320 <HAL_GetTick>
 8002b4a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b4c:	e012      	b.n	8002b74 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b4e:	f7ff fbe7 	bl	8002320 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	2b0a      	cmp	r3, #10
 8002b5a:	d90b      	bls.n	8002b74 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b60:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2205      	movs	r2, #5
 8002b6c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e0c5      	b.n	8002d00 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f003 0301 	and.w	r3, r3, #1
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0e5      	beq.n	8002b4e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f022 0202 	bic.w	r2, r2, #2
 8002b90:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002b92:	f7ff fbc5 	bl	8002320 <HAL_GetTick>
 8002b96:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002b98:	e012      	b.n	8002bc0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b9a:	f7ff fbc1 	bl	8002320 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b0a      	cmp	r3, #10
 8002ba6:	d90b      	bls.n	8002bc0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bac:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2205      	movs	r2, #5
 8002bb8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e09f      	b.n	8002d00 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 0302 	and.w	r3, r3, #2
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1e5      	bne.n	8002b9a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	7e1b      	ldrb	r3, [r3, #24]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d108      	bne.n	8002be8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	e007      	b.n	8002bf8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bf6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	7e5b      	ldrb	r3, [r3, #25]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d108      	bne.n	8002c12 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e007      	b.n	8002c22 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c20:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	7e9b      	ldrb	r3, [r3, #26]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d108      	bne.n	8002c3c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f042 0220 	orr.w	r2, r2, #32
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	e007      	b.n	8002c4c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0220 	bic.w	r2, r2, #32
 8002c4a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	7edb      	ldrb	r3, [r3, #27]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d108      	bne.n	8002c66 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0210 	bic.w	r2, r2, #16
 8002c62:	601a      	str	r2, [r3, #0]
 8002c64:	e007      	b.n	8002c76 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f042 0210 	orr.w	r2, r2, #16
 8002c74:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	7f1b      	ldrb	r3, [r3, #28]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d108      	bne.n	8002c90 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f042 0208 	orr.w	r2, r2, #8
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	e007      	b.n	8002ca0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681a      	ldr	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f022 0208 	bic.w	r2, r2, #8
 8002c9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7f5b      	ldrb	r3, [r3, #29]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d108      	bne.n	8002cba <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0204 	orr.w	r2, r2, #4
 8002cb6:	601a      	str	r2, [r3, #0]
 8002cb8:	e007      	b.n	8002cca <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f022 0204 	bic.w	r2, r2, #4
 8002cc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689a      	ldr	r2, [r3, #8]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	431a      	orrs	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	ea42 0103 	orr.w	r1, r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	1e5a      	subs	r2, r3, #1
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3710      	adds	r7, #16
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}

08002d08 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b087      	sub	sp, #28
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d1e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d20:	7cfb      	ldrb	r3, [r7, #19]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d003      	beq.n	8002d2e <HAL_CAN_ConfigFilter+0x26>
 8002d26:	7cfb      	ldrb	r3, [r7, #19]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	f040 80aa 	bne.w	8002e82 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002d34:	f043 0201 	orr.w	r2, r3, #1
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 031f 	and.w	r3, r3, #31
 8002d46:	2201      	movs	r2, #1
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	43db      	mvns	r3, r3
 8002d58:	401a      	ands	r2, r3
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	69db      	ldr	r3, [r3, #28]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d123      	bne.n	8002db0 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	401a      	ands	r2, r3
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	68db      	ldr	r3, [r3, #12]
 8002d7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002d8a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	3248      	adds	r2, #72	; 0x48
 8002d90:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002da4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002da6:	6979      	ldr	r1, [r7, #20]
 8002da8:	3348      	adds	r3, #72	; 0x48
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	440b      	add	r3, r1
 8002dae:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d122      	bne.n	8002dfe <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	431a      	orrs	r2, r3
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002dce:	683b      	ldr	r3, [r7, #0]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002dd8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	3248      	adds	r2, #72	; 0x48
 8002dde:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002df2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002df4:	6979      	ldr	r1, [r7, #20]
 8002df6:	3348      	adds	r3, #72	; 0x48
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	440b      	add	r3, r1
 8002dfc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	699b      	ldr	r3, [r3, #24]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d109      	bne.n	8002e1a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	401a      	ands	r2, r3
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002e18:	e007      	b.n	8002e2a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	431a      	orrs	r2, r3
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d109      	bne.n	8002e46 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	43db      	mvns	r3, r3
 8002e3c:	401a      	ands	r2, r3
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002e44:	e007      	b.n	8002e56 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	6a1b      	ldr	r3, [r3, #32]
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d107      	bne.n	8002e6e <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002e74:	f023 0201 	bic.w	r2, r3, #1
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	e006      	b.n	8002e90 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
  }
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	371c      	adds	r7, #28
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bc80      	pop	{r7}
 8002e98:	4770      	bx	lr

08002e9a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b084      	sub	sp, #16
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d12e      	bne.n	8002f0c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ec6:	f7ff fa2b 	bl	8002320 <HAL_GetTick>
 8002eca:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ecc:	e012      	b.n	8002ef4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002ece:	f7ff fa27 	bl	8002320 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	2b0a      	cmp	r3, #10
 8002eda:	d90b      	bls.n	8002ef4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2205      	movs	r2, #5
 8002eec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e012      	b.n	8002f1a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d1e5      	bne.n	8002ece <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	e006      	b.n	8002f1a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
  }
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3710      	adds	r7, #16
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b089      	sub	sp, #36	; 0x24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	60f8      	str	r0, [r7, #12]
 8002f2a:	60b9      	str	r1, [r7, #8]
 8002f2c:	607a      	str	r2, [r7, #4]
 8002f2e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f36:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f40:	7ffb      	ldrb	r3, [r7, #31]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d003      	beq.n	8002f4e <HAL_CAN_AddTxMessage+0x2c>
 8002f46:	7ffb      	ldrb	r3, [r7, #31]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	f040 80b8 	bne.w	80030be <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10a      	bne.n	8002f6e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f58:	69bb      	ldr	r3, [r7, #24]
 8002f5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d105      	bne.n	8002f6e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f000 80a0 	beq.w	80030ae <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	0e1b      	lsrs	r3, r3, #24
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d907      	bls.n	8002f8e <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e09e      	b.n	80030cc <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002f8e:	2201      	movs	r2, #1
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	409a      	lsls	r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002faa:	68f9      	ldr	r1, [r7, #12]
 8002fac:	6809      	ldr	r1, [r1, #0]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	3318      	adds	r3, #24
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	440b      	add	r3, r1
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	e00f      	b.n	8002fdc <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fc6:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fcc:	68f9      	ldr	r1, [r7, #12]
 8002fce:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002fd0:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	3318      	adds	r3, #24
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	440b      	add	r3, r1
 8002fda:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	6819      	ldr	r1, [r3, #0]
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	691a      	ldr	r2, [r3, #16]
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	3318      	adds	r3, #24
 8002fe8:	011b      	lsls	r3, r3, #4
 8002fea:	440b      	add	r3, r1
 8002fec:	3304      	adds	r3, #4
 8002fee:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	7d1b      	ldrb	r3, [r3, #20]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d111      	bne.n	800301c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	3318      	adds	r3, #24
 8003000:	011b      	lsls	r3, r3, #4
 8003002:	4413      	add	r3, r2
 8003004:	3304      	adds	r3, #4
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	6811      	ldr	r1, [r2, #0]
 800300c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	3318      	adds	r3, #24
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	440b      	add	r3, r1
 8003018:	3304      	adds	r3, #4
 800301a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3307      	adds	r3, #7
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	061a      	lsls	r2, r3, #24
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	3306      	adds	r3, #6
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	041b      	lsls	r3, r3, #16
 800302c:	431a      	orrs	r2, r3
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3305      	adds	r3, #5
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	021b      	lsls	r3, r3, #8
 8003036:	4313      	orrs	r3, r2
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	3204      	adds	r2, #4
 800303c:	7812      	ldrb	r2, [r2, #0]
 800303e:	4610      	mov	r0, r2
 8003040:	68fa      	ldr	r2, [r7, #12]
 8003042:	6811      	ldr	r1, [r2, #0]
 8003044:	ea43 0200 	orr.w	r2, r3, r0
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	011b      	lsls	r3, r3, #4
 800304c:	440b      	add	r3, r1
 800304e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003052:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3303      	adds	r3, #3
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	061a      	lsls	r2, r3, #24
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3302      	adds	r3, #2
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	041b      	lsls	r3, r3, #16
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	3301      	adds	r3, #1
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	4313      	orrs	r3, r2
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	7812      	ldrb	r2, [r2, #0]
 8003074:	4610      	mov	r0, r2
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	6811      	ldr	r1, [r2, #0]
 800307a:	ea43 0200 	orr.w	r2, r3, r0
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	440b      	add	r3, r1
 8003084:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003088:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	3318      	adds	r3, #24
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	4413      	add	r3, r2
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	6811      	ldr	r1, [r2, #0]
 800309c:	f043 0201 	orr.w	r2, r3, #1
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	3318      	adds	r3, #24
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	440b      	add	r3, r1
 80030a8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	e00e      	b.n	80030cc <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e006      	b.n	80030cc <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
  }
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3724      	adds	r7, #36	; 0x24
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr

080030d6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80030d6:	b480      	push	{r7}
 80030d8:	b087      	sub	sp, #28
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
 80030e2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030ea:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80030ec:	7dfb      	ldrb	r3, [r7, #23]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d003      	beq.n	80030fa <HAL_CAN_GetRxMessage+0x24>
 80030f2:	7dfb      	ldrb	r3, [r7, #23]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	f040 80f3 	bne.w	80032e0 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10e      	bne.n	800311e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	f003 0303 	and.w	r3, r3, #3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d116      	bne.n	800313c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	e0e7      	b.n	80032ee <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	f003 0303 	and.w	r3, r3, #3
 8003128:	2b00      	cmp	r3, #0
 800312a:	d107      	bne.n	800313c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003130:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0d8      	b.n	80032ee <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	331b      	adds	r3, #27
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	4413      	add	r3, r2
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0204 	and.w	r2, r3, #4
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10c      	bne.n	8003174 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	331b      	adds	r3, #27
 8003162:	011b      	lsls	r3, r3, #4
 8003164:	4413      	add	r3, r2
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	0d5b      	lsrs	r3, r3, #21
 800316a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	e00b      	b.n	800318c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	331b      	adds	r3, #27
 800317c:	011b      	lsls	r3, r3, #4
 800317e:	4413      	add	r3, r2
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	08db      	lsrs	r3, r3, #3
 8003184:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	331b      	adds	r3, #27
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	4413      	add	r3, r2
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0202 	and.w	r2, r3, #2
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	331b      	adds	r3, #27
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	4413      	add	r3, r2
 80031ae:	3304      	adds	r3, #4
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 020f 	and.w	r2, r3, #15
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68bb      	ldr	r3, [r7, #8]
 80031c0:	331b      	adds	r3, #27
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	4413      	add	r3, r2
 80031c6:	3304      	adds	r3, #4
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	0a1b      	lsrs	r3, r3, #8
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	331b      	adds	r3, #27
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	4413      	add	r3, r2
 80031de:	3304      	adds	r3, #4
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	0c1b      	lsrs	r3, r3, #16
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68bb      	ldr	r3, [r7, #8]
 80031f0:	011b      	lsls	r3, r3, #4
 80031f2:	4413      	add	r3, r2
 80031f4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	4413      	add	r3, r2
 800320a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	0a1a      	lsrs	r2, r3, #8
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	3301      	adds	r3, #1
 8003216:	b2d2      	uxtb	r2, r2
 8003218:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	4413      	add	r3, r2
 8003224:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	0c1a      	lsrs	r2, r3, #16
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	3302      	adds	r3, #2
 8003230:	b2d2      	uxtb	r2, r2
 8003232:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	011b      	lsls	r3, r3, #4
 800323c:	4413      	add	r3, r2
 800323e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	0e1a      	lsrs	r2, r3, #24
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	3303      	adds	r3, #3
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	011b      	lsls	r3, r3, #4
 8003256:	4413      	add	r3, r2
 8003258:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	3304      	adds	r3, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	4413      	add	r3, r2
 8003270:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	0a1a      	lsrs	r2, r3, #8
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	3305      	adds	r3, #5
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	011b      	lsls	r3, r3, #4
 8003288:	4413      	add	r3, r2
 800328a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	0c1a      	lsrs	r2, r3, #16
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	3306      	adds	r3, #6
 8003296:	b2d2      	uxtb	r2, r2
 8003298:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	0e1a      	lsrs	r2, r3, #24
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	3307      	adds	r3, #7
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d108      	bne.n	80032cc <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f042 0220 	orr.w	r2, r2, #32
 80032c8:	60da      	str	r2, [r3, #12]
 80032ca:	e007      	b.n	80032dc <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	691a      	ldr	r2, [r3, #16]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0220 	orr.w	r2, r2, #32
 80032da:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80032dc:	2300      	movs	r3, #0
 80032de:	e006      	b.n	80032ee <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
  }
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	371c      	adds	r7, #28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003308:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800330a:	7bfb      	ldrb	r3, [r7, #15]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d002      	beq.n	8003316 <HAL_CAN_ActivateNotification+0x1e>
 8003310:	7bfb      	ldrb	r3, [r7, #15]
 8003312:	2b02      	cmp	r3, #2
 8003314:	d109      	bne.n	800332a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	6959      	ldr	r1, [r3, #20]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003326:	2300      	movs	r3, #0
 8003328:	e006      	b.n	8003338 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800332e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
  }
}
 8003338:	4618      	mov	r0, r3
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	bc80      	pop	{r7}
 8003340:	4770      	bx	lr

08003342 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003342:	b580      	push	{r7, lr}
 8003344:	b08a      	sub	sp, #40	; 0x28
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800334a:	2300      	movs	r3, #0
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800337e:	6a3b      	ldr	r3, [r7, #32]
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d07c      	beq.n	8003482 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b00      	cmp	r3, #0
 8003390:	d023      	beq.n	80033da <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2201      	movs	r2, #1
 8003398:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800339a:	69bb      	ldr	r3, [r7, #24]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d003      	beq.n	80033ac <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 f983 	bl	80036b0 <HAL_CAN_TxMailbox0CompleteCallback>
 80033aa:	e016      	b.n	80033da <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	f003 0304 	and.w	r3, r3, #4
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d004      	beq.n	80033c0 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80033b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80033bc:	627b      	str	r3, [r7, #36]	; 0x24
 80033be:	e00c      	b.n	80033da <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d004      	beq.n	80033d4 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80033ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033d0:	627b      	str	r3, [r7, #36]	; 0x24
 80033d2:	e002      	b.n	80033da <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f000 f986 	bl	80036e6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d024      	beq.n	800342e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033ec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d003      	beq.n	8003400 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f962 	bl	80036c2 <HAL_CAN_TxMailbox1CompleteCallback>
 80033fe:	e016      	b.n	800342e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003406:	2b00      	cmp	r3, #0
 8003408:	d004      	beq.n	8003414 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800340a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003410:	627b      	str	r3, [r7, #36]	; 0x24
 8003412:	e00c      	b.n	800342e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003424:	627b      	str	r3, [r7, #36]	; 0x24
 8003426:	e002      	b.n	800342e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003428:	6878      	ldr	r0, [r7, #4]
 800342a:	f000 f965 	bl	80036f8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d024      	beq.n	8003482 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003440:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003442:	69bb      	ldr	r3, [r7, #24]
 8003444:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d003      	beq.n	8003454 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f941 	bl	80036d4 <HAL_CAN_TxMailbox2CompleteCallback>
 8003452:	e016      	b.n	8003482 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d004      	beq.n	8003468 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003464:	627b      	str	r3, [r7, #36]	; 0x24
 8003466:	e00c      	b.n	8003482 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d004      	beq.n	800347c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
 800347a:	e002      	b.n	8003482 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 f944 	bl	800370a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003482:	6a3b      	ldr	r3, [r7, #32]
 8003484:	f003 0308 	and.w	r3, r3, #8
 8003488:	2b00      	cmp	r3, #0
 800348a:	d00c      	beq.n	80034a6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f003 0310 	and.w	r3, r3, #16
 8003492:	2b00      	cmp	r3, #0
 8003494:	d007      	beq.n	80034a6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003498:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800349c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2210      	movs	r2, #16
 80034a4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80034a6:	6a3b      	ldr	r3, [r7, #32]
 80034a8:	f003 0304 	and.w	r3, r3, #4
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d00b      	beq.n	80034c8 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2208      	movs	r2, #8
 80034c0:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f92a 	bl	800371c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	f003 0302 	and.w	r3, r3, #2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d009      	beq.n	80034e6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d002      	beq.n	80034e6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7fe fe5d 	bl	80021a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80034e6:	6a3b      	ldr	r3, [r7, #32]
 80034e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d00c      	beq.n	800350a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	f003 0310 	and.w	r3, r3, #16
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d007      	beq.n	800350a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003500:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2210      	movs	r2, #16
 8003508:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800350a:	6a3b      	ldr	r3, [r7, #32]
 800350c:	f003 0320 	and.w	r3, r3, #32
 8003510:	2b00      	cmp	r3, #0
 8003512:	d00b      	beq.n	800352c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d006      	beq.n	800352c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2208      	movs	r2, #8
 8003524:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f90a 	bl	8003740 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	f003 0310 	and.w	r3, r3, #16
 8003532:	2b00      	cmp	r3, #0
 8003534:	d009      	beq.n	800354a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	691b      	ldr	r3, [r3, #16]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b00      	cmp	r3, #0
 8003542:	d002      	beq.n	800354a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f000 f8f2 	bl	800372e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800354a:	6a3b      	ldr	r3, [r7, #32]
 800354c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00b      	beq.n	800356c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	f003 0310 	and.w	r3, r3, #16
 800355a:	2b00      	cmp	r3, #0
 800355c:	d006      	beq.n	800356c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2210      	movs	r2, #16
 8003564:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f8f3 	bl	8003752 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800356c:	6a3b      	ldr	r3, [r7, #32]
 800356e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00b      	beq.n	800358e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b00      	cmp	r3, #0
 800357e:	d006      	beq.n	800358e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2208      	movs	r2, #8
 8003586:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f8eb 	bl	8003764 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003594:	2b00      	cmp	r3, #0
 8003596:	d07b      	beq.n	8003690 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0304 	and.w	r3, r3, #4
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d072      	beq.n	8003688 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035a2:	6a3b      	ldr	r3, [r7, #32]
 80035a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d008      	beq.n	80035be <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d008      	beq.n	80035da <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d003      	beq.n	80035da <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80035d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d4:	f043 0302 	orr.w	r3, r3, #2
 80035d8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035da:	6a3b      	ldr	r3, [r7, #32]
 80035dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d003      	beq.n	80035f6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	f043 0304 	orr.w	r3, r3, #4
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80035f6:	6a3b      	ldr	r3, [r7, #32]
 80035f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d043      	beq.n	8003688 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003606:	2b00      	cmp	r3, #0
 8003608:	d03e      	beq.n	8003688 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003610:	2b60      	cmp	r3, #96	; 0x60
 8003612:	d02b      	beq.n	800366c <HAL_CAN_IRQHandler+0x32a>
 8003614:	2b60      	cmp	r3, #96	; 0x60
 8003616:	d82e      	bhi.n	8003676 <HAL_CAN_IRQHandler+0x334>
 8003618:	2b50      	cmp	r3, #80	; 0x50
 800361a:	d022      	beq.n	8003662 <HAL_CAN_IRQHandler+0x320>
 800361c:	2b50      	cmp	r3, #80	; 0x50
 800361e:	d82a      	bhi.n	8003676 <HAL_CAN_IRQHandler+0x334>
 8003620:	2b40      	cmp	r3, #64	; 0x40
 8003622:	d019      	beq.n	8003658 <HAL_CAN_IRQHandler+0x316>
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d826      	bhi.n	8003676 <HAL_CAN_IRQHandler+0x334>
 8003628:	2b30      	cmp	r3, #48	; 0x30
 800362a:	d010      	beq.n	800364e <HAL_CAN_IRQHandler+0x30c>
 800362c:	2b30      	cmp	r3, #48	; 0x30
 800362e:	d822      	bhi.n	8003676 <HAL_CAN_IRQHandler+0x334>
 8003630:	2b10      	cmp	r3, #16
 8003632:	d002      	beq.n	800363a <HAL_CAN_IRQHandler+0x2f8>
 8003634:	2b20      	cmp	r3, #32
 8003636:	d005      	beq.n	8003644 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003638:	e01d      	b.n	8003676 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363c:	f043 0308 	orr.w	r3, r3, #8
 8003640:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003642:	e019      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003646:	f043 0310 	orr.w	r3, r3, #16
 800364a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800364c:	e014      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003650:	f043 0320 	orr.w	r3, r3, #32
 8003654:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003656:	e00f      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003660:	e00a      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003664:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800366a:	e005      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800366c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003672:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003674:	e000      	b.n	8003678 <HAL_CAN_IRQHandler+0x336>
            break;
 8003676:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003686:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	2204      	movs	r2, #4
 800368e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	2b00      	cmp	r3, #0
 8003694:	d008      	beq.n	80036a8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800369a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369c:	431a      	orrs	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80036a2:	6878      	ldr	r0, [r7, #4]
 80036a4:	f000 f867 	bl	8003776 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80036a8:	bf00      	nop
 80036aa:	3728      	adds	r7, #40	; 0x28
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr

080036c2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b083      	sub	sp, #12
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr

080036d4 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80036dc:	bf00      	nop
 80036de:	370c      	adds	r7, #12
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr

080036e6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80036ee:	bf00      	nop
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bc80      	pop	{r7}
 80036f6:	4770      	bx	lr

080036f8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b083      	sub	sp, #12
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003700:	bf00      	nop
 8003702:	370c      	adds	r7, #12
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr

0800370a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003724:	bf00      	nop
 8003726:	370c      	adds	r7, #12
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr

0800372e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800372e:	b480      	push	{r7}
 8003730:	b083      	sub	sp, #12
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003736:	bf00      	nop
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003748:	bf00      	nop
 800374a:	370c      	adds	r7, #12
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr

08003752 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003752:	b480      	push	{r7}
 8003754:	b083      	sub	sp, #12
 8003756:	af00      	add	r7, sp, #0
 8003758:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800375a:	bf00      	nop
 800375c:	370c      	adds	r7, #12
 800375e:	46bd      	mov	sp, r7
 8003760:	bc80      	pop	{r7}
 8003762:	4770      	bx	lr

08003764 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800376c:	bf00      	nop
 800376e:	370c      	adds	r7, #12
 8003770:	46bd      	mov	sp, r7
 8003772:	bc80      	pop	{r7}
 8003774:	4770      	bx	lr

08003776 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003776:	b480      	push	{r7}
 8003778:	b083      	sub	sp, #12
 800377a:	af00      	add	r7, sp, #0
 800377c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	bc80      	pop	{r7}
 8003786:	4770      	bx	lr

08003788 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003798:	4b0c      	ldr	r3, [pc, #48]	; (80037cc <__NVIC_SetPriorityGrouping+0x44>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80037a4:	4013      	ands	r3, r2
 80037a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ba:	4a04      	ldr	r2, [pc, #16]	; (80037cc <__NVIC_SetPriorityGrouping+0x44>)
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	60d3      	str	r3, [r2, #12]
}
 80037c0:	bf00      	nop
 80037c2:	3714      	adds	r7, #20
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bc80      	pop	{r7}
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	e000ed00 	.word	0xe000ed00

080037d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037d4:	4b04      	ldr	r3, [pc, #16]	; (80037e8 <__NVIC_GetPriorityGrouping+0x18>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	0a1b      	lsrs	r3, r3, #8
 80037da:	f003 0307 	and.w	r3, r3, #7
}
 80037de:	4618      	mov	r0, r3
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bc80      	pop	{r7}
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	e000ed00 	.word	0xe000ed00

080037ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	4603      	mov	r3, r0
 80037f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	db0b      	blt.n	8003816 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	f003 021f 	and.w	r2, r3, #31
 8003804:	4906      	ldr	r1, [pc, #24]	; (8003820 <__NVIC_EnableIRQ+0x34>)
 8003806:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380a:	095b      	lsrs	r3, r3, #5
 800380c:	2001      	movs	r0, #1
 800380e:	fa00 f202 	lsl.w	r2, r0, r2
 8003812:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	bc80      	pop	{r7}
 800381e:	4770      	bx	lr
 8003820:	e000e100 	.word	0xe000e100

08003824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	6039      	str	r1, [r7, #0]
 800382e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003834:	2b00      	cmp	r3, #0
 8003836:	db0a      	blt.n	800384e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	b2da      	uxtb	r2, r3
 800383c:	490c      	ldr	r1, [pc, #48]	; (8003870 <__NVIC_SetPriority+0x4c>)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	0112      	lsls	r2, r2, #4
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	440b      	add	r3, r1
 8003848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800384c:	e00a      	b.n	8003864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	b2da      	uxtb	r2, r3
 8003852:	4908      	ldr	r1, [pc, #32]	; (8003874 <__NVIC_SetPriority+0x50>)
 8003854:	79fb      	ldrb	r3, [r7, #7]
 8003856:	f003 030f 	and.w	r3, r3, #15
 800385a:	3b04      	subs	r3, #4
 800385c:	0112      	lsls	r2, r2, #4
 800385e:	b2d2      	uxtb	r2, r2
 8003860:	440b      	add	r3, r1
 8003862:	761a      	strb	r2, [r3, #24]
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	bc80      	pop	{r7}
 800386c:	4770      	bx	lr
 800386e:	bf00      	nop
 8003870:	e000e100 	.word	0xe000e100
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003878:	b480      	push	{r7}
 800387a:	b089      	sub	sp, #36	; 0x24
 800387c:	af00      	add	r7, sp, #0
 800387e:	60f8      	str	r0, [r7, #12]
 8003880:	60b9      	str	r1, [r7, #8]
 8003882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	f1c3 0307 	rsb	r3, r3, #7
 8003892:	2b04      	cmp	r3, #4
 8003894:	bf28      	it	cs
 8003896:	2304      	movcs	r3, #4
 8003898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3304      	adds	r3, #4
 800389e:	2b06      	cmp	r3, #6
 80038a0:	d902      	bls.n	80038a8 <NVIC_EncodePriority+0x30>
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	3b03      	subs	r3, #3
 80038a6:	e000      	b.n	80038aa <NVIC_EncodePriority+0x32>
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038ac:	f04f 32ff 	mov.w	r2, #4294967295
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	fa02 f303 	lsl.w	r3, r2, r3
 80038b6:	43da      	mvns	r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	401a      	ands	r2, r3
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038c0:	f04f 31ff 	mov.w	r1, #4294967295
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa01 f303 	lsl.w	r3, r1, r3
 80038ca:	43d9      	mvns	r1, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038d0:	4313      	orrs	r3, r2
         );
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3724      	adds	r7, #36	; 0x24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80038e0:	f3bf 8f4f 	dsb	sy
}
 80038e4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80038e6:	4b06      	ldr	r3, [pc, #24]	; (8003900 <__NVIC_SystemReset+0x24>)
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80038ee:	4904      	ldr	r1, [pc, #16]	; (8003900 <__NVIC_SystemReset+0x24>)
 80038f0:	4b04      	ldr	r3, [pc, #16]	; (8003904 <__NVIC_SystemReset+0x28>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80038f6:	f3bf 8f4f 	dsb	sy
}
 80038fa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80038fc:	bf00      	nop
 80038fe:	e7fd      	b.n	80038fc <__NVIC_SystemReset+0x20>
 8003900:	e000ed00 	.word	0xe000ed00
 8003904:	05fa0004 	.word	0x05fa0004

08003908 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	3b01      	subs	r3, #1
 8003914:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003918:	d301      	bcc.n	800391e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800391a:	2301      	movs	r3, #1
 800391c:	e00f      	b.n	800393e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800391e:	4a0a      	ldr	r2, [pc, #40]	; (8003948 <SysTick_Config+0x40>)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3b01      	subs	r3, #1
 8003924:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003926:	210f      	movs	r1, #15
 8003928:	f04f 30ff 	mov.w	r0, #4294967295
 800392c:	f7ff ff7a 	bl	8003824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003930:	4b05      	ldr	r3, [pc, #20]	; (8003948 <SysTick_Config+0x40>)
 8003932:	2200      	movs	r2, #0
 8003934:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003936:	4b04      	ldr	r3, [pc, #16]	; (8003948 <SysTick_Config+0x40>)
 8003938:	2207      	movs	r2, #7
 800393a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	e000e010 	.word	0xe000e010

0800394c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003954:	6878      	ldr	r0, [r7, #4]
 8003956:	f7ff ff17 	bl	8003788 <__NVIC_SetPriorityGrouping>
}
 800395a:	bf00      	nop
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}

08003962 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003962:	b580      	push	{r7, lr}
 8003964:	b086      	sub	sp, #24
 8003966:	af00      	add	r7, sp, #0
 8003968:	4603      	mov	r3, r0
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003974:	f7ff ff2c 	bl	80037d0 <__NVIC_GetPriorityGrouping>
 8003978:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	68b9      	ldr	r1, [r7, #8]
 800397e:	6978      	ldr	r0, [r7, #20]
 8003980:	f7ff ff7a 	bl	8003878 <NVIC_EncodePriority>
 8003984:	4602      	mov	r2, r0
 8003986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800398a:	4611      	mov	r1, r2
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff ff49 	bl	8003824 <__NVIC_SetPriority>
}
 8003992:	bf00      	nop
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}

0800399a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800399a:	b580      	push	{r7, lr}
 800399c:	b082      	sub	sp, #8
 800399e:	af00      	add	r7, sp, #0
 80039a0:	4603      	mov	r3, r0
 80039a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff ff1f 	bl	80037ec <__NVIC_EnableIRQ>
}
 80039ae:	bf00      	nop
 80039b0:	3708      	adds	r7, #8
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80039ba:	f7ff ff8f 	bl	80038dc <__NVIC_SystemReset>

080039be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7ff ff9e 	bl	8003908 <SysTick_Config>
 80039cc:	4603      	mov	r3, r0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d101      	bne.n	80039ee <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e043      	b.n	8003a76 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	461a      	mov	r2, r3
 80039f4:	4b22      	ldr	r3, [pc, #136]	; (8003a80 <HAL_DMA_Init+0xa8>)
 80039f6:	4413      	add	r3, r2
 80039f8:	4a22      	ldr	r2, [pc, #136]	; (8003a84 <HAL_DMA_Init+0xac>)
 80039fa:	fba2 2303 	umull	r2, r3, r2, r3
 80039fe:	091b      	lsrs	r3, r3, #4
 8003a00:	009a      	lsls	r2, r3, #2
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a1f      	ldr	r2, [pc, #124]	; (8003a88 <HAL_DMA_Init+0xb0>)
 8003a0a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2202      	movs	r2, #2
 8003a10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003a22:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003a26:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003a30:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003a3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a48:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	69db      	ldr	r3, [r3, #28]
 8003a4e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003a50:	68fa      	ldr	r2, [r7, #12]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3714      	adds	r7, #20
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bc80      	pop	{r7}
 8003a7e:	4770      	bx	lr
 8003a80:	bffdfff8 	.word	0xbffdfff8
 8003a84:	cccccccd 	.word	0xcccccccd
 8003a88:	40020000 	.word	0x40020000

08003a8c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]
 8003a98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d101      	bne.n	8003aac <HAL_DMA_Start_IT+0x20>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e04a      	b.n	8003b42 <HAL_DMA_Start_IT+0xb6>
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d13a      	bne.n	8003b34 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2202      	movs	r2, #2
 8003ac2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f022 0201 	bic.w	r2, r2, #1
 8003ada:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	68b9      	ldr	r1, [r7, #8]
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 f8e2 	bl	8003cac <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d008      	beq.n	8003b02 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f042 020e 	orr.w	r2, r2, #14
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	e00f      	b.n	8003b22 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0204 	bic.w	r2, r2, #4
 8003b10:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f042 020a 	orr.w	r2, r2, #10
 8003b20:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f042 0201 	orr.w	r2, r2, #1
 8003b30:	601a      	str	r2, [r3, #0]
 8003b32:	e005      	b.n	8003b40 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3718      	adds	r7, #24
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b085      	sub	sp, #20
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b52:	2300      	movs	r3, #0
 8003b54:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d008      	beq.n	8003b72 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2204      	movs	r2, #4
 8003b64:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e020      	b.n	8003bb4 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f022 020e 	bic.w	r2, r2, #14
 8003b80:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f022 0201 	bic.w	r2, r2, #1
 8003b90:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr
	...

08003bc0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d005      	beq.n	8003be2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2204      	movs	r2, #4
 8003bda:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	73fb      	strb	r3, [r7, #15]
 8003be0:	e051      	b.n	8003c86 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 020e 	bic.w	r2, r2, #14
 8003bf0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f022 0201 	bic.w	r2, r2, #1
 8003c00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a22      	ldr	r2, [pc, #136]	; (8003c90 <HAL_DMA_Abort_IT+0xd0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d029      	beq.n	8003c60 <HAL_DMA_Abort_IT+0xa0>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a20      	ldr	r2, [pc, #128]	; (8003c94 <HAL_DMA_Abort_IT+0xd4>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d022      	beq.n	8003c5c <HAL_DMA_Abort_IT+0x9c>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a1f      	ldr	r2, [pc, #124]	; (8003c98 <HAL_DMA_Abort_IT+0xd8>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d01a      	beq.n	8003c56 <HAL_DMA_Abort_IT+0x96>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a1d      	ldr	r2, [pc, #116]	; (8003c9c <HAL_DMA_Abort_IT+0xdc>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d012      	beq.n	8003c50 <HAL_DMA_Abort_IT+0x90>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a1c      	ldr	r2, [pc, #112]	; (8003ca0 <HAL_DMA_Abort_IT+0xe0>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d00a      	beq.n	8003c4a <HAL_DMA_Abort_IT+0x8a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a1a      	ldr	r2, [pc, #104]	; (8003ca4 <HAL_DMA_Abort_IT+0xe4>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d102      	bne.n	8003c44 <HAL_DMA_Abort_IT+0x84>
 8003c3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003c42:	e00e      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c48:	e00b      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c4e:	e008      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c54:	e005      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c5a:	e002      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c5c:	2310      	movs	r3, #16
 8003c5e:	e000      	b.n	8003c62 <HAL_DMA_Abort_IT+0xa2>
 8003c60:	2301      	movs	r3, #1
 8003c62:	4a11      	ldr	r2, [pc, #68]	; (8003ca8 <HAL_DMA_Abort_IT+0xe8>)
 8003c64:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2201      	movs	r2, #1
 8003c6a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d003      	beq.n	8003c86 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	4798      	blx	r3
    } 
  }
  return status;
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40020008 	.word	0x40020008
 8003c94:	4002001c 	.word	0x4002001c
 8003c98:	40020030 	.word	0x40020030
 8003c9c:	40020044 	.word	0x40020044
 8003ca0:	40020058 	.word	0x40020058
 8003ca4:	4002006c 	.word	0x4002006c
 8003ca8:	40020000 	.word	0x40020000

08003cac <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cc2:	2101      	movs	r1, #1
 8003cc4:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	683a      	ldr	r2, [r7, #0]
 8003cd0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b10      	cmp	r3, #16
 8003cd8:	d108      	bne.n	8003cec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68ba      	ldr	r2, [r7, #8]
 8003ce8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003cea:	e007      	b.n	8003cfc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	68ba      	ldr	r2, [r7, #8]
 8003cf2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	687a      	ldr	r2, [r7, #4]
 8003cfa:	60da      	str	r2, [r3, #12]
}
 8003cfc:	bf00      	nop
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bc80      	pop	{r7}
 8003d04:	4770      	bx	lr
	...

08003d08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b08b      	sub	sp, #44	; 0x2c
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d12:	2300      	movs	r3, #0
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003d16:	2300      	movs	r3, #0
 8003d18:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d1a:	e169      	b.n	8003ff0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d20:	fa02 f303 	lsl.w	r3, r2, r3
 8003d24:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69fa      	ldr	r2, [r7, #28]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	f040 8158 	bne.w	8003fea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	4a9a      	ldr	r2, [pc, #616]	; (8003fa8 <HAL_GPIO_Init+0x2a0>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d05e      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
 8003d44:	4a98      	ldr	r2, [pc, #608]	; (8003fa8 <HAL_GPIO_Init+0x2a0>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d875      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d4a:	4a98      	ldr	r2, [pc, #608]	; (8003fac <HAL_GPIO_Init+0x2a4>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d058      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
 8003d50:	4a96      	ldr	r2, [pc, #600]	; (8003fac <HAL_GPIO_Init+0x2a4>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d86f      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d56:	4a96      	ldr	r2, [pc, #600]	; (8003fb0 <HAL_GPIO_Init+0x2a8>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d052      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
 8003d5c:	4a94      	ldr	r2, [pc, #592]	; (8003fb0 <HAL_GPIO_Init+0x2a8>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d869      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d62:	4a94      	ldr	r2, [pc, #592]	; (8003fb4 <HAL_GPIO_Init+0x2ac>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d04c      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
 8003d68:	4a92      	ldr	r2, [pc, #584]	; (8003fb4 <HAL_GPIO_Init+0x2ac>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d863      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d6e:	4a92      	ldr	r2, [pc, #584]	; (8003fb8 <HAL_GPIO_Init+0x2b0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d046      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
 8003d74:	4a90      	ldr	r2, [pc, #576]	; (8003fb8 <HAL_GPIO_Init+0x2b0>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d85d      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d7a:	2b12      	cmp	r3, #18
 8003d7c:	d82a      	bhi.n	8003dd4 <HAL_GPIO_Init+0xcc>
 8003d7e:	2b12      	cmp	r3, #18
 8003d80:	d859      	bhi.n	8003e36 <HAL_GPIO_Init+0x12e>
 8003d82:	a201      	add	r2, pc, #4	; (adr r2, 8003d88 <HAL_GPIO_Init+0x80>)
 8003d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d88:	08003e03 	.word	0x08003e03
 8003d8c:	08003ddd 	.word	0x08003ddd
 8003d90:	08003def 	.word	0x08003def
 8003d94:	08003e31 	.word	0x08003e31
 8003d98:	08003e37 	.word	0x08003e37
 8003d9c:	08003e37 	.word	0x08003e37
 8003da0:	08003e37 	.word	0x08003e37
 8003da4:	08003e37 	.word	0x08003e37
 8003da8:	08003e37 	.word	0x08003e37
 8003dac:	08003e37 	.word	0x08003e37
 8003db0:	08003e37 	.word	0x08003e37
 8003db4:	08003e37 	.word	0x08003e37
 8003db8:	08003e37 	.word	0x08003e37
 8003dbc:	08003e37 	.word	0x08003e37
 8003dc0:	08003e37 	.word	0x08003e37
 8003dc4:	08003e37 	.word	0x08003e37
 8003dc8:	08003e37 	.word	0x08003e37
 8003dcc:	08003de5 	.word	0x08003de5
 8003dd0:	08003df9 	.word	0x08003df9
 8003dd4:	4a79      	ldr	r2, [pc, #484]	; (8003fbc <HAL_GPIO_Init+0x2b4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d013      	beq.n	8003e02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003dda:	e02c      	b.n	8003e36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	623b      	str	r3, [r7, #32]
          break;
 8003de2:	e029      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	3304      	adds	r3, #4
 8003dea:	623b      	str	r3, [r7, #32]
          break;
 8003dec:	e024      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	3308      	adds	r3, #8
 8003df4:	623b      	str	r3, [r7, #32]
          break;
 8003df6:	e01f      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	330c      	adds	r3, #12
 8003dfe:	623b      	str	r3, [r7, #32]
          break;
 8003e00:	e01a      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d102      	bne.n	8003e10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e0a:	2304      	movs	r3, #4
 8003e0c:	623b      	str	r3, [r7, #32]
          break;
 8003e0e:	e013      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d105      	bne.n	8003e24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e18:	2308      	movs	r3, #8
 8003e1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	69fa      	ldr	r2, [r7, #28]
 8003e20:	611a      	str	r2, [r3, #16]
          break;
 8003e22:	e009      	b.n	8003e38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e24:	2308      	movs	r3, #8
 8003e26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	69fa      	ldr	r2, [r7, #28]
 8003e2c:	615a      	str	r2, [r3, #20]
          break;
 8003e2e:	e003      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003e30:	2300      	movs	r3, #0
 8003e32:	623b      	str	r3, [r7, #32]
          break;
 8003e34:	e000      	b.n	8003e38 <HAL_GPIO_Init+0x130>
          break;
 8003e36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	2bff      	cmp	r3, #255	; 0xff
 8003e3c:	d801      	bhi.n	8003e42 <HAL_GPIO_Init+0x13a>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	e001      	b.n	8003e46 <HAL_GPIO_Init+0x13e>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	3304      	adds	r3, #4
 8003e46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	2bff      	cmp	r3, #255	; 0xff
 8003e4c:	d802      	bhi.n	8003e54 <HAL_GPIO_Init+0x14c>
 8003e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	e002      	b.n	8003e5a <HAL_GPIO_Init+0x152>
 8003e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e56:	3b08      	subs	r3, #8
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	210f      	movs	r1, #15
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	fa01 f303 	lsl.w	r3, r1, r3
 8003e68:	43db      	mvns	r3, r3
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	6a39      	ldr	r1, [r7, #32]
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	fa01 f303 	lsl.w	r3, r1, r3
 8003e74:	431a      	orrs	r2, r3
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	f000 80b1 	beq.w	8003fea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e88:	4b4d      	ldr	r3, [pc, #308]	; (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003e8a:	699b      	ldr	r3, [r3, #24]
 8003e8c:	4a4c      	ldr	r2, [pc, #304]	; (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003e8e:	f043 0301 	orr.w	r3, r3, #1
 8003e92:	6193      	str	r3, [r2, #24]
 8003e94:	4b4a      	ldr	r3, [pc, #296]	; (8003fc0 <HAL_GPIO_Init+0x2b8>)
 8003e96:	699b      	ldr	r3, [r3, #24]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	60bb      	str	r3, [r7, #8]
 8003e9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003ea0:	4a48      	ldr	r2, [pc, #288]	; (8003fc4 <HAL_GPIO_Init+0x2bc>)
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea4:	089b      	lsrs	r3, r3, #2
 8003ea6:	3302      	adds	r3, #2
 8003ea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb0:	f003 0303 	and.w	r3, r3, #3
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	220f      	movs	r2, #15
 8003eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ebc:	43db      	mvns	r3, r3
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a40      	ldr	r2, [pc, #256]	; (8003fc8 <HAL_GPIO_Init+0x2c0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d013      	beq.n	8003ef4 <HAL_GPIO_Init+0x1ec>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a3f      	ldr	r2, [pc, #252]	; (8003fcc <HAL_GPIO_Init+0x2c4>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d00d      	beq.n	8003ef0 <HAL_GPIO_Init+0x1e8>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	4a3e      	ldr	r2, [pc, #248]	; (8003fd0 <HAL_GPIO_Init+0x2c8>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d007      	beq.n	8003eec <HAL_GPIO_Init+0x1e4>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	4a3d      	ldr	r2, [pc, #244]	; (8003fd4 <HAL_GPIO_Init+0x2cc>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d101      	bne.n	8003ee8 <HAL_GPIO_Init+0x1e0>
 8003ee4:	2303      	movs	r3, #3
 8003ee6:	e006      	b.n	8003ef6 <HAL_GPIO_Init+0x1ee>
 8003ee8:	2304      	movs	r3, #4
 8003eea:	e004      	b.n	8003ef6 <HAL_GPIO_Init+0x1ee>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e002      	b.n	8003ef6 <HAL_GPIO_Init+0x1ee>
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e000      	b.n	8003ef6 <HAL_GPIO_Init+0x1ee>
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef8:	f002 0203 	and.w	r2, r2, #3
 8003efc:	0092      	lsls	r2, r2, #2
 8003efe:	4093      	lsls	r3, r2
 8003f00:	68fa      	ldr	r2, [r7, #12]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f06:	492f      	ldr	r1, [pc, #188]	; (8003fc4 <HAL_GPIO_Init+0x2bc>)
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	089b      	lsrs	r3, r3, #2
 8003f0c:	3302      	adds	r3, #2
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d006      	beq.n	8003f2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f20:	4b2d      	ldr	r3, [pc, #180]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	492c      	ldr	r1, [pc, #176]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	600b      	str	r3, [r1, #0]
 8003f2c:	e006      	b.n	8003f3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f2e:	4b2a      	ldr	r3, [pc, #168]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	4928      	ldr	r1, [pc, #160]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f38:	4013      	ands	r3, r2
 8003f3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d006      	beq.n	8003f56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f48:	4b23      	ldr	r3, [pc, #140]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	4922      	ldr	r1, [pc, #136]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f4e:	69bb      	ldr	r3, [r7, #24]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	604b      	str	r3, [r1, #4]
 8003f54:	e006      	b.n	8003f64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f56:	4b20      	ldr	r3, [pc, #128]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f58:	685a      	ldr	r2, [r3, #4]
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	491e      	ldr	r1, [pc, #120]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f60:	4013      	ands	r3, r2
 8003f62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d006      	beq.n	8003f7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003f70:	4b19      	ldr	r3, [pc, #100]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f72:	689a      	ldr	r2, [r3, #8]
 8003f74:	4918      	ldr	r1, [pc, #96]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f76:	69bb      	ldr	r3, [r7, #24]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	608b      	str	r3, [r1, #8]
 8003f7c:	e006      	b.n	8003f8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003f7e:	4b16      	ldr	r3, [pc, #88]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	43db      	mvns	r3, r3
 8003f86:	4914      	ldr	r1, [pc, #80]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d021      	beq.n	8003fdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003f98:	4b0f      	ldr	r3, [pc, #60]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f9a:	68da      	ldr	r2, [r3, #12]
 8003f9c:	490e      	ldr	r1, [pc, #56]	; (8003fd8 <HAL_GPIO_Init+0x2d0>)
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	60cb      	str	r3, [r1, #12]
 8003fa4:	e021      	b.n	8003fea <HAL_GPIO_Init+0x2e2>
 8003fa6:	bf00      	nop
 8003fa8:	10320000 	.word	0x10320000
 8003fac:	10310000 	.word	0x10310000
 8003fb0:	10220000 	.word	0x10220000
 8003fb4:	10210000 	.word	0x10210000
 8003fb8:	10120000 	.word	0x10120000
 8003fbc:	10110000 	.word	0x10110000
 8003fc0:	40021000 	.word	0x40021000
 8003fc4:	40010000 	.word	0x40010000
 8003fc8:	40010800 	.word	0x40010800
 8003fcc:	40010c00 	.word	0x40010c00
 8003fd0:	40011000 	.word	0x40011000
 8003fd4:	40011400 	.word	0x40011400
 8003fd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	; (800400c <HAL_GPIO_Init+0x304>)
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	43db      	mvns	r3, r3
 8003fe4:	4909      	ldr	r1, [pc, #36]	; (800400c <HAL_GPIO_Init+0x304>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fec:	3301      	adds	r3, #1
 8003fee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f47f ae8e 	bne.w	8003d1c <HAL_GPIO_Init+0x14>
  }
}
 8004000:	bf00      	nop
 8004002:	bf00      	nop
 8004004:	372c      	adds	r7, #44	; 0x2c
 8004006:	46bd      	mov	sp, r7
 8004008:	bc80      	pop	{r7}
 800400a:	4770      	bx	lr
 800400c:	40010400 	.word	0x40010400

08004010 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	807b      	strh	r3, [r7, #2]
 800401c:	4613      	mov	r3, r2
 800401e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004020:	787b      	ldrb	r3, [r7, #1]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004026:	887a      	ldrh	r2, [r7, #2]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800402c:	e003      	b.n	8004036 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800402e:	887b      	ldrh	r3, [r7, #2]
 8004030:	041a      	lsls	r2, r3, #16
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	611a      	str	r2, [r3, #16]
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr

08004040 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	460b      	mov	r3, r1
 800404a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004052:	887a      	ldrh	r2, [r7, #2]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4013      	ands	r3, r2
 8004058:	041a      	lsls	r2, r3, #16
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	43d9      	mvns	r1, r3
 800405e:	887b      	ldrh	r3, [r7, #2]
 8004060:	400b      	ands	r3, r1
 8004062:	431a      	orrs	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	611a      	str	r2, [r3, #16]
}
 8004068:	bf00      	nop
 800406a:	3714      	adds	r7, #20
 800406c:	46bd      	mov	sp, r7
 800406e:	bc80      	pop	{r7}
 8004070:	4770      	bx	lr
	...

08004074 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800407e:	4b08      	ldr	r3, [pc, #32]	; (80040a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004080:	695a      	ldr	r2, [r3, #20]
 8004082:	88fb      	ldrh	r3, [r7, #6]
 8004084:	4013      	ands	r3, r2
 8004086:	2b00      	cmp	r3, #0
 8004088:	d006      	beq.n	8004098 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800408a:	4a05      	ldr	r2, [pc, #20]	; (80040a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800408c:	88fb      	ldrh	r3, [r7, #6]
 800408e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	4618      	mov	r0, r3
 8004094:	f7fe f834 	bl	8002100 <HAL_GPIO_EXTI_Callback>
  }
}
 8004098:	bf00      	nop
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	40010400 	.word	0x40010400

080040a4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b084      	sub	sp, #16
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d101      	bne.n	80040b6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e12b      	b.n	800430e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d106      	bne.n	80040d0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fd fd6c 	bl	8001ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2224      	movs	r2, #36	; 0x24
 80040d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0201 	bic.w	r2, r2, #1
 80040e6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040f6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004106:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004108:	f001 f9d0 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 800410c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	4a81      	ldr	r2, [pc, #516]	; (8004318 <HAL_I2C_Init+0x274>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d807      	bhi.n	8004128 <HAL_I2C_Init+0x84>
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4a80      	ldr	r2, [pc, #512]	; (800431c <HAL_I2C_Init+0x278>)
 800411c:	4293      	cmp	r3, r2
 800411e:	bf94      	ite	ls
 8004120:	2301      	movls	r3, #1
 8004122:	2300      	movhi	r3, #0
 8004124:	b2db      	uxtb	r3, r3
 8004126:	e006      	b.n	8004136 <HAL_I2C_Init+0x92>
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4a7d      	ldr	r2, [pc, #500]	; (8004320 <HAL_I2C_Init+0x27c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	bf94      	ite	ls
 8004130:	2301      	movls	r3, #1
 8004132:	2300      	movhi	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d001      	beq.n	800413e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e0e7      	b.n	800430e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	4a78      	ldr	r2, [pc, #480]	; (8004324 <HAL_I2C_Init+0x280>)
 8004142:	fba2 2303 	umull	r2, r3, r2, r3
 8004146:	0c9b      	lsrs	r3, r3, #18
 8004148:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68ba      	ldr	r2, [r7, #8]
 800415a:	430a      	orrs	r2, r1
 800415c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	4a6a      	ldr	r2, [pc, #424]	; (8004318 <HAL_I2C_Init+0x274>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d802      	bhi.n	8004178 <HAL_I2C_Init+0xd4>
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	3301      	adds	r3, #1
 8004176:	e009      	b.n	800418c <HAL_I2C_Init+0xe8>
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800417e:	fb02 f303 	mul.w	r3, r2, r3
 8004182:	4a69      	ldr	r2, [pc, #420]	; (8004328 <HAL_I2C_Init+0x284>)
 8004184:	fba2 2303 	umull	r2, r3, r2, r3
 8004188:	099b      	lsrs	r3, r3, #6
 800418a:	3301      	adds	r3, #1
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6812      	ldr	r2, [r2, #0]
 8004190:	430b      	orrs	r3, r1
 8004192:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800419e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	495c      	ldr	r1, [pc, #368]	; (8004318 <HAL_I2C_Init+0x274>)
 80041a8:	428b      	cmp	r3, r1
 80041aa:	d819      	bhi.n	80041e0 <HAL_I2C_Init+0x13c>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	1e59      	subs	r1, r3, #1
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80041ba:	1c59      	adds	r1, r3, #1
 80041bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80041c0:	400b      	ands	r3, r1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d00a      	beq.n	80041dc <HAL_I2C_Init+0x138>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	1e59      	subs	r1, r3, #1
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	005b      	lsls	r3, r3, #1
 80041d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80041d4:	3301      	adds	r3, #1
 80041d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041da:	e051      	b.n	8004280 <HAL_I2C_Init+0x1dc>
 80041dc:	2304      	movs	r3, #4
 80041de:	e04f      	b.n	8004280 <HAL_I2C_Init+0x1dc>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d111      	bne.n	800420c <HAL_I2C_Init+0x168>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	1e58      	subs	r0, r3, #1
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6859      	ldr	r1, [r3, #4]
 80041f0:	460b      	mov	r3, r1
 80041f2:	005b      	lsls	r3, r3, #1
 80041f4:	440b      	add	r3, r1
 80041f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041fa:	3301      	adds	r3, #1
 80041fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	e012      	b.n	8004232 <HAL_I2C_Init+0x18e>
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	1e58      	subs	r0, r3, #1
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6859      	ldr	r1, [r3, #4]
 8004214:	460b      	mov	r3, r1
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	0099      	lsls	r1, r3, #2
 800421c:	440b      	add	r3, r1
 800421e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004222:	3301      	adds	r3, #1
 8004224:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004228:	2b00      	cmp	r3, #0
 800422a:	bf0c      	ite	eq
 800422c:	2301      	moveq	r3, #1
 800422e:	2300      	movne	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d001      	beq.n	800423a <HAL_I2C_Init+0x196>
 8004236:	2301      	movs	r3, #1
 8004238:	e022      	b.n	8004280 <HAL_I2C_Init+0x1dc>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10e      	bne.n	8004260 <HAL_I2C_Init+0x1bc>
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	1e58      	subs	r0, r3, #1
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6859      	ldr	r1, [r3, #4]
 800424a:	460b      	mov	r3, r1
 800424c:	005b      	lsls	r3, r3, #1
 800424e:	440b      	add	r3, r1
 8004250:	fbb0 f3f3 	udiv	r3, r0, r3
 8004254:	3301      	adds	r3, #1
 8004256:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800425e:	e00f      	b.n	8004280 <HAL_I2C_Init+0x1dc>
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	1e58      	subs	r0, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6859      	ldr	r1, [r3, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	440b      	add	r3, r1
 800426e:	0099      	lsls	r1, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	fbb0 f3f3 	udiv	r3, r0, r3
 8004276:	3301      	adds	r3, #1
 8004278:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800427c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004280:	6879      	ldr	r1, [r7, #4]
 8004282:	6809      	ldr	r1, [r1, #0]
 8004284:	4313      	orrs	r3, r2
 8004286:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69da      	ldr	r2, [r3, #28]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	430a      	orrs	r2, r1
 80042a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80042ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	6911      	ldr	r1, [r2, #16]
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	68d2      	ldr	r2, [r2, #12]
 80042ba:	4311      	orrs	r1, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6812      	ldr	r2, [r2, #0]
 80042c0:	430b      	orrs	r3, r1
 80042c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	695a      	ldr	r2, [r3, #20]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	431a      	orrs	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f042 0201 	orr.w	r2, r2, #1
 80042ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2220      	movs	r2, #32
 80042fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800430c:	2300      	movs	r3, #0
}
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	000186a0 	.word	0x000186a0
 800431c:	001e847f 	.word	0x001e847f
 8004320:	003d08ff 	.word	0x003d08ff
 8004324:	431bde83 	.word	0x431bde83
 8004328:	10624dd3 	.word	0x10624dd3

0800432c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b08c      	sub	sp, #48	; 0x30
 8004330:	af02      	add	r7, sp, #8
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	4608      	mov	r0, r1
 8004336:	4611      	mov	r1, r2
 8004338:	461a      	mov	r2, r3
 800433a:	4603      	mov	r3, r0
 800433c:	817b      	strh	r3, [r7, #10]
 800433e:	460b      	mov	r3, r1
 8004340:	813b      	strh	r3, [r7, #8]
 8004342:	4613      	mov	r3, r2
 8004344:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004346:	2300      	movs	r3, #0
 8004348:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800434a:	f7fd ffe9 	bl	8002320 <HAL_GetTick>
 800434e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004356:	b2db      	uxtb	r3, r3
 8004358:	2b20      	cmp	r3, #32
 800435a:	f040 8244 	bne.w	80047e6 <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800435e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	2319      	movs	r3, #25
 8004364:	2201      	movs	r2, #1
 8004366:	4982      	ldr	r1, [pc, #520]	; (8004570 <HAL_I2C_Mem_Read+0x244>)
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fb2f 	bl	80049cc <I2C_WaitOnFlagUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004374:	2302      	movs	r3, #2
 8004376:	e237      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <HAL_I2C_Mem_Read+0x5a>
 8004382:	2302      	movs	r3, #2
 8004384:	e230      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b01      	cmp	r3, #1
 800439a:	d007      	beq.n	80043ac <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0201 	orr.w	r2, r2, #1
 80043aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2222      	movs	r2, #34	; 0x22
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2240      	movs	r2, #64	; 0x40
 80043c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	2200      	movs	r2, #0
 80043d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80043dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4a62      	ldr	r2, [pc, #392]	; (8004574 <HAL_I2C_Mem_Read+0x248>)
 80043ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043ee:	88f8      	ldrh	r0, [r7, #6]
 80043f0:	893a      	ldrh	r2, [r7, #8]
 80043f2:	8979      	ldrh	r1, [r7, #10]
 80043f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f6:	9301      	str	r3, [sp, #4]
 80043f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	4603      	mov	r3, r0
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f000 f9fc 	bl	80047fc <I2C_RequestMemoryRead>
 8004404:	4603      	mov	r3, r0
 8004406:	2b00      	cmp	r3, #0
 8004408:	d001      	beq.n	800440e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e1ec      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004412:	2b00      	cmp	r3, #0
 8004414:	d113      	bne.n	800443e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004416:	2300      	movs	r3, #0
 8004418:	61fb      	str	r3, [r7, #28]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	695b      	ldr	r3, [r3, #20]
 8004420:	61fb      	str	r3, [r7, #28]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	61fb      	str	r3, [r7, #28]
 800442a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800443a:	601a      	str	r2, [r3, #0]
 800443c:	e1c0      	b.n	80047c0 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004442:	2b01      	cmp	r3, #1
 8004444:	d11e      	bne.n	8004484 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004454:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004456:	b672      	cpsid	i
}
 8004458:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800445a:	2300      	movs	r3, #0
 800445c:	61bb      	str	r3, [r7, #24]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	695b      	ldr	r3, [r3, #20]
 8004464:	61bb      	str	r3, [r7, #24]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	61bb      	str	r3, [r7, #24]
 800446e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800447e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004480:	b662      	cpsie	i
}
 8004482:	e035      	b.n	80044f0 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004488:	2b02      	cmp	r3, #2
 800448a:	d11e      	bne.n	80044ca <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800449a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800449c:	b672      	cpsid	i
}
 800449e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044a0:	2300      	movs	r3, #0
 80044a2:	617b      	str	r3, [r7, #20]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	617b      	str	r3, [r7, #20]
 80044b4:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044c4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80044c6:	b662      	cpsie	i
}
 80044c8:	e012      	b.n	80044f0 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044d8:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044da:	2300      	movs	r3, #0
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	613b      	str	r3, [r7, #16]
 80044ee:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80044f0:	e166      	b.n	80047c0 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f6:	2b03      	cmp	r3, #3
 80044f8:	f200 811f 	bhi.w	800473a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004500:	2b01      	cmp	r3, #1
 8004502:	d123      	bne.n	800454c <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004506:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f000 fb76 	bl	8004bfa <I2C_WaitOnRXNEFlagUntilTimeout>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d001      	beq.n	8004518 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e167      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	691a      	ldr	r2, [r3, #16]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004522:	b2d2      	uxtb	r2, r2
 8004524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004540:	b29b      	uxth	r3, r3
 8004542:	3b01      	subs	r3, #1
 8004544:	b29a      	uxth	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	855a      	strh	r2, [r3, #42]	; 0x2a
 800454a:	e139      	b.n	80047c0 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004550:	2b02      	cmp	r3, #2
 8004552:	d152      	bne.n	80045fa <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004556:	9300      	str	r3, [sp, #0]
 8004558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800455a:	2200      	movs	r2, #0
 800455c:	4906      	ldr	r1, [pc, #24]	; (8004578 <HAL_I2C_Mem_Read+0x24c>)
 800455e:	68f8      	ldr	r0, [r7, #12]
 8004560:	f000 fa34 	bl	80049cc <I2C_WaitOnFlagUntilTimeout>
 8004564:	4603      	mov	r3, r0
 8004566:	2b00      	cmp	r3, #0
 8004568:	d008      	beq.n	800457c <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e13c      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
 800456e:	bf00      	nop
 8004570:	00100002 	.word	0x00100002
 8004574:	ffff0000 	.word	0xffff0000
 8004578:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800457c:	b672      	cpsid	i
}
 800457e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800458e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	691a      	ldr	r2, [r3, #16]
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	b2d2      	uxtb	r2, r2
 800459c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a2:	1c5a      	adds	r2, r3, #1
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ac:	3b01      	subs	r3, #1
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	3b01      	subs	r3, #1
 80045bc:	b29a      	uxth	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80045c2:	b662      	cpsie	i
}
 80045c4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045e2:	3b01      	subs	r3, #1
 80045e4:	b29a      	uxth	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045f8:	e0e2      	b.n	80047c0 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045fc:	9300      	str	r3, [sp, #0]
 80045fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004600:	2200      	movs	r2, #0
 8004602:	497b      	ldr	r1, [pc, #492]	; (80047f0 <HAL_I2C_Mem_Read+0x4c4>)
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 f9e1 	bl	80049cc <I2C_WaitOnFlagUntilTimeout>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d001      	beq.n	8004614 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e0e9      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004622:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004624:	b672      	cpsid	i
}
 8004626:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	691a      	ldr	r2, [r3, #16]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004650:	b29b      	uxth	r3, r3
 8004652:	3b01      	subs	r3, #1
 8004654:	b29a      	uxth	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800465a:	4b66      	ldr	r3, [pc, #408]	; (80047f4 <HAL_I2C_Mem_Read+0x4c8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	08db      	lsrs	r3, r3, #3
 8004660:	4a65      	ldr	r2, [pc, #404]	; (80047f8 <HAL_I2C_Mem_Read+0x4cc>)
 8004662:	fba2 2303 	umull	r2, r3, r2, r3
 8004666:	0a1a      	lsrs	r2, r3, #8
 8004668:	4613      	mov	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	00da      	lsls	r2, r3, #3
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004674:	6a3b      	ldr	r3, [r7, #32]
 8004676:	3b01      	subs	r3, #1
 8004678:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d118      	bne.n	80046b2 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2200      	movs	r2, #0
 8004684:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	2220      	movs	r2, #32
 800468a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	2200      	movs	r2, #0
 8004692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f043 0220 	orr.w	r2, r3, #32
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80046a2:	b662      	cpsie	i
}
 80046a4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e09a      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	695b      	ldr	r3, [r3, #20]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d1d9      	bne.n	8004674 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ec:	3b01      	subs	r3, #1
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004702:	b662      	cpsie	i
}
 8004704:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004710:	b2d2      	uxtb	r2, r2
 8004712:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004718:	1c5a      	adds	r2, r3, #1
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004722:	3b01      	subs	r3, #1
 8004724:	b29a      	uxth	r2, r3
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800472e:	b29b      	uxth	r3, r3
 8004730:	3b01      	subs	r3, #1
 8004732:	b29a      	uxth	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004738:	e042      	b.n	80047c0 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800473a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800473c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fa5b 	bl	8004bfa <I2C_WaitOnRXNEFlagUntilTimeout>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e04c      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	691a      	ldr	r2, [r3, #16]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004758:	b2d2      	uxtb	r2, r2
 800475a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004760:	1c5a      	adds	r2, r3, #1
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800476a:	3b01      	subs	r3, #1
 800476c:	b29a      	uxth	r2, r3
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004776:	b29b      	uxth	r3, r3
 8004778:	3b01      	subs	r3, #1
 800477a:	b29a      	uxth	r2, r3
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	f003 0304 	and.w	r3, r3, #4
 800478a:	2b04      	cmp	r3, #4
 800478c:	d118      	bne.n	80047c0 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	691a      	ldr	r2, [r3, #16]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004798:	b2d2      	uxtb	r2, r2
 800479a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a0:	1c5a      	adds	r2, r3, #1
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b6:	b29b      	uxth	r3, r3
 80047b8:	3b01      	subs	r3, #1
 80047ba:	b29a      	uxth	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f47f ae94 	bne.w	80044f2 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2220      	movs	r2, #32
 80047ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	e000      	b.n	80047e8 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80047e6:	2302      	movs	r3, #2
  }
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3728      	adds	r7, #40	; 0x28
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	00010004 	.word	0x00010004
 80047f4:	20000000 	.word	0x20000000
 80047f8:	14f8b589 	.word	0x14f8b589

080047fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af02      	add	r7, sp, #8
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	4608      	mov	r0, r1
 8004806:	4611      	mov	r1, r2
 8004808:	461a      	mov	r2, r3
 800480a:	4603      	mov	r3, r0
 800480c:	817b      	strh	r3, [r7, #10]
 800480e:	460b      	mov	r3, r1
 8004810:	813b      	strh	r3, [r7, #8]
 8004812:	4613      	mov	r3, r2
 8004814:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681a      	ldr	r2, [r3, #0]
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004824:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004834:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	6a3b      	ldr	r3, [r7, #32]
 800483c:	2200      	movs	r2, #0
 800483e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004842:	68f8      	ldr	r0, [r7, #12]
 8004844:	f000 f8c2 	bl	80049cc <I2C_WaitOnFlagUntilTimeout>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00d      	beq.n	800486a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800485c:	d103      	bne.n	8004866 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004864:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e0aa      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800486a:	897b      	ldrh	r3, [r7, #10]
 800486c:	b2db      	uxtb	r3, r3
 800486e:	461a      	mov	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004878:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800487a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487c:	6a3a      	ldr	r2, [r7, #32]
 800487e:	4952      	ldr	r1, [pc, #328]	; (80049c8 <I2C_RequestMemoryRead+0x1cc>)
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 f8fa 	bl	8004a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d001      	beq.n	8004890 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e097      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004890:	2300      	movs	r3, #0
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	617b      	str	r3, [r7, #20]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	617b      	str	r3, [r7, #20]
 80048a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a8:	6a39      	ldr	r1, [r7, #32]
 80048aa:	68f8      	ldr	r0, [r7, #12]
 80048ac:	f000 f964 	bl	8004b78 <I2C_WaitOnTXEFlagUntilTimeout>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d00d      	beq.n	80048d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d107      	bne.n	80048ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e076      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048d2:	88fb      	ldrh	r3, [r7, #6]
 80048d4:	2b01      	cmp	r3, #1
 80048d6:	d105      	bne.n	80048e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048d8:	893b      	ldrh	r3, [r7, #8]
 80048da:	b2da      	uxtb	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	611a      	str	r2, [r3, #16]
 80048e2:	e021      	b.n	8004928 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048e4:	893b      	ldrh	r3, [r7, #8]
 80048e6:	0a1b      	lsrs	r3, r3, #8
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048f4:	6a39      	ldr	r1, [r7, #32]
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f000 f93e 	bl	8004b78 <I2C_WaitOnTXEFlagUntilTimeout>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d00d      	beq.n	800491e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	2b04      	cmp	r3, #4
 8004908:	d107      	bne.n	800491a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004918:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	e050      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800491e:	893b      	ldrh	r3, [r7, #8]
 8004920:	b2da      	uxtb	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800492a:	6a39      	ldr	r1, [r7, #32]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 f923 	bl	8004b78 <I2C_WaitOnTXEFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00d      	beq.n	8004954 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800493c:	2b04      	cmp	r3, #4
 800493e:	d107      	bne.n	8004950 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800494e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e035      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004962:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004966:	9300      	str	r3, [sp, #0]
 8004968:	6a3b      	ldr	r3, [r7, #32]
 800496a:	2200      	movs	r2, #0
 800496c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004970:	68f8      	ldr	r0, [r7, #12]
 8004972:	f000 f82b 	bl	80049cc <I2C_WaitOnFlagUntilTimeout>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00d      	beq.n	8004998 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004986:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800498a:	d103      	bne.n	8004994 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004992:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e013      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004998:	897b      	ldrh	r3, [r7, #10]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	f043 0301 	orr.w	r3, r3, #1
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80049a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049aa:	6a3a      	ldr	r2, [r7, #32]
 80049ac:	4906      	ldr	r1, [pc, #24]	; (80049c8 <I2C_RequestMemoryRead+0x1cc>)
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 f863 	bl	8004a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e000      	b.n	80049c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80049be:	2300      	movs	r3, #0
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3718      	adds	r7, #24
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	00010002 	.word	0x00010002

080049cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	60f8      	str	r0, [r7, #12]
 80049d4:	60b9      	str	r1, [r7, #8]
 80049d6:	603b      	str	r3, [r7, #0]
 80049d8:	4613      	mov	r3, r2
 80049da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80049dc:	e025      	b.n	8004a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049e4:	d021      	beq.n	8004a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049e6:	f7fd fc9b 	bl	8002320 <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	683a      	ldr	r2, [r7, #0]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d302      	bcc.n	80049fc <I2C_WaitOnFlagUntilTimeout+0x30>
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d116      	bne.n	8004a2a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2200      	movs	r2, #0
 8004a00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2220      	movs	r2, #32
 8004a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a16:	f043 0220 	orr.w	r2, r3, #32
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e023      	b.n	8004a72 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	0c1b      	lsrs	r3, r3, #16
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d10d      	bne.n	8004a50 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	43da      	mvns	r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	4013      	ands	r3, r2
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	bf0c      	ite	eq
 8004a46:	2301      	moveq	r3, #1
 8004a48:	2300      	movne	r3, #0
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	e00c      	b.n	8004a6a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	43da      	mvns	r2, r3
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	bf0c      	ite	eq
 8004a62:	2301      	moveq	r3, #1
 8004a64:	2300      	movne	r3, #0
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	461a      	mov	r2, r3
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d0b6      	beq.n	80049de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b084      	sub	sp, #16
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	60f8      	str	r0, [r7, #12]
 8004a82:	60b9      	str	r1, [r7, #8]
 8004a84:	607a      	str	r2, [r7, #4]
 8004a86:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a88:	e051      	b.n	8004b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a98:	d123      	bne.n	8004ae2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aa8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ab2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2220      	movs	r2, #32
 8004abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	f043 0204 	orr.w	r2, r3, #4
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e046      	b.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae8:	d021      	beq.n	8004b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aea:	f7fd fc19 	bl	8002320 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	429a      	cmp	r2, r3
 8004af8:	d302      	bcc.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d116      	bne.n	8004b2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2220      	movs	r2, #32
 8004b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f043 0220 	orr.w	r2, r3, #32
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e020      	b.n	8004b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	0c1b      	lsrs	r3, r3, #16
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d10c      	bne.n	8004b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	43da      	mvns	r2, r3
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	4013      	ands	r3, r2
 8004b44:	b29b      	uxth	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	bf14      	ite	ne
 8004b4a:	2301      	movne	r3, #1
 8004b4c:	2300      	moveq	r3, #0
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	e00b      	b.n	8004b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	43da      	mvns	r2, r3
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	b29b      	uxth	r3, r3
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	bf14      	ite	ne
 8004b64:	2301      	movne	r3, #1
 8004b66:	2300      	moveq	r3, #0
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d18d      	bne.n	8004a8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	3710      	adds	r7, #16
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	b084      	sub	sp, #16
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b84:	e02d      	b.n	8004be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b86:	68f8      	ldr	r0, [r7, #12]
 8004b88:	f000 f88d 	bl	8004ca6 <I2C_IsAcknowledgeFailed>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e02d      	b.n	8004bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9c:	d021      	beq.n	8004be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b9e:	f7fd fbbf 	bl	8002320 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d302      	bcc.n	8004bb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d116      	bne.n	8004be2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bce:	f043 0220 	orr.w	r2, r3, #32
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e007      	b.n	8004bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	695b      	ldr	r3, [r3, #20]
 8004be8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bec:	2b80      	cmp	r3, #128	; 0x80
 8004bee:	d1ca      	bne.n	8004b86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c06:	e042      	b.n	8004c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	695b      	ldr	r3, [r3, #20]
 8004c0e:	f003 0310 	and.w	r3, r3, #16
 8004c12:	2b10      	cmp	r3, #16
 8004c14:	d119      	bne.n	8004c4a <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f06f 0210 	mvn.w	r2, #16
 8004c1e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c46:	2301      	movs	r3, #1
 8004c48:	e029      	b.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4a:	f7fd fb69 	bl	8002320 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	d302      	bcc.n	8004c60 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d116      	bne.n	8004c8e <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c7a:	f043 0220 	orr.w	r2, r3, #32
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e007      	b.n	8004c9e <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c98:	2b40      	cmp	r3, #64	; 0x40
 8004c9a:	d1b5      	bne.n	8004c08 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cbc:	d11b      	bne.n	8004cf6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cc6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ce2:	f043 0204 	orr.w	r2, r3, #4
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	370c      	adds	r7, #12
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bc80      	pop	{r7}
 8004d00:	4770      	bx	lr
	...

08004d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b086      	sub	sp, #24
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e272      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0301 	and.w	r3, r3, #1
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	f000 8087 	beq.w	8004e32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004d24:	4b92      	ldr	r3, [pc, #584]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 030c 	and.w	r3, r3, #12
 8004d2c:	2b04      	cmp	r3, #4
 8004d2e:	d00c      	beq.n	8004d4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004d30:	4b8f      	ldr	r3, [pc, #572]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f003 030c 	and.w	r3, r3, #12
 8004d38:	2b08      	cmp	r3, #8
 8004d3a:	d112      	bne.n	8004d62 <HAL_RCC_OscConfig+0x5e>
 8004d3c:	4b8c      	ldr	r3, [pc, #560]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d48:	d10b      	bne.n	8004d62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4a:	4b89      	ldr	r3, [pc, #548]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d06c      	beq.n	8004e30 <HAL_RCC_OscConfig+0x12c>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d168      	bne.n	8004e30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e24c      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d6a:	d106      	bne.n	8004d7a <HAL_RCC_OscConfig+0x76>
 8004d6c:	4b80      	ldr	r3, [pc, #512]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	4a7f      	ldr	r2, [pc, #508]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d76:	6013      	str	r3, [r2, #0]
 8004d78:	e02e      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d10c      	bne.n	8004d9c <HAL_RCC_OscConfig+0x98>
 8004d82:	4b7b      	ldr	r3, [pc, #492]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a7a      	ldr	r2, [pc, #488]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d8c:	6013      	str	r3, [r2, #0]
 8004d8e:	4b78      	ldr	r3, [pc, #480]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a77      	ldr	r2, [pc, #476]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004d94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d98:	6013      	str	r3, [r2, #0]
 8004d9a:	e01d      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004da4:	d10c      	bne.n	8004dc0 <HAL_RCC_OscConfig+0xbc>
 8004da6:	4b72      	ldr	r3, [pc, #456]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a71      	ldr	r2, [pc, #452]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004db0:	6013      	str	r3, [r2, #0]
 8004db2:	4b6f      	ldr	r3, [pc, #444]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a6e      	ldr	r2, [pc, #440]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004dbc:	6013      	str	r3, [r2, #0]
 8004dbe:	e00b      	b.n	8004dd8 <HAL_RCC_OscConfig+0xd4>
 8004dc0:	4b6b      	ldr	r3, [pc, #428]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a6a      	ldr	r2, [pc, #424]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	4b68      	ldr	r3, [pc, #416]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a67      	ldr	r2, [pc, #412]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d013      	beq.n	8004e08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de0:	f7fd fa9e 	bl	8002320 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de8:	f7fd fa9a 	bl	8002320 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b64      	cmp	r3, #100	; 0x64
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e200      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dfa:	4b5d      	ldr	r3, [pc, #372]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d0f0      	beq.n	8004de8 <HAL_RCC_OscConfig+0xe4>
 8004e06:	e014      	b.n	8004e32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e08:	f7fd fa8a 	bl	8002320 <HAL_GetTick>
 8004e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e0e:	e008      	b.n	8004e22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e10:	f7fd fa86 	bl	8002320 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	2b64      	cmp	r3, #100	; 0x64
 8004e1c:	d901      	bls.n	8004e22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004e1e:	2303      	movs	r3, #3
 8004e20:	e1ec      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e22:	4b53      	ldr	r3, [pc, #332]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1f0      	bne.n	8004e10 <HAL_RCC_OscConfig+0x10c>
 8004e2e:	e000      	b.n	8004e32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d063      	beq.n	8004f06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e3e:	4b4c      	ldr	r3, [pc, #304]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	f003 030c 	and.w	r3, r3, #12
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00b      	beq.n	8004e62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004e4a:	4b49      	ldr	r3, [pc, #292]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f003 030c 	and.w	r3, r3, #12
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d11c      	bne.n	8004e90 <HAL_RCC_OscConfig+0x18c>
 8004e56:	4b46      	ldr	r3, [pc, #280]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d116      	bne.n	8004e90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e62:	4b43      	ldr	r3, [pc, #268]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d005      	beq.n	8004e7a <HAL_RCC_OscConfig+0x176>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	691b      	ldr	r3, [r3, #16]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d001      	beq.n	8004e7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e76:	2301      	movs	r3, #1
 8004e78:	e1c0      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e7a:	4b3d      	ldr	r3, [pc, #244]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	695b      	ldr	r3, [r3, #20]
 8004e86:	00db      	lsls	r3, r3, #3
 8004e88:	4939      	ldr	r1, [pc, #228]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e8e:	e03a      	b.n	8004f06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d020      	beq.n	8004eda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e98:	4b36      	ldr	r3, [pc, #216]	; (8004f74 <HAL_RCC_OscConfig+0x270>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e9e:	f7fd fa3f 	bl	8002320 <HAL_GetTick>
 8004ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ea4:	e008      	b.n	8004eb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ea6:	f7fd fa3b 	bl	8002320 <HAL_GetTick>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d901      	bls.n	8004eb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004eb4:	2303      	movs	r3, #3
 8004eb6:	e1a1      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eb8:	4b2d      	ldr	r3, [pc, #180]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d0f0      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ec4:	4b2a      	ldr	r3, [pc, #168]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	695b      	ldr	r3, [r3, #20]
 8004ed0:	00db      	lsls	r3, r3, #3
 8004ed2:	4927      	ldr	r1, [pc, #156]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	600b      	str	r3, [r1, #0]
 8004ed8:	e015      	b.n	8004f06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eda:	4b26      	ldr	r3, [pc, #152]	; (8004f74 <HAL_RCC_OscConfig+0x270>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ee0:	f7fd fa1e 	bl	8002320 <HAL_GetTick>
 8004ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ee6:	e008      	b.n	8004efa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ee8:	f7fd fa1a 	bl	8002320 <HAL_GetTick>
 8004eec:	4602      	mov	r2, r0
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e180      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004efa:	4b1d      	ldr	r3, [pc, #116]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1f0      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 0308 	and.w	r3, r3, #8
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d03a      	beq.n	8004f88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d019      	beq.n	8004f4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f1a:	4b17      	ldr	r3, [pc, #92]	; (8004f78 <HAL_RCC_OscConfig+0x274>)
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f20:	f7fd f9fe 	bl	8002320 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f26:	e008      	b.n	8004f3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f28:	f7fd f9fa 	bl	8002320 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d901      	bls.n	8004f3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e160      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f3a:	4b0d      	ldr	r3, [pc, #52]	; (8004f70 <HAL_RCC_OscConfig+0x26c>)
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d0f0      	beq.n	8004f28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004f46:	2001      	movs	r0, #1
 8004f48:	f000 fad8 	bl	80054fc <RCC_Delay>
 8004f4c:	e01c      	b.n	8004f88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <HAL_RCC_OscConfig+0x274>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f54:	f7fd f9e4 	bl	8002320 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f5a:	e00f      	b.n	8004f7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f5c:	f7fd f9e0 	bl	8002320 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d908      	bls.n	8004f7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e146      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
 8004f6e:	bf00      	nop
 8004f70:	40021000 	.word	0x40021000
 8004f74:	42420000 	.word	0x42420000
 8004f78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f7c:	4b92      	ldr	r3, [pc, #584]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d1e9      	bne.n	8004f5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0304 	and.w	r3, r3, #4
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80a6 	beq.w	80050e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f96:	2300      	movs	r3, #0
 8004f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f9a:	4b8b      	ldr	r3, [pc, #556]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004f9c:	69db      	ldr	r3, [r3, #28]
 8004f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d10d      	bne.n	8004fc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fa6:	4b88      	ldr	r3, [pc, #544]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	69db      	ldr	r3, [r3, #28]
 8004faa:	4a87      	ldr	r2, [pc, #540]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fb0:	61d3      	str	r3, [r2, #28]
 8004fb2:	4b85      	ldr	r3, [pc, #532]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fba:	60bb      	str	r3, [r7, #8]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fc2:	4b82      	ldr	r3, [pc, #520]	; (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d118      	bne.n	8005000 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fce:	4b7f      	ldr	r3, [pc, #508]	; (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a7e      	ldr	r2, [pc, #504]	; (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fda:	f7fd f9a1 	bl	8002320 <HAL_GetTick>
 8004fde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe0:	e008      	b.n	8004ff4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fe2:	f7fd f99d 	bl	8002320 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b64      	cmp	r3, #100	; 0x64
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e103      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff4:	4b75      	ldr	r3, [pc, #468]	; (80051cc <HAL_RCC_OscConfig+0x4c8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0f0      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d106      	bne.n	8005016 <HAL_RCC_OscConfig+0x312>
 8005008:	4b6f      	ldr	r3, [pc, #444]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800500a:	6a1b      	ldr	r3, [r3, #32]
 800500c:	4a6e      	ldr	r2, [pc, #440]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800500e:	f043 0301 	orr.w	r3, r3, #1
 8005012:	6213      	str	r3, [r2, #32]
 8005014:	e02d      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d10c      	bne.n	8005038 <HAL_RCC_OscConfig+0x334>
 800501e:	4b6a      	ldr	r3, [pc, #424]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	4a69      	ldr	r2, [pc, #420]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005024:	f023 0301 	bic.w	r3, r3, #1
 8005028:	6213      	str	r3, [r2, #32]
 800502a:	4b67      	ldr	r3, [pc, #412]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	4a66      	ldr	r2, [pc, #408]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005030:	f023 0304 	bic.w	r3, r3, #4
 8005034:	6213      	str	r3, [r2, #32]
 8005036:	e01c      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	2b05      	cmp	r3, #5
 800503e:	d10c      	bne.n	800505a <HAL_RCC_OscConfig+0x356>
 8005040:	4b61      	ldr	r3, [pc, #388]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005042:	6a1b      	ldr	r3, [r3, #32]
 8005044:	4a60      	ldr	r2, [pc, #384]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005046:	f043 0304 	orr.w	r3, r3, #4
 800504a:	6213      	str	r3, [r2, #32]
 800504c:	4b5e      	ldr	r3, [pc, #376]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	4a5d      	ldr	r2, [pc, #372]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005052:	f043 0301 	orr.w	r3, r3, #1
 8005056:	6213      	str	r3, [r2, #32]
 8005058:	e00b      	b.n	8005072 <HAL_RCC_OscConfig+0x36e>
 800505a:	4b5b      	ldr	r3, [pc, #364]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800505c:	6a1b      	ldr	r3, [r3, #32]
 800505e:	4a5a      	ldr	r2, [pc, #360]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005060:	f023 0301 	bic.w	r3, r3, #1
 8005064:	6213      	str	r3, [r2, #32]
 8005066:	4b58      	ldr	r3, [pc, #352]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	4a57      	ldr	r2, [pc, #348]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800506c:	f023 0304 	bic.w	r3, r3, #4
 8005070:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d015      	beq.n	80050a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800507a:	f7fd f951 	bl	8002320 <HAL_GetTick>
 800507e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005080:	e00a      	b.n	8005098 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005082:	f7fd f94d 	bl	8002320 <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	1ad3      	subs	r3, r2, r3
 800508c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005090:	4293      	cmp	r3, r2
 8005092:	d901      	bls.n	8005098 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e0b1      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005098:	4b4b      	ldr	r3, [pc, #300]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	f003 0302 	and.w	r3, r3, #2
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0ee      	beq.n	8005082 <HAL_RCC_OscConfig+0x37e>
 80050a4:	e014      	b.n	80050d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050a6:	f7fd f93b 	bl	8002320 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ac:	e00a      	b.n	80050c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050ae:	f7fd f937 	bl	8002320 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050bc:	4293      	cmp	r3, r2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e09b      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050c4:	4b40      	ldr	r3, [pc, #256]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1ee      	bne.n	80050ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d105      	bne.n	80050e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050d6:	4b3c      	ldr	r3, [pc, #240]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	4a3b      	ldr	r2, [pc, #236]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	f000 8087 	beq.w	80051fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ec:	4b36      	ldr	r3, [pc, #216]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f003 030c 	and.w	r3, r3, #12
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d061      	beq.n	80051bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d146      	bne.n	800518e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005100:	4b33      	ldr	r3, [pc, #204]	; (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005102:	2200      	movs	r2, #0
 8005104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005106:	f7fd f90b 	bl	8002320 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800510e:	f7fd f907 	bl	8002320 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e06d      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005120:	4b29      	ldr	r3, [pc, #164]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d1f0      	bne.n	800510e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005134:	d108      	bne.n	8005148 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005136:	4b24      	ldr	r3, [pc, #144]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	4921      	ldr	r1, [pc, #132]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005144:	4313      	orrs	r3, r2
 8005146:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005148:	4b1f      	ldr	r3, [pc, #124]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a19      	ldr	r1, [r3, #32]
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005158:	430b      	orrs	r3, r1
 800515a:	491b      	ldr	r1, [pc, #108]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 800515c:	4313      	orrs	r3, r2
 800515e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005160:	4b1b      	ldr	r3, [pc, #108]	; (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005166:	f7fd f8db 	bl	8002320 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800516e:	f7fd f8d7 	bl	8002320 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e03d      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005180:	4b11      	ldr	r3, [pc, #68]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x46a>
 800518c:	e035      	b.n	80051fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800518e:	4b10      	ldr	r3, [pc, #64]	; (80051d0 <HAL_RCC_OscConfig+0x4cc>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005194:	f7fd f8c4 	bl	8002320 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519c:	f7fd f8c0 	bl	8002320 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e026      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80051ae:	4b06      	ldr	r3, [pc, #24]	; (80051c8 <HAL_RCC_OscConfig+0x4c4>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x498>
 80051ba:	e01e      	b.n	80051fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	69db      	ldr	r3, [r3, #28]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d107      	bne.n	80051d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e019      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
 80051c8:	40021000 	.word	0x40021000
 80051cc:	40007000 	.word	0x40007000
 80051d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80051d4:	4b0b      	ldr	r3, [pc, #44]	; (8005204 <HAL_RCC_OscConfig+0x500>)
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a1b      	ldr	r3, [r3, #32]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d106      	bne.n	80051f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d001      	beq.n	80051fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3718      	adds	r7, #24
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40021000 	.word	0x40021000

08005208 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e0d0      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800521c:	4b6a      	ldr	r3, [pc, #424]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0307 	and.w	r3, r3, #7
 8005224:	683a      	ldr	r2, [r7, #0]
 8005226:	429a      	cmp	r2, r3
 8005228:	d910      	bls.n	800524c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800522a:	4b67      	ldr	r3, [pc, #412]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f023 0207 	bic.w	r2, r3, #7
 8005232:	4965      	ldr	r1, [pc, #404]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	4313      	orrs	r3, r2
 8005238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800523a:	4b63      	ldr	r3, [pc, #396]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0307 	and.w	r3, r3, #7
 8005242:	683a      	ldr	r2, [r7, #0]
 8005244:	429a      	cmp	r2, r3
 8005246:	d001      	beq.n	800524c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e0b8      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0302 	and.w	r3, r3, #2
 8005254:	2b00      	cmp	r3, #0
 8005256:	d020      	beq.n	800529a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0304 	and.w	r3, r3, #4
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005264:	4b59      	ldr	r3, [pc, #356]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	4a58      	ldr	r2, [pc, #352]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800526a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800526e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0308 	and.w	r3, r3, #8
 8005278:	2b00      	cmp	r3, #0
 800527a:	d005      	beq.n	8005288 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800527c:	4b53      	ldr	r3, [pc, #332]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	4a52      	ldr	r2, [pc, #328]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005282:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005286:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005288:	4b50      	ldr	r3, [pc, #320]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	494d      	ldr	r1, [pc, #308]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005296:	4313      	orrs	r3, r2
 8005298:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d040      	beq.n	8005328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d107      	bne.n	80052be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ae:	4b47      	ldr	r3, [pc, #284]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d115      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e07f      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d107      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052c6:	4b41      	ldr	r3, [pc, #260]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d109      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e073      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d6:	4b3d      	ldr	r3, [pc, #244]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0302 	and.w	r3, r3, #2
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e06b      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052e6:	4b39      	ldr	r3, [pc, #228]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f023 0203 	bic.w	r2, r3, #3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	4936      	ldr	r1, [pc, #216]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 80052f4:	4313      	orrs	r3, r2
 80052f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052f8:	f7fd f812 	bl	8002320 <HAL_GetTick>
 80052fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052fe:	e00a      	b.n	8005316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005300:	f7fd f80e 	bl	8002320 <HAL_GetTick>
 8005304:	4602      	mov	r2, r0
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	1ad3      	subs	r3, r2, r3
 800530a:	f241 3288 	movw	r2, #5000	; 0x1388
 800530e:	4293      	cmp	r3, r2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e053      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005316:	4b2d      	ldr	r3, [pc, #180]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f003 020c 	and.w	r2, r3, #12
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	009b      	lsls	r3, r3, #2
 8005324:	429a      	cmp	r2, r3
 8005326:	d1eb      	bne.n	8005300 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005328:	4b27      	ldr	r3, [pc, #156]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0307 	and.w	r3, r3, #7
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d210      	bcs.n	8005358 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b24      	ldr	r3, [pc, #144]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f023 0207 	bic.w	r2, r3, #7
 800533e:	4922      	ldr	r1, [pc, #136]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	4313      	orrs	r3, r2
 8005344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005346:	4b20      	ldr	r3, [pc, #128]	; (80053c8 <HAL_RCC_ClockConfig+0x1c0>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0307 	and.w	r3, r3, #7
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	429a      	cmp	r2, r3
 8005352:	d001      	beq.n	8005358 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	e032      	b.n	80053be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0304 	and.w	r3, r3, #4
 8005360:	2b00      	cmp	r3, #0
 8005362:	d008      	beq.n	8005376 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005364:	4b19      	ldr	r3, [pc, #100]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	68db      	ldr	r3, [r3, #12]
 8005370:	4916      	ldr	r1, [pc, #88]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005372:	4313      	orrs	r3, r2
 8005374:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0308 	and.w	r3, r3, #8
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005382:	4b12      	ldr	r3, [pc, #72]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	00db      	lsls	r3, r3, #3
 8005390:	490e      	ldr	r1, [pc, #56]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 8005392:	4313      	orrs	r3, r2
 8005394:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005396:	f000 f821 	bl	80053dc <HAL_RCC_GetSysClockFreq>
 800539a:	4602      	mov	r2, r0
 800539c:	4b0b      	ldr	r3, [pc, #44]	; (80053cc <HAL_RCC_ClockConfig+0x1c4>)
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	091b      	lsrs	r3, r3, #4
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	490a      	ldr	r1, [pc, #40]	; (80053d0 <HAL_RCC_ClockConfig+0x1c8>)
 80053a8:	5ccb      	ldrb	r3, [r1, r3]
 80053aa:	fa22 f303 	lsr.w	r3, r2, r3
 80053ae:	4a09      	ldr	r2, [pc, #36]	; (80053d4 <HAL_RCC_ClockConfig+0x1cc>)
 80053b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053b2:	4b09      	ldr	r3, [pc, #36]	; (80053d8 <HAL_RCC_ClockConfig+0x1d0>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7fc ff70 	bl	800229c <HAL_InitTick>

  return HAL_OK;
 80053bc:	2300      	movs	r3, #0
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3710      	adds	r7, #16
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}
 80053c6:	bf00      	nop
 80053c8:	40022000 	.word	0x40022000
 80053cc:	40021000 	.word	0x40021000
 80053d0:	08009874 	.word	0x08009874
 80053d4:	20000000 	.word	0x20000000
 80053d8:	20000034 	.word	0x20000034

080053dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053dc:	b490      	push	{r4, r7}
 80053de:	b08a      	sub	sp, #40	; 0x28
 80053e0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80053e2:	4b29      	ldr	r3, [pc, #164]	; (8005488 <HAL_RCC_GetSysClockFreq+0xac>)
 80053e4:	1d3c      	adds	r4, r7, #4
 80053e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053ec:	f240 2301 	movw	r3, #513	; 0x201
 80053f0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	61fb      	str	r3, [r7, #28]
 80053f6:	2300      	movs	r3, #0
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	2300      	movs	r3, #0
 80053fc:	627b      	str	r3, [r7, #36]	; 0x24
 80053fe:	2300      	movs	r3, #0
 8005400:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005406:	4b21      	ldr	r3, [pc, #132]	; (800548c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	f003 030c 	and.w	r3, r3, #12
 8005412:	2b04      	cmp	r3, #4
 8005414:	d002      	beq.n	800541c <HAL_RCC_GetSysClockFreq+0x40>
 8005416:	2b08      	cmp	r3, #8
 8005418:	d003      	beq.n	8005422 <HAL_RCC_GetSysClockFreq+0x46>
 800541a:	e02b      	b.n	8005474 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800541c:	4b1c      	ldr	r3, [pc, #112]	; (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 800541e:	623b      	str	r3, [r7, #32]
      break;
 8005420:	e02b      	b.n	800547a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005422:	69fb      	ldr	r3, [r7, #28]
 8005424:	0c9b      	lsrs	r3, r3, #18
 8005426:	f003 030f 	and.w	r3, r3, #15
 800542a:	3328      	adds	r3, #40	; 0x28
 800542c:	443b      	add	r3, r7
 800542e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005432:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d012      	beq.n	8005464 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800543e:	4b13      	ldr	r3, [pc, #76]	; (800548c <HAL_RCC_GetSysClockFreq+0xb0>)
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	0c5b      	lsrs	r3, r3, #17
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	3328      	adds	r3, #40	; 0x28
 800544a:	443b      	add	r3, r7
 800544c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005450:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	4a0e      	ldr	r2, [pc, #56]	; (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005456:	fb03 f202 	mul.w	r2, r3, r2
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005460:	627b      	str	r3, [r7, #36]	; 0x24
 8005462:	e004      	b.n	800546e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	4a0b      	ldr	r2, [pc, #44]	; (8005494 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005468:	fb02 f303 	mul.w	r3, r2, r3
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800546e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005470:	623b      	str	r3, [r7, #32]
      break;
 8005472:	e002      	b.n	800547a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005474:	4b06      	ldr	r3, [pc, #24]	; (8005490 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005476:	623b      	str	r3, [r7, #32]
      break;
 8005478:	bf00      	nop
    }
  }
  return sysclockfreq;
 800547a:	6a3b      	ldr	r3, [r7, #32]
}
 800547c:	4618      	mov	r0, r3
 800547e:	3728      	adds	r7, #40	; 0x28
 8005480:	46bd      	mov	sp, r7
 8005482:	bc90      	pop	{r4, r7}
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	08009764 	.word	0x08009764
 800548c:	40021000 	.word	0x40021000
 8005490:	007a1200 	.word	0x007a1200
 8005494:	003d0900 	.word	0x003d0900

08005498 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005498:	b480      	push	{r7}
 800549a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800549c:	4b02      	ldr	r3, [pc, #8]	; (80054a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800549e:	681b      	ldr	r3, [r3, #0]
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bc80      	pop	{r7}
 80054a6:	4770      	bx	lr
 80054a8:	20000000 	.word	0x20000000

080054ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80054b0:	f7ff fff2 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054b4:	4602      	mov	r2, r0
 80054b6:	4b05      	ldr	r3, [pc, #20]	; (80054cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	0a1b      	lsrs	r3, r3, #8
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	4903      	ldr	r1, [pc, #12]	; (80054d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054c2:	5ccb      	ldrb	r3, [r1, r3]
 80054c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	40021000 	.word	0x40021000
 80054d0:	08009884 	.word	0x08009884

080054d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80054d8:	f7ff ffde 	bl	8005498 <HAL_RCC_GetHCLKFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	0adb      	lsrs	r3, r3, #11
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	4903      	ldr	r1, [pc, #12]	; (80054f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	40021000 	.word	0x40021000
 80054f8:	08009884 	.word	0x08009884

080054fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b085      	sub	sp, #20
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005504:	4b0a      	ldr	r3, [pc, #40]	; (8005530 <RCC_Delay+0x34>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a0a      	ldr	r2, [pc, #40]	; (8005534 <RCC_Delay+0x38>)
 800550a:	fba2 2303 	umull	r2, r3, r2, r3
 800550e:	0a5b      	lsrs	r3, r3, #9
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	fb02 f303 	mul.w	r3, r2, r3
 8005516:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005518:	bf00      	nop
  }
  while (Delay --);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	60fa      	str	r2, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d1f9      	bne.n	8005518 <RCC_Delay+0x1c>
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr
 8005530:	20000000 	.word	0x20000000
 8005534:	10624dd3 	.word	0x10624dd3

08005538 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	2300      	movs	r3, #0
 8005546:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d07d      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005554:	2300      	movs	r3, #0
 8005556:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005558:	4b4f      	ldr	r3, [pc, #316]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800555a:	69db      	ldr	r3, [r3, #28]
 800555c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d10d      	bne.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005564:	4b4c      	ldr	r3, [pc, #304]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005566:	69db      	ldr	r3, [r3, #28]
 8005568:	4a4b      	ldr	r2, [pc, #300]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800556a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800556e:	61d3      	str	r3, [r2, #28]
 8005570:	4b49      	ldr	r3, [pc, #292]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005578:	60bb      	str	r3, [r7, #8]
 800557a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800557c:	2301      	movs	r3, #1
 800557e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005580:	4b46      	ldr	r3, [pc, #280]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005588:	2b00      	cmp	r3, #0
 800558a:	d118      	bne.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800558c:	4b43      	ldr	r3, [pc, #268]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a42      	ldr	r2, [pc, #264]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005596:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005598:	f7fc fec2 	bl	8002320 <HAL_GetTick>
 800559c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559e:	e008      	b.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055a0:	f7fc febe 	bl	8002320 <HAL_GetTick>
 80055a4:	4602      	mov	r2, r0
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	1ad3      	subs	r3, r2, r3
 80055aa:	2b64      	cmp	r3, #100	; 0x64
 80055ac:	d901      	bls.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e06d      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b2:	4b3a      	ldr	r3, [pc, #232]	; (800569c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d0f0      	beq.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055be:	4b36      	ldr	r3, [pc, #216]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055c6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d02e      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d027      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055dc:	4b2e      	ldr	r3, [pc, #184]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055e6:	4b2e      	ldr	r3, [pc, #184]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055ec:	4b2c      	ldr	r3, [pc, #176]	; (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80055f2:	4a29      	ldr	r2, [pc, #164]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f003 0301 	and.w	r3, r3, #1
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d014      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005602:	f7fc fe8d 	bl	8002320 <HAL_GetTick>
 8005606:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005608:	e00a      	b.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800560a:	f7fc fe89 	bl	8002320 <HAL_GetTick>
 800560e:	4602      	mov	r2, r0
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	f241 3288 	movw	r2, #5000	; 0x1388
 8005618:	4293      	cmp	r3, r2
 800561a:	d901      	bls.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e036      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005620:	4b1d      	ldr	r3, [pc, #116]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	f003 0302 	and.w	r3, r3, #2
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0ee      	beq.n	800560a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800562c:	4b1a      	ldr	r3, [pc, #104]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	4917      	ldr	r1, [pc, #92]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800563a:	4313      	orrs	r3, r2
 800563c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800563e:	7dfb      	ldrb	r3, [r7, #23]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d105      	bne.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005644:	4b14      	ldr	r3, [pc, #80]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005646:	69db      	ldr	r3, [r3, #28]
 8005648:	4a13      	ldr	r2, [pc, #76]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800564e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0302 	and.w	r3, r3, #2
 8005658:	2b00      	cmp	r3, #0
 800565a:	d008      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800565c:	4b0e      	ldr	r3, [pc, #56]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	490b      	ldr	r1, [pc, #44]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800566a:	4313      	orrs	r3, r2
 800566c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	d008      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800567a:	4b07      	ldr	r3, [pc, #28]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	4904      	ldr	r1, [pc, #16]	; (8005698 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005688:	4313      	orrs	r3, r2
 800568a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3718      	adds	r7, #24
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	40021000 	.word	0x40021000
 800569c:	40007000 	.word	0x40007000
 80056a0:	42420440 	.word	0x42420440

080056a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d101      	bne.n	80056b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e041      	b.n	800573a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056bc:	b2db      	uxtb	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d106      	bne.n	80056d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f7fc faaa 	bl	8001c24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2202      	movs	r2, #2
 80056d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	3304      	adds	r3, #4
 80056e0:	4619      	mov	r1, r3
 80056e2:	4610      	mov	r0, r2
 80056e4:	f000 fa70 	bl	8005bc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2201      	movs	r2, #1
 80056ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
	...

08005744 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005744:	b480      	push	{r7}
 8005746:	b085      	sub	sp, #20
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005752:	b2db      	uxtb	r3, r3
 8005754:	2b01      	cmp	r3, #1
 8005756:	d001      	beq.n	800575c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e03a      	b.n	80057d2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2202      	movs	r2, #2
 8005760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	68da      	ldr	r2, [r3, #12]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f042 0201 	orr.w	r2, r2, #1
 8005772:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a18      	ldr	r2, [pc, #96]	; (80057dc <HAL_TIM_Base_Start_IT+0x98>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d00e      	beq.n	800579c <HAL_TIM_Base_Start_IT+0x58>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005786:	d009      	beq.n	800579c <HAL_TIM_Base_Start_IT+0x58>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a14      	ldr	r2, [pc, #80]	; (80057e0 <HAL_TIM_Base_Start_IT+0x9c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d004      	beq.n	800579c <HAL_TIM_Base_Start_IT+0x58>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a13      	ldr	r2, [pc, #76]	; (80057e4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d111      	bne.n	80057c0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	f003 0307 	and.w	r3, r3, #7
 80057a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2b06      	cmp	r3, #6
 80057ac:	d010      	beq.n	80057d0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f042 0201 	orr.w	r2, r2, #1
 80057bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057be:	e007      	b.n	80057d0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f042 0201 	orr.w	r2, r2, #1
 80057ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bc80      	pop	{r7}
 80057da:	4770      	bx	lr
 80057dc:	40012c00 	.word	0x40012c00
 80057e0:	40000400 	.word	0x40000400
 80057e4:	40000800 	.word	0x40000800

080057e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0302 	and.w	r3, r3, #2
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d122      	bne.n	8005844 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f003 0302 	and.w	r3, r3, #2
 8005808:	2b02      	cmp	r3, #2
 800580a:	d11b      	bne.n	8005844 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0202 	mvn.w	r2, #2
 8005814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2201      	movs	r2, #1
 800581a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	f003 0303 	and.w	r3, r3, #3
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f9b1 	bl	8005b92 <HAL_TIM_IC_CaptureCallback>
 8005830:	e005      	b.n	800583e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f9a4 	bl	8005b80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 f9b3 	bl	8005ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	691b      	ldr	r3, [r3, #16]
 800584a:	f003 0304 	and.w	r3, r3, #4
 800584e:	2b04      	cmp	r3, #4
 8005850:	d122      	bne.n	8005898 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68db      	ldr	r3, [r3, #12]
 8005858:	f003 0304 	and.w	r3, r3, #4
 800585c:	2b04      	cmp	r3, #4
 800585e:	d11b      	bne.n	8005898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f06f 0204 	mvn.w	r2, #4
 8005868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2202      	movs	r2, #2
 800586e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800587a:	2b00      	cmp	r3, #0
 800587c:	d003      	beq.n	8005886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f987 	bl	8005b92 <HAL_TIM_IC_CaptureCallback>
 8005884:	e005      	b.n	8005892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f97a 	bl	8005b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f989 	bl	8005ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	d122      	bne.n	80058ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f003 0308 	and.w	r3, r3, #8
 80058b0:	2b08      	cmp	r3, #8
 80058b2:	d11b      	bne.n	80058ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0208 	mvn.w	r2, #8
 80058bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2204      	movs	r2, #4
 80058c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	f003 0303 	and.w	r3, r3, #3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d003      	beq.n	80058da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f95d 	bl	8005b92 <HAL_TIM_IC_CaptureCallback>
 80058d8:	e005      	b.n	80058e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f950 	bl	8005b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 f95f 	bl	8005ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2200      	movs	r2, #0
 80058ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	691b      	ldr	r3, [r3, #16]
 80058f2:	f003 0310 	and.w	r3, r3, #16
 80058f6:	2b10      	cmp	r3, #16
 80058f8:	d122      	bne.n	8005940 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	f003 0310 	and.w	r3, r3, #16
 8005904:	2b10      	cmp	r3, #16
 8005906:	d11b      	bne.n	8005940 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f06f 0210 	mvn.w	r2, #16
 8005910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2208      	movs	r2, #8
 8005916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	69db      	ldr	r3, [r3, #28]
 800591e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f933 	bl	8005b92 <HAL_TIM_IC_CaptureCallback>
 800592c:	e005      	b.n	800593a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f926 	bl	8005b80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 f935 	bl	8005ba4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b01      	cmp	r3, #1
 800594c:	d10e      	bne.n	800596c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	f003 0301 	and.w	r3, r3, #1
 8005958:	2b01      	cmp	r3, #1
 800595a:	d107      	bne.n	800596c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0201 	mvn.w	r2, #1
 8005964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7fc fbee 	bl	8002148 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005976:	2b80      	cmp	r3, #128	; 0x80
 8005978:	d10e      	bne.n	8005998 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005984:	2b80      	cmp	r3, #128	; 0x80
 8005986:	d107      	bne.n	8005998 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 fa77 	bl	8005e86 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b40      	cmp	r3, #64	; 0x40
 80059a4:	d10e      	bne.n	80059c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059b0:	2b40      	cmp	r3, #64	; 0x40
 80059b2:	d107      	bne.n	80059c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 f8f9 	bl	8005bb6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	f003 0320 	and.w	r3, r3, #32
 80059ce:	2b20      	cmp	r3, #32
 80059d0:	d10e      	bne.n	80059f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68db      	ldr	r3, [r3, #12]
 80059d8:	f003 0320 	and.w	r3, r3, #32
 80059dc:	2b20      	cmp	r3, #32
 80059de:	d107      	bne.n	80059f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f06f 0220 	mvn.w	r2, #32
 80059e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 fa42 	bl	8005e74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80059f0:	bf00      	nop
 80059f2:	3708      	adds	r7, #8
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d101      	bne.n	8005a10 <HAL_TIM_ConfigClockSource+0x18>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	e0b3      	b.n	8005b78 <HAL_TIM_ConfigClockSource+0x180>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2202      	movs	r2, #2
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a36:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a48:	d03e      	beq.n	8005ac8 <HAL_TIM_ConfigClockSource+0xd0>
 8005a4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a4e:	f200 8087 	bhi.w	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a56:	f000 8085 	beq.w	8005b64 <HAL_TIM_ConfigClockSource+0x16c>
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	d87f      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a60:	2b70      	cmp	r3, #112	; 0x70
 8005a62:	d01a      	beq.n	8005a9a <HAL_TIM_ConfigClockSource+0xa2>
 8005a64:	2b70      	cmp	r3, #112	; 0x70
 8005a66:	d87b      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a68:	2b60      	cmp	r3, #96	; 0x60
 8005a6a:	d050      	beq.n	8005b0e <HAL_TIM_ConfigClockSource+0x116>
 8005a6c:	2b60      	cmp	r3, #96	; 0x60
 8005a6e:	d877      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a70:	2b50      	cmp	r3, #80	; 0x50
 8005a72:	d03c      	beq.n	8005aee <HAL_TIM_ConfigClockSource+0xf6>
 8005a74:	2b50      	cmp	r3, #80	; 0x50
 8005a76:	d873      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a78:	2b40      	cmp	r3, #64	; 0x40
 8005a7a:	d058      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0x136>
 8005a7c:	2b40      	cmp	r3, #64	; 0x40
 8005a7e:	d86f      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a80:	2b30      	cmp	r3, #48	; 0x30
 8005a82:	d064      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x156>
 8005a84:	2b30      	cmp	r3, #48	; 0x30
 8005a86:	d86b      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a88:	2b20      	cmp	r3, #32
 8005a8a:	d060      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x156>
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d867      	bhi.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d05c      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x156>
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d05a      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005a98:	e062      	b.n	8005b60 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6818      	ldr	r0, [r3, #0]
 8005a9e:	683b      	ldr	r3, [r7, #0]
 8005aa0:	6899      	ldr	r1, [r3, #8]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f000 f966 	bl	8005d7a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005abc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	609a      	str	r2, [r3, #8]
      break;
 8005ac6:	e04e      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6818      	ldr	r0, [r3, #0]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	6899      	ldr	r1, [r3, #8]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	f000 f94f 	bl	8005d7a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	689a      	ldr	r2, [r3, #8]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005aea:	609a      	str	r2, [r3, #8]
      break;
 8005aec:	e03b      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6818      	ldr	r0, [r3, #0]
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	6859      	ldr	r1, [r3, #4]
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f000 f8c6 	bl	8005c8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2150      	movs	r1, #80	; 0x50
 8005b06:	4618      	mov	r0, r3
 8005b08:	f000 f91d 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 8005b0c:	e02b      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	6859      	ldr	r1, [r3, #4]
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f000 f8e4 	bl	8005ce8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2160      	movs	r1, #96	; 0x60
 8005b26:	4618      	mov	r0, r3
 8005b28:	f000 f90d 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 8005b2c:	e01b      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6859      	ldr	r1, [r3, #4]
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f000 f8a6 	bl	8005c8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2140      	movs	r1, #64	; 0x40
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 f8fd 	bl	8005d46 <TIM_ITRx_SetConfig>
      break;
 8005b4c:	e00b      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4619      	mov	r1, r3
 8005b58:	4610      	mov	r0, r2
 8005b5a:	f000 f8f4 	bl	8005d46 <TIM_ITRx_SetConfig>
        break;
 8005b5e:	e002      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b60:	bf00      	nop
 8005b62:	e000      	b.n	8005b66 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005b64:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bc80      	pop	{r7}
 8005b90:	4770      	bx	lr

08005b92 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b92:	b480      	push	{r7}
 8005b94:	b083      	sub	sp, #12
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b9a:	bf00      	nop
 8005b9c:	370c      	adds	r7, #12
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bc80      	pop	{r7}
 8005ba2:	4770      	bx	lr

08005ba4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b083      	sub	sp, #12
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bac:	bf00      	nop
 8005bae:	370c      	adds	r7, #12
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bc80      	pop	{r7}
 8005bb4:	4770      	bx	lr

08005bb6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bb6:	b480      	push	{r7}
 8005bb8:	b083      	sub	sp, #12
 8005bba:	af00      	add	r7, sp, #0
 8005bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bbe:	bf00      	nop
 8005bc0:	370c      	adds	r7, #12
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr

08005bc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a29      	ldr	r2, [pc, #164]	; (8005c80 <TIM_Base_SetConfig+0xb8>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d00b      	beq.n	8005bf8 <TIM_Base_SetConfig+0x30>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005be6:	d007      	beq.n	8005bf8 <TIM_Base_SetConfig+0x30>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4a26      	ldr	r2, [pc, #152]	; (8005c84 <TIM_Base_SetConfig+0xbc>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d003      	beq.n	8005bf8 <TIM_Base_SetConfig+0x30>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a25      	ldr	r2, [pc, #148]	; (8005c88 <TIM_Base_SetConfig+0xc0>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d108      	bne.n	8005c0a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	68fa      	ldr	r2, [r7, #12]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a1c      	ldr	r2, [pc, #112]	; (8005c80 <TIM_Base_SetConfig+0xb8>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d00b      	beq.n	8005c2a <TIM_Base_SetConfig+0x62>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c18:	d007      	beq.n	8005c2a <TIM_Base_SetConfig+0x62>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a19      	ldr	r2, [pc, #100]	; (8005c84 <TIM_Base_SetConfig+0xbc>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d003      	beq.n	8005c2a <TIM_Base_SetConfig+0x62>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a18      	ldr	r2, [pc, #96]	; (8005c88 <TIM_Base_SetConfig+0xc0>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d108      	bne.n	8005c3c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	695b      	ldr	r3, [r3, #20]
 8005c46:	4313      	orrs	r3, r2
 8005c48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	689a      	ldr	r2, [r3, #8]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	4a07      	ldr	r2, [pc, #28]	; (8005c80 <TIM_Base_SetConfig+0xb8>)
 8005c64:	4293      	cmp	r3, r2
 8005c66:	d103      	bne.n	8005c70 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	691a      	ldr	r2, [r3, #16]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2201      	movs	r2, #1
 8005c74:	615a      	str	r2, [r3, #20]
}
 8005c76:	bf00      	nop
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bc80      	pop	{r7}
 8005c7e:	4770      	bx	lr
 8005c80:	40012c00 	.word	0x40012c00
 8005c84:	40000400 	.word	0x40000400
 8005c88:	40000800 	.word	0x40000800

08005c8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b087      	sub	sp, #28
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	60f8      	str	r0, [r7, #12]
 8005c94:	60b9      	str	r1, [r7, #8]
 8005c96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6a1b      	ldr	r3, [r3, #32]
 8005c9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	f023 0201 	bic.w	r2, r3, #1
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	699b      	ldr	r3, [r3, #24]
 8005cae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005cb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	011b      	lsls	r3, r3, #4
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f023 030a 	bic.w	r3, r3, #10
 8005cc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	693a      	ldr	r2, [r7, #16]
 8005cd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	b087      	sub	sp, #28
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	6a1b      	ldr	r3, [r3, #32]
 8005cf8:	f023 0210 	bic.w	r2, r3, #16
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	031b      	lsls	r3, r3, #12
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	011b      	lsls	r3, r3, #4
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	693a      	ldr	r2, [r7, #16]
 8005d3a:	621a      	str	r2, [r3, #32]
}
 8005d3c:	bf00      	nop
 8005d3e:	371c      	adds	r7, #28
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bc80      	pop	{r7}
 8005d44:	4770      	bx	lr

08005d46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b085      	sub	sp, #20
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
 8005d4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f043 0307 	orr.w	r3, r3, #7
 8005d68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68fa      	ldr	r2, [r7, #12]
 8005d6e:	609a      	str	r2, [r3, #8]
}
 8005d70:	bf00      	nop
 8005d72:	3714      	adds	r7, #20
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bc80      	pop	{r7}
 8005d78:	4770      	bx	lr

08005d7a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b087      	sub	sp, #28
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	60f8      	str	r0, [r7, #12]
 8005d82:	60b9      	str	r1, [r7, #8]
 8005d84:	607a      	str	r2, [r7, #4]
 8005d86:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d94:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	021a      	lsls	r2, r3, #8
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	68bb      	ldr	r3, [r7, #8]
 8005da0:	4313      	orrs	r3, r2
 8005da2:	697a      	ldr	r2, [r7, #20]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	697a      	ldr	r2, [r7, #20]
 8005dac:	609a      	str	r2, [r3, #8]
}
 8005dae:	bf00      	nop
 8005db0:	371c      	adds	r7, #28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bc80      	pop	{r7}
 8005db6:	4770      	bx	lr

08005db8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005db8:	b480      	push	{r7}
 8005dba:	b085      	sub	sp, #20
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d101      	bne.n	8005dd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dcc:	2302      	movs	r3, #2
 8005dce:	e046      	b.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005df6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68fa      	ldr	r2, [r7, #12]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a16      	ldr	r2, [pc, #88]	; (8005e68 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d00e      	beq.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e1c:	d009      	beq.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a12      	ldr	r2, [pc, #72]	; (8005e6c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d004      	beq.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a10      	ldr	r2, [pc, #64]	; (8005e70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d10c      	bne.n	8005e4c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	68ba      	ldr	r2, [r7, #8]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr
 8005e68:	40012c00 	.word	0x40012c00
 8005e6c:	40000400 	.word	0x40000400
 8005e70:	40000800 	.word	0x40000800

08005e74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bc80      	pop	{r7}
 8005e84:	4770      	bx	lr

08005e86 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e86:	b480      	push	{r7}
 8005e88:	b083      	sub	sp, #12
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e8e:	bf00      	nop
 8005e90:	370c      	adds	r7, #12
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr

08005e98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b082      	sub	sp, #8
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d101      	bne.n	8005eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e03f      	b.n	8005f2a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d106      	bne.n	8005ec4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f7fb fed6 	bl	8001c70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2224      	movs	r2, #36	; 0x24
 8005ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005eda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f000 fc25 	bl	800672c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	691a      	ldr	r2, [r3, #16]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ef0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	695a      	ldr	r2, [r3, #20]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68da      	ldr	r2, [r3, #12]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f28:	2300      	movs	r3, #0
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3708      	adds	r7, #8
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}

08005f32 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f32:	b580      	push	{r7, lr}
 8005f34:	b08a      	sub	sp, #40	; 0x28
 8005f36:	af02      	add	r7, sp, #8
 8005f38:	60f8      	str	r0, [r7, #12]
 8005f3a:	60b9      	str	r1, [r7, #8]
 8005f3c:	603b      	str	r3, [r7, #0]
 8005f3e:	4613      	mov	r3, r2
 8005f40:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f42:	2300      	movs	r3, #0
 8005f44:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	2b20      	cmp	r3, #32
 8005f50:	d17c      	bne.n	800604c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d002      	beq.n	8005f5e <HAL_UART_Transmit+0x2c>
 8005f58:	88fb      	ldrh	r3, [r7, #6]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e075      	b.n	800604e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d101      	bne.n	8005f70 <HAL_UART_Transmit+0x3e>
 8005f6c:	2302      	movs	r3, #2
 8005f6e:	e06e      	b.n	800604e <HAL_UART_Transmit+0x11c>
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2221      	movs	r2, #33	; 0x21
 8005f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f86:	f7fc f9cb 	bl	8002320 <HAL_GetTick>
 8005f8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	88fa      	ldrh	r2, [r7, #6]
 8005f90:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	88fa      	ldrh	r2, [r7, #6]
 8005f96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005fa0:	d108      	bne.n	8005fb4 <HAL_UART_Transmit+0x82>
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d104      	bne.n	8005fb4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	61bb      	str	r3, [r7, #24]
 8005fb2:	e003      	b.n	8005fbc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005fc4:	e02a      	b.n	800601c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	697b      	ldr	r3, [r7, #20]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	2180      	movs	r1, #128	; 0x80
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f000 fa11 	bl	80063f8 <UART_WaitOnFlagUntilTimeout>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e036      	b.n	800604e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10b      	bne.n	8005ffe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	881b      	ldrh	r3, [r3, #0]
 8005fea:	461a      	mov	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ff4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ff6:	69bb      	ldr	r3, [r7, #24]
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	61bb      	str	r3, [r7, #24]
 8005ffc:	e007      	b.n	800600e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	781a      	ldrb	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006008:	69fb      	ldr	r3, [r7, #28]
 800600a:	3301      	adds	r3, #1
 800600c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006012:	b29b      	uxth	r3, r3
 8006014:	3b01      	subs	r3, #1
 8006016:	b29a      	uxth	r2, r3
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006020:	b29b      	uxth	r3, r3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1cf      	bne.n	8005fc6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	9300      	str	r3, [sp, #0]
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	2200      	movs	r2, #0
 800602e:	2140      	movs	r1, #64	; 0x40
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f9e1 	bl	80063f8 <UART_WaitOnFlagUntilTimeout>
 8006036:	4603      	mov	r3, r0
 8006038:	2b00      	cmp	r3, #0
 800603a:	d001      	beq.n	8006040 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e006      	b.n	800604e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	2220      	movs	r2, #32
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006048:	2300      	movs	r3, #0
 800604a:	e000      	b.n	800604e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800604c:	2302      	movs	r3, #2
  }
}
 800604e:	4618      	mov	r0, r3
 8006050:	3720      	adds	r7, #32
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}
	...

08006058 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b08a      	sub	sp, #40	; 0x28
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	68db      	ldr	r3, [r3, #12]
 800606e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	695b      	ldr	r3, [r3, #20]
 8006076:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006078:	2300      	movs	r3, #0
 800607a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10d      	bne.n	80060aa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	f003 0320 	and.w	r3, r3, #32
 8006094:	2b00      	cmp	r3, #0
 8006096:	d008      	beq.n	80060aa <HAL_UART_IRQHandler+0x52>
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 fa99 	bl	80065da <UART_Receive_IT>
      return;
 80060a8:	e17b      	b.n	80063a2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060aa:	69bb      	ldr	r3, [r7, #24]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	f000 80b1 	beq.w	8006214 <HAL_UART_IRQHandler+0x1bc>
 80060b2:	69fb      	ldr	r3, [r7, #28]
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d105      	bne.n	80060c8 <HAL_UART_IRQHandler+0x70>
 80060bc:	6a3b      	ldr	r3, [r7, #32]
 80060be:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	f000 80a6 	beq.w	8006214 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00a      	beq.n	80060e8 <HAL_UART_IRQHandler+0x90>
 80060d2:	6a3b      	ldr	r3, [r7, #32]
 80060d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d005      	beq.n	80060e8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e0:	f043 0201 	orr.w	r2, r3, #1
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	f003 0304 	and.w	r3, r3, #4
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d00a      	beq.n	8006108 <HAL_UART_IRQHandler+0xb0>
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	f003 0301 	and.w	r3, r3, #1
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d005      	beq.n	8006108 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006100:	f043 0202 	orr.w	r2, r3, #2
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610a:	f003 0302 	and.w	r3, r3, #2
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00a      	beq.n	8006128 <HAL_UART_IRQHandler+0xd0>
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	f003 0301 	and.w	r3, r3, #1
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006120:	f043 0204 	orr.w	r2, r3, #4
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612a:	f003 0308 	and.w	r3, r3, #8
 800612e:	2b00      	cmp	r3, #0
 8006130:	d00f      	beq.n	8006152 <HAL_UART_IRQHandler+0xfa>
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	f003 0320 	and.w	r3, r3, #32
 8006138:	2b00      	cmp	r3, #0
 800613a:	d104      	bne.n	8006146 <HAL_UART_IRQHandler+0xee>
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	f003 0301 	and.w	r3, r3, #1
 8006142:	2b00      	cmp	r3, #0
 8006144:	d005      	beq.n	8006152 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800614a:	f043 0208 	orr.w	r2, r3, #8
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	f000 811e 	beq.w	8006398 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800615c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800615e:	f003 0320 	and.w	r3, r3, #32
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <HAL_UART_IRQHandler+0x11e>
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	f003 0320 	and.w	r3, r3, #32
 800616c:	2b00      	cmp	r3, #0
 800616e:	d002      	beq.n	8006176 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f000 fa32 	bl	80065da <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006180:	2b00      	cmp	r3, #0
 8006182:	bf14      	ite	ne
 8006184:	2301      	movne	r3, #1
 8006186:	2300      	moveq	r3, #0
 8006188:	b2db      	uxtb	r3, r3
 800618a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006190:	f003 0308 	and.w	r3, r3, #8
 8006194:	2b00      	cmp	r3, #0
 8006196:	d102      	bne.n	800619e <HAL_UART_IRQHandler+0x146>
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d031      	beq.n	8006202 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 f974 	bl	800648c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d023      	beq.n	80061fa <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	695a      	ldr	r2, [r3, #20]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80061c0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d013      	beq.n	80061f2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ce:	4a76      	ldr	r2, [pc, #472]	; (80063a8 <HAL_UART_IRQHandler+0x350>)
 80061d0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d6:	4618      	mov	r0, r3
 80061d8:	f7fd fcf2 	bl	8003bc0 <HAL_DMA_Abort_IT>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d016      	beq.n	8006210 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061e8:	687a      	ldr	r2, [r7, #4]
 80061ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061ec:	4610      	mov	r0, r2
 80061ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f0:	e00e      	b.n	8006210 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061f2:	6878      	ldr	r0, [r7, #4]
 80061f4:	f000 f8ec 	bl	80063d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061f8:	e00a      	b.n	8006210 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061fa:	6878      	ldr	r0, [r7, #4]
 80061fc:	f000 f8e8 	bl	80063d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006200:	e006      	b.n	8006210 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8e4 	bl	80063d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800620e:	e0c3      	b.n	8006398 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006210:	bf00      	nop
    return;
 8006212:	e0c1      	b.n	8006398 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006218:	2b01      	cmp	r3, #1
 800621a:	f040 80a1 	bne.w	8006360 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800621e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006220:	f003 0310 	and.w	r3, r3, #16
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 809b 	beq.w	8006360 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800622a:	6a3b      	ldr	r3, [r7, #32]
 800622c:	f003 0310 	and.w	r3, r3, #16
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 8095 	beq.w	8006360 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006236:	2300      	movs	r3, #0
 8006238:	60fb      	str	r3, [r7, #12]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	60fb      	str	r3, [r7, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006256:	2b00      	cmp	r3, #0
 8006258:	d04e      	beq.n	80062f8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006264:	8a3b      	ldrh	r3, [r7, #16]
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 8098 	beq.w	800639c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006270:	8a3a      	ldrh	r2, [r7, #16]
 8006272:	429a      	cmp	r2, r3
 8006274:	f080 8092 	bcs.w	800639c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	8a3a      	ldrh	r2, [r7, #16]
 800627c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006282:	699b      	ldr	r3, [r3, #24]
 8006284:	2b20      	cmp	r3, #32
 8006286:	d02b      	beq.n	80062e0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006296:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	695a      	ldr	r2, [r3, #20]
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f022 0201 	bic.w	r2, r2, #1
 80062a6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	695a      	ldr	r2, [r3, #20]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062b6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2220      	movs	r2, #32
 80062bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68da      	ldr	r2, [r3, #12]
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f022 0210 	bic.w	r2, r2, #16
 80062d4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fd fc35 	bl	8003b4a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	1ad3      	subs	r3, r2, r3
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	4619      	mov	r1, r3
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f876 	bl	80063e2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80062f6:	e051      	b.n	800639c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006300:	b29b      	uxth	r3, r3
 8006302:	1ad3      	subs	r3, r2, r3
 8006304:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800630a:	b29b      	uxth	r3, r3
 800630c:	2b00      	cmp	r3, #0
 800630e:	d047      	beq.n	80063a0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006310:	8a7b      	ldrh	r3, [r7, #18]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d044      	beq.n	80063a0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	68da      	ldr	r2, [r3, #12]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006324:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	695a      	ldr	r2, [r3, #20]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 0201 	bic.w	r2, r2, #1
 8006334:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2220      	movs	r2, #32
 800633a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68da      	ldr	r2, [r3, #12]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 0210 	bic.w	r2, r2, #16
 8006352:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006354:	8a7b      	ldrh	r3, [r7, #18]
 8006356:	4619      	mov	r1, r3
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f842 	bl	80063e2 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800635e:	e01f      	b.n	80063a0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006366:	2b00      	cmp	r3, #0
 8006368:	d008      	beq.n	800637c <HAL_UART_IRQHandler+0x324>
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f8c9 	bl	800650c <UART_Transmit_IT>
    return;
 800637a:	e012      	b.n	80063a2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800637c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800637e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00d      	beq.n	80063a2 <HAL_UART_IRQHandler+0x34a>
 8006386:	6a3b      	ldr	r3, [r7, #32]
 8006388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800638c:	2b00      	cmp	r3, #0
 800638e:	d008      	beq.n	80063a2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f90a 	bl	80065aa <UART_EndTransmit_IT>
    return;
 8006396:	e004      	b.n	80063a2 <HAL_UART_IRQHandler+0x34a>
    return;
 8006398:	bf00      	nop
 800639a:	e002      	b.n	80063a2 <HAL_UART_IRQHandler+0x34a>
      return;
 800639c:	bf00      	nop
 800639e:	e000      	b.n	80063a2 <HAL_UART_IRQHandler+0x34a>
      return;
 80063a0:	bf00      	nop
  }
}
 80063a2:	3728      	adds	r7, #40	; 0x28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	080064e5 	.word	0x080064e5

080063ac <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr

080063be <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bc80      	pop	{r7}
 80063ce:	4770      	bx	lr

080063d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	bc80      	pop	{r7}
 80063e0:	4770      	bx	lr

080063e2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063e2:	b480      	push	{r7}
 80063e4:	b083      	sub	sp, #12
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
 80063ea:	460b      	mov	r3, r1
 80063ec:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063ee:	bf00      	nop
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bc80      	pop	{r7}
 80063f6:	4770      	bx	lr

080063f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	603b      	str	r3, [r7, #0]
 8006404:	4613      	mov	r3, r2
 8006406:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006408:	e02c      	b.n	8006464 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006410:	d028      	beq.n	8006464 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d007      	beq.n	8006428 <UART_WaitOnFlagUntilTimeout+0x30>
 8006418:	f7fb ff82 	bl	8002320 <HAL_GetTick>
 800641c:	4602      	mov	r2, r0
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	69ba      	ldr	r2, [r7, #24]
 8006424:	429a      	cmp	r2, r3
 8006426:	d21d      	bcs.n	8006464 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	68da      	ldr	r2, [r3, #12]
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006436:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	695a      	ldr	r2, [r3, #20]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f022 0201 	bic.w	r2, r2, #1
 8006446:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2220      	movs	r2, #32
 800644c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2220      	movs	r2, #32
 8006454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2200      	movs	r2, #0
 800645c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e00f      	b.n	8006484 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	4013      	ands	r3, r2
 800646e:	68ba      	ldr	r2, [r7, #8]
 8006470:	429a      	cmp	r2, r3
 8006472:	bf0c      	ite	eq
 8006474:	2301      	moveq	r3, #1
 8006476:	2300      	movne	r3, #0
 8006478:	b2db      	uxtb	r3, r3
 800647a:	461a      	mov	r2, r3
 800647c:	79fb      	ldrb	r3, [r7, #7]
 800647e:	429a      	cmp	r2, r3
 8006480:	d0c3      	beq.n	800640a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006482:	2300      	movs	r3, #0
}
 8006484:	4618      	mov	r0, r3
 8006486:	3710      	adds	r7, #16
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80064a2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	695a      	ldr	r2, [r3, #20]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f022 0201 	bic.w	r2, r2, #1
 80064b2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d107      	bne.n	80064cc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	68da      	ldr	r2, [r3, #12]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f022 0210 	bic.w	r2, r2, #16
 80064ca:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80064da:	bf00      	nop
 80064dc:	370c      	adds	r7, #12
 80064de:	46bd      	mov	sp, r7
 80064e0:	bc80      	pop	{r7}
 80064e2:	4770      	bx	lr

080064e4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2200      	movs	r2, #0
 80064fc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80064fe:	68f8      	ldr	r0, [r7, #12]
 8006500:	f7ff ff66 	bl	80063d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006504:	bf00      	nop
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b21      	cmp	r3, #33	; 0x21
 800651e:	d13e      	bne.n	800659e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006528:	d114      	bne.n	8006554 <UART_Transmit_IT+0x48>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d110      	bne.n	8006554 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	881b      	ldrh	r3, [r3, #0]
 800653c:	461a      	mov	r2, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006546:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	1c9a      	adds	r2, r3, #2
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	621a      	str	r2, [r3, #32]
 8006552:	e008      	b.n	8006566 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a1b      	ldr	r3, [r3, #32]
 8006558:	1c59      	adds	r1, r3, #1
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6211      	str	r1, [r2, #32]
 800655e:	781a      	ldrb	r2, [r3, #0]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29b      	uxth	r3, r3
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	4619      	mov	r1, r3
 8006574:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10f      	bne.n	800659a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006588:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006598:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800659a:	2300      	movs	r3, #0
 800659c:	e000      	b.n	80065a0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800659e:	2302      	movs	r3, #2
  }
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3714      	adds	r7, #20
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bc80      	pop	{r7}
 80065a8:	4770      	bx	lr

080065aa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065aa:	b580      	push	{r7, lr}
 80065ac:	b082      	sub	sp, #8
 80065ae:	af00      	add	r7, sp, #0
 80065b0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	68da      	ldr	r2, [r3, #12]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065c0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f7ff feee 	bl	80063ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80065d0:	2300      	movs	r3, #0
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b086      	sub	sp, #24
 80065de:	af00      	add	r7, sp, #0
 80065e0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065e8:	b2db      	uxtb	r3, r3
 80065ea:	2b22      	cmp	r3, #34	; 0x22
 80065ec:	f040 8099 	bne.w	8006722 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065f8:	d117      	bne.n	800662a <UART_Receive_IT+0x50>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d113      	bne.n	800662a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006602:	2300      	movs	r3, #0
 8006604:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	b29b      	uxth	r3, r3
 8006614:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006618:	b29a      	uxth	r2, r3
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006622:	1c9a      	adds	r2, r3, #2
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	629a      	str	r2, [r3, #40]	; 0x28
 8006628:	e026      	b.n	8006678 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006630:	2300      	movs	r3, #0
 8006632:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800663c:	d007      	beq.n	800664e <UART_Receive_IT+0x74>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	689b      	ldr	r3, [r3, #8]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d10a      	bne.n	800665c <UART_Receive_IT+0x82>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	691b      	ldr	r3, [r3, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d106      	bne.n	800665c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	b2da      	uxtb	r2, r3
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	e008      	b.n	800666e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	b2db      	uxtb	r3, r3
 8006664:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006668:	b2da      	uxtb	r2, r3
 800666a:	697b      	ldr	r3, [r7, #20]
 800666c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800667c:	b29b      	uxth	r3, r3
 800667e:	3b01      	subs	r3, #1
 8006680:	b29b      	uxth	r3, r3
 8006682:	687a      	ldr	r2, [r7, #4]
 8006684:	4619      	mov	r1, r3
 8006686:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006688:	2b00      	cmp	r3, #0
 800668a:	d148      	bne.n	800671e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68da      	ldr	r2, [r3, #12]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 0220 	bic.w	r2, r2, #32
 800669a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68da      	ldr	r2, [r3, #12]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80066aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	695a      	ldr	r2, [r3, #20]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0201 	bic.w	r2, r2, #1
 80066ba:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2220      	movs	r2, #32
 80066c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d123      	bne.n	8006714 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2200      	movs	r2, #0
 80066d0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0210 	bic.w	r2, r2, #16
 80066e0:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0310 	and.w	r3, r3, #16
 80066ec:	2b10      	cmp	r3, #16
 80066ee:	d10a      	bne.n	8006706 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066f0:	2300      	movs	r3, #0
 80066f2:	60fb      	str	r3, [r7, #12]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	60fb      	str	r3, [r7, #12]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	60fb      	str	r3, [r7, #12]
 8006704:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800670a:	4619      	mov	r1, r3
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f7ff fe68 	bl	80063e2 <HAL_UARTEx_RxEventCallback>
 8006712:	e002      	b.n	800671a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7ff fe52 	bl	80063be <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800671a:	2300      	movs	r3, #0
 800671c:	e002      	b.n	8006724 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	e000      	b.n	8006724 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006722:	2302      	movs	r3, #2
  }
}
 8006724:	4618      	mov	r0, r3
 8006726:	3718      	adds	r7, #24
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	691b      	ldr	r3, [r3, #16]
 800673a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	430a      	orrs	r2, r1
 8006748:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	689a      	ldr	r2, [r3, #8]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	691b      	ldr	r3, [r3, #16]
 8006752:	431a      	orrs	r2, r3
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	695b      	ldr	r3, [r3, #20]
 8006758:	4313      	orrs	r3, r2
 800675a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006766:	f023 030c 	bic.w	r3, r3, #12
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6812      	ldr	r2, [r2, #0]
 800676e:	68b9      	ldr	r1, [r7, #8]
 8006770:	430b      	orrs	r3, r1
 8006772:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699a      	ldr	r2, [r3, #24]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	430a      	orrs	r2, r1
 8006788:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a2c      	ldr	r2, [pc, #176]	; (8006840 <UART_SetConfig+0x114>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d103      	bne.n	800679c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006794:	f7fe fe9e 	bl	80054d4 <HAL_RCC_GetPCLK2Freq>
 8006798:	60f8      	str	r0, [r7, #12]
 800679a:	e002      	b.n	80067a2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800679c:	f7fe fe86 	bl	80054ac <HAL_RCC_GetPCLK1Freq>
 80067a0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	4613      	mov	r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	4413      	add	r3, r2
 80067aa:	009a      	lsls	r2, r3, #2
 80067ac:	441a      	add	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b8:	4a22      	ldr	r2, [pc, #136]	; (8006844 <UART_SetConfig+0x118>)
 80067ba:	fba2 2303 	umull	r2, r3, r2, r3
 80067be:	095b      	lsrs	r3, r3, #5
 80067c0:	0119      	lsls	r1, r3, #4
 80067c2:	68fa      	ldr	r2, [r7, #12]
 80067c4:	4613      	mov	r3, r2
 80067c6:	009b      	lsls	r3, r3, #2
 80067c8:	4413      	add	r3, r2
 80067ca:	009a      	lsls	r2, r3, #2
 80067cc:	441a      	add	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80067d8:	4b1a      	ldr	r3, [pc, #104]	; (8006844 <UART_SetConfig+0x118>)
 80067da:	fba3 0302 	umull	r0, r3, r3, r2
 80067de:	095b      	lsrs	r3, r3, #5
 80067e0:	2064      	movs	r0, #100	; 0x64
 80067e2:	fb00 f303 	mul.w	r3, r0, r3
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	3332      	adds	r3, #50	; 0x32
 80067ec:	4a15      	ldr	r2, [pc, #84]	; (8006844 <UART_SetConfig+0x118>)
 80067ee:	fba2 2303 	umull	r2, r3, r2, r3
 80067f2:	095b      	lsrs	r3, r3, #5
 80067f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067f8:	4419      	add	r1, r3
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4613      	mov	r3, r2
 80067fe:	009b      	lsls	r3, r3, #2
 8006800:	4413      	add	r3, r2
 8006802:	009a      	lsls	r2, r3, #2
 8006804:	441a      	add	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	009b      	lsls	r3, r3, #2
 800680c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006810:	4b0c      	ldr	r3, [pc, #48]	; (8006844 <UART_SetConfig+0x118>)
 8006812:	fba3 0302 	umull	r0, r3, r3, r2
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	2064      	movs	r0, #100	; 0x64
 800681a:	fb00 f303 	mul.w	r3, r0, r3
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	011b      	lsls	r3, r3, #4
 8006822:	3332      	adds	r3, #50	; 0x32
 8006824:	4a07      	ldr	r2, [pc, #28]	; (8006844 <UART_SetConfig+0x118>)
 8006826:	fba2 2303 	umull	r2, r3, r2, r3
 800682a:	095b      	lsrs	r3, r3, #5
 800682c:	f003 020f 	and.w	r2, r3, #15
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	440a      	add	r2, r1
 8006836:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006838:	bf00      	nop
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}
 8006840:	40013800 	.word	0x40013800
 8006844:	51eb851f 	.word	0x51eb851f

08006848 <__errno>:
 8006848:	4b01      	ldr	r3, [pc, #4]	; (8006850 <__errno+0x8>)
 800684a:	6818      	ldr	r0, [r3, #0]
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	2000003c 	.word	0x2000003c

08006854 <__libc_init_array>:
 8006854:	b570      	push	{r4, r5, r6, lr}
 8006856:	2600      	movs	r6, #0
 8006858:	4d0c      	ldr	r5, [pc, #48]	; (800688c <__libc_init_array+0x38>)
 800685a:	4c0d      	ldr	r4, [pc, #52]	; (8006890 <__libc_init_array+0x3c>)
 800685c:	1b64      	subs	r4, r4, r5
 800685e:	10a4      	asrs	r4, r4, #2
 8006860:	42a6      	cmp	r6, r4
 8006862:	d109      	bne.n	8006878 <__libc_init_array+0x24>
 8006864:	f002 ff10 	bl	8009688 <_init>
 8006868:	2600      	movs	r6, #0
 800686a:	4d0a      	ldr	r5, [pc, #40]	; (8006894 <__libc_init_array+0x40>)
 800686c:	4c0a      	ldr	r4, [pc, #40]	; (8006898 <__libc_init_array+0x44>)
 800686e:	1b64      	subs	r4, r4, r5
 8006870:	10a4      	asrs	r4, r4, #2
 8006872:	42a6      	cmp	r6, r4
 8006874:	d105      	bne.n	8006882 <__libc_init_array+0x2e>
 8006876:	bd70      	pop	{r4, r5, r6, pc}
 8006878:	f855 3b04 	ldr.w	r3, [r5], #4
 800687c:	4798      	blx	r3
 800687e:	3601      	adds	r6, #1
 8006880:	e7ee      	b.n	8006860 <__libc_init_array+0xc>
 8006882:	f855 3b04 	ldr.w	r3, [r5], #4
 8006886:	4798      	blx	r3
 8006888:	3601      	adds	r6, #1
 800688a:	e7f2      	b.n	8006872 <__libc_init_array+0x1e>
 800688c:	08009c64 	.word	0x08009c64
 8006890:	08009c64 	.word	0x08009c64
 8006894:	08009c64 	.word	0x08009c64
 8006898:	08009c68 	.word	0x08009c68

0800689c <memset>:
 800689c:	4603      	mov	r3, r0
 800689e:	4402      	add	r2, r0
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d100      	bne.n	80068a6 <memset+0xa>
 80068a4:	4770      	bx	lr
 80068a6:	f803 1b01 	strb.w	r1, [r3], #1
 80068aa:	e7f9      	b.n	80068a0 <memset+0x4>

080068ac <__cvt>:
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b2:	461f      	mov	r7, r3
 80068b4:	bfbb      	ittet	lt
 80068b6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80068ba:	461f      	movlt	r7, r3
 80068bc:	2300      	movge	r3, #0
 80068be:	232d      	movlt	r3, #45	; 0x2d
 80068c0:	b088      	sub	sp, #32
 80068c2:	4614      	mov	r4, r2
 80068c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80068c8:	7013      	strb	r3, [r2, #0]
 80068ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80068d0:	f023 0820 	bic.w	r8, r3, #32
 80068d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80068d8:	d005      	beq.n	80068e6 <__cvt+0x3a>
 80068da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80068de:	d100      	bne.n	80068e2 <__cvt+0x36>
 80068e0:	3501      	adds	r5, #1
 80068e2:	2302      	movs	r3, #2
 80068e4:	e000      	b.n	80068e8 <__cvt+0x3c>
 80068e6:	2303      	movs	r3, #3
 80068e8:	aa07      	add	r2, sp, #28
 80068ea:	9204      	str	r2, [sp, #16]
 80068ec:	aa06      	add	r2, sp, #24
 80068ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 80068f2:	e9cd 3500 	strd	r3, r5, [sp]
 80068f6:	4622      	mov	r2, r4
 80068f8:	463b      	mov	r3, r7
 80068fa:	f000 fcf9 	bl	80072f0 <_dtoa_r>
 80068fe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006902:	4606      	mov	r6, r0
 8006904:	d102      	bne.n	800690c <__cvt+0x60>
 8006906:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006908:	07db      	lsls	r3, r3, #31
 800690a:	d522      	bpl.n	8006952 <__cvt+0xa6>
 800690c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006910:	eb06 0905 	add.w	r9, r6, r5
 8006914:	d110      	bne.n	8006938 <__cvt+0x8c>
 8006916:	7833      	ldrb	r3, [r6, #0]
 8006918:	2b30      	cmp	r3, #48	; 0x30
 800691a:	d10a      	bne.n	8006932 <__cvt+0x86>
 800691c:	2200      	movs	r2, #0
 800691e:	2300      	movs	r3, #0
 8006920:	4620      	mov	r0, r4
 8006922:	4639      	mov	r1, r7
 8006924:	f7fa f840 	bl	80009a8 <__aeabi_dcmpeq>
 8006928:	b918      	cbnz	r0, 8006932 <__cvt+0x86>
 800692a:	f1c5 0501 	rsb	r5, r5, #1
 800692e:	f8ca 5000 	str.w	r5, [sl]
 8006932:	f8da 3000 	ldr.w	r3, [sl]
 8006936:	4499      	add	r9, r3
 8006938:	2200      	movs	r2, #0
 800693a:	2300      	movs	r3, #0
 800693c:	4620      	mov	r0, r4
 800693e:	4639      	mov	r1, r7
 8006940:	f7fa f832 	bl	80009a8 <__aeabi_dcmpeq>
 8006944:	b108      	cbz	r0, 800694a <__cvt+0x9e>
 8006946:	f8cd 901c 	str.w	r9, [sp, #28]
 800694a:	2230      	movs	r2, #48	; 0x30
 800694c:	9b07      	ldr	r3, [sp, #28]
 800694e:	454b      	cmp	r3, r9
 8006950:	d307      	bcc.n	8006962 <__cvt+0xb6>
 8006952:	4630      	mov	r0, r6
 8006954:	9b07      	ldr	r3, [sp, #28]
 8006956:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006958:	1b9b      	subs	r3, r3, r6
 800695a:	6013      	str	r3, [r2, #0]
 800695c:	b008      	add	sp, #32
 800695e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006962:	1c59      	adds	r1, r3, #1
 8006964:	9107      	str	r1, [sp, #28]
 8006966:	701a      	strb	r2, [r3, #0]
 8006968:	e7f0      	b.n	800694c <__cvt+0xa0>

0800696a <__exponent>:
 800696a:	4603      	mov	r3, r0
 800696c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800696e:	2900      	cmp	r1, #0
 8006970:	f803 2b02 	strb.w	r2, [r3], #2
 8006974:	bfb6      	itet	lt
 8006976:	222d      	movlt	r2, #45	; 0x2d
 8006978:	222b      	movge	r2, #43	; 0x2b
 800697a:	4249      	neglt	r1, r1
 800697c:	2909      	cmp	r1, #9
 800697e:	7042      	strb	r2, [r0, #1]
 8006980:	dd2b      	ble.n	80069da <__exponent+0x70>
 8006982:	f10d 0407 	add.w	r4, sp, #7
 8006986:	46a4      	mov	ip, r4
 8006988:	270a      	movs	r7, #10
 800698a:	fb91 f6f7 	sdiv	r6, r1, r7
 800698e:	460a      	mov	r2, r1
 8006990:	46a6      	mov	lr, r4
 8006992:	fb07 1516 	mls	r5, r7, r6, r1
 8006996:	2a63      	cmp	r2, #99	; 0x63
 8006998:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800699c:	4631      	mov	r1, r6
 800699e:	f104 34ff 	add.w	r4, r4, #4294967295
 80069a2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80069a6:	dcf0      	bgt.n	800698a <__exponent+0x20>
 80069a8:	3130      	adds	r1, #48	; 0x30
 80069aa:	f1ae 0502 	sub.w	r5, lr, #2
 80069ae:	f804 1c01 	strb.w	r1, [r4, #-1]
 80069b2:	4629      	mov	r1, r5
 80069b4:	1c44      	adds	r4, r0, #1
 80069b6:	4561      	cmp	r1, ip
 80069b8:	d30a      	bcc.n	80069d0 <__exponent+0x66>
 80069ba:	f10d 0209 	add.w	r2, sp, #9
 80069be:	eba2 020e 	sub.w	r2, r2, lr
 80069c2:	4565      	cmp	r5, ip
 80069c4:	bf88      	it	hi
 80069c6:	2200      	movhi	r2, #0
 80069c8:	4413      	add	r3, r2
 80069ca:	1a18      	subs	r0, r3, r0
 80069cc:	b003      	add	sp, #12
 80069ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069d4:	f804 2f01 	strb.w	r2, [r4, #1]!
 80069d8:	e7ed      	b.n	80069b6 <__exponent+0x4c>
 80069da:	2330      	movs	r3, #48	; 0x30
 80069dc:	3130      	adds	r1, #48	; 0x30
 80069de:	7083      	strb	r3, [r0, #2]
 80069e0:	70c1      	strb	r1, [r0, #3]
 80069e2:	1d03      	adds	r3, r0, #4
 80069e4:	e7f1      	b.n	80069ca <__exponent+0x60>
	...

080069e8 <_printf_float>:
 80069e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ec:	b091      	sub	sp, #68	; 0x44
 80069ee:	460c      	mov	r4, r1
 80069f0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80069f4:	4616      	mov	r6, r2
 80069f6:	461f      	mov	r7, r3
 80069f8:	4605      	mov	r5, r0
 80069fa:	f001 fa67 	bl	8007ecc <_localeconv_r>
 80069fe:	6803      	ldr	r3, [r0, #0]
 8006a00:	4618      	mov	r0, r3
 8006a02:	9309      	str	r3, [sp, #36]	; 0x24
 8006a04:	f7f9 fba4 	bl	8000150 <strlen>
 8006a08:	2300      	movs	r3, #0
 8006a0a:	930e      	str	r3, [sp, #56]	; 0x38
 8006a0c:	f8d8 3000 	ldr.w	r3, [r8]
 8006a10:	900a      	str	r0, [sp, #40]	; 0x28
 8006a12:	3307      	adds	r3, #7
 8006a14:	f023 0307 	bic.w	r3, r3, #7
 8006a18:	f103 0208 	add.w	r2, r3, #8
 8006a1c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006a20:	f8d4 b000 	ldr.w	fp, [r4]
 8006a24:	f8c8 2000 	str.w	r2, [r8]
 8006a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a30:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006a34:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006a38:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a3e:	4640      	mov	r0, r8
 8006a40:	4b9c      	ldr	r3, [pc, #624]	; (8006cb4 <_printf_float+0x2cc>)
 8006a42:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a44:	f7f9 ffe2 	bl	8000a0c <__aeabi_dcmpun>
 8006a48:	bb70      	cbnz	r0, 8006aa8 <_printf_float+0xc0>
 8006a4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4e:	4640      	mov	r0, r8
 8006a50:	4b98      	ldr	r3, [pc, #608]	; (8006cb4 <_printf_float+0x2cc>)
 8006a52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a54:	f7f9 ffbc 	bl	80009d0 <__aeabi_dcmple>
 8006a58:	bb30      	cbnz	r0, 8006aa8 <_printf_float+0xc0>
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	4640      	mov	r0, r8
 8006a60:	4651      	mov	r1, sl
 8006a62:	f7f9 ffab 	bl	80009bc <__aeabi_dcmplt>
 8006a66:	b110      	cbz	r0, 8006a6e <_printf_float+0x86>
 8006a68:	232d      	movs	r3, #45	; 0x2d
 8006a6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a6e:	4b92      	ldr	r3, [pc, #584]	; (8006cb8 <_printf_float+0x2d0>)
 8006a70:	4892      	ldr	r0, [pc, #584]	; (8006cbc <_printf_float+0x2d4>)
 8006a72:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006a76:	bf94      	ite	ls
 8006a78:	4698      	movls	r8, r3
 8006a7a:	4680      	movhi	r8, r0
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	f04f 0a00 	mov.w	sl, #0
 8006a82:	6123      	str	r3, [r4, #16]
 8006a84:	f02b 0304 	bic.w	r3, fp, #4
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	4633      	mov	r3, r6
 8006a8c:	4621      	mov	r1, r4
 8006a8e:	4628      	mov	r0, r5
 8006a90:	9700      	str	r7, [sp, #0]
 8006a92:	aa0f      	add	r2, sp, #60	; 0x3c
 8006a94:	f000 f9d4 	bl	8006e40 <_printf_common>
 8006a98:	3001      	adds	r0, #1
 8006a9a:	f040 8090 	bne.w	8006bbe <_printf_float+0x1d6>
 8006a9e:	f04f 30ff 	mov.w	r0, #4294967295
 8006aa2:	b011      	add	sp, #68	; 0x44
 8006aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa8:	4642      	mov	r2, r8
 8006aaa:	4653      	mov	r3, sl
 8006aac:	4640      	mov	r0, r8
 8006aae:	4651      	mov	r1, sl
 8006ab0:	f7f9 ffac 	bl	8000a0c <__aeabi_dcmpun>
 8006ab4:	b148      	cbz	r0, 8006aca <_printf_float+0xe2>
 8006ab6:	f1ba 0f00 	cmp.w	sl, #0
 8006aba:	bfb8      	it	lt
 8006abc:	232d      	movlt	r3, #45	; 0x2d
 8006abe:	4880      	ldr	r0, [pc, #512]	; (8006cc0 <_printf_float+0x2d8>)
 8006ac0:	bfb8      	it	lt
 8006ac2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006ac6:	4b7f      	ldr	r3, [pc, #508]	; (8006cc4 <_printf_float+0x2dc>)
 8006ac8:	e7d3      	b.n	8006a72 <_printf_float+0x8a>
 8006aca:	6863      	ldr	r3, [r4, #4]
 8006acc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006ad0:	1c5a      	adds	r2, r3, #1
 8006ad2:	d142      	bne.n	8006b5a <_printf_float+0x172>
 8006ad4:	2306      	movs	r3, #6
 8006ad6:	6063      	str	r3, [r4, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	9206      	str	r2, [sp, #24]
 8006adc:	aa0e      	add	r2, sp, #56	; 0x38
 8006ade:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006ae2:	aa0d      	add	r2, sp, #52	; 0x34
 8006ae4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006ae8:	9203      	str	r2, [sp, #12]
 8006aea:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006aee:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006af2:	6023      	str	r3, [r4, #0]
 8006af4:	6863      	ldr	r3, [r4, #4]
 8006af6:	4642      	mov	r2, r8
 8006af8:	9300      	str	r3, [sp, #0]
 8006afa:	4628      	mov	r0, r5
 8006afc:	4653      	mov	r3, sl
 8006afe:	910b      	str	r1, [sp, #44]	; 0x2c
 8006b00:	f7ff fed4 	bl	80068ac <__cvt>
 8006b04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b06:	4680      	mov	r8, r0
 8006b08:	2947      	cmp	r1, #71	; 0x47
 8006b0a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006b0c:	d108      	bne.n	8006b20 <_printf_float+0x138>
 8006b0e:	1cc8      	adds	r0, r1, #3
 8006b10:	db02      	blt.n	8006b18 <_printf_float+0x130>
 8006b12:	6863      	ldr	r3, [r4, #4]
 8006b14:	4299      	cmp	r1, r3
 8006b16:	dd40      	ble.n	8006b9a <_printf_float+0x1b2>
 8006b18:	f1a9 0902 	sub.w	r9, r9, #2
 8006b1c:	fa5f f989 	uxtb.w	r9, r9
 8006b20:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006b24:	d81f      	bhi.n	8006b66 <_printf_float+0x17e>
 8006b26:	464a      	mov	r2, r9
 8006b28:	3901      	subs	r1, #1
 8006b2a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b2e:	910d      	str	r1, [sp, #52]	; 0x34
 8006b30:	f7ff ff1b 	bl	800696a <__exponent>
 8006b34:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b36:	4682      	mov	sl, r0
 8006b38:	1813      	adds	r3, r2, r0
 8006b3a:	2a01      	cmp	r2, #1
 8006b3c:	6123      	str	r3, [r4, #16]
 8006b3e:	dc02      	bgt.n	8006b46 <_printf_float+0x15e>
 8006b40:	6822      	ldr	r2, [r4, #0]
 8006b42:	07d2      	lsls	r2, r2, #31
 8006b44:	d501      	bpl.n	8006b4a <_printf_float+0x162>
 8006b46:	3301      	adds	r3, #1
 8006b48:	6123      	str	r3, [r4, #16]
 8006b4a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d09b      	beq.n	8006a8a <_printf_float+0xa2>
 8006b52:	232d      	movs	r3, #45	; 0x2d
 8006b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b58:	e797      	b.n	8006a8a <_printf_float+0xa2>
 8006b5a:	2947      	cmp	r1, #71	; 0x47
 8006b5c:	d1bc      	bne.n	8006ad8 <_printf_float+0xf0>
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d1ba      	bne.n	8006ad8 <_printf_float+0xf0>
 8006b62:	2301      	movs	r3, #1
 8006b64:	e7b7      	b.n	8006ad6 <_printf_float+0xee>
 8006b66:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006b6a:	d118      	bne.n	8006b9e <_printf_float+0x1b6>
 8006b6c:	2900      	cmp	r1, #0
 8006b6e:	6863      	ldr	r3, [r4, #4]
 8006b70:	dd0b      	ble.n	8006b8a <_printf_float+0x1a2>
 8006b72:	6121      	str	r1, [r4, #16]
 8006b74:	b913      	cbnz	r3, 8006b7c <_printf_float+0x194>
 8006b76:	6822      	ldr	r2, [r4, #0]
 8006b78:	07d0      	lsls	r0, r2, #31
 8006b7a:	d502      	bpl.n	8006b82 <_printf_float+0x19a>
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	440b      	add	r3, r1
 8006b80:	6123      	str	r3, [r4, #16]
 8006b82:	f04f 0a00 	mov.w	sl, #0
 8006b86:	65a1      	str	r1, [r4, #88]	; 0x58
 8006b88:	e7df      	b.n	8006b4a <_printf_float+0x162>
 8006b8a:	b913      	cbnz	r3, 8006b92 <_printf_float+0x1aa>
 8006b8c:	6822      	ldr	r2, [r4, #0]
 8006b8e:	07d2      	lsls	r2, r2, #31
 8006b90:	d501      	bpl.n	8006b96 <_printf_float+0x1ae>
 8006b92:	3302      	adds	r3, #2
 8006b94:	e7f4      	b.n	8006b80 <_printf_float+0x198>
 8006b96:	2301      	movs	r3, #1
 8006b98:	e7f2      	b.n	8006b80 <_printf_float+0x198>
 8006b9a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006b9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ba0:	4299      	cmp	r1, r3
 8006ba2:	db05      	blt.n	8006bb0 <_printf_float+0x1c8>
 8006ba4:	6823      	ldr	r3, [r4, #0]
 8006ba6:	6121      	str	r1, [r4, #16]
 8006ba8:	07d8      	lsls	r0, r3, #31
 8006baa:	d5ea      	bpl.n	8006b82 <_printf_float+0x19a>
 8006bac:	1c4b      	adds	r3, r1, #1
 8006bae:	e7e7      	b.n	8006b80 <_printf_float+0x198>
 8006bb0:	2900      	cmp	r1, #0
 8006bb2:	bfcc      	ite	gt
 8006bb4:	2201      	movgt	r2, #1
 8006bb6:	f1c1 0202 	rsble	r2, r1, #2
 8006bba:	4413      	add	r3, r2
 8006bbc:	e7e0      	b.n	8006b80 <_printf_float+0x198>
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	055a      	lsls	r2, r3, #21
 8006bc2:	d407      	bmi.n	8006bd4 <_printf_float+0x1ec>
 8006bc4:	6923      	ldr	r3, [r4, #16]
 8006bc6:	4642      	mov	r2, r8
 8006bc8:	4631      	mov	r1, r6
 8006bca:	4628      	mov	r0, r5
 8006bcc:	47b8      	blx	r7
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d12b      	bne.n	8006c2a <_printf_float+0x242>
 8006bd2:	e764      	b.n	8006a9e <_printf_float+0xb6>
 8006bd4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006bd8:	f240 80dd 	bls.w	8006d96 <_printf_float+0x3ae>
 8006bdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006be0:	2200      	movs	r2, #0
 8006be2:	2300      	movs	r3, #0
 8006be4:	f7f9 fee0 	bl	80009a8 <__aeabi_dcmpeq>
 8006be8:	2800      	cmp	r0, #0
 8006bea:	d033      	beq.n	8006c54 <_printf_float+0x26c>
 8006bec:	2301      	movs	r3, #1
 8006bee:	4631      	mov	r1, r6
 8006bf0:	4628      	mov	r0, r5
 8006bf2:	4a35      	ldr	r2, [pc, #212]	; (8006cc8 <_printf_float+0x2e0>)
 8006bf4:	47b8      	blx	r7
 8006bf6:	3001      	adds	r0, #1
 8006bf8:	f43f af51 	beq.w	8006a9e <_printf_float+0xb6>
 8006bfc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c00:	429a      	cmp	r2, r3
 8006c02:	db02      	blt.n	8006c0a <_printf_float+0x222>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	07d8      	lsls	r0, r3, #31
 8006c08:	d50f      	bpl.n	8006c2a <_printf_float+0x242>
 8006c0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c0e:	4631      	mov	r1, r6
 8006c10:	4628      	mov	r0, r5
 8006c12:	47b8      	blx	r7
 8006c14:	3001      	adds	r0, #1
 8006c16:	f43f af42 	beq.w	8006a9e <_printf_float+0xb6>
 8006c1a:	f04f 0800 	mov.w	r8, #0
 8006c1e:	f104 091a 	add.w	r9, r4, #26
 8006c22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c24:	3b01      	subs	r3, #1
 8006c26:	4543      	cmp	r3, r8
 8006c28:	dc09      	bgt.n	8006c3e <_printf_float+0x256>
 8006c2a:	6823      	ldr	r3, [r4, #0]
 8006c2c:	079b      	lsls	r3, r3, #30
 8006c2e:	f100 8102 	bmi.w	8006e36 <_printf_float+0x44e>
 8006c32:	68e0      	ldr	r0, [r4, #12]
 8006c34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c36:	4298      	cmp	r0, r3
 8006c38:	bfb8      	it	lt
 8006c3a:	4618      	movlt	r0, r3
 8006c3c:	e731      	b.n	8006aa2 <_printf_float+0xba>
 8006c3e:	2301      	movs	r3, #1
 8006c40:	464a      	mov	r2, r9
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	47b8      	blx	r7
 8006c48:	3001      	adds	r0, #1
 8006c4a:	f43f af28 	beq.w	8006a9e <_printf_float+0xb6>
 8006c4e:	f108 0801 	add.w	r8, r8, #1
 8006c52:	e7e6      	b.n	8006c22 <_printf_float+0x23a>
 8006c54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	dc38      	bgt.n	8006ccc <_printf_float+0x2e4>
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	4631      	mov	r1, r6
 8006c5e:	4628      	mov	r0, r5
 8006c60:	4a19      	ldr	r2, [pc, #100]	; (8006cc8 <_printf_float+0x2e0>)
 8006c62:	47b8      	blx	r7
 8006c64:	3001      	adds	r0, #1
 8006c66:	f43f af1a 	beq.w	8006a9e <_printf_float+0xb6>
 8006c6a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	d102      	bne.n	8006c78 <_printf_float+0x290>
 8006c72:	6823      	ldr	r3, [r4, #0]
 8006c74:	07d9      	lsls	r1, r3, #31
 8006c76:	d5d8      	bpl.n	8006c2a <_printf_float+0x242>
 8006c78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c7c:	4631      	mov	r1, r6
 8006c7e:	4628      	mov	r0, r5
 8006c80:	47b8      	blx	r7
 8006c82:	3001      	adds	r0, #1
 8006c84:	f43f af0b 	beq.w	8006a9e <_printf_float+0xb6>
 8006c88:	f04f 0900 	mov.w	r9, #0
 8006c8c:	f104 0a1a 	add.w	sl, r4, #26
 8006c90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c92:	425b      	negs	r3, r3
 8006c94:	454b      	cmp	r3, r9
 8006c96:	dc01      	bgt.n	8006c9c <_printf_float+0x2b4>
 8006c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c9a:	e794      	b.n	8006bc6 <_printf_float+0x1de>
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	4652      	mov	r2, sl
 8006ca0:	4631      	mov	r1, r6
 8006ca2:	4628      	mov	r0, r5
 8006ca4:	47b8      	blx	r7
 8006ca6:	3001      	adds	r0, #1
 8006ca8:	f43f aef9 	beq.w	8006a9e <_printf_float+0xb6>
 8006cac:	f109 0901 	add.w	r9, r9, #1
 8006cb0:	e7ee      	b.n	8006c90 <_printf_float+0x2a8>
 8006cb2:	bf00      	nop
 8006cb4:	7fefffff 	.word	0x7fefffff
 8006cb8:	08009890 	.word	0x08009890
 8006cbc:	08009894 	.word	0x08009894
 8006cc0:	0800989c 	.word	0x0800989c
 8006cc4:	08009898 	.word	0x08009898
 8006cc8:	080098a0 	.word	0x080098a0
 8006ccc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cce:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	bfa8      	it	ge
 8006cd4:	461a      	movge	r2, r3
 8006cd6:	2a00      	cmp	r2, #0
 8006cd8:	4691      	mov	r9, r2
 8006cda:	dc37      	bgt.n	8006d4c <_printf_float+0x364>
 8006cdc:	f04f 0b00 	mov.w	fp, #0
 8006ce0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006ce4:	f104 021a 	add.w	r2, r4, #26
 8006ce8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006cec:	ebaa 0309 	sub.w	r3, sl, r9
 8006cf0:	455b      	cmp	r3, fp
 8006cf2:	dc33      	bgt.n	8006d5c <_printf_float+0x374>
 8006cf4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	db3b      	blt.n	8006d74 <_printf_float+0x38c>
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	07da      	lsls	r2, r3, #31
 8006d00:	d438      	bmi.n	8006d74 <_printf_float+0x38c>
 8006d02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d04:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006d06:	eba3 020a 	sub.w	r2, r3, sl
 8006d0a:	eba3 0901 	sub.w	r9, r3, r1
 8006d0e:	4591      	cmp	r9, r2
 8006d10:	bfa8      	it	ge
 8006d12:	4691      	movge	r9, r2
 8006d14:	f1b9 0f00 	cmp.w	r9, #0
 8006d18:	dc34      	bgt.n	8006d84 <_printf_float+0x39c>
 8006d1a:	f04f 0800 	mov.w	r8, #0
 8006d1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d22:	f104 0a1a 	add.w	sl, r4, #26
 8006d26:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d2a:	1a9b      	subs	r3, r3, r2
 8006d2c:	eba3 0309 	sub.w	r3, r3, r9
 8006d30:	4543      	cmp	r3, r8
 8006d32:	f77f af7a 	ble.w	8006c2a <_printf_float+0x242>
 8006d36:	2301      	movs	r3, #1
 8006d38:	4652      	mov	r2, sl
 8006d3a:	4631      	mov	r1, r6
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	47b8      	blx	r7
 8006d40:	3001      	adds	r0, #1
 8006d42:	f43f aeac 	beq.w	8006a9e <_printf_float+0xb6>
 8006d46:	f108 0801 	add.w	r8, r8, #1
 8006d4a:	e7ec      	b.n	8006d26 <_printf_float+0x33e>
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	4631      	mov	r1, r6
 8006d50:	4642      	mov	r2, r8
 8006d52:	4628      	mov	r0, r5
 8006d54:	47b8      	blx	r7
 8006d56:	3001      	adds	r0, #1
 8006d58:	d1c0      	bne.n	8006cdc <_printf_float+0x2f4>
 8006d5a:	e6a0      	b.n	8006a9e <_printf_float+0xb6>
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	4631      	mov	r1, r6
 8006d60:	4628      	mov	r0, r5
 8006d62:	920b      	str	r2, [sp, #44]	; 0x2c
 8006d64:	47b8      	blx	r7
 8006d66:	3001      	adds	r0, #1
 8006d68:	f43f ae99 	beq.w	8006a9e <_printf_float+0xb6>
 8006d6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006d6e:	f10b 0b01 	add.w	fp, fp, #1
 8006d72:	e7b9      	b.n	8006ce8 <_printf_float+0x300>
 8006d74:	4631      	mov	r1, r6
 8006d76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d7a:	4628      	mov	r0, r5
 8006d7c:	47b8      	blx	r7
 8006d7e:	3001      	adds	r0, #1
 8006d80:	d1bf      	bne.n	8006d02 <_printf_float+0x31a>
 8006d82:	e68c      	b.n	8006a9e <_printf_float+0xb6>
 8006d84:	464b      	mov	r3, r9
 8006d86:	4631      	mov	r1, r6
 8006d88:	4628      	mov	r0, r5
 8006d8a:	eb08 020a 	add.w	r2, r8, sl
 8006d8e:	47b8      	blx	r7
 8006d90:	3001      	adds	r0, #1
 8006d92:	d1c2      	bne.n	8006d1a <_printf_float+0x332>
 8006d94:	e683      	b.n	8006a9e <_printf_float+0xb6>
 8006d96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d98:	2a01      	cmp	r2, #1
 8006d9a:	dc01      	bgt.n	8006da0 <_printf_float+0x3b8>
 8006d9c:	07db      	lsls	r3, r3, #31
 8006d9e:	d537      	bpl.n	8006e10 <_printf_float+0x428>
 8006da0:	2301      	movs	r3, #1
 8006da2:	4642      	mov	r2, r8
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f ae77 	beq.w	8006a9e <_printf_float+0xb6>
 8006db0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006db4:	4631      	mov	r1, r6
 8006db6:	4628      	mov	r0, r5
 8006db8:	47b8      	blx	r7
 8006dba:	3001      	adds	r0, #1
 8006dbc:	f43f ae6f 	beq.w	8006a9e <_printf_float+0xb6>
 8006dc0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	f7f9 fdee 	bl	80009a8 <__aeabi_dcmpeq>
 8006dcc:	b9d8      	cbnz	r0, 8006e06 <_printf_float+0x41e>
 8006dce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dd0:	f108 0201 	add.w	r2, r8, #1
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	4628      	mov	r0, r5
 8006dda:	47b8      	blx	r7
 8006ddc:	3001      	adds	r0, #1
 8006dde:	d10e      	bne.n	8006dfe <_printf_float+0x416>
 8006de0:	e65d      	b.n	8006a9e <_printf_float+0xb6>
 8006de2:	2301      	movs	r3, #1
 8006de4:	464a      	mov	r2, r9
 8006de6:	4631      	mov	r1, r6
 8006de8:	4628      	mov	r0, r5
 8006dea:	47b8      	blx	r7
 8006dec:	3001      	adds	r0, #1
 8006dee:	f43f ae56 	beq.w	8006a9e <_printf_float+0xb6>
 8006df2:	f108 0801 	add.w	r8, r8, #1
 8006df6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	4543      	cmp	r3, r8
 8006dfc:	dcf1      	bgt.n	8006de2 <_printf_float+0x3fa>
 8006dfe:	4653      	mov	r3, sl
 8006e00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e04:	e6e0      	b.n	8006bc8 <_printf_float+0x1e0>
 8006e06:	f04f 0800 	mov.w	r8, #0
 8006e0a:	f104 091a 	add.w	r9, r4, #26
 8006e0e:	e7f2      	b.n	8006df6 <_printf_float+0x40e>
 8006e10:	2301      	movs	r3, #1
 8006e12:	4642      	mov	r2, r8
 8006e14:	e7df      	b.n	8006dd6 <_printf_float+0x3ee>
 8006e16:	2301      	movs	r3, #1
 8006e18:	464a      	mov	r2, r9
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	f43f ae3c 	beq.w	8006a9e <_printf_float+0xb6>
 8006e26:	f108 0801 	add.w	r8, r8, #1
 8006e2a:	68e3      	ldr	r3, [r4, #12]
 8006e2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006e2e:	1a5b      	subs	r3, r3, r1
 8006e30:	4543      	cmp	r3, r8
 8006e32:	dcf0      	bgt.n	8006e16 <_printf_float+0x42e>
 8006e34:	e6fd      	b.n	8006c32 <_printf_float+0x24a>
 8006e36:	f04f 0800 	mov.w	r8, #0
 8006e3a:	f104 0919 	add.w	r9, r4, #25
 8006e3e:	e7f4      	b.n	8006e2a <_printf_float+0x442>

08006e40 <_printf_common>:
 8006e40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e44:	4616      	mov	r6, r2
 8006e46:	4699      	mov	r9, r3
 8006e48:	688a      	ldr	r2, [r1, #8]
 8006e4a:	690b      	ldr	r3, [r1, #16]
 8006e4c:	4607      	mov	r7, r0
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	bfb8      	it	lt
 8006e52:	4613      	movlt	r3, r2
 8006e54:	6033      	str	r3, [r6, #0]
 8006e56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006e60:	b10a      	cbz	r2, 8006e66 <_printf_common+0x26>
 8006e62:	3301      	adds	r3, #1
 8006e64:	6033      	str	r3, [r6, #0]
 8006e66:	6823      	ldr	r3, [r4, #0]
 8006e68:	0699      	lsls	r1, r3, #26
 8006e6a:	bf42      	ittt	mi
 8006e6c:	6833      	ldrmi	r3, [r6, #0]
 8006e6e:	3302      	addmi	r3, #2
 8006e70:	6033      	strmi	r3, [r6, #0]
 8006e72:	6825      	ldr	r5, [r4, #0]
 8006e74:	f015 0506 	ands.w	r5, r5, #6
 8006e78:	d106      	bne.n	8006e88 <_printf_common+0x48>
 8006e7a:	f104 0a19 	add.w	sl, r4, #25
 8006e7e:	68e3      	ldr	r3, [r4, #12]
 8006e80:	6832      	ldr	r2, [r6, #0]
 8006e82:	1a9b      	subs	r3, r3, r2
 8006e84:	42ab      	cmp	r3, r5
 8006e86:	dc28      	bgt.n	8006eda <_printf_common+0x9a>
 8006e88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006e8c:	1e13      	subs	r3, r2, #0
 8006e8e:	6822      	ldr	r2, [r4, #0]
 8006e90:	bf18      	it	ne
 8006e92:	2301      	movne	r3, #1
 8006e94:	0692      	lsls	r2, r2, #26
 8006e96:	d42d      	bmi.n	8006ef4 <_printf_common+0xb4>
 8006e98:	4649      	mov	r1, r9
 8006e9a:	4638      	mov	r0, r7
 8006e9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ea0:	47c0      	blx	r8
 8006ea2:	3001      	adds	r0, #1
 8006ea4:	d020      	beq.n	8006ee8 <_printf_common+0xa8>
 8006ea6:	6823      	ldr	r3, [r4, #0]
 8006ea8:	68e5      	ldr	r5, [r4, #12]
 8006eaa:	f003 0306 	and.w	r3, r3, #6
 8006eae:	2b04      	cmp	r3, #4
 8006eb0:	bf18      	it	ne
 8006eb2:	2500      	movne	r5, #0
 8006eb4:	6832      	ldr	r2, [r6, #0]
 8006eb6:	f04f 0600 	mov.w	r6, #0
 8006eba:	68a3      	ldr	r3, [r4, #8]
 8006ebc:	bf08      	it	eq
 8006ebe:	1aad      	subeq	r5, r5, r2
 8006ec0:	6922      	ldr	r2, [r4, #16]
 8006ec2:	bf08      	it	eq
 8006ec4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	bfc4      	itt	gt
 8006ecc:	1a9b      	subgt	r3, r3, r2
 8006ece:	18ed      	addgt	r5, r5, r3
 8006ed0:	341a      	adds	r4, #26
 8006ed2:	42b5      	cmp	r5, r6
 8006ed4:	d11a      	bne.n	8006f0c <_printf_common+0xcc>
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	e008      	b.n	8006eec <_printf_common+0xac>
 8006eda:	2301      	movs	r3, #1
 8006edc:	4652      	mov	r2, sl
 8006ede:	4649      	mov	r1, r9
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	47c0      	blx	r8
 8006ee4:	3001      	adds	r0, #1
 8006ee6:	d103      	bne.n	8006ef0 <_printf_common+0xb0>
 8006ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8006eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef0:	3501      	adds	r5, #1
 8006ef2:	e7c4      	b.n	8006e7e <_printf_common+0x3e>
 8006ef4:	2030      	movs	r0, #48	; 0x30
 8006ef6:	18e1      	adds	r1, r4, r3
 8006ef8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006f02:	4422      	add	r2, r4
 8006f04:	3302      	adds	r3, #2
 8006f06:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006f0a:	e7c5      	b.n	8006e98 <_printf_common+0x58>
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	4622      	mov	r2, r4
 8006f10:	4649      	mov	r1, r9
 8006f12:	4638      	mov	r0, r7
 8006f14:	47c0      	blx	r8
 8006f16:	3001      	adds	r0, #1
 8006f18:	d0e6      	beq.n	8006ee8 <_printf_common+0xa8>
 8006f1a:	3601      	adds	r6, #1
 8006f1c:	e7d9      	b.n	8006ed2 <_printf_common+0x92>
	...

08006f20 <_printf_i>:
 8006f20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f24:	7e0f      	ldrb	r7, [r1, #24]
 8006f26:	4691      	mov	r9, r2
 8006f28:	2f78      	cmp	r7, #120	; 0x78
 8006f2a:	4680      	mov	r8, r0
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	469a      	mov	sl, r3
 8006f30:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006f32:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006f36:	d807      	bhi.n	8006f48 <_printf_i+0x28>
 8006f38:	2f62      	cmp	r7, #98	; 0x62
 8006f3a:	d80a      	bhi.n	8006f52 <_printf_i+0x32>
 8006f3c:	2f00      	cmp	r7, #0
 8006f3e:	f000 80d9 	beq.w	80070f4 <_printf_i+0x1d4>
 8006f42:	2f58      	cmp	r7, #88	; 0x58
 8006f44:	f000 80a4 	beq.w	8007090 <_printf_i+0x170>
 8006f48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006f4c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006f50:	e03a      	b.n	8006fc8 <_printf_i+0xa8>
 8006f52:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006f56:	2b15      	cmp	r3, #21
 8006f58:	d8f6      	bhi.n	8006f48 <_printf_i+0x28>
 8006f5a:	a101      	add	r1, pc, #4	; (adr r1, 8006f60 <_printf_i+0x40>)
 8006f5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006f60:	08006fb9 	.word	0x08006fb9
 8006f64:	08006fcd 	.word	0x08006fcd
 8006f68:	08006f49 	.word	0x08006f49
 8006f6c:	08006f49 	.word	0x08006f49
 8006f70:	08006f49 	.word	0x08006f49
 8006f74:	08006f49 	.word	0x08006f49
 8006f78:	08006fcd 	.word	0x08006fcd
 8006f7c:	08006f49 	.word	0x08006f49
 8006f80:	08006f49 	.word	0x08006f49
 8006f84:	08006f49 	.word	0x08006f49
 8006f88:	08006f49 	.word	0x08006f49
 8006f8c:	080070db 	.word	0x080070db
 8006f90:	08006ffd 	.word	0x08006ffd
 8006f94:	080070bd 	.word	0x080070bd
 8006f98:	08006f49 	.word	0x08006f49
 8006f9c:	08006f49 	.word	0x08006f49
 8006fa0:	080070fd 	.word	0x080070fd
 8006fa4:	08006f49 	.word	0x08006f49
 8006fa8:	08006ffd 	.word	0x08006ffd
 8006fac:	08006f49 	.word	0x08006f49
 8006fb0:	08006f49 	.word	0x08006f49
 8006fb4:	080070c5 	.word	0x080070c5
 8006fb8:	682b      	ldr	r3, [r5, #0]
 8006fba:	1d1a      	adds	r2, r3, #4
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	602a      	str	r2, [r5, #0]
 8006fc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006fc4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006fc8:	2301      	movs	r3, #1
 8006fca:	e0a4      	b.n	8007116 <_printf_i+0x1f6>
 8006fcc:	6820      	ldr	r0, [r4, #0]
 8006fce:	6829      	ldr	r1, [r5, #0]
 8006fd0:	0606      	lsls	r6, r0, #24
 8006fd2:	f101 0304 	add.w	r3, r1, #4
 8006fd6:	d50a      	bpl.n	8006fee <_printf_i+0xce>
 8006fd8:	680e      	ldr	r6, [r1, #0]
 8006fda:	602b      	str	r3, [r5, #0]
 8006fdc:	2e00      	cmp	r6, #0
 8006fde:	da03      	bge.n	8006fe8 <_printf_i+0xc8>
 8006fe0:	232d      	movs	r3, #45	; 0x2d
 8006fe2:	4276      	negs	r6, r6
 8006fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fe8:	230a      	movs	r3, #10
 8006fea:	485e      	ldr	r0, [pc, #376]	; (8007164 <_printf_i+0x244>)
 8006fec:	e019      	b.n	8007022 <_printf_i+0x102>
 8006fee:	680e      	ldr	r6, [r1, #0]
 8006ff0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ff4:	602b      	str	r3, [r5, #0]
 8006ff6:	bf18      	it	ne
 8006ff8:	b236      	sxthne	r6, r6
 8006ffa:	e7ef      	b.n	8006fdc <_printf_i+0xbc>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	6820      	ldr	r0, [r4, #0]
 8007000:	1d19      	adds	r1, r3, #4
 8007002:	6029      	str	r1, [r5, #0]
 8007004:	0601      	lsls	r1, r0, #24
 8007006:	d501      	bpl.n	800700c <_printf_i+0xec>
 8007008:	681e      	ldr	r6, [r3, #0]
 800700a:	e002      	b.n	8007012 <_printf_i+0xf2>
 800700c:	0646      	lsls	r6, r0, #25
 800700e:	d5fb      	bpl.n	8007008 <_printf_i+0xe8>
 8007010:	881e      	ldrh	r6, [r3, #0]
 8007012:	2f6f      	cmp	r7, #111	; 0x6f
 8007014:	bf0c      	ite	eq
 8007016:	2308      	moveq	r3, #8
 8007018:	230a      	movne	r3, #10
 800701a:	4852      	ldr	r0, [pc, #328]	; (8007164 <_printf_i+0x244>)
 800701c:	2100      	movs	r1, #0
 800701e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007022:	6865      	ldr	r5, [r4, #4]
 8007024:	2d00      	cmp	r5, #0
 8007026:	bfa8      	it	ge
 8007028:	6821      	ldrge	r1, [r4, #0]
 800702a:	60a5      	str	r5, [r4, #8]
 800702c:	bfa4      	itt	ge
 800702e:	f021 0104 	bicge.w	r1, r1, #4
 8007032:	6021      	strge	r1, [r4, #0]
 8007034:	b90e      	cbnz	r6, 800703a <_printf_i+0x11a>
 8007036:	2d00      	cmp	r5, #0
 8007038:	d04d      	beq.n	80070d6 <_printf_i+0x1b6>
 800703a:	4615      	mov	r5, r2
 800703c:	fbb6 f1f3 	udiv	r1, r6, r3
 8007040:	fb03 6711 	mls	r7, r3, r1, r6
 8007044:	5dc7      	ldrb	r7, [r0, r7]
 8007046:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800704a:	4637      	mov	r7, r6
 800704c:	42bb      	cmp	r3, r7
 800704e:	460e      	mov	r6, r1
 8007050:	d9f4      	bls.n	800703c <_printf_i+0x11c>
 8007052:	2b08      	cmp	r3, #8
 8007054:	d10b      	bne.n	800706e <_printf_i+0x14e>
 8007056:	6823      	ldr	r3, [r4, #0]
 8007058:	07de      	lsls	r6, r3, #31
 800705a:	d508      	bpl.n	800706e <_printf_i+0x14e>
 800705c:	6923      	ldr	r3, [r4, #16]
 800705e:	6861      	ldr	r1, [r4, #4]
 8007060:	4299      	cmp	r1, r3
 8007062:	bfde      	ittt	le
 8007064:	2330      	movle	r3, #48	; 0x30
 8007066:	f805 3c01 	strble.w	r3, [r5, #-1]
 800706a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800706e:	1b52      	subs	r2, r2, r5
 8007070:	6122      	str	r2, [r4, #16]
 8007072:	464b      	mov	r3, r9
 8007074:	4621      	mov	r1, r4
 8007076:	4640      	mov	r0, r8
 8007078:	f8cd a000 	str.w	sl, [sp]
 800707c:	aa03      	add	r2, sp, #12
 800707e:	f7ff fedf 	bl	8006e40 <_printf_common>
 8007082:	3001      	adds	r0, #1
 8007084:	d14c      	bne.n	8007120 <_printf_i+0x200>
 8007086:	f04f 30ff 	mov.w	r0, #4294967295
 800708a:	b004      	add	sp, #16
 800708c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007090:	4834      	ldr	r0, [pc, #208]	; (8007164 <_printf_i+0x244>)
 8007092:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007096:	6829      	ldr	r1, [r5, #0]
 8007098:	6823      	ldr	r3, [r4, #0]
 800709a:	f851 6b04 	ldr.w	r6, [r1], #4
 800709e:	6029      	str	r1, [r5, #0]
 80070a0:	061d      	lsls	r5, r3, #24
 80070a2:	d514      	bpl.n	80070ce <_printf_i+0x1ae>
 80070a4:	07df      	lsls	r7, r3, #31
 80070a6:	bf44      	itt	mi
 80070a8:	f043 0320 	orrmi.w	r3, r3, #32
 80070ac:	6023      	strmi	r3, [r4, #0]
 80070ae:	b91e      	cbnz	r6, 80070b8 <_printf_i+0x198>
 80070b0:	6823      	ldr	r3, [r4, #0]
 80070b2:	f023 0320 	bic.w	r3, r3, #32
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	2310      	movs	r3, #16
 80070ba:	e7af      	b.n	800701c <_printf_i+0xfc>
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	f043 0320 	orr.w	r3, r3, #32
 80070c2:	6023      	str	r3, [r4, #0]
 80070c4:	2378      	movs	r3, #120	; 0x78
 80070c6:	4828      	ldr	r0, [pc, #160]	; (8007168 <_printf_i+0x248>)
 80070c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070cc:	e7e3      	b.n	8007096 <_printf_i+0x176>
 80070ce:	0659      	lsls	r1, r3, #25
 80070d0:	bf48      	it	mi
 80070d2:	b2b6      	uxthmi	r6, r6
 80070d4:	e7e6      	b.n	80070a4 <_printf_i+0x184>
 80070d6:	4615      	mov	r5, r2
 80070d8:	e7bb      	b.n	8007052 <_printf_i+0x132>
 80070da:	682b      	ldr	r3, [r5, #0]
 80070dc:	6826      	ldr	r6, [r4, #0]
 80070de:	1d18      	adds	r0, r3, #4
 80070e0:	6961      	ldr	r1, [r4, #20]
 80070e2:	6028      	str	r0, [r5, #0]
 80070e4:	0635      	lsls	r5, r6, #24
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	d501      	bpl.n	80070ee <_printf_i+0x1ce>
 80070ea:	6019      	str	r1, [r3, #0]
 80070ec:	e002      	b.n	80070f4 <_printf_i+0x1d4>
 80070ee:	0670      	lsls	r0, r6, #25
 80070f0:	d5fb      	bpl.n	80070ea <_printf_i+0x1ca>
 80070f2:	8019      	strh	r1, [r3, #0]
 80070f4:	2300      	movs	r3, #0
 80070f6:	4615      	mov	r5, r2
 80070f8:	6123      	str	r3, [r4, #16]
 80070fa:	e7ba      	b.n	8007072 <_printf_i+0x152>
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	2100      	movs	r1, #0
 8007100:	1d1a      	adds	r2, r3, #4
 8007102:	602a      	str	r2, [r5, #0]
 8007104:	681d      	ldr	r5, [r3, #0]
 8007106:	6862      	ldr	r2, [r4, #4]
 8007108:	4628      	mov	r0, r5
 800710a:	f000 feeb 	bl	8007ee4 <memchr>
 800710e:	b108      	cbz	r0, 8007114 <_printf_i+0x1f4>
 8007110:	1b40      	subs	r0, r0, r5
 8007112:	6060      	str	r0, [r4, #4]
 8007114:	6863      	ldr	r3, [r4, #4]
 8007116:	6123      	str	r3, [r4, #16]
 8007118:	2300      	movs	r3, #0
 800711a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800711e:	e7a8      	b.n	8007072 <_printf_i+0x152>
 8007120:	462a      	mov	r2, r5
 8007122:	4649      	mov	r1, r9
 8007124:	4640      	mov	r0, r8
 8007126:	6923      	ldr	r3, [r4, #16]
 8007128:	47d0      	blx	sl
 800712a:	3001      	adds	r0, #1
 800712c:	d0ab      	beq.n	8007086 <_printf_i+0x166>
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	079b      	lsls	r3, r3, #30
 8007132:	d413      	bmi.n	800715c <_printf_i+0x23c>
 8007134:	68e0      	ldr	r0, [r4, #12]
 8007136:	9b03      	ldr	r3, [sp, #12]
 8007138:	4298      	cmp	r0, r3
 800713a:	bfb8      	it	lt
 800713c:	4618      	movlt	r0, r3
 800713e:	e7a4      	b.n	800708a <_printf_i+0x16a>
 8007140:	2301      	movs	r3, #1
 8007142:	4632      	mov	r2, r6
 8007144:	4649      	mov	r1, r9
 8007146:	4640      	mov	r0, r8
 8007148:	47d0      	blx	sl
 800714a:	3001      	adds	r0, #1
 800714c:	d09b      	beq.n	8007086 <_printf_i+0x166>
 800714e:	3501      	adds	r5, #1
 8007150:	68e3      	ldr	r3, [r4, #12]
 8007152:	9903      	ldr	r1, [sp, #12]
 8007154:	1a5b      	subs	r3, r3, r1
 8007156:	42ab      	cmp	r3, r5
 8007158:	dcf2      	bgt.n	8007140 <_printf_i+0x220>
 800715a:	e7eb      	b.n	8007134 <_printf_i+0x214>
 800715c:	2500      	movs	r5, #0
 800715e:	f104 0619 	add.w	r6, r4, #25
 8007162:	e7f5      	b.n	8007150 <_printf_i+0x230>
 8007164:	080098a2 	.word	0x080098a2
 8007168:	080098b3 	.word	0x080098b3

0800716c <sniprintf>:
 800716c:	b40c      	push	{r2, r3}
 800716e:	b530      	push	{r4, r5, lr}
 8007170:	4b17      	ldr	r3, [pc, #92]	; (80071d0 <sniprintf+0x64>)
 8007172:	1e0c      	subs	r4, r1, #0
 8007174:	681d      	ldr	r5, [r3, #0]
 8007176:	b09d      	sub	sp, #116	; 0x74
 8007178:	da08      	bge.n	800718c <sniprintf+0x20>
 800717a:	238b      	movs	r3, #139	; 0x8b
 800717c:	f04f 30ff 	mov.w	r0, #4294967295
 8007180:	602b      	str	r3, [r5, #0]
 8007182:	b01d      	add	sp, #116	; 0x74
 8007184:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007188:	b002      	add	sp, #8
 800718a:	4770      	bx	lr
 800718c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007190:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007194:	bf0c      	ite	eq
 8007196:	4623      	moveq	r3, r4
 8007198:	f104 33ff 	addne.w	r3, r4, #4294967295
 800719c:	9304      	str	r3, [sp, #16]
 800719e:	9307      	str	r3, [sp, #28]
 80071a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80071a4:	9002      	str	r0, [sp, #8]
 80071a6:	9006      	str	r0, [sp, #24]
 80071a8:	f8ad 3016 	strh.w	r3, [sp, #22]
 80071ac:	4628      	mov	r0, r5
 80071ae:	ab21      	add	r3, sp, #132	; 0x84
 80071b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80071b2:	a902      	add	r1, sp, #8
 80071b4:	9301      	str	r3, [sp, #4]
 80071b6:	f001 fb7f 	bl	80088b8 <_svfiprintf_r>
 80071ba:	1c43      	adds	r3, r0, #1
 80071bc:	bfbc      	itt	lt
 80071be:	238b      	movlt	r3, #139	; 0x8b
 80071c0:	602b      	strlt	r3, [r5, #0]
 80071c2:	2c00      	cmp	r4, #0
 80071c4:	d0dd      	beq.n	8007182 <sniprintf+0x16>
 80071c6:	2200      	movs	r2, #0
 80071c8:	9b02      	ldr	r3, [sp, #8]
 80071ca:	701a      	strb	r2, [r3, #0]
 80071cc:	e7d9      	b.n	8007182 <sniprintf+0x16>
 80071ce:	bf00      	nop
 80071d0:	2000003c 	.word	0x2000003c

080071d4 <quorem>:
 80071d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d8:	6903      	ldr	r3, [r0, #16]
 80071da:	690c      	ldr	r4, [r1, #16]
 80071dc:	4607      	mov	r7, r0
 80071de:	42a3      	cmp	r3, r4
 80071e0:	f2c0 8082 	blt.w	80072e8 <quorem+0x114>
 80071e4:	3c01      	subs	r4, #1
 80071e6:	f100 0514 	add.w	r5, r0, #20
 80071ea:	f101 0814 	add.w	r8, r1, #20
 80071ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071f2:	9301      	str	r3, [sp, #4]
 80071f4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071fc:	3301      	adds	r3, #1
 80071fe:	429a      	cmp	r2, r3
 8007200:	fbb2 f6f3 	udiv	r6, r2, r3
 8007204:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007208:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800720c:	d331      	bcc.n	8007272 <quorem+0x9e>
 800720e:	f04f 0e00 	mov.w	lr, #0
 8007212:	4640      	mov	r0, r8
 8007214:	46ac      	mov	ip, r5
 8007216:	46f2      	mov	sl, lr
 8007218:	f850 2b04 	ldr.w	r2, [r0], #4
 800721c:	b293      	uxth	r3, r2
 800721e:	fb06 e303 	mla	r3, r6, r3, lr
 8007222:	0c12      	lsrs	r2, r2, #16
 8007224:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007228:	b29b      	uxth	r3, r3
 800722a:	fb06 e202 	mla	r2, r6, r2, lr
 800722e:	ebaa 0303 	sub.w	r3, sl, r3
 8007232:	f8dc a000 	ldr.w	sl, [ip]
 8007236:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800723a:	fa1f fa8a 	uxth.w	sl, sl
 800723e:	4453      	add	r3, sl
 8007240:	f8dc a000 	ldr.w	sl, [ip]
 8007244:	b292      	uxth	r2, r2
 8007246:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800724a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800724e:	b29b      	uxth	r3, r3
 8007250:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007254:	4581      	cmp	r9, r0
 8007256:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800725a:	f84c 3b04 	str.w	r3, [ip], #4
 800725e:	d2db      	bcs.n	8007218 <quorem+0x44>
 8007260:	f855 300b 	ldr.w	r3, [r5, fp]
 8007264:	b92b      	cbnz	r3, 8007272 <quorem+0x9e>
 8007266:	9b01      	ldr	r3, [sp, #4]
 8007268:	3b04      	subs	r3, #4
 800726a:	429d      	cmp	r5, r3
 800726c:	461a      	mov	r2, r3
 800726e:	d32f      	bcc.n	80072d0 <quorem+0xfc>
 8007270:	613c      	str	r4, [r7, #16]
 8007272:	4638      	mov	r0, r7
 8007274:	f001 f8d0 	bl	8008418 <__mcmp>
 8007278:	2800      	cmp	r0, #0
 800727a:	db25      	blt.n	80072c8 <quorem+0xf4>
 800727c:	4628      	mov	r0, r5
 800727e:	f04f 0c00 	mov.w	ip, #0
 8007282:	3601      	adds	r6, #1
 8007284:	f858 1b04 	ldr.w	r1, [r8], #4
 8007288:	f8d0 e000 	ldr.w	lr, [r0]
 800728c:	b28b      	uxth	r3, r1
 800728e:	ebac 0303 	sub.w	r3, ip, r3
 8007292:	fa1f f28e 	uxth.w	r2, lr
 8007296:	4413      	add	r3, r2
 8007298:	0c0a      	lsrs	r2, r1, #16
 800729a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800729e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80072a8:	45c1      	cmp	r9, r8
 80072aa:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80072ae:	f840 3b04 	str.w	r3, [r0], #4
 80072b2:	d2e7      	bcs.n	8007284 <quorem+0xb0>
 80072b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072bc:	b922      	cbnz	r2, 80072c8 <quorem+0xf4>
 80072be:	3b04      	subs	r3, #4
 80072c0:	429d      	cmp	r5, r3
 80072c2:	461a      	mov	r2, r3
 80072c4:	d30a      	bcc.n	80072dc <quorem+0x108>
 80072c6:	613c      	str	r4, [r7, #16]
 80072c8:	4630      	mov	r0, r6
 80072ca:	b003      	add	sp, #12
 80072cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072d0:	6812      	ldr	r2, [r2, #0]
 80072d2:	3b04      	subs	r3, #4
 80072d4:	2a00      	cmp	r2, #0
 80072d6:	d1cb      	bne.n	8007270 <quorem+0x9c>
 80072d8:	3c01      	subs	r4, #1
 80072da:	e7c6      	b.n	800726a <quorem+0x96>
 80072dc:	6812      	ldr	r2, [r2, #0]
 80072de:	3b04      	subs	r3, #4
 80072e0:	2a00      	cmp	r2, #0
 80072e2:	d1f0      	bne.n	80072c6 <quorem+0xf2>
 80072e4:	3c01      	subs	r4, #1
 80072e6:	e7eb      	b.n	80072c0 <quorem+0xec>
 80072e8:	2000      	movs	r0, #0
 80072ea:	e7ee      	b.n	80072ca <quorem+0xf6>
 80072ec:	0000      	movs	r0, r0
	...

080072f0 <_dtoa_r>:
 80072f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072f4:	4616      	mov	r6, r2
 80072f6:	461f      	mov	r7, r3
 80072f8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80072fa:	b099      	sub	sp, #100	; 0x64
 80072fc:	4605      	mov	r5, r0
 80072fe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007302:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007306:	b974      	cbnz	r4, 8007326 <_dtoa_r+0x36>
 8007308:	2010      	movs	r0, #16
 800730a:	f000 fde3 	bl	8007ed4 <malloc>
 800730e:	4602      	mov	r2, r0
 8007310:	6268      	str	r0, [r5, #36]	; 0x24
 8007312:	b920      	cbnz	r0, 800731e <_dtoa_r+0x2e>
 8007314:	21ea      	movs	r1, #234	; 0xea
 8007316:	4ba8      	ldr	r3, [pc, #672]	; (80075b8 <_dtoa_r+0x2c8>)
 8007318:	48a8      	ldr	r0, [pc, #672]	; (80075bc <_dtoa_r+0x2cc>)
 800731a:	f001 fbdd 	bl	8008ad8 <__assert_func>
 800731e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007322:	6004      	str	r4, [r0, #0]
 8007324:	60c4      	str	r4, [r0, #12]
 8007326:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007328:	6819      	ldr	r1, [r3, #0]
 800732a:	b151      	cbz	r1, 8007342 <_dtoa_r+0x52>
 800732c:	685a      	ldr	r2, [r3, #4]
 800732e:	2301      	movs	r3, #1
 8007330:	4093      	lsls	r3, r2
 8007332:	604a      	str	r2, [r1, #4]
 8007334:	608b      	str	r3, [r1, #8]
 8007336:	4628      	mov	r0, r5
 8007338:	f000 fe30 	bl	8007f9c <_Bfree>
 800733c:	2200      	movs	r2, #0
 800733e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007340:	601a      	str	r2, [r3, #0]
 8007342:	1e3b      	subs	r3, r7, #0
 8007344:	bfaf      	iteee	ge
 8007346:	2300      	movge	r3, #0
 8007348:	2201      	movlt	r2, #1
 800734a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800734e:	9305      	strlt	r3, [sp, #20]
 8007350:	bfa8      	it	ge
 8007352:	f8c8 3000 	strge.w	r3, [r8]
 8007356:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800735a:	4b99      	ldr	r3, [pc, #612]	; (80075c0 <_dtoa_r+0x2d0>)
 800735c:	bfb8      	it	lt
 800735e:	f8c8 2000 	strlt.w	r2, [r8]
 8007362:	ea33 0309 	bics.w	r3, r3, r9
 8007366:	d119      	bne.n	800739c <_dtoa_r+0xac>
 8007368:	f242 730f 	movw	r3, #9999	; 0x270f
 800736c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800736e:	6013      	str	r3, [r2, #0]
 8007370:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007374:	4333      	orrs	r3, r6
 8007376:	f000 857f 	beq.w	8007e78 <_dtoa_r+0xb88>
 800737a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800737c:	b953      	cbnz	r3, 8007394 <_dtoa_r+0xa4>
 800737e:	4b91      	ldr	r3, [pc, #580]	; (80075c4 <_dtoa_r+0x2d4>)
 8007380:	e022      	b.n	80073c8 <_dtoa_r+0xd8>
 8007382:	4b91      	ldr	r3, [pc, #580]	; (80075c8 <_dtoa_r+0x2d8>)
 8007384:	9303      	str	r3, [sp, #12]
 8007386:	3308      	adds	r3, #8
 8007388:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800738a:	6013      	str	r3, [r2, #0]
 800738c:	9803      	ldr	r0, [sp, #12]
 800738e:	b019      	add	sp, #100	; 0x64
 8007390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007394:	4b8b      	ldr	r3, [pc, #556]	; (80075c4 <_dtoa_r+0x2d4>)
 8007396:	9303      	str	r3, [sp, #12]
 8007398:	3303      	adds	r3, #3
 800739a:	e7f5      	b.n	8007388 <_dtoa_r+0x98>
 800739c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80073a0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80073a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073a8:	2200      	movs	r2, #0
 80073aa:	2300      	movs	r3, #0
 80073ac:	f7f9 fafc 	bl	80009a8 <__aeabi_dcmpeq>
 80073b0:	4680      	mov	r8, r0
 80073b2:	b158      	cbz	r0, 80073cc <_dtoa_r+0xdc>
 80073b4:	2301      	movs	r3, #1
 80073b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80073b8:	6013      	str	r3, [r2, #0]
 80073ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f000 8558 	beq.w	8007e72 <_dtoa_r+0xb82>
 80073c2:	4882      	ldr	r0, [pc, #520]	; (80075cc <_dtoa_r+0x2dc>)
 80073c4:	6018      	str	r0, [r3, #0]
 80073c6:	1e43      	subs	r3, r0, #1
 80073c8:	9303      	str	r3, [sp, #12]
 80073ca:	e7df      	b.n	800738c <_dtoa_r+0x9c>
 80073cc:	ab16      	add	r3, sp, #88	; 0x58
 80073ce:	9301      	str	r3, [sp, #4]
 80073d0:	ab17      	add	r3, sp, #92	; 0x5c
 80073d2:	9300      	str	r3, [sp, #0]
 80073d4:	4628      	mov	r0, r5
 80073d6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80073da:	f001 f8c5 	bl	8008568 <__d2b>
 80073de:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80073e2:	4683      	mov	fp, r0
 80073e4:	2c00      	cmp	r4, #0
 80073e6:	d07f      	beq.n	80074e8 <_dtoa_r+0x1f8>
 80073e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073ee:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80073f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073f6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80073fa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80073fe:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007402:	2200      	movs	r2, #0
 8007404:	4b72      	ldr	r3, [pc, #456]	; (80075d0 <_dtoa_r+0x2e0>)
 8007406:	f7f8 feaf 	bl	8000168 <__aeabi_dsub>
 800740a:	a365      	add	r3, pc, #404	; (adr r3, 80075a0 <_dtoa_r+0x2b0>)
 800740c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007410:	f7f9 f862 	bl	80004d8 <__aeabi_dmul>
 8007414:	a364      	add	r3, pc, #400	; (adr r3, 80075a8 <_dtoa_r+0x2b8>)
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	f7f8 fea7 	bl	800016c <__adddf3>
 800741e:	4606      	mov	r6, r0
 8007420:	4620      	mov	r0, r4
 8007422:	460f      	mov	r7, r1
 8007424:	f7f8 ffee 	bl	8000404 <__aeabi_i2d>
 8007428:	a361      	add	r3, pc, #388	; (adr r3, 80075b0 <_dtoa_r+0x2c0>)
 800742a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742e:	f7f9 f853 	bl	80004d8 <__aeabi_dmul>
 8007432:	4602      	mov	r2, r0
 8007434:	460b      	mov	r3, r1
 8007436:	4630      	mov	r0, r6
 8007438:	4639      	mov	r1, r7
 800743a:	f7f8 fe97 	bl	800016c <__adddf3>
 800743e:	4606      	mov	r6, r0
 8007440:	460f      	mov	r7, r1
 8007442:	f7f9 faf9 	bl	8000a38 <__aeabi_d2iz>
 8007446:	2200      	movs	r2, #0
 8007448:	4682      	mov	sl, r0
 800744a:	2300      	movs	r3, #0
 800744c:	4630      	mov	r0, r6
 800744e:	4639      	mov	r1, r7
 8007450:	f7f9 fab4 	bl	80009bc <__aeabi_dcmplt>
 8007454:	b148      	cbz	r0, 800746a <_dtoa_r+0x17a>
 8007456:	4650      	mov	r0, sl
 8007458:	f7f8 ffd4 	bl	8000404 <__aeabi_i2d>
 800745c:	4632      	mov	r2, r6
 800745e:	463b      	mov	r3, r7
 8007460:	f7f9 faa2 	bl	80009a8 <__aeabi_dcmpeq>
 8007464:	b908      	cbnz	r0, 800746a <_dtoa_r+0x17a>
 8007466:	f10a 3aff 	add.w	sl, sl, #4294967295
 800746a:	f1ba 0f16 	cmp.w	sl, #22
 800746e:	d858      	bhi.n	8007522 <_dtoa_r+0x232>
 8007470:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007474:	4b57      	ldr	r3, [pc, #348]	; (80075d4 <_dtoa_r+0x2e4>)
 8007476:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800747a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800747e:	f7f9 fa9d 	bl	80009bc <__aeabi_dcmplt>
 8007482:	2800      	cmp	r0, #0
 8007484:	d04f      	beq.n	8007526 <_dtoa_r+0x236>
 8007486:	2300      	movs	r3, #0
 8007488:	f10a 3aff 	add.w	sl, sl, #4294967295
 800748c:	930f      	str	r3, [sp, #60]	; 0x3c
 800748e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007490:	1b1c      	subs	r4, r3, r4
 8007492:	1e63      	subs	r3, r4, #1
 8007494:	9309      	str	r3, [sp, #36]	; 0x24
 8007496:	bf49      	itett	mi
 8007498:	f1c4 0301 	rsbmi	r3, r4, #1
 800749c:	2300      	movpl	r3, #0
 800749e:	9306      	strmi	r3, [sp, #24]
 80074a0:	2300      	movmi	r3, #0
 80074a2:	bf54      	ite	pl
 80074a4:	9306      	strpl	r3, [sp, #24]
 80074a6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80074a8:	f1ba 0f00 	cmp.w	sl, #0
 80074ac:	db3d      	blt.n	800752a <_dtoa_r+0x23a>
 80074ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074b0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80074b4:	4453      	add	r3, sl
 80074b6:	9309      	str	r3, [sp, #36]	; 0x24
 80074b8:	2300      	movs	r3, #0
 80074ba:	930a      	str	r3, [sp, #40]	; 0x28
 80074bc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074be:	2b09      	cmp	r3, #9
 80074c0:	f200 808c 	bhi.w	80075dc <_dtoa_r+0x2ec>
 80074c4:	2b05      	cmp	r3, #5
 80074c6:	bfc4      	itt	gt
 80074c8:	3b04      	subgt	r3, #4
 80074ca:	9322      	strgt	r3, [sp, #136]	; 0x88
 80074cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80074ce:	bfc8      	it	gt
 80074d0:	2400      	movgt	r4, #0
 80074d2:	f1a3 0302 	sub.w	r3, r3, #2
 80074d6:	bfd8      	it	le
 80074d8:	2401      	movle	r4, #1
 80074da:	2b03      	cmp	r3, #3
 80074dc:	f200 808a 	bhi.w	80075f4 <_dtoa_r+0x304>
 80074e0:	e8df f003 	tbb	[pc, r3]
 80074e4:	5b4d4f2d 	.word	0x5b4d4f2d
 80074e8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80074ec:	441c      	add	r4, r3
 80074ee:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80074f2:	2b20      	cmp	r3, #32
 80074f4:	bfc3      	ittte	gt
 80074f6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80074fa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80074fe:	fa09 f303 	lslgt.w	r3, r9, r3
 8007502:	f1c3 0320 	rsble	r3, r3, #32
 8007506:	bfc6      	itte	gt
 8007508:	fa26 f000 	lsrgt.w	r0, r6, r0
 800750c:	4318      	orrgt	r0, r3
 800750e:	fa06 f003 	lslle.w	r0, r6, r3
 8007512:	f7f8 ff67 	bl	80003e4 <__aeabi_ui2d>
 8007516:	2301      	movs	r3, #1
 8007518:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800751c:	3c01      	subs	r4, #1
 800751e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007520:	e76f      	b.n	8007402 <_dtoa_r+0x112>
 8007522:	2301      	movs	r3, #1
 8007524:	e7b2      	b.n	800748c <_dtoa_r+0x19c>
 8007526:	900f      	str	r0, [sp, #60]	; 0x3c
 8007528:	e7b1      	b.n	800748e <_dtoa_r+0x19e>
 800752a:	9b06      	ldr	r3, [sp, #24]
 800752c:	eba3 030a 	sub.w	r3, r3, sl
 8007530:	9306      	str	r3, [sp, #24]
 8007532:	f1ca 0300 	rsb	r3, sl, #0
 8007536:	930a      	str	r3, [sp, #40]	; 0x28
 8007538:	2300      	movs	r3, #0
 800753a:	930e      	str	r3, [sp, #56]	; 0x38
 800753c:	e7be      	b.n	80074bc <_dtoa_r+0x1cc>
 800753e:	2300      	movs	r3, #0
 8007540:	930b      	str	r3, [sp, #44]	; 0x2c
 8007542:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007544:	2b00      	cmp	r3, #0
 8007546:	dc58      	bgt.n	80075fa <_dtoa_r+0x30a>
 8007548:	f04f 0901 	mov.w	r9, #1
 800754c:	464b      	mov	r3, r9
 800754e:	f8cd 9020 	str.w	r9, [sp, #32]
 8007552:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007556:	2200      	movs	r2, #0
 8007558:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800755a:	6042      	str	r2, [r0, #4]
 800755c:	2204      	movs	r2, #4
 800755e:	f102 0614 	add.w	r6, r2, #20
 8007562:	429e      	cmp	r6, r3
 8007564:	6841      	ldr	r1, [r0, #4]
 8007566:	d94e      	bls.n	8007606 <_dtoa_r+0x316>
 8007568:	4628      	mov	r0, r5
 800756a:	f000 fcd7 	bl	8007f1c <_Balloc>
 800756e:	9003      	str	r0, [sp, #12]
 8007570:	2800      	cmp	r0, #0
 8007572:	d14c      	bne.n	800760e <_dtoa_r+0x31e>
 8007574:	4602      	mov	r2, r0
 8007576:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800757a:	4b17      	ldr	r3, [pc, #92]	; (80075d8 <_dtoa_r+0x2e8>)
 800757c:	e6cc      	b.n	8007318 <_dtoa_r+0x28>
 800757e:	2301      	movs	r3, #1
 8007580:	e7de      	b.n	8007540 <_dtoa_r+0x250>
 8007582:	2300      	movs	r3, #0
 8007584:	930b      	str	r3, [sp, #44]	; 0x2c
 8007586:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007588:	eb0a 0903 	add.w	r9, sl, r3
 800758c:	f109 0301 	add.w	r3, r9, #1
 8007590:	2b01      	cmp	r3, #1
 8007592:	9308      	str	r3, [sp, #32]
 8007594:	bfb8      	it	lt
 8007596:	2301      	movlt	r3, #1
 8007598:	e7dd      	b.n	8007556 <_dtoa_r+0x266>
 800759a:	2301      	movs	r3, #1
 800759c:	e7f2      	b.n	8007584 <_dtoa_r+0x294>
 800759e:	bf00      	nop
 80075a0:	636f4361 	.word	0x636f4361
 80075a4:	3fd287a7 	.word	0x3fd287a7
 80075a8:	8b60c8b3 	.word	0x8b60c8b3
 80075ac:	3fc68a28 	.word	0x3fc68a28
 80075b0:	509f79fb 	.word	0x509f79fb
 80075b4:	3fd34413 	.word	0x3fd34413
 80075b8:	080098d1 	.word	0x080098d1
 80075bc:	080098e8 	.word	0x080098e8
 80075c0:	7ff00000 	.word	0x7ff00000
 80075c4:	080098cd 	.word	0x080098cd
 80075c8:	080098c4 	.word	0x080098c4
 80075cc:	080098a1 	.word	0x080098a1
 80075d0:	3ff80000 	.word	0x3ff80000
 80075d4:	080099d8 	.word	0x080099d8
 80075d8:	08009943 	.word	0x08009943
 80075dc:	2401      	movs	r4, #1
 80075de:	2300      	movs	r3, #0
 80075e0:	940b      	str	r4, [sp, #44]	; 0x2c
 80075e2:	9322      	str	r3, [sp, #136]	; 0x88
 80075e4:	f04f 39ff 	mov.w	r9, #4294967295
 80075e8:	2200      	movs	r2, #0
 80075ea:	2312      	movs	r3, #18
 80075ec:	f8cd 9020 	str.w	r9, [sp, #32]
 80075f0:	9223      	str	r2, [sp, #140]	; 0x8c
 80075f2:	e7b0      	b.n	8007556 <_dtoa_r+0x266>
 80075f4:	2301      	movs	r3, #1
 80075f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80075f8:	e7f4      	b.n	80075e4 <_dtoa_r+0x2f4>
 80075fa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80075fe:	464b      	mov	r3, r9
 8007600:	f8cd 9020 	str.w	r9, [sp, #32]
 8007604:	e7a7      	b.n	8007556 <_dtoa_r+0x266>
 8007606:	3101      	adds	r1, #1
 8007608:	6041      	str	r1, [r0, #4]
 800760a:	0052      	lsls	r2, r2, #1
 800760c:	e7a7      	b.n	800755e <_dtoa_r+0x26e>
 800760e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007610:	9a03      	ldr	r2, [sp, #12]
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	9b08      	ldr	r3, [sp, #32]
 8007616:	2b0e      	cmp	r3, #14
 8007618:	f200 80a8 	bhi.w	800776c <_dtoa_r+0x47c>
 800761c:	2c00      	cmp	r4, #0
 800761e:	f000 80a5 	beq.w	800776c <_dtoa_r+0x47c>
 8007622:	f1ba 0f00 	cmp.w	sl, #0
 8007626:	dd34      	ble.n	8007692 <_dtoa_r+0x3a2>
 8007628:	4a9a      	ldr	r2, [pc, #616]	; (8007894 <_dtoa_r+0x5a4>)
 800762a:	f00a 030f 	and.w	r3, sl, #15
 800762e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007632:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007636:	e9d3 3400 	ldrd	r3, r4, [r3]
 800763a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800763e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007642:	d016      	beq.n	8007672 <_dtoa_r+0x382>
 8007644:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007648:	4b93      	ldr	r3, [pc, #588]	; (8007898 <_dtoa_r+0x5a8>)
 800764a:	2703      	movs	r7, #3
 800764c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007650:	f7f9 f86c 	bl	800072c <__aeabi_ddiv>
 8007654:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007658:	f004 040f 	and.w	r4, r4, #15
 800765c:	4e8e      	ldr	r6, [pc, #568]	; (8007898 <_dtoa_r+0x5a8>)
 800765e:	b954      	cbnz	r4, 8007676 <_dtoa_r+0x386>
 8007660:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007668:	f7f9 f860 	bl	800072c <__aeabi_ddiv>
 800766c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007670:	e029      	b.n	80076c6 <_dtoa_r+0x3d6>
 8007672:	2702      	movs	r7, #2
 8007674:	e7f2      	b.n	800765c <_dtoa_r+0x36c>
 8007676:	07e1      	lsls	r1, r4, #31
 8007678:	d508      	bpl.n	800768c <_dtoa_r+0x39c>
 800767a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800767e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007682:	f7f8 ff29 	bl	80004d8 <__aeabi_dmul>
 8007686:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800768a:	3701      	adds	r7, #1
 800768c:	1064      	asrs	r4, r4, #1
 800768e:	3608      	adds	r6, #8
 8007690:	e7e5      	b.n	800765e <_dtoa_r+0x36e>
 8007692:	f000 80a5 	beq.w	80077e0 <_dtoa_r+0x4f0>
 8007696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800769a:	f1ca 0400 	rsb	r4, sl, #0
 800769e:	4b7d      	ldr	r3, [pc, #500]	; (8007894 <_dtoa_r+0x5a4>)
 80076a0:	f004 020f 	and.w	r2, r4, #15
 80076a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ac:	f7f8 ff14 	bl	80004d8 <__aeabi_dmul>
 80076b0:	2702      	movs	r7, #2
 80076b2:	2300      	movs	r3, #0
 80076b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80076b8:	4e77      	ldr	r6, [pc, #476]	; (8007898 <_dtoa_r+0x5a8>)
 80076ba:	1124      	asrs	r4, r4, #4
 80076bc:	2c00      	cmp	r4, #0
 80076be:	f040 8084 	bne.w	80077ca <_dtoa_r+0x4da>
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d1d2      	bne.n	800766c <_dtoa_r+0x37c>
 80076c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f000 808b 	beq.w	80077e4 <_dtoa_r+0x4f4>
 80076ce:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80076d2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80076d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076da:	2200      	movs	r2, #0
 80076dc:	4b6f      	ldr	r3, [pc, #444]	; (800789c <_dtoa_r+0x5ac>)
 80076de:	f7f9 f96d 	bl	80009bc <__aeabi_dcmplt>
 80076e2:	2800      	cmp	r0, #0
 80076e4:	d07e      	beq.n	80077e4 <_dtoa_r+0x4f4>
 80076e6:	9b08      	ldr	r3, [sp, #32]
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d07b      	beq.n	80077e4 <_dtoa_r+0x4f4>
 80076ec:	f1b9 0f00 	cmp.w	r9, #0
 80076f0:	dd38      	ble.n	8007764 <_dtoa_r+0x474>
 80076f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80076f6:	2200      	movs	r2, #0
 80076f8:	4b69      	ldr	r3, [pc, #420]	; (80078a0 <_dtoa_r+0x5b0>)
 80076fa:	f7f8 feed 	bl	80004d8 <__aeabi_dmul>
 80076fe:	464c      	mov	r4, r9
 8007700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007704:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007708:	3701      	adds	r7, #1
 800770a:	4638      	mov	r0, r7
 800770c:	f7f8 fe7a 	bl	8000404 <__aeabi_i2d>
 8007710:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007714:	f7f8 fee0 	bl	80004d8 <__aeabi_dmul>
 8007718:	2200      	movs	r2, #0
 800771a:	4b62      	ldr	r3, [pc, #392]	; (80078a4 <_dtoa_r+0x5b4>)
 800771c:	f7f8 fd26 	bl	800016c <__adddf3>
 8007720:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007724:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007728:	9611      	str	r6, [sp, #68]	; 0x44
 800772a:	2c00      	cmp	r4, #0
 800772c:	d15d      	bne.n	80077ea <_dtoa_r+0x4fa>
 800772e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007732:	2200      	movs	r2, #0
 8007734:	4b5c      	ldr	r3, [pc, #368]	; (80078a8 <_dtoa_r+0x5b8>)
 8007736:	f7f8 fd17 	bl	8000168 <__aeabi_dsub>
 800773a:	4602      	mov	r2, r0
 800773c:	460b      	mov	r3, r1
 800773e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007742:	4633      	mov	r3, r6
 8007744:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007746:	f7f9 f957 	bl	80009f8 <__aeabi_dcmpgt>
 800774a:	2800      	cmp	r0, #0
 800774c:	f040 829c 	bne.w	8007c88 <_dtoa_r+0x998>
 8007750:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007754:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007756:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800775a:	f7f9 f92f 	bl	80009bc <__aeabi_dcmplt>
 800775e:	2800      	cmp	r0, #0
 8007760:	f040 8290 	bne.w	8007c84 <_dtoa_r+0x994>
 8007764:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007768:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800776c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800776e:	2b00      	cmp	r3, #0
 8007770:	f2c0 8152 	blt.w	8007a18 <_dtoa_r+0x728>
 8007774:	f1ba 0f0e 	cmp.w	sl, #14
 8007778:	f300 814e 	bgt.w	8007a18 <_dtoa_r+0x728>
 800777c:	4b45      	ldr	r3, [pc, #276]	; (8007894 <_dtoa_r+0x5a4>)
 800777e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007782:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007786:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800778a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800778c:	2b00      	cmp	r3, #0
 800778e:	f280 80db 	bge.w	8007948 <_dtoa_r+0x658>
 8007792:	9b08      	ldr	r3, [sp, #32]
 8007794:	2b00      	cmp	r3, #0
 8007796:	f300 80d7 	bgt.w	8007948 <_dtoa_r+0x658>
 800779a:	f040 8272 	bne.w	8007c82 <_dtoa_r+0x992>
 800779e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077a2:	2200      	movs	r2, #0
 80077a4:	4b40      	ldr	r3, [pc, #256]	; (80078a8 <_dtoa_r+0x5b8>)
 80077a6:	f7f8 fe97 	bl	80004d8 <__aeabi_dmul>
 80077aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077ae:	f7f9 f919 	bl	80009e4 <__aeabi_dcmpge>
 80077b2:	9c08      	ldr	r4, [sp, #32]
 80077b4:	4626      	mov	r6, r4
 80077b6:	2800      	cmp	r0, #0
 80077b8:	f040 8248 	bne.w	8007c4c <_dtoa_r+0x95c>
 80077bc:	2331      	movs	r3, #49	; 0x31
 80077be:	9f03      	ldr	r7, [sp, #12]
 80077c0:	f10a 0a01 	add.w	sl, sl, #1
 80077c4:	f807 3b01 	strb.w	r3, [r7], #1
 80077c8:	e244      	b.n	8007c54 <_dtoa_r+0x964>
 80077ca:	07e2      	lsls	r2, r4, #31
 80077cc:	d505      	bpl.n	80077da <_dtoa_r+0x4ea>
 80077ce:	e9d6 2300 	ldrd	r2, r3, [r6]
 80077d2:	f7f8 fe81 	bl	80004d8 <__aeabi_dmul>
 80077d6:	2301      	movs	r3, #1
 80077d8:	3701      	adds	r7, #1
 80077da:	1064      	asrs	r4, r4, #1
 80077dc:	3608      	adds	r6, #8
 80077de:	e76d      	b.n	80076bc <_dtoa_r+0x3cc>
 80077e0:	2702      	movs	r7, #2
 80077e2:	e770      	b.n	80076c6 <_dtoa_r+0x3d6>
 80077e4:	46d0      	mov	r8, sl
 80077e6:	9c08      	ldr	r4, [sp, #32]
 80077e8:	e78f      	b.n	800770a <_dtoa_r+0x41a>
 80077ea:	9903      	ldr	r1, [sp, #12]
 80077ec:	4b29      	ldr	r3, [pc, #164]	; (8007894 <_dtoa_r+0x5a4>)
 80077ee:	4421      	add	r1, r4
 80077f0:	9112      	str	r1, [sp, #72]	; 0x48
 80077f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80077f8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80077fc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007800:	2900      	cmp	r1, #0
 8007802:	d055      	beq.n	80078b0 <_dtoa_r+0x5c0>
 8007804:	2000      	movs	r0, #0
 8007806:	4929      	ldr	r1, [pc, #164]	; (80078ac <_dtoa_r+0x5bc>)
 8007808:	f7f8 ff90 	bl	800072c <__aeabi_ddiv>
 800780c:	463b      	mov	r3, r7
 800780e:	4632      	mov	r2, r6
 8007810:	f7f8 fcaa 	bl	8000168 <__aeabi_dsub>
 8007814:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007818:	9f03      	ldr	r7, [sp, #12]
 800781a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800781e:	f7f9 f90b 	bl	8000a38 <__aeabi_d2iz>
 8007822:	4604      	mov	r4, r0
 8007824:	f7f8 fdee 	bl	8000404 <__aeabi_i2d>
 8007828:	4602      	mov	r2, r0
 800782a:	460b      	mov	r3, r1
 800782c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007830:	f7f8 fc9a 	bl	8000168 <__aeabi_dsub>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	3430      	adds	r4, #48	; 0x30
 800783a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800783e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007842:	f807 4b01 	strb.w	r4, [r7], #1
 8007846:	f7f9 f8b9 	bl	80009bc <__aeabi_dcmplt>
 800784a:	2800      	cmp	r0, #0
 800784c:	d174      	bne.n	8007938 <_dtoa_r+0x648>
 800784e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007852:	2000      	movs	r0, #0
 8007854:	4911      	ldr	r1, [pc, #68]	; (800789c <_dtoa_r+0x5ac>)
 8007856:	f7f8 fc87 	bl	8000168 <__aeabi_dsub>
 800785a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800785e:	f7f9 f8ad 	bl	80009bc <__aeabi_dcmplt>
 8007862:	2800      	cmp	r0, #0
 8007864:	f040 80b7 	bne.w	80079d6 <_dtoa_r+0x6e6>
 8007868:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800786a:	429f      	cmp	r7, r3
 800786c:	f43f af7a 	beq.w	8007764 <_dtoa_r+0x474>
 8007870:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007874:	2200      	movs	r2, #0
 8007876:	4b0a      	ldr	r3, [pc, #40]	; (80078a0 <_dtoa_r+0x5b0>)
 8007878:	f7f8 fe2e 	bl	80004d8 <__aeabi_dmul>
 800787c:	2200      	movs	r2, #0
 800787e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007882:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007886:	4b06      	ldr	r3, [pc, #24]	; (80078a0 <_dtoa_r+0x5b0>)
 8007888:	f7f8 fe26 	bl	80004d8 <__aeabi_dmul>
 800788c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007890:	e7c3      	b.n	800781a <_dtoa_r+0x52a>
 8007892:	bf00      	nop
 8007894:	080099d8 	.word	0x080099d8
 8007898:	080099b0 	.word	0x080099b0
 800789c:	3ff00000 	.word	0x3ff00000
 80078a0:	40240000 	.word	0x40240000
 80078a4:	401c0000 	.word	0x401c0000
 80078a8:	40140000 	.word	0x40140000
 80078ac:	3fe00000 	.word	0x3fe00000
 80078b0:	4630      	mov	r0, r6
 80078b2:	4639      	mov	r1, r7
 80078b4:	f7f8 fe10 	bl	80004d8 <__aeabi_dmul>
 80078b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078ba:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80078be:	9c03      	ldr	r4, [sp, #12]
 80078c0:	9314      	str	r3, [sp, #80]	; 0x50
 80078c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078c6:	f7f9 f8b7 	bl	8000a38 <__aeabi_d2iz>
 80078ca:	9015      	str	r0, [sp, #84]	; 0x54
 80078cc:	f7f8 fd9a 	bl	8000404 <__aeabi_i2d>
 80078d0:	4602      	mov	r2, r0
 80078d2:	460b      	mov	r3, r1
 80078d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d8:	f7f8 fc46 	bl	8000168 <__aeabi_dsub>
 80078dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80078de:	4606      	mov	r6, r0
 80078e0:	3330      	adds	r3, #48	; 0x30
 80078e2:	f804 3b01 	strb.w	r3, [r4], #1
 80078e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078e8:	460f      	mov	r7, r1
 80078ea:	429c      	cmp	r4, r3
 80078ec:	f04f 0200 	mov.w	r2, #0
 80078f0:	d124      	bne.n	800793c <_dtoa_r+0x64c>
 80078f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80078f6:	4bb0      	ldr	r3, [pc, #704]	; (8007bb8 <_dtoa_r+0x8c8>)
 80078f8:	f7f8 fc38 	bl	800016c <__adddf3>
 80078fc:	4602      	mov	r2, r0
 80078fe:	460b      	mov	r3, r1
 8007900:	4630      	mov	r0, r6
 8007902:	4639      	mov	r1, r7
 8007904:	f7f9 f878 	bl	80009f8 <__aeabi_dcmpgt>
 8007908:	2800      	cmp	r0, #0
 800790a:	d163      	bne.n	80079d4 <_dtoa_r+0x6e4>
 800790c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007910:	2000      	movs	r0, #0
 8007912:	49a9      	ldr	r1, [pc, #676]	; (8007bb8 <_dtoa_r+0x8c8>)
 8007914:	f7f8 fc28 	bl	8000168 <__aeabi_dsub>
 8007918:	4602      	mov	r2, r0
 800791a:	460b      	mov	r3, r1
 800791c:	4630      	mov	r0, r6
 800791e:	4639      	mov	r1, r7
 8007920:	f7f9 f84c 	bl	80009bc <__aeabi_dcmplt>
 8007924:	2800      	cmp	r0, #0
 8007926:	f43f af1d 	beq.w	8007764 <_dtoa_r+0x474>
 800792a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800792c:	1e7b      	subs	r3, r7, #1
 800792e:	9314      	str	r3, [sp, #80]	; 0x50
 8007930:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007934:	2b30      	cmp	r3, #48	; 0x30
 8007936:	d0f8      	beq.n	800792a <_dtoa_r+0x63a>
 8007938:	46c2      	mov	sl, r8
 800793a:	e03b      	b.n	80079b4 <_dtoa_r+0x6c4>
 800793c:	4b9f      	ldr	r3, [pc, #636]	; (8007bbc <_dtoa_r+0x8cc>)
 800793e:	f7f8 fdcb 	bl	80004d8 <__aeabi_dmul>
 8007942:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007946:	e7bc      	b.n	80078c2 <_dtoa_r+0x5d2>
 8007948:	9f03      	ldr	r7, [sp, #12]
 800794a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800794e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007952:	4640      	mov	r0, r8
 8007954:	4649      	mov	r1, r9
 8007956:	f7f8 fee9 	bl	800072c <__aeabi_ddiv>
 800795a:	f7f9 f86d 	bl	8000a38 <__aeabi_d2iz>
 800795e:	4604      	mov	r4, r0
 8007960:	f7f8 fd50 	bl	8000404 <__aeabi_i2d>
 8007964:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007968:	f7f8 fdb6 	bl	80004d8 <__aeabi_dmul>
 800796c:	4602      	mov	r2, r0
 800796e:	460b      	mov	r3, r1
 8007970:	4640      	mov	r0, r8
 8007972:	4649      	mov	r1, r9
 8007974:	f7f8 fbf8 	bl	8000168 <__aeabi_dsub>
 8007978:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800797c:	f807 6b01 	strb.w	r6, [r7], #1
 8007980:	9e03      	ldr	r6, [sp, #12]
 8007982:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007986:	1bbe      	subs	r6, r7, r6
 8007988:	45b4      	cmp	ip, r6
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	d136      	bne.n	80079fe <_dtoa_r+0x70e>
 8007990:	f7f8 fbec 	bl	800016c <__adddf3>
 8007994:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007998:	4680      	mov	r8, r0
 800799a:	4689      	mov	r9, r1
 800799c:	f7f9 f82c 	bl	80009f8 <__aeabi_dcmpgt>
 80079a0:	bb58      	cbnz	r0, 80079fa <_dtoa_r+0x70a>
 80079a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80079a6:	4640      	mov	r0, r8
 80079a8:	4649      	mov	r1, r9
 80079aa:	f7f8 fffd 	bl	80009a8 <__aeabi_dcmpeq>
 80079ae:	b108      	cbz	r0, 80079b4 <_dtoa_r+0x6c4>
 80079b0:	07e1      	lsls	r1, r4, #31
 80079b2:	d422      	bmi.n	80079fa <_dtoa_r+0x70a>
 80079b4:	4628      	mov	r0, r5
 80079b6:	4659      	mov	r1, fp
 80079b8:	f000 faf0 	bl	8007f9c <_Bfree>
 80079bc:	2300      	movs	r3, #0
 80079be:	703b      	strb	r3, [r7, #0]
 80079c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80079c2:	f10a 0001 	add.w	r0, sl, #1
 80079c6:	6018      	str	r0, [r3, #0]
 80079c8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	f43f acde 	beq.w	800738c <_dtoa_r+0x9c>
 80079d0:	601f      	str	r7, [r3, #0]
 80079d2:	e4db      	b.n	800738c <_dtoa_r+0x9c>
 80079d4:	4627      	mov	r7, r4
 80079d6:	463b      	mov	r3, r7
 80079d8:	461f      	mov	r7, r3
 80079da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079de:	2a39      	cmp	r2, #57	; 0x39
 80079e0:	d107      	bne.n	80079f2 <_dtoa_r+0x702>
 80079e2:	9a03      	ldr	r2, [sp, #12]
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d1f7      	bne.n	80079d8 <_dtoa_r+0x6e8>
 80079e8:	2230      	movs	r2, #48	; 0x30
 80079ea:	9903      	ldr	r1, [sp, #12]
 80079ec:	f108 0801 	add.w	r8, r8, #1
 80079f0:	700a      	strb	r2, [r1, #0]
 80079f2:	781a      	ldrb	r2, [r3, #0]
 80079f4:	3201      	adds	r2, #1
 80079f6:	701a      	strb	r2, [r3, #0]
 80079f8:	e79e      	b.n	8007938 <_dtoa_r+0x648>
 80079fa:	46d0      	mov	r8, sl
 80079fc:	e7eb      	b.n	80079d6 <_dtoa_r+0x6e6>
 80079fe:	2200      	movs	r2, #0
 8007a00:	4b6e      	ldr	r3, [pc, #440]	; (8007bbc <_dtoa_r+0x8cc>)
 8007a02:	f7f8 fd69 	bl	80004d8 <__aeabi_dmul>
 8007a06:	2200      	movs	r2, #0
 8007a08:	2300      	movs	r3, #0
 8007a0a:	4680      	mov	r8, r0
 8007a0c:	4689      	mov	r9, r1
 8007a0e:	f7f8 ffcb 	bl	80009a8 <__aeabi_dcmpeq>
 8007a12:	2800      	cmp	r0, #0
 8007a14:	d09b      	beq.n	800794e <_dtoa_r+0x65e>
 8007a16:	e7cd      	b.n	80079b4 <_dtoa_r+0x6c4>
 8007a18:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a1a:	2a00      	cmp	r2, #0
 8007a1c:	f000 80d0 	beq.w	8007bc0 <_dtoa_r+0x8d0>
 8007a20:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007a22:	2a01      	cmp	r2, #1
 8007a24:	f300 80ae 	bgt.w	8007b84 <_dtoa_r+0x894>
 8007a28:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007a2a:	2a00      	cmp	r2, #0
 8007a2c:	f000 80a6 	beq.w	8007b7c <_dtoa_r+0x88c>
 8007a30:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007a34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007a36:	9f06      	ldr	r7, [sp, #24]
 8007a38:	9a06      	ldr	r2, [sp, #24]
 8007a3a:	2101      	movs	r1, #1
 8007a3c:	441a      	add	r2, r3
 8007a3e:	9206      	str	r2, [sp, #24]
 8007a40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a42:	4628      	mov	r0, r5
 8007a44:	441a      	add	r2, r3
 8007a46:	9209      	str	r2, [sp, #36]	; 0x24
 8007a48:	f000 fb5e 	bl	8008108 <__i2b>
 8007a4c:	4606      	mov	r6, r0
 8007a4e:	2f00      	cmp	r7, #0
 8007a50:	dd0c      	ble.n	8007a6c <_dtoa_r+0x77c>
 8007a52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	dd09      	ble.n	8007a6c <_dtoa_r+0x77c>
 8007a58:	42bb      	cmp	r3, r7
 8007a5a:	bfa8      	it	ge
 8007a5c:	463b      	movge	r3, r7
 8007a5e:	9a06      	ldr	r2, [sp, #24]
 8007a60:	1aff      	subs	r7, r7, r3
 8007a62:	1ad2      	subs	r2, r2, r3
 8007a64:	9206      	str	r2, [sp, #24]
 8007a66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a6e:	b1f3      	cbz	r3, 8007aae <_dtoa_r+0x7be>
 8007a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	f000 80a8 	beq.w	8007bc8 <_dtoa_r+0x8d8>
 8007a78:	2c00      	cmp	r4, #0
 8007a7a:	dd10      	ble.n	8007a9e <_dtoa_r+0x7ae>
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4622      	mov	r2, r4
 8007a80:	4628      	mov	r0, r5
 8007a82:	f000 fbff 	bl	8008284 <__pow5mult>
 8007a86:	465a      	mov	r2, fp
 8007a88:	4601      	mov	r1, r0
 8007a8a:	4606      	mov	r6, r0
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	f000 fb51 	bl	8008134 <__multiply>
 8007a92:	4680      	mov	r8, r0
 8007a94:	4659      	mov	r1, fp
 8007a96:	4628      	mov	r0, r5
 8007a98:	f000 fa80 	bl	8007f9c <_Bfree>
 8007a9c:	46c3      	mov	fp, r8
 8007a9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007aa0:	1b1a      	subs	r2, r3, r4
 8007aa2:	d004      	beq.n	8007aae <_dtoa_r+0x7be>
 8007aa4:	4659      	mov	r1, fp
 8007aa6:	4628      	mov	r0, r5
 8007aa8:	f000 fbec 	bl	8008284 <__pow5mult>
 8007aac:	4683      	mov	fp, r0
 8007aae:	2101      	movs	r1, #1
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	f000 fb29 	bl	8008108 <__i2b>
 8007ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ab8:	4604      	mov	r4, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	f340 8086 	ble.w	8007bcc <_dtoa_r+0x8dc>
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	4601      	mov	r1, r0
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	f000 fbdd 	bl	8008284 <__pow5mult>
 8007aca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007acc:	4604      	mov	r4, r0
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	dd7f      	ble.n	8007bd2 <_dtoa_r+0x8e2>
 8007ad2:	f04f 0800 	mov.w	r8, #0
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007adc:	6918      	ldr	r0, [r3, #16]
 8007ade:	f000 fac5 	bl	800806c <__hi0bits>
 8007ae2:	f1c0 0020 	rsb	r0, r0, #32
 8007ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae8:	4418      	add	r0, r3
 8007aea:	f010 001f 	ands.w	r0, r0, #31
 8007aee:	f000 8092 	beq.w	8007c16 <_dtoa_r+0x926>
 8007af2:	f1c0 0320 	rsb	r3, r0, #32
 8007af6:	2b04      	cmp	r3, #4
 8007af8:	f340 808a 	ble.w	8007c10 <_dtoa_r+0x920>
 8007afc:	f1c0 001c 	rsb	r0, r0, #28
 8007b00:	9b06      	ldr	r3, [sp, #24]
 8007b02:	4407      	add	r7, r0
 8007b04:	4403      	add	r3, r0
 8007b06:	9306      	str	r3, [sp, #24]
 8007b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b0a:	4403      	add	r3, r0
 8007b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8007b0e:	9b06      	ldr	r3, [sp, #24]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	dd05      	ble.n	8007b20 <_dtoa_r+0x830>
 8007b14:	4659      	mov	r1, fp
 8007b16:	461a      	mov	r2, r3
 8007b18:	4628      	mov	r0, r5
 8007b1a:	f000 fc0d 	bl	8008338 <__lshift>
 8007b1e:	4683      	mov	fp, r0
 8007b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	dd05      	ble.n	8007b32 <_dtoa_r+0x842>
 8007b26:	4621      	mov	r1, r4
 8007b28:	461a      	mov	r2, r3
 8007b2a:	4628      	mov	r0, r5
 8007b2c:	f000 fc04 	bl	8008338 <__lshift>
 8007b30:	4604      	mov	r4, r0
 8007b32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d070      	beq.n	8007c1a <_dtoa_r+0x92a>
 8007b38:	4621      	mov	r1, r4
 8007b3a:	4658      	mov	r0, fp
 8007b3c:	f000 fc6c 	bl	8008418 <__mcmp>
 8007b40:	2800      	cmp	r0, #0
 8007b42:	da6a      	bge.n	8007c1a <_dtoa_r+0x92a>
 8007b44:	2300      	movs	r3, #0
 8007b46:	4659      	mov	r1, fp
 8007b48:	220a      	movs	r2, #10
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f000 fa48 	bl	8007fe0 <__multadd>
 8007b50:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b52:	4683      	mov	fp, r0
 8007b54:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 8194 	beq.w	8007e86 <_dtoa_r+0xb96>
 8007b5e:	4631      	mov	r1, r6
 8007b60:	2300      	movs	r3, #0
 8007b62:	220a      	movs	r2, #10
 8007b64:	4628      	mov	r0, r5
 8007b66:	f000 fa3b 	bl	8007fe0 <__multadd>
 8007b6a:	f1b9 0f00 	cmp.w	r9, #0
 8007b6e:	4606      	mov	r6, r0
 8007b70:	f300 8093 	bgt.w	8007c9a <_dtoa_r+0x9aa>
 8007b74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	dc57      	bgt.n	8007c2a <_dtoa_r+0x93a>
 8007b7a:	e08e      	b.n	8007c9a <_dtoa_r+0x9aa>
 8007b7c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b7e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007b82:	e757      	b.n	8007a34 <_dtoa_r+0x744>
 8007b84:	9b08      	ldr	r3, [sp, #32]
 8007b86:	1e5c      	subs	r4, r3, #1
 8007b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b8a:	42a3      	cmp	r3, r4
 8007b8c:	bfb7      	itett	lt
 8007b8e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007b90:	1b1c      	subge	r4, r3, r4
 8007b92:	1ae2      	sublt	r2, r4, r3
 8007b94:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007b96:	bfbe      	ittt	lt
 8007b98:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007b9a:	189b      	addlt	r3, r3, r2
 8007b9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007b9e:	9b08      	ldr	r3, [sp, #32]
 8007ba0:	bfb8      	it	lt
 8007ba2:	2400      	movlt	r4, #0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	bfbb      	ittet	lt
 8007ba8:	9b06      	ldrlt	r3, [sp, #24]
 8007baa:	9a08      	ldrlt	r2, [sp, #32]
 8007bac:	9f06      	ldrge	r7, [sp, #24]
 8007bae:	1a9f      	sublt	r7, r3, r2
 8007bb0:	bfac      	ite	ge
 8007bb2:	9b08      	ldrge	r3, [sp, #32]
 8007bb4:	2300      	movlt	r3, #0
 8007bb6:	e73f      	b.n	8007a38 <_dtoa_r+0x748>
 8007bb8:	3fe00000 	.word	0x3fe00000
 8007bbc:	40240000 	.word	0x40240000
 8007bc0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007bc2:	9f06      	ldr	r7, [sp, #24]
 8007bc4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007bc6:	e742      	b.n	8007a4e <_dtoa_r+0x75e>
 8007bc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bca:	e76b      	b.n	8007aa4 <_dtoa_r+0x7b4>
 8007bcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	dc19      	bgt.n	8007c06 <_dtoa_r+0x916>
 8007bd2:	9b04      	ldr	r3, [sp, #16]
 8007bd4:	b9bb      	cbnz	r3, 8007c06 <_dtoa_r+0x916>
 8007bd6:	9b05      	ldr	r3, [sp, #20]
 8007bd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007bdc:	b99b      	cbnz	r3, 8007c06 <_dtoa_r+0x916>
 8007bde:	9b05      	ldr	r3, [sp, #20]
 8007be0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007be4:	0d1b      	lsrs	r3, r3, #20
 8007be6:	051b      	lsls	r3, r3, #20
 8007be8:	b183      	cbz	r3, 8007c0c <_dtoa_r+0x91c>
 8007bea:	f04f 0801 	mov.w	r8, #1
 8007bee:	9b06      	ldr	r3, [sp, #24]
 8007bf0:	3301      	adds	r3, #1
 8007bf2:	9306      	str	r3, [sp, #24]
 8007bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8007bfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f47f af6a 	bne.w	8007ad6 <_dtoa_r+0x7e6>
 8007c02:	2001      	movs	r0, #1
 8007c04:	e76f      	b.n	8007ae6 <_dtoa_r+0x7f6>
 8007c06:	f04f 0800 	mov.w	r8, #0
 8007c0a:	e7f6      	b.n	8007bfa <_dtoa_r+0x90a>
 8007c0c:	4698      	mov	r8, r3
 8007c0e:	e7f4      	b.n	8007bfa <_dtoa_r+0x90a>
 8007c10:	f43f af7d 	beq.w	8007b0e <_dtoa_r+0x81e>
 8007c14:	4618      	mov	r0, r3
 8007c16:	301c      	adds	r0, #28
 8007c18:	e772      	b.n	8007b00 <_dtoa_r+0x810>
 8007c1a:	9b08      	ldr	r3, [sp, #32]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	dc36      	bgt.n	8007c8e <_dtoa_r+0x99e>
 8007c20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	dd33      	ble.n	8007c8e <_dtoa_r+0x99e>
 8007c26:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c2a:	f1b9 0f00 	cmp.w	r9, #0
 8007c2e:	d10d      	bne.n	8007c4c <_dtoa_r+0x95c>
 8007c30:	4621      	mov	r1, r4
 8007c32:	464b      	mov	r3, r9
 8007c34:	2205      	movs	r2, #5
 8007c36:	4628      	mov	r0, r5
 8007c38:	f000 f9d2 	bl	8007fe0 <__multadd>
 8007c3c:	4601      	mov	r1, r0
 8007c3e:	4604      	mov	r4, r0
 8007c40:	4658      	mov	r0, fp
 8007c42:	f000 fbe9 	bl	8008418 <__mcmp>
 8007c46:	2800      	cmp	r0, #0
 8007c48:	f73f adb8 	bgt.w	80077bc <_dtoa_r+0x4cc>
 8007c4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007c4e:	9f03      	ldr	r7, [sp, #12]
 8007c50:	ea6f 0a03 	mvn.w	sl, r3
 8007c54:	f04f 0800 	mov.w	r8, #0
 8007c58:	4621      	mov	r1, r4
 8007c5a:	4628      	mov	r0, r5
 8007c5c:	f000 f99e 	bl	8007f9c <_Bfree>
 8007c60:	2e00      	cmp	r6, #0
 8007c62:	f43f aea7 	beq.w	80079b4 <_dtoa_r+0x6c4>
 8007c66:	f1b8 0f00 	cmp.w	r8, #0
 8007c6a:	d005      	beq.n	8007c78 <_dtoa_r+0x988>
 8007c6c:	45b0      	cmp	r8, r6
 8007c6e:	d003      	beq.n	8007c78 <_dtoa_r+0x988>
 8007c70:	4641      	mov	r1, r8
 8007c72:	4628      	mov	r0, r5
 8007c74:	f000 f992 	bl	8007f9c <_Bfree>
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f000 f98e 	bl	8007f9c <_Bfree>
 8007c80:	e698      	b.n	80079b4 <_dtoa_r+0x6c4>
 8007c82:	2400      	movs	r4, #0
 8007c84:	4626      	mov	r6, r4
 8007c86:	e7e1      	b.n	8007c4c <_dtoa_r+0x95c>
 8007c88:	46c2      	mov	sl, r8
 8007c8a:	4626      	mov	r6, r4
 8007c8c:	e596      	b.n	80077bc <_dtoa_r+0x4cc>
 8007c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	f000 80fd 	beq.w	8007e94 <_dtoa_r+0xba4>
 8007c9a:	2f00      	cmp	r7, #0
 8007c9c:	dd05      	ble.n	8007caa <_dtoa_r+0x9ba>
 8007c9e:	4631      	mov	r1, r6
 8007ca0:	463a      	mov	r2, r7
 8007ca2:	4628      	mov	r0, r5
 8007ca4:	f000 fb48 	bl	8008338 <__lshift>
 8007ca8:	4606      	mov	r6, r0
 8007caa:	f1b8 0f00 	cmp.w	r8, #0
 8007cae:	d05c      	beq.n	8007d6a <_dtoa_r+0xa7a>
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	6871      	ldr	r1, [r6, #4]
 8007cb4:	f000 f932 	bl	8007f1c <_Balloc>
 8007cb8:	4607      	mov	r7, r0
 8007cba:	b928      	cbnz	r0, 8007cc8 <_dtoa_r+0x9d8>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007cc2:	4b7f      	ldr	r3, [pc, #508]	; (8007ec0 <_dtoa_r+0xbd0>)
 8007cc4:	f7ff bb28 	b.w	8007318 <_dtoa_r+0x28>
 8007cc8:	6932      	ldr	r2, [r6, #16]
 8007cca:	f106 010c 	add.w	r1, r6, #12
 8007cce:	3202      	adds	r2, #2
 8007cd0:	0092      	lsls	r2, r2, #2
 8007cd2:	300c      	adds	r0, #12
 8007cd4:	f000 f914 	bl	8007f00 <memcpy>
 8007cd8:	2201      	movs	r2, #1
 8007cda:	4639      	mov	r1, r7
 8007cdc:	4628      	mov	r0, r5
 8007cde:	f000 fb2b 	bl	8008338 <__lshift>
 8007ce2:	46b0      	mov	r8, r6
 8007ce4:	4606      	mov	r6, r0
 8007ce6:	9b03      	ldr	r3, [sp, #12]
 8007ce8:	3301      	adds	r3, #1
 8007cea:	9308      	str	r3, [sp, #32]
 8007cec:	9b03      	ldr	r3, [sp, #12]
 8007cee:	444b      	add	r3, r9
 8007cf0:	930a      	str	r3, [sp, #40]	; 0x28
 8007cf2:	9b04      	ldr	r3, [sp, #16]
 8007cf4:	f003 0301 	and.w	r3, r3, #1
 8007cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8007cfa:	9b08      	ldr	r3, [sp, #32]
 8007cfc:	4621      	mov	r1, r4
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	4658      	mov	r0, fp
 8007d02:	9304      	str	r3, [sp, #16]
 8007d04:	f7ff fa66 	bl	80071d4 <quorem>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	4641      	mov	r1, r8
 8007d0c:	3330      	adds	r3, #48	; 0x30
 8007d0e:	9006      	str	r0, [sp, #24]
 8007d10:	4658      	mov	r0, fp
 8007d12:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d14:	f000 fb80 	bl	8008418 <__mcmp>
 8007d18:	4632      	mov	r2, r6
 8007d1a:	4681      	mov	r9, r0
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	4628      	mov	r0, r5
 8007d20:	f000 fb96 	bl	8008450 <__mdiff>
 8007d24:	68c2      	ldr	r2, [r0, #12]
 8007d26:	4607      	mov	r7, r0
 8007d28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d2a:	bb02      	cbnz	r2, 8007d6e <_dtoa_r+0xa7e>
 8007d2c:	4601      	mov	r1, r0
 8007d2e:	4658      	mov	r0, fp
 8007d30:	f000 fb72 	bl	8008418 <__mcmp>
 8007d34:	4602      	mov	r2, r0
 8007d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d38:	4639      	mov	r1, r7
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007d40:	f000 f92c 	bl	8007f9c <_Bfree>
 8007d44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d48:	9f08      	ldr	r7, [sp, #32]
 8007d4a:	ea43 0102 	orr.w	r1, r3, r2
 8007d4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d50:	430b      	orrs	r3, r1
 8007d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d54:	d10d      	bne.n	8007d72 <_dtoa_r+0xa82>
 8007d56:	2b39      	cmp	r3, #57	; 0x39
 8007d58:	d029      	beq.n	8007dae <_dtoa_r+0xabe>
 8007d5a:	f1b9 0f00 	cmp.w	r9, #0
 8007d5e:	dd01      	ble.n	8007d64 <_dtoa_r+0xa74>
 8007d60:	9b06      	ldr	r3, [sp, #24]
 8007d62:	3331      	adds	r3, #49	; 0x31
 8007d64:	9a04      	ldr	r2, [sp, #16]
 8007d66:	7013      	strb	r3, [r2, #0]
 8007d68:	e776      	b.n	8007c58 <_dtoa_r+0x968>
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	e7b9      	b.n	8007ce2 <_dtoa_r+0x9f2>
 8007d6e:	2201      	movs	r2, #1
 8007d70:	e7e2      	b.n	8007d38 <_dtoa_r+0xa48>
 8007d72:	f1b9 0f00 	cmp.w	r9, #0
 8007d76:	db06      	blt.n	8007d86 <_dtoa_r+0xa96>
 8007d78:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007d7a:	ea41 0909 	orr.w	r9, r1, r9
 8007d7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d80:	ea59 0101 	orrs.w	r1, r9, r1
 8007d84:	d120      	bne.n	8007dc8 <_dtoa_r+0xad8>
 8007d86:	2a00      	cmp	r2, #0
 8007d88:	ddec      	ble.n	8007d64 <_dtoa_r+0xa74>
 8007d8a:	4659      	mov	r1, fp
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	4628      	mov	r0, r5
 8007d90:	9308      	str	r3, [sp, #32]
 8007d92:	f000 fad1 	bl	8008338 <__lshift>
 8007d96:	4621      	mov	r1, r4
 8007d98:	4683      	mov	fp, r0
 8007d9a:	f000 fb3d 	bl	8008418 <__mcmp>
 8007d9e:	2800      	cmp	r0, #0
 8007da0:	9b08      	ldr	r3, [sp, #32]
 8007da2:	dc02      	bgt.n	8007daa <_dtoa_r+0xaba>
 8007da4:	d1de      	bne.n	8007d64 <_dtoa_r+0xa74>
 8007da6:	07da      	lsls	r2, r3, #31
 8007da8:	d5dc      	bpl.n	8007d64 <_dtoa_r+0xa74>
 8007daa:	2b39      	cmp	r3, #57	; 0x39
 8007dac:	d1d8      	bne.n	8007d60 <_dtoa_r+0xa70>
 8007dae:	2339      	movs	r3, #57	; 0x39
 8007db0:	9a04      	ldr	r2, [sp, #16]
 8007db2:	7013      	strb	r3, [r2, #0]
 8007db4:	463b      	mov	r3, r7
 8007db6:	461f      	mov	r7, r3
 8007db8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007dbc:	3b01      	subs	r3, #1
 8007dbe:	2a39      	cmp	r2, #57	; 0x39
 8007dc0:	d050      	beq.n	8007e64 <_dtoa_r+0xb74>
 8007dc2:	3201      	adds	r2, #1
 8007dc4:	701a      	strb	r2, [r3, #0]
 8007dc6:	e747      	b.n	8007c58 <_dtoa_r+0x968>
 8007dc8:	2a00      	cmp	r2, #0
 8007dca:	dd03      	ble.n	8007dd4 <_dtoa_r+0xae4>
 8007dcc:	2b39      	cmp	r3, #57	; 0x39
 8007dce:	d0ee      	beq.n	8007dae <_dtoa_r+0xabe>
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	e7c7      	b.n	8007d64 <_dtoa_r+0xa74>
 8007dd4:	9a08      	ldr	r2, [sp, #32]
 8007dd6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007dd8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ddc:	428a      	cmp	r2, r1
 8007dde:	d02a      	beq.n	8007e36 <_dtoa_r+0xb46>
 8007de0:	4659      	mov	r1, fp
 8007de2:	2300      	movs	r3, #0
 8007de4:	220a      	movs	r2, #10
 8007de6:	4628      	mov	r0, r5
 8007de8:	f000 f8fa 	bl	8007fe0 <__multadd>
 8007dec:	45b0      	cmp	r8, r6
 8007dee:	4683      	mov	fp, r0
 8007df0:	f04f 0300 	mov.w	r3, #0
 8007df4:	f04f 020a 	mov.w	r2, #10
 8007df8:	4641      	mov	r1, r8
 8007dfa:	4628      	mov	r0, r5
 8007dfc:	d107      	bne.n	8007e0e <_dtoa_r+0xb1e>
 8007dfe:	f000 f8ef 	bl	8007fe0 <__multadd>
 8007e02:	4680      	mov	r8, r0
 8007e04:	4606      	mov	r6, r0
 8007e06:	9b08      	ldr	r3, [sp, #32]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	9308      	str	r3, [sp, #32]
 8007e0c:	e775      	b.n	8007cfa <_dtoa_r+0xa0a>
 8007e0e:	f000 f8e7 	bl	8007fe0 <__multadd>
 8007e12:	4631      	mov	r1, r6
 8007e14:	4680      	mov	r8, r0
 8007e16:	2300      	movs	r3, #0
 8007e18:	220a      	movs	r2, #10
 8007e1a:	4628      	mov	r0, r5
 8007e1c:	f000 f8e0 	bl	8007fe0 <__multadd>
 8007e20:	4606      	mov	r6, r0
 8007e22:	e7f0      	b.n	8007e06 <_dtoa_r+0xb16>
 8007e24:	f1b9 0f00 	cmp.w	r9, #0
 8007e28:	bfcc      	ite	gt
 8007e2a:	464f      	movgt	r7, r9
 8007e2c:	2701      	movle	r7, #1
 8007e2e:	f04f 0800 	mov.w	r8, #0
 8007e32:	9a03      	ldr	r2, [sp, #12]
 8007e34:	4417      	add	r7, r2
 8007e36:	4659      	mov	r1, fp
 8007e38:	2201      	movs	r2, #1
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	9308      	str	r3, [sp, #32]
 8007e3e:	f000 fa7b 	bl	8008338 <__lshift>
 8007e42:	4621      	mov	r1, r4
 8007e44:	4683      	mov	fp, r0
 8007e46:	f000 fae7 	bl	8008418 <__mcmp>
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	dcb2      	bgt.n	8007db4 <_dtoa_r+0xac4>
 8007e4e:	d102      	bne.n	8007e56 <_dtoa_r+0xb66>
 8007e50:	9b08      	ldr	r3, [sp, #32]
 8007e52:	07db      	lsls	r3, r3, #31
 8007e54:	d4ae      	bmi.n	8007db4 <_dtoa_r+0xac4>
 8007e56:	463b      	mov	r3, r7
 8007e58:	461f      	mov	r7, r3
 8007e5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007e5e:	2a30      	cmp	r2, #48	; 0x30
 8007e60:	d0fa      	beq.n	8007e58 <_dtoa_r+0xb68>
 8007e62:	e6f9      	b.n	8007c58 <_dtoa_r+0x968>
 8007e64:	9a03      	ldr	r2, [sp, #12]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d1a5      	bne.n	8007db6 <_dtoa_r+0xac6>
 8007e6a:	2331      	movs	r3, #49	; 0x31
 8007e6c:	f10a 0a01 	add.w	sl, sl, #1
 8007e70:	e779      	b.n	8007d66 <_dtoa_r+0xa76>
 8007e72:	4b14      	ldr	r3, [pc, #80]	; (8007ec4 <_dtoa_r+0xbd4>)
 8007e74:	f7ff baa8 	b.w	80073c8 <_dtoa_r+0xd8>
 8007e78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f47f aa81 	bne.w	8007382 <_dtoa_r+0x92>
 8007e80:	4b11      	ldr	r3, [pc, #68]	; (8007ec8 <_dtoa_r+0xbd8>)
 8007e82:	f7ff baa1 	b.w	80073c8 <_dtoa_r+0xd8>
 8007e86:	f1b9 0f00 	cmp.w	r9, #0
 8007e8a:	dc03      	bgt.n	8007e94 <_dtoa_r+0xba4>
 8007e8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	f73f aecb 	bgt.w	8007c2a <_dtoa_r+0x93a>
 8007e94:	9f03      	ldr	r7, [sp, #12]
 8007e96:	4621      	mov	r1, r4
 8007e98:	4658      	mov	r0, fp
 8007e9a:	f7ff f99b 	bl	80071d4 <quorem>
 8007e9e:	9a03      	ldr	r2, [sp, #12]
 8007ea0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007ea4:	f807 3b01 	strb.w	r3, [r7], #1
 8007ea8:	1aba      	subs	r2, r7, r2
 8007eaa:	4591      	cmp	r9, r2
 8007eac:	ddba      	ble.n	8007e24 <_dtoa_r+0xb34>
 8007eae:	4659      	mov	r1, fp
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	220a      	movs	r2, #10
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	f000 f893 	bl	8007fe0 <__multadd>
 8007eba:	4683      	mov	fp, r0
 8007ebc:	e7eb      	b.n	8007e96 <_dtoa_r+0xba6>
 8007ebe:	bf00      	nop
 8007ec0:	08009943 	.word	0x08009943
 8007ec4:	080098a0 	.word	0x080098a0
 8007ec8:	080098c4 	.word	0x080098c4

08007ecc <_localeconv_r>:
 8007ecc:	4800      	ldr	r0, [pc, #0]	; (8007ed0 <_localeconv_r+0x4>)
 8007ece:	4770      	bx	lr
 8007ed0:	20000190 	.word	0x20000190

08007ed4 <malloc>:
 8007ed4:	4b02      	ldr	r3, [pc, #8]	; (8007ee0 <malloc+0xc>)
 8007ed6:	4601      	mov	r1, r0
 8007ed8:	6818      	ldr	r0, [r3, #0]
 8007eda:	f000 bc1d 	b.w	8008718 <_malloc_r>
 8007ede:	bf00      	nop
 8007ee0:	2000003c 	.word	0x2000003c

08007ee4 <memchr>:
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	b510      	push	{r4, lr}
 8007ee8:	b2c9      	uxtb	r1, r1
 8007eea:	4402      	add	r2, r0
 8007eec:	4293      	cmp	r3, r2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	d101      	bne.n	8007ef6 <memchr+0x12>
 8007ef2:	2000      	movs	r0, #0
 8007ef4:	e003      	b.n	8007efe <memchr+0x1a>
 8007ef6:	7804      	ldrb	r4, [r0, #0]
 8007ef8:	3301      	adds	r3, #1
 8007efa:	428c      	cmp	r4, r1
 8007efc:	d1f6      	bne.n	8007eec <memchr+0x8>
 8007efe:	bd10      	pop	{r4, pc}

08007f00 <memcpy>:
 8007f00:	440a      	add	r2, r1
 8007f02:	4291      	cmp	r1, r2
 8007f04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f08:	d100      	bne.n	8007f0c <memcpy+0xc>
 8007f0a:	4770      	bx	lr
 8007f0c:	b510      	push	{r4, lr}
 8007f0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f12:	4291      	cmp	r1, r2
 8007f14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f18:	d1f9      	bne.n	8007f0e <memcpy+0xe>
 8007f1a:	bd10      	pop	{r4, pc}

08007f1c <_Balloc>:
 8007f1c:	b570      	push	{r4, r5, r6, lr}
 8007f1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007f20:	4604      	mov	r4, r0
 8007f22:	460d      	mov	r5, r1
 8007f24:	b976      	cbnz	r6, 8007f44 <_Balloc+0x28>
 8007f26:	2010      	movs	r0, #16
 8007f28:	f7ff ffd4 	bl	8007ed4 <malloc>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	6260      	str	r0, [r4, #36]	; 0x24
 8007f30:	b920      	cbnz	r0, 8007f3c <_Balloc+0x20>
 8007f32:	2166      	movs	r1, #102	; 0x66
 8007f34:	4b17      	ldr	r3, [pc, #92]	; (8007f94 <_Balloc+0x78>)
 8007f36:	4818      	ldr	r0, [pc, #96]	; (8007f98 <_Balloc+0x7c>)
 8007f38:	f000 fdce 	bl	8008ad8 <__assert_func>
 8007f3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f40:	6006      	str	r6, [r0, #0]
 8007f42:	60c6      	str	r6, [r0, #12]
 8007f44:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007f46:	68f3      	ldr	r3, [r6, #12]
 8007f48:	b183      	cbz	r3, 8007f6c <_Balloc+0x50>
 8007f4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f4c:	68db      	ldr	r3, [r3, #12]
 8007f4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f52:	b9b8      	cbnz	r0, 8007f84 <_Balloc+0x68>
 8007f54:	2101      	movs	r1, #1
 8007f56:	fa01 f605 	lsl.w	r6, r1, r5
 8007f5a:	1d72      	adds	r2, r6, #5
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	0092      	lsls	r2, r2, #2
 8007f60:	f000 fb5e 	bl	8008620 <_calloc_r>
 8007f64:	b160      	cbz	r0, 8007f80 <_Balloc+0x64>
 8007f66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f6a:	e00e      	b.n	8007f8a <_Balloc+0x6e>
 8007f6c:	2221      	movs	r2, #33	; 0x21
 8007f6e:	2104      	movs	r1, #4
 8007f70:	4620      	mov	r0, r4
 8007f72:	f000 fb55 	bl	8008620 <_calloc_r>
 8007f76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f78:	60f0      	str	r0, [r6, #12]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1e4      	bne.n	8007f4a <_Balloc+0x2e>
 8007f80:	2000      	movs	r0, #0
 8007f82:	bd70      	pop	{r4, r5, r6, pc}
 8007f84:	6802      	ldr	r2, [r0, #0]
 8007f86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f90:	e7f7      	b.n	8007f82 <_Balloc+0x66>
 8007f92:	bf00      	nop
 8007f94:	080098d1 	.word	0x080098d1
 8007f98:	08009954 	.word	0x08009954

08007f9c <_Bfree>:
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007fa0:	4605      	mov	r5, r0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	b976      	cbnz	r6, 8007fc4 <_Bfree+0x28>
 8007fa6:	2010      	movs	r0, #16
 8007fa8:	f7ff ff94 	bl	8007ed4 <malloc>
 8007fac:	4602      	mov	r2, r0
 8007fae:	6268      	str	r0, [r5, #36]	; 0x24
 8007fb0:	b920      	cbnz	r0, 8007fbc <_Bfree+0x20>
 8007fb2:	218a      	movs	r1, #138	; 0x8a
 8007fb4:	4b08      	ldr	r3, [pc, #32]	; (8007fd8 <_Bfree+0x3c>)
 8007fb6:	4809      	ldr	r0, [pc, #36]	; (8007fdc <_Bfree+0x40>)
 8007fb8:	f000 fd8e 	bl	8008ad8 <__assert_func>
 8007fbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fc0:	6006      	str	r6, [r0, #0]
 8007fc2:	60c6      	str	r6, [r0, #12]
 8007fc4:	b13c      	cbz	r4, 8007fd6 <_Bfree+0x3a>
 8007fc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007fc8:	6862      	ldr	r2, [r4, #4]
 8007fca:	68db      	ldr	r3, [r3, #12]
 8007fcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007fd0:	6021      	str	r1, [r4, #0]
 8007fd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007fd6:	bd70      	pop	{r4, r5, r6, pc}
 8007fd8:	080098d1 	.word	0x080098d1
 8007fdc:	08009954 	.word	0x08009954

08007fe0 <__multadd>:
 8007fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe4:	4607      	mov	r7, r0
 8007fe6:	460c      	mov	r4, r1
 8007fe8:	461e      	mov	r6, r3
 8007fea:	2000      	movs	r0, #0
 8007fec:	690d      	ldr	r5, [r1, #16]
 8007fee:	f101 0c14 	add.w	ip, r1, #20
 8007ff2:	f8dc 3000 	ldr.w	r3, [ip]
 8007ff6:	3001      	adds	r0, #1
 8007ff8:	b299      	uxth	r1, r3
 8007ffa:	fb02 6101 	mla	r1, r2, r1, r6
 8007ffe:	0c1e      	lsrs	r6, r3, #16
 8008000:	0c0b      	lsrs	r3, r1, #16
 8008002:	fb02 3306 	mla	r3, r2, r6, r3
 8008006:	b289      	uxth	r1, r1
 8008008:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800800c:	4285      	cmp	r5, r0
 800800e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008012:	f84c 1b04 	str.w	r1, [ip], #4
 8008016:	dcec      	bgt.n	8007ff2 <__multadd+0x12>
 8008018:	b30e      	cbz	r6, 800805e <__multadd+0x7e>
 800801a:	68a3      	ldr	r3, [r4, #8]
 800801c:	42ab      	cmp	r3, r5
 800801e:	dc19      	bgt.n	8008054 <__multadd+0x74>
 8008020:	6861      	ldr	r1, [r4, #4]
 8008022:	4638      	mov	r0, r7
 8008024:	3101      	adds	r1, #1
 8008026:	f7ff ff79 	bl	8007f1c <_Balloc>
 800802a:	4680      	mov	r8, r0
 800802c:	b928      	cbnz	r0, 800803a <__multadd+0x5a>
 800802e:	4602      	mov	r2, r0
 8008030:	21b5      	movs	r1, #181	; 0xb5
 8008032:	4b0c      	ldr	r3, [pc, #48]	; (8008064 <__multadd+0x84>)
 8008034:	480c      	ldr	r0, [pc, #48]	; (8008068 <__multadd+0x88>)
 8008036:	f000 fd4f 	bl	8008ad8 <__assert_func>
 800803a:	6922      	ldr	r2, [r4, #16]
 800803c:	f104 010c 	add.w	r1, r4, #12
 8008040:	3202      	adds	r2, #2
 8008042:	0092      	lsls	r2, r2, #2
 8008044:	300c      	adds	r0, #12
 8008046:	f7ff ff5b 	bl	8007f00 <memcpy>
 800804a:	4621      	mov	r1, r4
 800804c:	4638      	mov	r0, r7
 800804e:	f7ff ffa5 	bl	8007f9c <_Bfree>
 8008052:	4644      	mov	r4, r8
 8008054:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008058:	3501      	adds	r5, #1
 800805a:	615e      	str	r6, [r3, #20]
 800805c:	6125      	str	r5, [r4, #16]
 800805e:	4620      	mov	r0, r4
 8008060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008064:	08009943 	.word	0x08009943
 8008068:	08009954 	.word	0x08009954

0800806c <__hi0bits>:
 800806c:	0c02      	lsrs	r2, r0, #16
 800806e:	0412      	lsls	r2, r2, #16
 8008070:	4603      	mov	r3, r0
 8008072:	b9ca      	cbnz	r2, 80080a8 <__hi0bits+0x3c>
 8008074:	0403      	lsls	r3, r0, #16
 8008076:	2010      	movs	r0, #16
 8008078:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800807c:	bf04      	itt	eq
 800807e:	021b      	lsleq	r3, r3, #8
 8008080:	3008      	addeq	r0, #8
 8008082:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008086:	bf04      	itt	eq
 8008088:	011b      	lsleq	r3, r3, #4
 800808a:	3004      	addeq	r0, #4
 800808c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008090:	bf04      	itt	eq
 8008092:	009b      	lsleq	r3, r3, #2
 8008094:	3002      	addeq	r0, #2
 8008096:	2b00      	cmp	r3, #0
 8008098:	db05      	blt.n	80080a6 <__hi0bits+0x3a>
 800809a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800809e:	f100 0001 	add.w	r0, r0, #1
 80080a2:	bf08      	it	eq
 80080a4:	2020      	moveq	r0, #32
 80080a6:	4770      	bx	lr
 80080a8:	2000      	movs	r0, #0
 80080aa:	e7e5      	b.n	8008078 <__hi0bits+0xc>

080080ac <__lo0bits>:
 80080ac:	6803      	ldr	r3, [r0, #0]
 80080ae:	4602      	mov	r2, r0
 80080b0:	f013 0007 	ands.w	r0, r3, #7
 80080b4:	d00b      	beq.n	80080ce <__lo0bits+0x22>
 80080b6:	07d9      	lsls	r1, r3, #31
 80080b8:	d421      	bmi.n	80080fe <__lo0bits+0x52>
 80080ba:	0798      	lsls	r0, r3, #30
 80080bc:	bf49      	itett	mi
 80080be:	085b      	lsrmi	r3, r3, #1
 80080c0:	089b      	lsrpl	r3, r3, #2
 80080c2:	2001      	movmi	r0, #1
 80080c4:	6013      	strmi	r3, [r2, #0]
 80080c6:	bf5c      	itt	pl
 80080c8:	2002      	movpl	r0, #2
 80080ca:	6013      	strpl	r3, [r2, #0]
 80080cc:	4770      	bx	lr
 80080ce:	b299      	uxth	r1, r3
 80080d0:	b909      	cbnz	r1, 80080d6 <__lo0bits+0x2a>
 80080d2:	2010      	movs	r0, #16
 80080d4:	0c1b      	lsrs	r3, r3, #16
 80080d6:	b2d9      	uxtb	r1, r3
 80080d8:	b909      	cbnz	r1, 80080de <__lo0bits+0x32>
 80080da:	3008      	adds	r0, #8
 80080dc:	0a1b      	lsrs	r3, r3, #8
 80080de:	0719      	lsls	r1, r3, #28
 80080e0:	bf04      	itt	eq
 80080e2:	091b      	lsreq	r3, r3, #4
 80080e4:	3004      	addeq	r0, #4
 80080e6:	0799      	lsls	r1, r3, #30
 80080e8:	bf04      	itt	eq
 80080ea:	089b      	lsreq	r3, r3, #2
 80080ec:	3002      	addeq	r0, #2
 80080ee:	07d9      	lsls	r1, r3, #31
 80080f0:	d403      	bmi.n	80080fa <__lo0bits+0x4e>
 80080f2:	085b      	lsrs	r3, r3, #1
 80080f4:	f100 0001 	add.w	r0, r0, #1
 80080f8:	d003      	beq.n	8008102 <__lo0bits+0x56>
 80080fa:	6013      	str	r3, [r2, #0]
 80080fc:	4770      	bx	lr
 80080fe:	2000      	movs	r0, #0
 8008100:	4770      	bx	lr
 8008102:	2020      	movs	r0, #32
 8008104:	4770      	bx	lr
	...

08008108 <__i2b>:
 8008108:	b510      	push	{r4, lr}
 800810a:	460c      	mov	r4, r1
 800810c:	2101      	movs	r1, #1
 800810e:	f7ff ff05 	bl	8007f1c <_Balloc>
 8008112:	4602      	mov	r2, r0
 8008114:	b928      	cbnz	r0, 8008122 <__i2b+0x1a>
 8008116:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800811a:	4b04      	ldr	r3, [pc, #16]	; (800812c <__i2b+0x24>)
 800811c:	4804      	ldr	r0, [pc, #16]	; (8008130 <__i2b+0x28>)
 800811e:	f000 fcdb 	bl	8008ad8 <__assert_func>
 8008122:	2301      	movs	r3, #1
 8008124:	6144      	str	r4, [r0, #20]
 8008126:	6103      	str	r3, [r0, #16]
 8008128:	bd10      	pop	{r4, pc}
 800812a:	bf00      	nop
 800812c:	08009943 	.word	0x08009943
 8008130:	08009954 	.word	0x08009954

08008134 <__multiply>:
 8008134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008138:	4691      	mov	r9, r2
 800813a:	690a      	ldr	r2, [r1, #16]
 800813c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008140:	460c      	mov	r4, r1
 8008142:	429a      	cmp	r2, r3
 8008144:	bfbe      	ittt	lt
 8008146:	460b      	movlt	r3, r1
 8008148:	464c      	movlt	r4, r9
 800814a:	4699      	movlt	r9, r3
 800814c:	6927      	ldr	r7, [r4, #16]
 800814e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008152:	68a3      	ldr	r3, [r4, #8]
 8008154:	6861      	ldr	r1, [r4, #4]
 8008156:	eb07 060a 	add.w	r6, r7, sl
 800815a:	42b3      	cmp	r3, r6
 800815c:	b085      	sub	sp, #20
 800815e:	bfb8      	it	lt
 8008160:	3101      	addlt	r1, #1
 8008162:	f7ff fedb 	bl	8007f1c <_Balloc>
 8008166:	b930      	cbnz	r0, 8008176 <__multiply+0x42>
 8008168:	4602      	mov	r2, r0
 800816a:	f240 115d 	movw	r1, #349	; 0x15d
 800816e:	4b43      	ldr	r3, [pc, #268]	; (800827c <__multiply+0x148>)
 8008170:	4843      	ldr	r0, [pc, #268]	; (8008280 <__multiply+0x14c>)
 8008172:	f000 fcb1 	bl	8008ad8 <__assert_func>
 8008176:	f100 0514 	add.w	r5, r0, #20
 800817a:	462b      	mov	r3, r5
 800817c:	2200      	movs	r2, #0
 800817e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008182:	4543      	cmp	r3, r8
 8008184:	d321      	bcc.n	80081ca <__multiply+0x96>
 8008186:	f104 0314 	add.w	r3, r4, #20
 800818a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800818e:	f109 0314 	add.w	r3, r9, #20
 8008192:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008196:	9202      	str	r2, [sp, #8]
 8008198:	1b3a      	subs	r2, r7, r4
 800819a:	3a15      	subs	r2, #21
 800819c:	f022 0203 	bic.w	r2, r2, #3
 80081a0:	3204      	adds	r2, #4
 80081a2:	f104 0115 	add.w	r1, r4, #21
 80081a6:	428f      	cmp	r7, r1
 80081a8:	bf38      	it	cc
 80081aa:	2204      	movcc	r2, #4
 80081ac:	9201      	str	r2, [sp, #4]
 80081ae:	9a02      	ldr	r2, [sp, #8]
 80081b0:	9303      	str	r3, [sp, #12]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d80c      	bhi.n	80081d0 <__multiply+0x9c>
 80081b6:	2e00      	cmp	r6, #0
 80081b8:	dd03      	ble.n	80081c2 <__multiply+0x8e>
 80081ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d059      	beq.n	8008276 <__multiply+0x142>
 80081c2:	6106      	str	r6, [r0, #16]
 80081c4:	b005      	add	sp, #20
 80081c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ca:	f843 2b04 	str.w	r2, [r3], #4
 80081ce:	e7d8      	b.n	8008182 <__multiply+0x4e>
 80081d0:	f8b3 a000 	ldrh.w	sl, [r3]
 80081d4:	f1ba 0f00 	cmp.w	sl, #0
 80081d8:	d023      	beq.n	8008222 <__multiply+0xee>
 80081da:	46a9      	mov	r9, r5
 80081dc:	f04f 0c00 	mov.w	ip, #0
 80081e0:	f104 0e14 	add.w	lr, r4, #20
 80081e4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80081e8:	f8d9 1000 	ldr.w	r1, [r9]
 80081ec:	fa1f fb82 	uxth.w	fp, r2
 80081f0:	b289      	uxth	r1, r1
 80081f2:	fb0a 110b 	mla	r1, sl, fp, r1
 80081f6:	4461      	add	r1, ip
 80081f8:	f8d9 c000 	ldr.w	ip, [r9]
 80081fc:	0c12      	lsrs	r2, r2, #16
 80081fe:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008202:	fb0a c202 	mla	r2, sl, r2, ip
 8008206:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800820a:	b289      	uxth	r1, r1
 800820c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008210:	4577      	cmp	r7, lr
 8008212:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008216:	f849 1b04 	str.w	r1, [r9], #4
 800821a:	d8e3      	bhi.n	80081e4 <__multiply+0xb0>
 800821c:	9a01      	ldr	r2, [sp, #4]
 800821e:	f845 c002 	str.w	ip, [r5, r2]
 8008222:	9a03      	ldr	r2, [sp, #12]
 8008224:	3304      	adds	r3, #4
 8008226:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800822a:	f1b9 0f00 	cmp.w	r9, #0
 800822e:	d020      	beq.n	8008272 <__multiply+0x13e>
 8008230:	46ae      	mov	lr, r5
 8008232:	f04f 0a00 	mov.w	sl, #0
 8008236:	6829      	ldr	r1, [r5, #0]
 8008238:	f104 0c14 	add.w	ip, r4, #20
 800823c:	f8bc b000 	ldrh.w	fp, [ip]
 8008240:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008244:	b289      	uxth	r1, r1
 8008246:	fb09 220b 	mla	r2, r9, fp, r2
 800824a:	4492      	add	sl, r2
 800824c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008250:	f84e 1b04 	str.w	r1, [lr], #4
 8008254:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008258:	f8be 1000 	ldrh.w	r1, [lr]
 800825c:	0c12      	lsrs	r2, r2, #16
 800825e:	fb09 1102 	mla	r1, r9, r2, r1
 8008262:	4567      	cmp	r7, ip
 8008264:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008268:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800826c:	d8e6      	bhi.n	800823c <__multiply+0x108>
 800826e:	9a01      	ldr	r2, [sp, #4]
 8008270:	50a9      	str	r1, [r5, r2]
 8008272:	3504      	adds	r5, #4
 8008274:	e79b      	b.n	80081ae <__multiply+0x7a>
 8008276:	3e01      	subs	r6, #1
 8008278:	e79d      	b.n	80081b6 <__multiply+0x82>
 800827a:	bf00      	nop
 800827c:	08009943 	.word	0x08009943
 8008280:	08009954 	.word	0x08009954

08008284 <__pow5mult>:
 8008284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008288:	4615      	mov	r5, r2
 800828a:	f012 0203 	ands.w	r2, r2, #3
 800828e:	4606      	mov	r6, r0
 8008290:	460f      	mov	r7, r1
 8008292:	d007      	beq.n	80082a4 <__pow5mult+0x20>
 8008294:	4c25      	ldr	r4, [pc, #148]	; (800832c <__pow5mult+0xa8>)
 8008296:	3a01      	subs	r2, #1
 8008298:	2300      	movs	r3, #0
 800829a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800829e:	f7ff fe9f 	bl	8007fe0 <__multadd>
 80082a2:	4607      	mov	r7, r0
 80082a4:	10ad      	asrs	r5, r5, #2
 80082a6:	d03d      	beq.n	8008324 <__pow5mult+0xa0>
 80082a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80082aa:	b97c      	cbnz	r4, 80082cc <__pow5mult+0x48>
 80082ac:	2010      	movs	r0, #16
 80082ae:	f7ff fe11 	bl	8007ed4 <malloc>
 80082b2:	4602      	mov	r2, r0
 80082b4:	6270      	str	r0, [r6, #36]	; 0x24
 80082b6:	b928      	cbnz	r0, 80082c4 <__pow5mult+0x40>
 80082b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80082bc:	4b1c      	ldr	r3, [pc, #112]	; (8008330 <__pow5mult+0xac>)
 80082be:	481d      	ldr	r0, [pc, #116]	; (8008334 <__pow5mult+0xb0>)
 80082c0:	f000 fc0a 	bl	8008ad8 <__assert_func>
 80082c4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80082c8:	6004      	str	r4, [r0, #0]
 80082ca:	60c4      	str	r4, [r0, #12]
 80082cc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80082d0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80082d4:	b94c      	cbnz	r4, 80082ea <__pow5mult+0x66>
 80082d6:	f240 2171 	movw	r1, #625	; 0x271
 80082da:	4630      	mov	r0, r6
 80082dc:	f7ff ff14 	bl	8008108 <__i2b>
 80082e0:	2300      	movs	r3, #0
 80082e2:	4604      	mov	r4, r0
 80082e4:	f8c8 0008 	str.w	r0, [r8, #8]
 80082e8:	6003      	str	r3, [r0, #0]
 80082ea:	f04f 0900 	mov.w	r9, #0
 80082ee:	07eb      	lsls	r3, r5, #31
 80082f0:	d50a      	bpl.n	8008308 <__pow5mult+0x84>
 80082f2:	4639      	mov	r1, r7
 80082f4:	4622      	mov	r2, r4
 80082f6:	4630      	mov	r0, r6
 80082f8:	f7ff ff1c 	bl	8008134 <__multiply>
 80082fc:	4680      	mov	r8, r0
 80082fe:	4639      	mov	r1, r7
 8008300:	4630      	mov	r0, r6
 8008302:	f7ff fe4b 	bl	8007f9c <_Bfree>
 8008306:	4647      	mov	r7, r8
 8008308:	106d      	asrs	r5, r5, #1
 800830a:	d00b      	beq.n	8008324 <__pow5mult+0xa0>
 800830c:	6820      	ldr	r0, [r4, #0]
 800830e:	b938      	cbnz	r0, 8008320 <__pow5mult+0x9c>
 8008310:	4622      	mov	r2, r4
 8008312:	4621      	mov	r1, r4
 8008314:	4630      	mov	r0, r6
 8008316:	f7ff ff0d 	bl	8008134 <__multiply>
 800831a:	6020      	str	r0, [r4, #0]
 800831c:	f8c0 9000 	str.w	r9, [r0]
 8008320:	4604      	mov	r4, r0
 8008322:	e7e4      	b.n	80082ee <__pow5mult+0x6a>
 8008324:	4638      	mov	r0, r7
 8008326:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800832a:	bf00      	nop
 800832c:	08009aa0 	.word	0x08009aa0
 8008330:	080098d1 	.word	0x080098d1
 8008334:	08009954 	.word	0x08009954

08008338 <__lshift>:
 8008338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800833c:	460c      	mov	r4, r1
 800833e:	4607      	mov	r7, r0
 8008340:	4691      	mov	r9, r2
 8008342:	6923      	ldr	r3, [r4, #16]
 8008344:	6849      	ldr	r1, [r1, #4]
 8008346:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800834a:	68a3      	ldr	r3, [r4, #8]
 800834c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008350:	f108 0601 	add.w	r6, r8, #1
 8008354:	42b3      	cmp	r3, r6
 8008356:	db0b      	blt.n	8008370 <__lshift+0x38>
 8008358:	4638      	mov	r0, r7
 800835a:	f7ff fddf 	bl	8007f1c <_Balloc>
 800835e:	4605      	mov	r5, r0
 8008360:	b948      	cbnz	r0, 8008376 <__lshift+0x3e>
 8008362:	4602      	mov	r2, r0
 8008364:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008368:	4b29      	ldr	r3, [pc, #164]	; (8008410 <__lshift+0xd8>)
 800836a:	482a      	ldr	r0, [pc, #168]	; (8008414 <__lshift+0xdc>)
 800836c:	f000 fbb4 	bl	8008ad8 <__assert_func>
 8008370:	3101      	adds	r1, #1
 8008372:	005b      	lsls	r3, r3, #1
 8008374:	e7ee      	b.n	8008354 <__lshift+0x1c>
 8008376:	2300      	movs	r3, #0
 8008378:	f100 0114 	add.w	r1, r0, #20
 800837c:	f100 0210 	add.w	r2, r0, #16
 8008380:	4618      	mov	r0, r3
 8008382:	4553      	cmp	r3, sl
 8008384:	db37      	blt.n	80083f6 <__lshift+0xbe>
 8008386:	6920      	ldr	r0, [r4, #16]
 8008388:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800838c:	f104 0314 	add.w	r3, r4, #20
 8008390:	f019 091f 	ands.w	r9, r9, #31
 8008394:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008398:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800839c:	d02f      	beq.n	80083fe <__lshift+0xc6>
 800839e:	468a      	mov	sl, r1
 80083a0:	f04f 0c00 	mov.w	ip, #0
 80083a4:	f1c9 0e20 	rsb	lr, r9, #32
 80083a8:	681a      	ldr	r2, [r3, #0]
 80083aa:	fa02 f209 	lsl.w	r2, r2, r9
 80083ae:	ea42 020c 	orr.w	r2, r2, ip
 80083b2:	f84a 2b04 	str.w	r2, [sl], #4
 80083b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ba:	4298      	cmp	r0, r3
 80083bc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80083c0:	d8f2      	bhi.n	80083a8 <__lshift+0x70>
 80083c2:	1b03      	subs	r3, r0, r4
 80083c4:	3b15      	subs	r3, #21
 80083c6:	f023 0303 	bic.w	r3, r3, #3
 80083ca:	3304      	adds	r3, #4
 80083cc:	f104 0215 	add.w	r2, r4, #21
 80083d0:	4290      	cmp	r0, r2
 80083d2:	bf38      	it	cc
 80083d4:	2304      	movcc	r3, #4
 80083d6:	f841 c003 	str.w	ip, [r1, r3]
 80083da:	f1bc 0f00 	cmp.w	ip, #0
 80083de:	d001      	beq.n	80083e4 <__lshift+0xac>
 80083e0:	f108 0602 	add.w	r6, r8, #2
 80083e4:	3e01      	subs	r6, #1
 80083e6:	4638      	mov	r0, r7
 80083e8:	4621      	mov	r1, r4
 80083ea:	612e      	str	r6, [r5, #16]
 80083ec:	f7ff fdd6 	bl	8007f9c <_Bfree>
 80083f0:	4628      	mov	r0, r5
 80083f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083f6:	f842 0f04 	str.w	r0, [r2, #4]!
 80083fa:	3301      	adds	r3, #1
 80083fc:	e7c1      	b.n	8008382 <__lshift+0x4a>
 80083fe:	3904      	subs	r1, #4
 8008400:	f853 2b04 	ldr.w	r2, [r3], #4
 8008404:	4298      	cmp	r0, r3
 8008406:	f841 2f04 	str.w	r2, [r1, #4]!
 800840a:	d8f9      	bhi.n	8008400 <__lshift+0xc8>
 800840c:	e7ea      	b.n	80083e4 <__lshift+0xac>
 800840e:	bf00      	nop
 8008410:	08009943 	.word	0x08009943
 8008414:	08009954 	.word	0x08009954

08008418 <__mcmp>:
 8008418:	4603      	mov	r3, r0
 800841a:	690a      	ldr	r2, [r1, #16]
 800841c:	6900      	ldr	r0, [r0, #16]
 800841e:	b530      	push	{r4, r5, lr}
 8008420:	1a80      	subs	r0, r0, r2
 8008422:	d10d      	bne.n	8008440 <__mcmp+0x28>
 8008424:	3314      	adds	r3, #20
 8008426:	3114      	adds	r1, #20
 8008428:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800842c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008430:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008434:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008438:	4295      	cmp	r5, r2
 800843a:	d002      	beq.n	8008442 <__mcmp+0x2a>
 800843c:	d304      	bcc.n	8008448 <__mcmp+0x30>
 800843e:	2001      	movs	r0, #1
 8008440:	bd30      	pop	{r4, r5, pc}
 8008442:	42a3      	cmp	r3, r4
 8008444:	d3f4      	bcc.n	8008430 <__mcmp+0x18>
 8008446:	e7fb      	b.n	8008440 <__mcmp+0x28>
 8008448:	f04f 30ff 	mov.w	r0, #4294967295
 800844c:	e7f8      	b.n	8008440 <__mcmp+0x28>
	...

08008450 <__mdiff>:
 8008450:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008454:	460d      	mov	r5, r1
 8008456:	4607      	mov	r7, r0
 8008458:	4611      	mov	r1, r2
 800845a:	4628      	mov	r0, r5
 800845c:	4614      	mov	r4, r2
 800845e:	f7ff ffdb 	bl	8008418 <__mcmp>
 8008462:	1e06      	subs	r6, r0, #0
 8008464:	d111      	bne.n	800848a <__mdiff+0x3a>
 8008466:	4631      	mov	r1, r6
 8008468:	4638      	mov	r0, r7
 800846a:	f7ff fd57 	bl	8007f1c <_Balloc>
 800846e:	4602      	mov	r2, r0
 8008470:	b928      	cbnz	r0, 800847e <__mdiff+0x2e>
 8008472:	f240 2132 	movw	r1, #562	; 0x232
 8008476:	4b3a      	ldr	r3, [pc, #232]	; (8008560 <__mdiff+0x110>)
 8008478:	483a      	ldr	r0, [pc, #232]	; (8008564 <__mdiff+0x114>)
 800847a:	f000 fb2d 	bl	8008ad8 <__assert_func>
 800847e:	2301      	movs	r3, #1
 8008480:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008484:	4610      	mov	r0, r2
 8008486:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848a:	bfa4      	itt	ge
 800848c:	4623      	movge	r3, r4
 800848e:	462c      	movge	r4, r5
 8008490:	4638      	mov	r0, r7
 8008492:	6861      	ldr	r1, [r4, #4]
 8008494:	bfa6      	itte	ge
 8008496:	461d      	movge	r5, r3
 8008498:	2600      	movge	r6, #0
 800849a:	2601      	movlt	r6, #1
 800849c:	f7ff fd3e 	bl	8007f1c <_Balloc>
 80084a0:	4602      	mov	r2, r0
 80084a2:	b918      	cbnz	r0, 80084ac <__mdiff+0x5c>
 80084a4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80084a8:	4b2d      	ldr	r3, [pc, #180]	; (8008560 <__mdiff+0x110>)
 80084aa:	e7e5      	b.n	8008478 <__mdiff+0x28>
 80084ac:	f102 0814 	add.w	r8, r2, #20
 80084b0:	46c2      	mov	sl, r8
 80084b2:	f04f 0c00 	mov.w	ip, #0
 80084b6:	6927      	ldr	r7, [r4, #16]
 80084b8:	60c6      	str	r6, [r0, #12]
 80084ba:	692e      	ldr	r6, [r5, #16]
 80084bc:	f104 0014 	add.w	r0, r4, #20
 80084c0:	f105 0914 	add.w	r9, r5, #20
 80084c4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80084c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80084cc:	3410      	adds	r4, #16
 80084ce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80084d2:	f859 3b04 	ldr.w	r3, [r9], #4
 80084d6:	fa1f f18b 	uxth.w	r1, fp
 80084da:	448c      	add	ip, r1
 80084dc:	b299      	uxth	r1, r3
 80084de:	0c1b      	lsrs	r3, r3, #16
 80084e0:	ebac 0101 	sub.w	r1, ip, r1
 80084e4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80084e8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80084ec:	b289      	uxth	r1, r1
 80084ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80084f2:	454e      	cmp	r6, r9
 80084f4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80084f8:	f84a 3b04 	str.w	r3, [sl], #4
 80084fc:	d8e7      	bhi.n	80084ce <__mdiff+0x7e>
 80084fe:	1b73      	subs	r3, r6, r5
 8008500:	3b15      	subs	r3, #21
 8008502:	f023 0303 	bic.w	r3, r3, #3
 8008506:	3515      	adds	r5, #21
 8008508:	3304      	adds	r3, #4
 800850a:	42ae      	cmp	r6, r5
 800850c:	bf38      	it	cc
 800850e:	2304      	movcc	r3, #4
 8008510:	4418      	add	r0, r3
 8008512:	4443      	add	r3, r8
 8008514:	461e      	mov	r6, r3
 8008516:	4605      	mov	r5, r0
 8008518:	4575      	cmp	r5, lr
 800851a:	d30e      	bcc.n	800853a <__mdiff+0xea>
 800851c:	f10e 0103 	add.w	r1, lr, #3
 8008520:	1a09      	subs	r1, r1, r0
 8008522:	f021 0103 	bic.w	r1, r1, #3
 8008526:	3803      	subs	r0, #3
 8008528:	4586      	cmp	lr, r0
 800852a:	bf38      	it	cc
 800852c:	2100      	movcc	r1, #0
 800852e:	4419      	add	r1, r3
 8008530:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008534:	b18b      	cbz	r3, 800855a <__mdiff+0x10a>
 8008536:	6117      	str	r7, [r2, #16]
 8008538:	e7a4      	b.n	8008484 <__mdiff+0x34>
 800853a:	f855 8b04 	ldr.w	r8, [r5], #4
 800853e:	fa1f f188 	uxth.w	r1, r8
 8008542:	4461      	add	r1, ip
 8008544:	140c      	asrs	r4, r1, #16
 8008546:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800854a:	b289      	uxth	r1, r1
 800854c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008550:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008554:	f846 1b04 	str.w	r1, [r6], #4
 8008558:	e7de      	b.n	8008518 <__mdiff+0xc8>
 800855a:	3f01      	subs	r7, #1
 800855c:	e7e8      	b.n	8008530 <__mdiff+0xe0>
 800855e:	bf00      	nop
 8008560:	08009943 	.word	0x08009943
 8008564:	08009954 	.word	0x08009954

08008568 <__d2b>:
 8008568:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800856c:	2101      	movs	r1, #1
 800856e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8008572:	4690      	mov	r8, r2
 8008574:	461d      	mov	r5, r3
 8008576:	f7ff fcd1 	bl	8007f1c <_Balloc>
 800857a:	4604      	mov	r4, r0
 800857c:	b930      	cbnz	r0, 800858c <__d2b+0x24>
 800857e:	4602      	mov	r2, r0
 8008580:	f240 310a 	movw	r1, #778	; 0x30a
 8008584:	4b24      	ldr	r3, [pc, #144]	; (8008618 <__d2b+0xb0>)
 8008586:	4825      	ldr	r0, [pc, #148]	; (800861c <__d2b+0xb4>)
 8008588:	f000 faa6 	bl	8008ad8 <__assert_func>
 800858c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008590:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008594:	bb2d      	cbnz	r5, 80085e2 <__d2b+0x7a>
 8008596:	9301      	str	r3, [sp, #4]
 8008598:	f1b8 0300 	subs.w	r3, r8, #0
 800859c:	d026      	beq.n	80085ec <__d2b+0x84>
 800859e:	4668      	mov	r0, sp
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	f7ff fd83 	bl	80080ac <__lo0bits>
 80085a6:	9900      	ldr	r1, [sp, #0]
 80085a8:	b1f0      	cbz	r0, 80085e8 <__d2b+0x80>
 80085aa:	9a01      	ldr	r2, [sp, #4]
 80085ac:	f1c0 0320 	rsb	r3, r0, #32
 80085b0:	fa02 f303 	lsl.w	r3, r2, r3
 80085b4:	430b      	orrs	r3, r1
 80085b6:	40c2      	lsrs	r2, r0
 80085b8:	6163      	str	r3, [r4, #20]
 80085ba:	9201      	str	r2, [sp, #4]
 80085bc:	9b01      	ldr	r3, [sp, #4]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	bf14      	ite	ne
 80085c2:	2102      	movne	r1, #2
 80085c4:	2101      	moveq	r1, #1
 80085c6:	61a3      	str	r3, [r4, #24]
 80085c8:	6121      	str	r1, [r4, #16]
 80085ca:	b1c5      	cbz	r5, 80085fe <__d2b+0x96>
 80085cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80085d0:	4405      	add	r5, r0
 80085d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80085d6:	603d      	str	r5, [r7, #0]
 80085d8:	6030      	str	r0, [r6, #0]
 80085da:	4620      	mov	r0, r4
 80085dc:	b002      	add	sp, #8
 80085de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80085e6:	e7d6      	b.n	8008596 <__d2b+0x2e>
 80085e8:	6161      	str	r1, [r4, #20]
 80085ea:	e7e7      	b.n	80085bc <__d2b+0x54>
 80085ec:	a801      	add	r0, sp, #4
 80085ee:	f7ff fd5d 	bl	80080ac <__lo0bits>
 80085f2:	2101      	movs	r1, #1
 80085f4:	9b01      	ldr	r3, [sp, #4]
 80085f6:	6121      	str	r1, [r4, #16]
 80085f8:	6163      	str	r3, [r4, #20]
 80085fa:	3020      	adds	r0, #32
 80085fc:	e7e5      	b.n	80085ca <__d2b+0x62>
 80085fe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008602:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008606:	6038      	str	r0, [r7, #0]
 8008608:	6918      	ldr	r0, [r3, #16]
 800860a:	f7ff fd2f 	bl	800806c <__hi0bits>
 800860e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008612:	6031      	str	r1, [r6, #0]
 8008614:	e7e1      	b.n	80085da <__d2b+0x72>
 8008616:	bf00      	nop
 8008618:	08009943 	.word	0x08009943
 800861c:	08009954 	.word	0x08009954

08008620 <_calloc_r>:
 8008620:	b570      	push	{r4, r5, r6, lr}
 8008622:	fba1 5402 	umull	r5, r4, r1, r2
 8008626:	b934      	cbnz	r4, 8008636 <_calloc_r+0x16>
 8008628:	4629      	mov	r1, r5
 800862a:	f000 f875 	bl	8008718 <_malloc_r>
 800862e:	4606      	mov	r6, r0
 8008630:	b928      	cbnz	r0, 800863e <_calloc_r+0x1e>
 8008632:	4630      	mov	r0, r6
 8008634:	bd70      	pop	{r4, r5, r6, pc}
 8008636:	220c      	movs	r2, #12
 8008638:	2600      	movs	r6, #0
 800863a:	6002      	str	r2, [r0, #0]
 800863c:	e7f9      	b.n	8008632 <_calloc_r+0x12>
 800863e:	462a      	mov	r2, r5
 8008640:	4621      	mov	r1, r4
 8008642:	f7fe f92b 	bl	800689c <memset>
 8008646:	e7f4      	b.n	8008632 <_calloc_r+0x12>

08008648 <_free_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4605      	mov	r5, r0
 800864c:	2900      	cmp	r1, #0
 800864e:	d040      	beq.n	80086d2 <_free_r+0x8a>
 8008650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008654:	1f0c      	subs	r4, r1, #4
 8008656:	2b00      	cmp	r3, #0
 8008658:	bfb8      	it	lt
 800865a:	18e4      	addlt	r4, r4, r3
 800865c:	f000 fa98 	bl	8008b90 <__malloc_lock>
 8008660:	4a1c      	ldr	r2, [pc, #112]	; (80086d4 <_free_r+0x8c>)
 8008662:	6813      	ldr	r3, [r2, #0]
 8008664:	b933      	cbnz	r3, 8008674 <_free_r+0x2c>
 8008666:	6063      	str	r3, [r4, #4]
 8008668:	6014      	str	r4, [r2, #0]
 800866a:	4628      	mov	r0, r5
 800866c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008670:	f000 ba94 	b.w	8008b9c <__malloc_unlock>
 8008674:	42a3      	cmp	r3, r4
 8008676:	d908      	bls.n	800868a <_free_r+0x42>
 8008678:	6820      	ldr	r0, [r4, #0]
 800867a:	1821      	adds	r1, r4, r0
 800867c:	428b      	cmp	r3, r1
 800867e:	bf01      	itttt	eq
 8008680:	6819      	ldreq	r1, [r3, #0]
 8008682:	685b      	ldreq	r3, [r3, #4]
 8008684:	1809      	addeq	r1, r1, r0
 8008686:	6021      	streq	r1, [r4, #0]
 8008688:	e7ed      	b.n	8008666 <_free_r+0x1e>
 800868a:	461a      	mov	r2, r3
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	b10b      	cbz	r3, 8008694 <_free_r+0x4c>
 8008690:	42a3      	cmp	r3, r4
 8008692:	d9fa      	bls.n	800868a <_free_r+0x42>
 8008694:	6811      	ldr	r1, [r2, #0]
 8008696:	1850      	adds	r0, r2, r1
 8008698:	42a0      	cmp	r0, r4
 800869a:	d10b      	bne.n	80086b4 <_free_r+0x6c>
 800869c:	6820      	ldr	r0, [r4, #0]
 800869e:	4401      	add	r1, r0
 80086a0:	1850      	adds	r0, r2, r1
 80086a2:	4283      	cmp	r3, r0
 80086a4:	6011      	str	r1, [r2, #0]
 80086a6:	d1e0      	bne.n	800866a <_free_r+0x22>
 80086a8:	6818      	ldr	r0, [r3, #0]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	4401      	add	r1, r0
 80086ae:	6011      	str	r1, [r2, #0]
 80086b0:	6053      	str	r3, [r2, #4]
 80086b2:	e7da      	b.n	800866a <_free_r+0x22>
 80086b4:	d902      	bls.n	80086bc <_free_r+0x74>
 80086b6:	230c      	movs	r3, #12
 80086b8:	602b      	str	r3, [r5, #0]
 80086ba:	e7d6      	b.n	800866a <_free_r+0x22>
 80086bc:	6820      	ldr	r0, [r4, #0]
 80086be:	1821      	adds	r1, r4, r0
 80086c0:	428b      	cmp	r3, r1
 80086c2:	bf01      	itttt	eq
 80086c4:	6819      	ldreq	r1, [r3, #0]
 80086c6:	685b      	ldreq	r3, [r3, #4]
 80086c8:	1809      	addeq	r1, r1, r0
 80086ca:	6021      	streq	r1, [r4, #0]
 80086cc:	6063      	str	r3, [r4, #4]
 80086ce:	6054      	str	r4, [r2, #4]
 80086d0:	e7cb      	b.n	800866a <_free_r+0x22>
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	20000444 	.word	0x20000444

080086d8 <sbrk_aligned>:
 80086d8:	b570      	push	{r4, r5, r6, lr}
 80086da:	4e0e      	ldr	r6, [pc, #56]	; (8008714 <sbrk_aligned+0x3c>)
 80086dc:	460c      	mov	r4, r1
 80086de:	6831      	ldr	r1, [r6, #0]
 80086e0:	4605      	mov	r5, r0
 80086e2:	b911      	cbnz	r1, 80086ea <sbrk_aligned+0x12>
 80086e4:	f000 f9e8 	bl	8008ab8 <_sbrk_r>
 80086e8:	6030      	str	r0, [r6, #0]
 80086ea:	4621      	mov	r1, r4
 80086ec:	4628      	mov	r0, r5
 80086ee:	f000 f9e3 	bl	8008ab8 <_sbrk_r>
 80086f2:	1c43      	adds	r3, r0, #1
 80086f4:	d00a      	beq.n	800870c <sbrk_aligned+0x34>
 80086f6:	1cc4      	adds	r4, r0, #3
 80086f8:	f024 0403 	bic.w	r4, r4, #3
 80086fc:	42a0      	cmp	r0, r4
 80086fe:	d007      	beq.n	8008710 <sbrk_aligned+0x38>
 8008700:	1a21      	subs	r1, r4, r0
 8008702:	4628      	mov	r0, r5
 8008704:	f000 f9d8 	bl	8008ab8 <_sbrk_r>
 8008708:	3001      	adds	r0, #1
 800870a:	d101      	bne.n	8008710 <sbrk_aligned+0x38>
 800870c:	f04f 34ff 	mov.w	r4, #4294967295
 8008710:	4620      	mov	r0, r4
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	20000448 	.word	0x20000448

08008718 <_malloc_r>:
 8008718:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800871c:	1ccd      	adds	r5, r1, #3
 800871e:	f025 0503 	bic.w	r5, r5, #3
 8008722:	3508      	adds	r5, #8
 8008724:	2d0c      	cmp	r5, #12
 8008726:	bf38      	it	cc
 8008728:	250c      	movcc	r5, #12
 800872a:	2d00      	cmp	r5, #0
 800872c:	4607      	mov	r7, r0
 800872e:	db01      	blt.n	8008734 <_malloc_r+0x1c>
 8008730:	42a9      	cmp	r1, r5
 8008732:	d905      	bls.n	8008740 <_malloc_r+0x28>
 8008734:	230c      	movs	r3, #12
 8008736:	2600      	movs	r6, #0
 8008738:	603b      	str	r3, [r7, #0]
 800873a:	4630      	mov	r0, r6
 800873c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008740:	4e2e      	ldr	r6, [pc, #184]	; (80087fc <_malloc_r+0xe4>)
 8008742:	f000 fa25 	bl	8008b90 <__malloc_lock>
 8008746:	6833      	ldr	r3, [r6, #0]
 8008748:	461c      	mov	r4, r3
 800874a:	bb34      	cbnz	r4, 800879a <_malloc_r+0x82>
 800874c:	4629      	mov	r1, r5
 800874e:	4638      	mov	r0, r7
 8008750:	f7ff ffc2 	bl	80086d8 <sbrk_aligned>
 8008754:	1c43      	adds	r3, r0, #1
 8008756:	4604      	mov	r4, r0
 8008758:	d14d      	bne.n	80087f6 <_malloc_r+0xde>
 800875a:	6834      	ldr	r4, [r6, #0]
 800875c:	4626      	mov	r6, r4
 800875e:	2e00      	cmp	r6, #0
 8008760:	d140      	bne.n	80087e4 <_malloc_r+0xcc>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	4631      	mov	r1, r6
 8008766:	4638      	mov	r0, r7
 8008768:	eb04 0803 	add.w	r8, r4, r3
 800876c:	f000 f9a4 	bl	8008ab8 <_sbrk_r>
 8008770:	4580      	cmp	r8, r0
 8008772:	d13a      	bne.n	80087ea <_malloc_r+0xd2>
 8008774:	6821      	ldr	r1, [r4, #0]
 8008776:	3503      	adds	r5, #3
 8008778:	1a6d      	subs	r5, r5, r1
 800877a:	f025 0503 	bic.w	r5, r5, #3
 800877e:	3508      	adds	r5, #8
 8008780:	2d0c      	cmp	r5, #12
 8008782:	bf38      	it	cc
 8008784:	250c      	movcc	r5, #12
 8008786:	4638      	mov	r0, r7
 8008788:	4629      	mov	r1, r5
 800878a:	f7ff ffa5 	bl	80086d8 <sbrk_aligned>
 800878e:	3001      	adds	r0, #1
 8008790:	d02b      	beq.n	80087ea <_malloc_r+0xd2>
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	442b      	add	r3, r5
 8008796:	6023      	str	r3, [r4, #0]
 8008798:	e00e      	b.n	80087b8 <_malloc_r+0xa0>
 800879a:	6822      	ldr	r2, [r4, #0]
 800879c:	1b52      	subs	r2, r2, r5
 800879e:	d41e      	bmi.n	80087de <_malloc_r+0xc6>
 80087a0:	2a0b      	cmp	r2, #11
 80087a2:	d916      	bls.n	80087d2 <_malloc_r+0xba>
 80087a4:	1961      	adds	r1, r4, r5
 80087a6:	42a3      	cmp	r3, r4
 80087a8:	6025      	str	r5, [r4, #0]
 80087aa:	bf18      	it	ne
 80087ac:	6059      	strne	r1, [r3, #4]
 80087ae:	6863      	ldr	r3, [r4, #4]
 80087b0:	bf08      	it	eq
 80087b2:	6031      	streq	r1, [r6, #0]
 80087b4:	5162      	str	r2, [r4, r5]
 80087b6:	604b      	str	r3, [r1, #4]
 80087b8:	4638      	mov	r0, r7
 80087ba:	f104 060b 	add.w	r6, r4, #11
 80087be:	f000 f9ed 	bl	8008b9c <__malloc_unlock>
 80087c2:	f026 0607 	bic.w	r6, r6, #7
 80087c6:	1d23      	adds	r3, r4, #4
 80087c8:	1af2      	subs	r2, r6, r3
 80087ca:	d0b6      	beq.n	800873a <_malloc_r+0x22>
 80087cc:	1b9b      	subs	r3, r3, r6
 80087ce:	50a3      	str	r3, [r4, r2]
 80087d0:	e7b3      	b.n	800873a <_malloc_r+0x22>
 80087d2:	6862      	ldr	r2, [r4, #4]
 80087d4:	42a3      	cmp	r3, r4
 80087d6:	bf0c      	ite	eq
 80087d8:	6032      	streq	r2, [r6, #0]
 80087da:	605a      	strne	r2, [r3, #4]
 80087dc:	e7ec      	b.n	80087b8 <_malloc_r+0xa0>
 80087de:	4623      	mov	r3, r4
 80087e0:	6864      	ldr	r4, [r4, #4]
 80087e2:	e7b2      	b.n	800874a <_malloc_r+0x32>
 80087e4:	4634      	mov	r4, r6
 80087e6:	6876      	ldr	r6, [r6, #4]
 80087e8:	e7b9      	b.n	800875e <_malloc_r+0x46>
 80087ea:	230c      	movs	r3, #12
 80087ec:	4638      	mov	r0, r7
 80087ee:	603b      	str	r3, [r7, #0]
 80087f0:	f000 f9d4 	bl	8008b9c <__malloc_unlock>
 80087f4:	e7a1      	b.n	800873a <_malloc_r+0x22>
 80087f6:	6025      	str	r5, [r4, #0]
 80087f8:	e7de      	b.n	80087b8 <_malloc_r+0xa0>
 80087fa:	bf00      	nop
 80087fc:	20000444 	.word	0x20000444

08008800 <__ssputs_r>:
 8008800:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008804:	688e      	ldr	r6, [r1, #8]
 8008806:	4682      	mov	sl, r0
 8008808:	429e      	cmp	r6, r3
 800880a:	460c      	mov	r4, r1
 800880c:	4690      	mov	r8, r2
 800880e:	461f      	mov	r7, r3
 8008810:	d838      	bhi.n	8008884 <__ssputs_r+0x84>
 8008812:	898a      	ldrh	r2, [r1, #12]
 8008814:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008818:	d032      	beq.n	8008880 <__ssputs_r+0x80>
 800881a:	6825      	ldr	r5, [r4, #0]
 800881c:	6909      	ldr	r1, [r1, #16]
 800881e:	3301      	adds	r3, #1
 8008820:	eba5 0901 	sub.w	r9, r5, r1
 8008824:	6965      	ldr	r5, [r4, #20]
 8008826:	444b      	add	r3, r9
 8008828:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800882c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008830:	106d      	asrs	r5, r5, #1
 8008832:	429d      	cmp	r5, r3
 8008834:	bf38      	it	cc
 8008836:	461d      	movcc	r5, r3
 8008838:	0553      	lsls	r3, r2, #21
 800883a:	d531      	bpl.n	80088a0 <__ssputs_r+0xa0>
 800883c:	4629      	mov	r1, r5
 800883e:	f7ff ff6b 	bl	8008718 <_malloc_r>
 8008842:	4606      	mov	r6, r0
 8008844:	b950      	cbnz	r0, 800885c <__ssputs_r+0x5c>
 8008846:	230c      	movs	r3, #12
 8008848:	f04f 30ff 	mov.w	r0, #4294967295
 800884c:	f8ca 3000 	str.w	r3, [sl]
 8008850:	89a3      	ldrh	r3, [r4, #12]
 8008852:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008856:	81a3      	strh	r3, [r4, #12]
 8008858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885c:	464a      	mov	r2, r9
 800885e:	6921      	ldr	r1, [r4, #16]
 8008860:	f7ff fb4e 	bl	8007f00 <memcpy>
 8008864:	89a3      	ldrh	r3, [r4, #12]
 8008866:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800886a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800886e:	81a3      	strh	r3, [r4, #12]
 8008870:	6126      	str	r6, [r4, #16]
 8008872:	444e      	add	r6, r9
 8008874:	6026      	str	r6, [r4, #0]
 8008876:	463e      	mov	r6, r7
 8008878:	6165      	str	r5, [r4, #20]
 800887a:	eba5 0509 	sub.w	r5, r5, r9
 800887e:	60a5      	str	r5, [r4, #8]
 8008880:	42be      	cmp	r6, r7
 8008882:	d900      	bls.n	8008886 <__ssputs_r+0x86>
 8008884:	463e      	mov	r6, r7
 8008886:	4632      	mov	r2, r6
 8008888:	4641      	mov	r1, r8
 800888a:	6820      	ldr	r0, [r4, #0]
 800888c:	f000 f966 	bl	8008b5c <memmove>
 8008890:	68a3      	ldr	r3, [r4, #8]
 8008892:	2000      	movs	r0, #0
 8008894:	1b9b      	subs	r3, r3, r6
 8008896:	60a3      	str	r3, [r4, #8]
 8008898:	6823      	ldr	r3, [r4, #0]
 800889a:	4433      	add	r3, r6
 800889c:	6023      	str	r3, [r4, #0]
 800889e:	e7db      	b.n	8008858 <__ssputs_r+0x58>
 80088a0:	462a      	mov	r2, r5
 80088a2:	f000 f981 	bl	8008ba8 <_realloc_r>
 80088a6:	4606      	mov	r6, r0
 80088a8:	2800      	cmp	r0, #0
 80088aa:	d1e1      	bne.n	8008870 <__ssputs_r+0x70>
 80088ac:	4650      	mov	r0, sl
 80088ae:	6921      	ldr	r1, [r4, #16]
 80088b0:	f7ff feca 	bl	8008648 <_free_r>
 80088b4:	e7c7      	b.n	8008846 <__ssputs_r+0x46>
	...

080088b8 <_svfiprintf_r>:
 80088b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088bc:	4698      	mov	r8, r3
 80088be:	898b      	ldrh	r3, [r1, #12]
 80088c0:	4607      	mov	r7, r0
 80088c2:	061b      	lsls	r3, r3, #24
 80088c4:	460d      	mov	r5, r1
 80088c6:	4614      	mov	r4, r2
 80088c8:	b09d      	sub	sp, #116	; 0x74
 80088ca:	d50e      	bpl.n	80088ea <_svfiprintf_r+0x32>
 80088cc:	690b      	ldr	r3, [r1, #16]
 80088ce:	b963      	cbnz	r3, 80088ea <_svfiprintf_r+0x32>
 80088d0:	2140      	movs	r1, #64	; 0x40
 80088d2:	f7ff ff21 	bl	8008718 <_malloc_r>
 80088d6:	6028      	str	r0, [r5, #0]
 80088d8:	6128      	str	r0, [r5, #16]
 80088da:	b920      	cbnz	r0, 80088e6 <_svfiprintf_r+0x2e>
 80088dc:	230c      	movs	r3, #12
 80088de:	603b      	str	r3, [r7, #0]
 80088e0:	f04f 30ff 	mov.w	r0, #4294967295
 80088e4:	e0d1      	b.n	8008a8a <_svfiprintf_r+0x1d2>
 80088e6:	2340      	movs	r3, #64	; 0x40
 80088e8:	616b      	str	r3, [r5, #20]
 80088ea:	2300      	movs	r3, #0
 80088ec:	9309      	str	r3, [sp, #36]	; 0x24
 80088ee:	2320      	movs	r3, #32
 80088f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088f4:	2330      	movs	r3, #48	; 0x30
 80088f6:	f04f 0901 	mov.w	r9, #1
 80088fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80088fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008aa4 <_svfiprintf_r+0x1ec>
 8008902:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008906:	4623      	mov	r3, r4
 8008908:	469a      	mov	sl, r3
 800890a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800890e:	b10a      	cbz	r2, 8008914 <_svfiprintf_r+0x5c>
 8008910:	2a25      	cmp	r2, #37	; 0x25
 8008912:	d1f9      	bne.n	8008908 <_svfiprintf_r+0x50>
 8008914:	ebba 0b04 	subs.w	fp, sl, r4
 8008918:	d00b      	beq.n	8008932 <_svfiprintf_r+0x7a>
 800891a:	465b      	mov	r3, fp
 800891c:	4622      	mov	r2, r4
 800891e:	4629      	mov	r1, r5
 8008920:	4638      	mov	r0, r7
 8008922:	f7ff ff6d 	bl	8008800 <__ssputs_r>
 8008926:	3001      	adds	r0, #1
 8008928:	f000 80aa 	beq.w	8008a80 <_svfiprintf_r+0x1c8>
 800892c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800892e:	445a      	add	r2, fp
 8008930:	9209      	str	r2, [sp, #36]	; 0x24
 8008932:	f89a 3000 	ldrb.w	r3, [sl]
 8008936:	2b00      	cmp	r3, #0
 8008938:	f000 80a2 	beq.w	8008a80 <_svfiprintf_r+0x1c8>
 800893c:	2300      	movs	r3, #0
 800893e:	f04f 32ff 	mov.w	r2, #4294967295
 8008942:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008946:	f10a 0a01 	add.w	sl, sl, #1
 800894a:	9304      	str	r3, [sp, #16]
 800894c:	9307      	str	r3, [sp, #28]
 800894e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008952:	931a      	str	r3, [sp, #104]	; 0x68
 8008954:	4654      	mov	r4, sl
 8008956:	2205      	movs	r2, #5
 8008958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800895c:	4851      	ldr	r0, [pc, #324]	; (8008aa4 <_svfiprintf_r+0x1ec>)
 800895e:	f7ff fac1 	bl	8007ee4 <memchr>
 8008962:	9a04      	ldr	r2, [sp, #16]
 8008964:	b9d8      	cbnz	r0, 800899e <_svfiprintf_r+0xe6>
 8008966:	06d0      	lsls	r0, r2, #27
 8008968:	bf44      	itt	mi
 800896a:	2320      	movmi	r3, #32
 800896c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008970:	0711      	lsls	r1, r2, #28
 8008972:	bf44      	itt	mi
 8008974:	232b      	movmi	r3, #43	; 0x2b
 8008976:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800897a:	f89a 3000 	ldrb.w	r3, [sl]
 800897e:	2b2a      	cmp	r3, #42	; 0x2a
 8008980:	d015      	beq.n	80089ae <_svfiprintf_r+0xf6>
 8008982:	4654      	mov	r4, sl
 8008984:	2000      	movs	r0, #0
 8008986:	f04f 0c0a 	mov.w	ip, #10
 800898a:	9a07      	ldr	r2, [sp, #28]
 800898c:	4621      	mov	r1, r4
 800898e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008992:	3b30      	subs	r3, #48	; 0x30
 8008994:	2b09      	cmp	r3, #9
 8008996:	d94e      	bls.n	8008a36 <_svfiprintf_r+0x17e>
 8008998:	b1b0      	cbz	r0, 80089c8 <_svfiprintf_r+0x110>
 800899a:	9207      	str	r2, [sp, #28]
 800899c:	e014      	b.n	80089c8 <_svfiprintf_r+0x110>
 800899e:	eba0 0308 	sub.w	r3, r0, r8
 80089a2:	fa09 f303 	lsl.w	r3, r9, r3
 80089a6:	4313      	orrs	r3, r2
 80089a8:	46a2      	mov	sl, r4
 80089aa:	9304      	str	r3, [sp, #16]
 80089ac:	e7d2      	b.n	8008954 <_svfiprintf_r+0x9c>
 80089ae:	9b03      	ldr	r3, [sp, #12]
 80089b0:	1d19      	adds	r1, r3, #4
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	9103      	str	r1, [sp, #12]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	bfbb      	ittet	lt
 80089ba:	425b      	neglt	r3, r3
 80089bc:	f042 0202 	orrlt.w	r2, r2, #2
 80089c0:	9307      	strge	r3, [sp, #28]
 80089c2:	9307      	strlt	r3, [sp, #28]
 80089c4:	bfb8      	it	lt
 80089c6:	9204      	strlt	r2, [sp, #16]
 80089c8:	7823      	ldrb	r3, [r4, #0]
 80089ca:	2b2e      	cmp	r3, #46	; 0x2e
 80089cc:	d10c      	bne.n	80089e8 <_svfiprintf_r+0x130>
 80089ce:	7863      	ldrb	r3, [r4, #1]
 80089d0:	2b2a      	cmp	r3, #42	; 0x2a
 80089d2:	d135      	bne.n	8008a40 <_svfiprintf_r+0x188>
 80089d4:	9b03      	ldr	r3, [sp, #12]
 80089d6:	3402      	adds	r4, #2
 80089d8:	1d1a      	adds	r2, r3, #4
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	9203      	str	r2, [sp, #12]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	bfb8      	it	lt
 80089e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80089e6:	9305      	str	r3, [sp, #20]
 80089e8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008aa8 <_svfiprintf_r+0x1f0>
 80089ec:	2203      	movs	r2, #3
 80089ee:	4650      	mov	r0, sl
 80089f0:	7821      	ldrb	r1, [r4, #0]
 80089f2:	f7ff fa77 	bl	8007ee4 <memchr>
 80089f6:	b140      	cbz	r0, 8008a0a <_svfiprintf_r+0x152>
 80089f8:	2340      	movs	r3, #64	; 0x40
 80089fa:	eba0 000a 	sub.w	r0, r0, sl
 80089fe:	fa03 f000 	lsl.w	r0, r3, r0
 8008a02:	9b04      	ldr	r3, [sp, #16]
 8008a04:	3401      	adds	r4, #1
 8008a06:	4303      	orrs	r3, r0
 8008a08:	9304      	str	r3, [sp, #16]
 8008a0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a0e:	2206      	movs	r2, #6
 8008a10:	4826      	ldr	r0, [pc, #152]	; (8008aac <_svfiprintf_r+0x1f4>)
 8008a12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a16:	f7ff fa65 	bl	8007ee4 <memchr>
 8008a1a:	2800      	cmp	r0, #0
 8008a1c:	d038      	beq.n	8008a90 <_svfiprintf_r+0x1d8>
 8008a1e:	4b24      	ldr	r3, [pc, #144]	; (8008ab0 <_svfiprintf_r+0x1f8>)
 8008a20:	bb1b      	cbnz	r3, 8008a6a <_svfiprintf_r+0x1b2>
 8008a22:	9b03      	ldr	r3, [sp, #12]
 8008a24:	3307      	adds	r3, #7
 8008a26:	f023 0307 	bic.w	r3, r3, #7
 8008a2a:	3308      	adds	r3, #8
 8008a2c:	9303      	str	r3, [sp, #12]
 8008a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a30:	4433      	add	r3, r6
 8008a32:	9309      	str	r3, [sp, #36]	; 0x24
 8008a34:	e767      	b.n	8008906 <_svfiprintf_r+0x4e>
 8008a36:	460c      	mov	r4, r1
 8008a38:	2001      	movs	r0, #1
 8008a3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a3e:	e7a5      	b.n	800898c <_svfiprintf_r+0xd4>
 8008a40:	2300      	movs	r3, #0
 8008a42:	f04f 0c0a 	mov.w	ip, #10
 8008a46:	4619      	mov	r1, r3
 8008a48:	3401      	adds	r4, #1
 8008a4a:	9305      	str	r3, [sp, #20]
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a52:	3a30      	subs	r2, #48	; 0x30
 8008a54:	2a09      	cmp	r2, #9
 8008a56:	d903      	bls.n	8008a60 <_svfiprintf_r+0x1a8>
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d0c5      	beq.n	80089e8 <_svfiprintf_r+0x130>
 8008a5c:	9105      	str	r1, [sp, #20]
 8008a5e:	e7c3      	b.n	80089e8 <_svfiprintf_r+0x130>
 8008a60:	4604      	mov	r4, r0
 8008a62:	2301      	movs	r3, #1
 8008a64:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a68:	e7f0      	b.n	8008a4c <_svfiprintf_r+0x194>
 8008a6a:	ab03      	add	r3, sp, #12
 8008a6c:	9300      	str	r3, [sp, #0]
 8008a6e:	462a      	mov	r2, r5
 8008a70:	4638      	mov	r0, r7
 8008a72:	4b10      	ldr	r3, [pc, #64]	; (8008ab4 <_svfiprintf_r+0x1fc>)
 8008a74:	a904      	add	r1, sp, #16
 8008a76:	f7fd ffb7 	bl	80069e8 <_printf_float>
 8008a7a:	1c42      	adds	r2, r0, #1
 8008a7c:	4606      	mov	r6, r0
 8008a7e:	d1d6      	bne.n	8008a2e <_svfiprintf_r+0x176>
 8008a80:	89ab      	ldrh	r3, [r5, #12]
 8008a82:	065b      	lsls	r3, r3, #25
 8008a84:	f53f af2c 	bmi.w	80088e0 <_svfiprintf_r+0x28>
 8008a88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a8a:	b01d      	add	sp, #116	; 0x74
 8008a8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a90:	ab03      	add	r3, sp, #12
 8008a92:	9300      	str	r3, [sp, #0]
 8008a94:	462a      	mov	r2, r5
 8008a96:	4638      	mov	r0, r7
 8008a98:	4b06      	ldr	r3, [pc, #24]	; (8008ab4 <_svfiprintf_r+0x1fc>)
 8008a9a:	a904      	add	r1, sp, #16
 8008a9c:	f7fe fa40 	bl	8006f20 <_printf_i>
 8008aa0:	e7eb      	b.n	8008a7a <_svfiprintf_r+0x1c2>
 8008aa2:	bf00      	nop
 8008aa4:	08009aac 	.word	0x08009aac
 8008aa8:	08009ab2 	.word	0x08009ab2
 8008aac:	08009ab6 	.word	0x08009ab6
 8008ab0:	080069e9 	.word	0x080069e9
 8008ab4:	08008801 	.word	0x08008801

08008ab8 <_sbrk_r>:
 8008ab8:	b538      	push	{r3, r4, r5, lr}
 8008aba:	2300      	movs	r3, #0
 8008abc:	4d05      	ldr	r5, [pc, #20]	; (8008ad4 <_sbrk_r+0x1c>)
 8008abe:	4604      	mov	r4, r0
 8008ac0:	4608      	mov	r0, r1
 8008ac2:	602b      	str	r3, [r5, #0]
 8008ac4:	f7f9 fa06 	bl	8001ed4 <_sbrk>
 8008ac8:	1c43      	adds	r3, r0, #1
 8008aca:	d102      	bne.n	8008ad2 <_sbrk_r+0x1a>
 8008acc:	682b      	ldr	r3, [r5, #0]
 8008ace:	b103      	cbz	r3, 8008ad2 <_sbrk_r+0x1a>
 8008ad0:	6023      	str	r3, [r4, #0]
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	2000044c 	.word	0x2000044c

08008ad8 <__assert_func>:
 8008ad8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ada:	4614      	mov	r4, r2
 8008adc:	461a      	mov	r2, r3
 8008ade:	4b09      	ldr	r3, [pc, #36]	; (8008b04 <__assert_func+0x2c>)
 8008ae0:	4605      	mov	r5, r0
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68d8      	ldr	r0, [r3, #12]
 8008ae6:	b14c      	cbz	r4, 8008afc <__assert_func+0x24>
 8008ae8:	4b07      	ldr	r3, [pc, #28]	; (8008b08 <__assert_func+0x30>)
 8008aea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008aee:	9100      	str	r1, [sp, #0]
 8008af0:	462b      	mov	r3, r5
 8008af2:	4906      	ldr	r1, [pc, #24]	; (8008b0c <__assert_func+0x34>)
 8008af4:	f000 f80e 	bl	8008b14 <fiprintf>
 8008af8:	f000 faaa 	bl	8009050 <abort>
 8008afc:	4b04      	ldr	r3, [pc, #16]	; (8008b10 <__assert_func+0x38>)
 8008afe:	461c      	mov	r4, r3
 8008b00:	e7f3      	b.n	8008aea <__assert_func+0x12>
 8008b02:	bf00      	nop
 8008b04:	2000003c 	.word	0x2000003c
 8008b08:	08009abd 	.word	0x08009abd
 8008b0c:	08009aca 	.word	0x08009aca
 8008b10:	08009af8 	.word	0x08009af8

08008b14 <fiprintf>:
 8008b14:	b40e      	push	{r1, r2, r3}
 8008b16:	b503      	push	{r0, r1, lr}
 8008b18:	4601      	mov	r1, r0
 8008b1a:	ab03      	add	r3, sp, #12
 8008b1c:	4805      	ldr	r0, [pc, #20]	; (8008b34 <fiprintf+0x20>)
 8008b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b22:	6800      	ldr	r0, [r0, #0]
 8008b24:	9301      	str	r3, [sp, #4]
 8008b26:	f000 f895 	bl	8008c54 <_vfiprintf_r>
 8008b2a:	b002      	add	sp, #8
 8008b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b30:	b003      	add	sp, #12
 8008b32:	4770      	bx	lr
 8008b34:	2000003c 	.word	0x2000003c

08008b38 <__ascii_mbtowc>:
 8008b38:	b082      	sub	sp, #8
 8008b3a:	b901      	cbnz	r1, 8008b3e <__ascii_mbtowc+0x6>
 8008b3c:	a901      	add	r1, sp, #4
 8008b3e:	b142      	cbz	r2, 8008b52 <__ascii_mbtowc+0x1a>
 8008b40:	b14b      	cbz	r3, 8008b56 <__ascii_mbtowc+0x1e>
 8008b42:	7813      	ldrb	r3, [r2, #0]
 8008b44:	600b      	str	r3, [r1, #0]
 8008b46:	7812      	ldrb	r2, [r2, #0]
 8008b48:	1e10      	subs	r0, r2, #0
 8008b4a:	bf18      	it	ne
 8008b4c:	2001      	movne	r0, #1
 8008b4e:	b002      	add	sp, #8
 8008b50:	4770      	bx	lr
 8008b52:	4610      	mov	r0, r2
 8008b54:	e7fb      	b.n	8008b4e <__ascii_mbtowc+0x16>
 8008b56:	f06f 0001 	mvn.w	r0, #1
 8008b5a:	e7f8      	b.n	8008b4e <__ascii_mbtowc+0x16>

08008b5c <memmove>:
 8008b5c:	4288      	cmp	r0, r1
 8008b5e:	b510      	push	{r4, lr}
 8008b60:	eb01 0402 	add.w	r4, r1, r2
 8008b64:	d902      	bls.n	8008b6c <memmove+0x10>
 8008b66:	4284      	cmp	r4, r0
 8008b68:	4623      	mov	r3, r4
 8008b6a:	d807      	bhi.n	8008b7c <memmove+0x20>
 8008b6c:	1e43      	subs	r3, r0, #1
 8008b6e:	42a1      	cmp	r1, r4
 8008b70:	d008      	beq.n	8008b84 <memmove+0x28>
 8008b72:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b76:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b7a:	e7f8      	b.n	8008b6e <memmove+0x12>
 8008b7c:	4601      	mov	r1, r0
 8008b7e:	4402      	add	r2, r0
 8008b80:	428a      	cmp	r2, r1
 8008b82:	d100      	bne.n	8008b86 <memmove+0x2a>
 8008b84:	bd10      	pop	{r4, pc}
 8008b86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b8a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b8e:	e7f7      	b.n	8008b80 <memmove+0x24>

08008b90 <__malloc_lock>:
 8008b90:	4801      	ldr	r0, [pc, #4]	; (8008b98 <__malloc_lock+0x8>)
 8008b92:	f000 bc19 	b.w	80093c8 <__retarget_lock_acquire_recursive>
 8008b96:	bf00      	nop
 8008b98:	20000450 	.word	0x20000450

08008b9c <__malloc_unlock>:
 8008b9c:	4801      	ldr	r0, [pc, #4]	; (8008ba4 <__malloc_unlock+0x8>)
 8008b9e:	f000 bc14 	b.w	80093ca <__retarget_lock_release_recursive>
 8008ba2:	bf00      	nop
 8008ba4:	20000450 	.word	0x20000450

08008ba8 <_realloc_r>:
 8008ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bac:	4680      	mov	r8, r0
 8008bae:	4614      	mov	r4, r2
 8008bb0:	460e      	mov	r6, r1
 8008bb2:	b921      	cbnz	r1, 8008bbe <_realloc_r+0x16>
 8008bb4:	4611      	mov	r1, r2
 8008bb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bba:	f7ff bdad 	b.w	8008718 <_malloc_r>
 8008bbe:	b92a      	cbnz	r2, 8008bcc <_realloc_r+0x24>
 8008bc0:	f7ff fd42 	bl	8008648 <_free_r>
 8008bc4:	4625      	mov	r5, r4
 8008bc6:	4628      	mov	r0, r5
 8008bc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bcc:	f000 fc64 	bl	8009498 <_malloc_usable_size_r>
 8008bd0:	4284      	cmp	r4, r0
 8008bd2:	4607      	mov	r7, r0
 8008bd4:	d802      	bhi.n	8008bdc <_realloc_r+0x34>
 8008bd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008bda:	d812      	bhi.n	8008c02 <_realloc_r+0x5a>
 8008bdc:	4621      	mov	r1, r4
 8008bde:	4640      	mov	r0, r8
 8008be0:	f7ff fd9a 	bl	8008718 <_malloc_r>
 8008be4:	4605      	mov	r5, r0
 8008be6:	2800      	cmp	r0, #0
 8008be8:	d0ed      	beq.n	8008bc6 <_realloc_r+0x1e>
 8008bea:	42bc      	cmp	r4, r7
 8008bec:	4622      	mov	r2, r4
 8008bee:	4631      	mov	r1, r6
 8008bf0:	bf28      	it	cs
 8008bf2:	463a      	movcs	r2, r7
 8008bf4:	f7ff f984 	bl	8007f00 <memcpy>
 8008bf8:	4631      	mov	r1, r6
 8008bfa:	4640      	mov	r0, r8
 8008bfc:	f7ff fd24 	bl	8008648 <_free_r>
 8008c00:	e7e1      	b.n	8008bc6 <_realloc_r+0x1e>
 8008c02:	4635      	mov	r5, r6
 8008c04:	e7df      	b.n	8008bc6 <_realloc_r+0x1e>

08008c06 <__sfputc_r>:
 8008c06:	6893      	ldr	r3, [r2, #8]
 8008c08:	b410      	push	{r4}
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	6093      	str	r3, [r2, #8]
 8008c10:	da07      	bge.n	8008c22 <__sfputc_r+0x1c>
 8008c12:	6994      	ldr	r4, [r2, #24]
 8008c14:	42a3      	cmp	r3, r4
 8008c16:	db01      	blt.n	8008c1c <__sfputc_r+0x16>
 8008c18:	290a      	cmp	r1, #10
 8008c1a:	d102      	bne.n	8008c22 <__sfputc_r+0x1c>
 8008c1c:	bc10      	pop	{r4}
 8008c1e:	f000 b949 	b.w	8008eb4 <__swbuf_r>
 8008c22:	6813      	ldr	r3, [r2, #0]
 8008c24:	1c58      	adds	r0, r3, #1
 8008c26:	6010      	str	r0, [r2, #0]
 8008c28:	7019      	strb	r1, [r3, #0]
 8008c2a:	4608      	mov	r0, r1
 8008c2c:	bc10      	pop	{r4}
 8008c2e:	4770      	bx	lr

08008c30 <__sfputs_r>:
 8008c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c32:	4606      	mov	r6, r0
 8008c34:	460f      	mov	r7, r1
 8008c36:	4614      	mov	r4, r2
 8008c38:	18d5      	adds	r5, r2, r3
 8008c3a:	42ac      	cmp	r4, r5
 8008c3c:	d101      	bne.n	8008c42 <__sfputs_r+0x12>
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e007      	b.n	8008c52 <__sfputs_r+0x22>
 8008c42:	463a      	mov	r2, r7
 8008c44:	4630      	mov	r0, r6
 8008c46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c4a:	f7ff ffdc 	bl	8008c06 <__sfputc_r>
 8008c4e:	1c43      	adds	r3, r0, #1
 8008c50:	d1f3      	bne.n	8008c3a <__sfputs_r+0xa>
 8008c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c54 <_vfiprintf_r>:
 8008c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c58:	460d      	mov	r5, r1
 8008c5a:	4614      	mov	r4, r2
 8008c5c:	4698      	mov	r8, r3
 8008c5e:	4606      	mov	r6, r0
 8008c60:	b09d      	sub	sp, #116	; 0x74
 8008c62:	b118      	cbz	r0, 8008c6c <_vfiprintf_r+0x18>
 8008c64:	6983      	ldr	r3, [r0, #24]
 8008c66:	b90b      	cbnz	r3, 8008c6c <_vfiprintf_r+0x18>
 8008c68:	f000 fb10 	bl	800928c <__sinit>
 8008c6c:	4b89      	ldr	r3, [pc, #548]	; (8008e94 <_vfiprintf_r+0x240>)
 8008c6e:	429d      	cmp	r5, r3
 8008c70:	d11b      	bne.n	8008caa <_vfiprintf_r+0x56>
 8008c72:	6875      	ldr	r5, [r6, #4]
 8008c74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c76:	07d9      	lsls	r1, r3, #31
 8008c78:	d405      	bmi.n	8008c86 <_vfiprintf_r+0x32>
 8008c7a:	89ab      	ldrh	r3, [r5, #12]
 8008c7c:	059a      	lsls	r2, r3, #22
 8008c7e:	d402      	bmi.n	8008c86 <_vfiprintf_r+0x32>
 8008c80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008c82:	f000 fba1 	bl	80093c8 <__retarget_lock_acquire_recursive>
 8008c86:	89ab      	ldrh	r3, [r5, #12]
 8008c88:	071b      	lsls	r3, r3, #28
 8008c8a:	d501      	bpl.n	8008c90 <_vfiprintf_r+0x3c>
 8008c8c:	692b      	ldr	r3, [r5, #16]
 8008c8e:	b9eb      	cbnz	r3, 8008ccc <_vfiprintf_r+0x78>
 8008c90:	4629      	mov	r1, r5
 8008c92:	4630      	mov	r0, r6
 8008c94:	f000 f96e 	bl	8008f74 <__swsetup_r>
 8008c98:	b1c0      	cbz	r0, 8008ccc <_vfiprintf_r+0x78>
 8008c9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008c9c:	07dc      	lsls	r4, r3, #31
 8008c9e:	d50e      	bpl.n	8008cbe <_vfiprintf_r+0x6a>
 8008ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca4:	b01d      	add	sp, #116	; 0x74
 8008ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008caa:	4b7b      	ldr	r3, [pc, #492]	; (8008e98 <_vfiprintf_r+0x244>)
 8008cac:	429d      	cmp	r5, r3
 8008cae:	d101      	bne.n	8008cb4 <_vfiprintf_r+0x60>
 8008cb0:	68b5      	ldr	r5, [r6, #8]
 8008cb2:	e7df      	b.n	8008c74 <_vfiprintf_r+0x20>
 8008cb4:	4b79      	ldr	r3, [pc, #484]	; (8008e9c <_vfiprintf_r+0x248>)
 8008cb6:	429d      	cmp	r5, r3
 8008cb8:	bf08      	it	eq
 8008cba:	68f5      	ldreq	r5, [r6, #12]
 8008cbc:	e7da      	b.n	8008c74 <_vfiprintf_r+0x20>
 8008cbe:	89ab      	ldrh	r3, [r5, #12]
 8008cc0:	0598      	lsls	r0, r3, #22
 8008cc2:	d4ed      	bmi.n	8008ca0 <_vfiprintf_r+0x4c>
 8008cc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cc6:	f000 fb80 	bl	80093ca <__retarget_lock_release_recursive>
 8008cca:	e7e9      	b.n	8008ca0 <_vfiprintf_r+0x4c>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	9309      	str	r3, [sp, #36]	; 0x24
 8008cd0:	2320      	movs	r3, #32
 8008cd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008cd6:	2330      	movs	r3, #48	; 0x30
 8008cd8:	f04f 0901 	mov.w	r9, #1
 8008cdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ce0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008ea0 <_vfiprintf_r+0x24c>
 8008ce4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ce8:	4623      	mov	r3, r4
 8008cea:	469a      	mov	sl, r3
 8008cec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cf0:	b10a      	cbz	r2, 8008cf6 <_vfiprintf_r+0xa2>
 8008cf2:	2a25      	cmp	r2, #37	; 0x25
 8008cf4:	d1f9      	bne.n	8008cea <_vfiprintf_r+0x96>
 8008cf6:	ebba 0b04 	subs.w	fp, sl, r4
 8008cfa:	d00b      	beq.n	8008d14 <_vfiprintf_r+0xc0>
 8008cfc:	465b      	mov	r3, fp
 8008cfe:	4622      	mov	r2, r4
 8008d00:	4629      	mov	r1, r5
 8008d02:	4630      	mov	r0, r6
 8008d04:	f7ff ff94 	bl	8008c30 <__sfputs_r>
 8008d08:	3001      	adds	r0, #1
 8008d0a:	f000 80aa 	beq.w	8008e62 <_vfiprintf_r+0x20e>
 8008d0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d10:	445a      	add	r2, fp
 8008d12:	9209      	str	r2, [sp, #36]	; 0x24
 8008d14:	f89a 3000 	ldrb.w	r3, [sl]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 80a2 	beq.w	8008e62 <_vfiprintf_r+0x20e>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	f04f 32ff 	mov.w	r2, #4294967295
 8008d24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d28:	f10a 0a01 	add.w	sl, sl, #1
 8008d2c:	9304      	str	r3, [sp, #16]
 8008d2e:	9307      	str	r3, [sp, #28]
 8008d30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d34:	931a      	str	r3, [sp, #104]	; 0x68
 8008d36:	4654      	mov	r4, sl
 8008d38:	2205      	movs	r2, #5
 8008d3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d3e:	4858      	ldr	r0, [pc, #352]	; (8008ea0 <_vfiprintf_r+0x24c>)
 8008d40:	f7ff f8d0 	bl	8007ee4 <memchr>
 8008d44:	9a04      	ldr	r2, [sp, #16]
 8008d46:	b9d8      	cbnz	r0, 8008d80 <_vfiprintf_r+0x12c>
 8008d48:	06d1      	lsls	r1, r2, #27
 8008d4a:	bf44      	itt	mi
 8008d4c:	2320      	movmi	r3, #32
 8008d4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d52:	0713      	lsls	r3, r2, #28
 8008d54:	bf44      	itt	mi
 8008d56:	232b      	movmi	r3, #43	; 0x2b
 8008d58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d5c:	f89a 3000 	ldrb.w	r3, [sl]
 8008d60:	2b2a      	cmp	r3, #42	; 0x2a
 8008d62:	d015      	beq.n	8008d90 <_vfiprintf_r+0x13c>
 8008d64:	4654      	mov	r4, sl
 8008d66:	2000      	movs	r0, #0
 8008d68:	f04f 0c0a 	mov.w	ip, #10
 8008d6c:	9a07      	ldr	r2, [sp, #28]
 8008d6e:	4621      	mov	r1, r4
 8008d70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d74:	3b30      	subs	r3, #48	; 0x30
 8008d76:	2b09      	cmp	r3, #9
 8008d78:	d94e      	bls.n	8008e18 <_vfiprintf_r+0x1c4>
 8008d7a:	b1b0      	cbz	r0, 8008daa <_vfiprintf_r+0x156>
 8008d7c:	9207      	str	r2, [sp, #28]
 8008d7e:	e014      	b.n	8008daa <_vfiprintf_r+0x156>
 8008d80:	eba0 0308 	sub.w	r3, r0, r8
 8008d84:	fa09 f303 	lsl.w	r3, r9, r3
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	46a2      	mov	sl, r4
 8008d8c:	9304      	str	r3, [sp, #16]
 8008d8e:	e7d2      	b.n	8008d36 <_vfiprintf_r+0xe2>
 8008d90:	9b03      	ldr	r3, [sp, #12]
 8008d92:	1d19      	adds	r1, r3, #4
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	9103      	str	r1, [sp, #12]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	bfbb      	ittet	lt
 8008d9c:	425b      	neglt	r3, r3
 8008d9e:	f042 0202 	orrlt.w	r2, r2, #2
 8008da2:	9307      	strge	r3, [sp, #28]
 8008da4:	9307      	strlt	r3, [sp, #28]
 8008da6:	bfb8      	it	lt
 8008da8:	9204      	strlt	r2, [sp, #16]
 8008daa:	7823      	ldrb	r3, [r4, #0]
 8008dac:	2b2e      	cmp	r3, #46	; 0x2e
 8008dae:	d10c      	bne.n	8008dca <_vfiprintf_r+0x176>
 8008db0:	7863      	ldrb	r3, [r4, #1]
 8008db2:	2b2a      	cmp	r3, #42	; 0x2a
 8008db4:	d135      	bne.n	8008e22 <_vfiprintf_r+0x1ce>
 8008db6:	9b03      	ldr	r3, [sp, #12]
 8008db8:	3402      	adds	r4, #2
 8008dba:	1d1a      	adds	r2, r3, #4
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	9203      	str	r2, [sp, #12]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	bfb8      	it	lt
 8008dc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008dc8:	9305      	str	r3, [sp, #20]
 8008dca:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008ea4 <_vfiprintf_r+0x250>
 8008dce:	2203      	movs	r2, #3
 8008dd0:	4650      	mov	r0, sl
 8008dd2:	7821      	ldrb	r1, [r4, #0]
 8008dd4:	f7ff f886 	bl	8007ee4 <memchr>
 8008dd8:	b140      	cbz	r0, 8008dec <_vfiprintf_r+0x198>
 8008dda:	2340      	movs	r3, #64	; 0x40
 8008ddc:	eba0 000a 	sub.w	r0, r0, sl
 8008de0:	fa03 f000 	lsl.w	r0, r3, r0
 8008de4:	9b04      	ldr	r3, [sp, #16]
 8008de6:	3401      	adds	r4, #1
 8008de8:	4303      	orrs	r3, r0
 8008dea:	9304      	str	r3, [sp, #16]
 8008dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008df0:	2206      	movs	r2, #6
 8008df2:	482d      	ldr	r0, [pc, #180]	; (8008ea8 <_vfiprintf_r+0x254>)
 8008df4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008df8:	f7ff f874 	bl	8007ee4 <memchr>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	d03f      	beq.n	8008e80 <_vfiprintf_r+0x22c>
 8008e00:	4b2a      	ldr	r3, [pc, #168]	; (8008eac <_vfiprintf_r+0x258>)
 8008e02:	bb1b      	cbnz	r3, 8008e4c <_vfiprintf_r+0x1f8>
 8008e04:	9b03      	ldr	r3, [sp, #12]
 8008e06:	3307      	adds	r3, #7
 8008e08:	f023 0307 	bic.w	r3, r3, #7
 8008e0c:	3308      	adds	r3, #8
 8008e0e:	9303      	str	r3, [sp, #12]
 8008e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e12:	443b      	add	r3, r7
 8008e14:	9309      	str	r3, [sp, #36]	; 0x24
 8008e16:	e767      	b.n	8008ce8 <_vfiprintf_r+0x94>
 8008e18:	460c      	mov	r4, r1
 8008e1a:	2001      	movs	r0, #1
 8008e1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e20:	e7a5      	b.n	8008d6e <_vfiprintf_r+0x11a>
 8008e22:	2300      	movs	r3, #0
 8008e24:	f04f 0c0a 	mov.w	ip, #10
 8008e28:	4619      	mov	r1, r3
 8008e2a:	3401      	adds	r4, #1
 8008e2c:	9305      	str	r3, [sp, #20]
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e34:	3a30      	subs	r2, #48	; 0x30
 8008e36:	2a09      	cmp	r2, #9
 8008e38:	d903      	bls.n	8008e42 <_vfiprintf_r+0x1ee>
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d0c5      	beq.n	8008dca <_vfiprintf_r+0x176>
 8008e3e:	9105      	str	r1, [sp, #20]
 8008e40:	e7c3      	b.n	8008dca <_vfiprintf_r+0x176>
 8008e42:	4604      	mov	r4, r0
 8008e44:	2301      	movs	r3, #1
 8008e46:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e4a:	e7f0      	b.n	8008e2e <_vfiprintf_r+0x1da>
 8008e4c:	ab03      	add	r3, sp, #12
 8008e4e:	9300      	str	r3, [sp, #0]
 8008e50:	462a      	mov	r2, r5
 8008e52:	4630      	mov	r0, r6
 8008e54:	4b16      	ldr	r3, [pc, #88]	; (8008eb0 <_vfiprintf_r+0x25c>)
 8008e56:	a904      	add	r1, sp, #16
 8008e58:	f7fd fdc6 	bl	80069e8 <_printf_float>
 8008e5c:	4607      	mov	r7, r0
 8008e5e:	1c78      	adds	r0, r7, #1
 8008e60:	d1d6      	bne.n	8008e10 <_vfiprintf_r+0x1bc>
 8008e62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e64:	07d9      	lsls	r1, r3, #31
 8008e66:	d405      	bmi.n	8008e74 <_vfiprintf_r+0x220>
 8008e68:	89ab      	ldrh	r3, [r5, #12]
 8008e6a:	059a      	lsls	r2, r3, #22
 8008e6c:	d402      	bmi.n	8008e74 <_vfiprintf_r+0x220>
 8008e6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e70:	f000 faab 	bl	80093ca <__retarget_lock_release_recursive>
 8008e74:	89ab      	ldrh	r3, [r5, #12]
 8008e76:	065b      	lsls	r3, r3, #25
 8008e78:	f53f af12 	bmi.w	8008ca0 <_vfiprintf_r+0x4c>
 8008e7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e7e:	e711      	b.n	8008ca4 <_vfiprintf_r+0x50>
 8008e80:	ab03      	add	r3, sp, #12
 8008e82:	9300      	str	r3, [sp, #0]
 8008e84:	462a      	mov	r2, r5
 8008e86:	4630      	mov	r0, r6
 8008e88:	4b09      	ldr	r3, [pc, #36]	; (8008eb0 <_vfiprintf_r+0x25c>)
 8008e8a:	a904      	add	r1, sp, #16
 8008e8c:	f7fe f848 	bl	8006f20 <_printf_i>
 8008e90:	e7e4      	b.n	8008e5c <_vfiprintf_r+0x208>
 8008e92:	bf00      	nop
 8008e94:	08009c24 	.word	0x08009c24
 8008e98:	08009c44 	.word	0x08009c44
 8008e9c:	08009c04 	.word	0x08009c04
 8008ea0:	08009aac 	.word	0x08009aac
 8008ea4:	08009ab2 	.word	0x08009ab2
 8008ea8:	08009ab6 	.word	0x08009ab6
 8008eac:	080069e9 	.word	0x080069e9
 8008eb0:	08008c31 	.word	0x08008c31

08008eb4 <__swbuf_r>:
 8008eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb6:	460e      	mov	r6, r1
 8008eb8:	4614      	mov	r4, r2
 8008eba:	4605      	mov	r5, r0
 8008ebc:	b118      	cbz	r0, 8008ec6 <__swbuf_r+0x12>
 8008ebe:	6983      	ldr	r3, [r0, #24]
 8008ec0:	b90b      	cbnz	r3, 8008ec6 <__swbuf_r+0x12>
 8008ec2:	f000 f9e3 	bl	800928c <__sinit>
 8008ec6:	4b21      	ldr	r3, [pc, #132]	; (8008f4c <__swbuf_r+0x98>)
 8008ec8:	429c      	cmp	r4, r3
 8008eca:	d12b      	bne.n	8008f24 <__swbuf_r+0x70>
 8008ecc:	686c      	ldr	r4, [r5, #4]
 8008ece:	69a3      	ldr	r3, [r4, #24]
 8008ed0:	60a3      	str	r3, [r4, #8]
 8008ed2:	89a3      	ldrh	r3, [r4, #12]
 8008ed4:	071a      	lsls	r2, r3, #28
 8008ed6:	d52f      	bpl.n	8008f38 <__swbuf_r+0x84>
 8008ed8:	6923      	ldr	r3, [r4, #16]
 8008eda:	b36b      	cbz	r3, 8008f38 <__swbuf_r+0x84>
 8008edc:	6923      	ldr	r3, [r4, #16]
 8008ede:	6820      	ldr	r0, [r4, #0]
 8008ee0:	b2f6      	uxtb	r6, r6
 8008ee2:	1ac0      	subs	r0, r0, r3
 8008ee4:	6963      	ldr	r3, [r4, #20]
 8008ee6:	4637      	mov	r7, r6
 8008ee8:	4283      	cmp	r3, r0
 8008eea:	dc04      	bgt.n	8008ef6 <__swbuf_r+0x42>
 8008eec:	4621      	mov	r1, r4
 8008eee:	4628      	mov	r0, r5
 8008ef0:	f000 f938 	bl	8009164 <_fflush_r>
 8008ef4:	bb30      	cbnz	r0, 8008f44 <__swbuf_r+0x90>
 8008ef6:	68a3      	ldr	r3, [r4, #8]
 8008ef8:	3001      	adds	r0, #1
 8008efa:	3b01      	subs	r3, #1
 8008efc:	60a3      	str	r3, [r4, #8]
 8008efe:	6823      	ldr	r3, [r4, #0]
 8008f00:	1c5a      	adds	r2, r3, #1
 8008f02:	6022      	str	r2, [r4, #0]
 8008f04:	701e      	strb	r6, [r3, #0]
 8008f06:	6963      	ldr	r3, [r4, #20]
 8008f08:	4283      	cmp	r3, r0
 8008f0a:	d004      	beq.n	8008f16 <__swbuf_r+0x62>
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	07db      	lsls	r3, r3, #31
 8008f10:	d506      	bpl.n	8008f20 <__swbuf_r+0x6c>
 8008f12:	2e0a      	cmp	r6, #10
 8008f14:	d104      	bne.n	8008f20 <__swbuf_r+0x6c>
 8008f16:	4621      	mov	r1, r4
 8008f18:	4628      	mov	r0, r5
 8008f1a:	f000 f923 	bl	8009164 <_fflush_r>
 8008f1e:	b988      	cbnz	r0, 8008f44 <__swbuf_r+0x90>
 8008f20:	4638      	mov	r0, r7
 8008f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f24:	4b0a      	ldr	r3, [pc, #40]	; (8008f50 <__swbuf_r+0x9c>)
 8008f26:	429c      	cmp	r4, r3
 8008f28:	d101      	bne.n	8008f2e <__swbuf_r+0x7a>
 8008f2a:	68ac      	ldr	r4, [r5, #8]
 8008f2c:	e7cf      	b.n	8008ece <__swbuf_r+0x1a>
 8008f2e:	4b09      	ldr	r3, [pc, #36]	; (8008f54 <__swbuf_r+0xa0>)
 8008f30:	429c      	cmp	r4, r3
 8008f32:	bf08      	it	eq
 8008f34:	68ec      	ldreq	r4, [r5, #12]
 8008f36:	e7ca      	b.n	8008ece <__swbuf_r+0x1a>
 8008f38:	4621      	mov	r1, r4
 8008f3a:	4628      	mov	r0, r5
 8008f3c:	f000 f81a 	bl	8008f74 <__swsetup_r>
 8008f40:	2800      	cmp	r0, #0
 8008f42:	d0cb      	beq.n	8008edc <__swbuf_r+0x28>
 8008f44:	f04f 37ff 	mov.w	r7, #4294967295
 8008f48:	e7ea      	b.n	8008f20 <__swbuf_r+0x6c>
 8008f4a:	bf00      	nop
 8008f4c:	08009c24 	.word	0x08009c24
 8008f50:	08009c44 	.word	0x08009c44
 8008f54:	08009c04 	.word	0x08009c04

08008f58 <__ascii_wctomb>:
 8008f58:	4603      	mov	r3, r0
 8008f5a:	4608      	mov	r0, r1
 8008f5c:	b141      	cbz	r1, 8008f70 <__ascii_wctomb+0x18>
 8008f5e:	2aff      	cmp	r2, #255	; 0xff
 8008f60:	d904      	bls.n	8008f6c <__ascii_wctomb+0x14>
 8008f62:	228a      	movs	r2, #138	; 0x8a
 8008f64:	f04f 30ff 	mov.w	r0, #4294967295
 8008f68:	601a      	str	r2, [r3, #0]
 8008f6a:	4770      	bx	lr
 8008f6c:	2001      	movs	r0, #1
 8008f6e:	700a      	strb	r2, [r1, #0]
 8008f70:	4770      	bx	lr
	...

08008f74 <__swsetup_r>:
 8008f74:	4b32      	ldr	r3, [pc, #200]	; (8009040 <__swsetup_r+0xcc>)
 8008f76:	b570      	push	{r4, r5, r6, lr}
 8008f78:	681d      	ldr	r5, [r3, #0]
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	460c      	mov	r4, r1
 8008f7e:	b125      	cbz	r5, 8008f8a <__swsetup_r+0x16>
 8008f80:	69ab      	ldr	r3, [r5, #24]
 8008f82:	b913      	cbnz	r3, 8008f8a <__swsetup_r+0x16>
 8008f84:	4628      	mov	r0, r5
 8008f86:	f000 f981 	bl	800928c <__sinit>
 8008f8a:	4b2e      	ldr	r3, [pc, #184]	; (8009044 <__swsetup_r+0xd0>)
 8008f8c:	429c      	cmp	r4, r3
 8008f8e:	d10f      	bne.n	8008fb0 <__swsetup_r+0x3c>
 8008f90:	686c      	ldr	r4, [r5, #4]
 8008f92:	89a3      	ldrh	r3, [r4, #12]
 8008f94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f98:	0719      	lsls	r1, r3, #28
 8008f9a:	d42c      	bmi.n	8008ff6 <__swsetup_r+0x82>
 8008f9c:	06dd      	lsls	r5, r3, #27
 8008f9e:	d411      	bmi.n	8008fc4 <__swsetup_r+0x50>
 8008fa0:	2309      	movs	r3, #9
 8008fa2:	6033      	str	r3, [r6, #0]
 8008fa4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fac:	81a3      	strh	r3, [r4, #12]
 8008fae:	e03e      	b.n	800902e <__swsetup_r+0xba>
 8008fb0:	4b25      	ldr	r3, [pc, #148]	; (8009048 <__swsetup_r+0xd4>)
 8008fb2:	429c      	cmp	r4, r3
 8008fb4:	d101      	bne.n	8008fba <__swsetup_r+0x46>
 8008fb6:	68ac      	ldr	r4, [r5, #8]
 8008fb8:	e7eb      	b.n	8008f92 <__swsetup_r+0x1e>
 8008fba:	4b24      	ldr	r3, [pc, #144]	; (800904c <__swsetup_r+0xd8>)
 8008fbc:	429c      	cmp	r4, r3
 8008fbe:	bf08      	it	eq
 8008fc0:	68ec      	ldreq	r4, [r5, #12]
 8008fc2:	e7e6      	b.n	8008f92 <__swsetup_r+0x1e>
 8008fc4:	0758      	lsls	r0, r3, #29
 8008fc6:	d512      	bpl.n	8008fee <__swsetup_r+0x7a>
 8008fc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fca:	b141      	cbz	r1, 8008fde <__swsetup_r+0x6a>
 8008fcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008fd0:	4299      	cmp	r1, r3
 8008fd2:	d002      	beq.n	8008fda <__swsetup_r+0x66>
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7ff fb37 	bl	8008648 <_free_r>
 8008fda:	2300      	movs	r3, #0
 8008fdc:	6363      	str	r3, [r4, #52]	; 0x34
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fe4:	81a3      	strh	r3, [r4, #12]
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	6063      	str	r3, [r4, #4]
 8008fea:	6923      	ldr	r3, [r4, #16]
 8008fec:	6023      	str	r3, [r4, #0]
 8008fee:	89a3      	ldrh	r3, [r4, #12]
 8008ff0:	f043 0308 	orr.w	r3, r3, #8
 8008ff4:	81a3      	strh	r3, [r4, #12]
 8008ff6:	6923      	ldr	r3, [r4, #16]
 8008ff8:	b94b      	cbnz	r3, 800900e <__swsetup_r+0x9a>
 8008ffa:	89a3      	ldrh	r3, [r4, #12]
 8008ffc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009000:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009004:	d003      	beq.n	800900e <__swsetup_r+0x9a>
 8009006:	4621      	mov	r1, r4
 8009008:	4630      	mov	r0, r6
 800900a:	f000 fa05 	bl	8009418 <__smakebuf_r>
 800900e:	89a0      	ldrh	r0, [r4, #12]
 8009010:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009014:	f010 0301 	ands.w	r3, r0, #1
 8009018:	d00a      	beq.n	8009030 <__swsetup_r+0xbc>
 800901a:	2300      	movs	r3, #0
 800901c:	60a3      	str	r3, [r4, #8]
 800901e:	6963      	ldr	r3, [r4, #20]
 8009020:	425b      	negs	r3, r3
 8009022:	61a3      	str	r3, [r4, #24]
 8009024:	6923      	ldr	r3, [r4, #16]
 8009026:	b943      	cbnz	r3, 800903a <__swsetup_r+0xc6>
 8009028:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800902c:	d1ba      	bne.n	8008fa4 <__swsetup_r+0x30>
 800902e:	bd70      	pop	{r4, r5, r6, pc}
 8009030:	0781      	lsls	r1, r0, #30
 8009032:	bf58      	it	pl
 8009034:	6963      	ldrpl	r3, [r4, #20]
 8009036:	60a3      	str	r3, [r4, #8]
 8009038:	e7f4      	b.n	8009024 <__swsetup_r+0xb0>
 800903a:	2000      	movs	r0, #0
 800903c:	e7f7      	b.n	800902e <__swsetup_r+0xba>
 800903e:	bf00      	nop
 8009040:	2000003c 	.word	0x2000003c
 8009044:	08009c24 	.word	0x08009c24
 8009048:	08009c44 	.word	0x08009c44
 800904c:	08009c04 	.word	0x08009c04

08009050 <abort>:
 8009050:	2006      	movs	r0, #6
 8009052:	b508      	push	{r3, lr}
 8009054:	f000 fa50 	bl	80094f8 <raise>
 8009058:	2001      	movs	r0, #1
 800905a:	f7f8 fec8 	bl	8001dee <_exit>
	...

08009060 <__sflush_r>:
 8009060:	898a      	ldrh	r2, [r1, #12]
 8009062:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009064:	4605      	mov	r5, r0
 8009066:	0710      	lsls	r0, r2, #28
 8009068:	460c      	mov	r4, r1
 800906a:	d457      	bmi.n	800911c <__sflush_r+0xbc>
 800906c:	684b      	ldr	r3, [r1, #4]
 800906e:	2b00      	cmp	r3, #0
 8009070:	dc04      	bgt.n	800907c <__sflush_r+0x1c>
 8009072:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009074:	2b00      	cmp	r3, #0
 8009076:	dc01      	bgt.n	800907c <__sflush_r+0x1c>
 8009078:	2000      	movs	r0, #0
 800907a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800907c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800907e:	2e00      	cmp	r6, #0
 8009080:	d0fa      	beq.n	8009078 <__sflush_r+0x18>
 8009082:	2300      	movs	r3, #0
 8009084:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009088:	682f      	ldr	r7, [r5, #0]
 800908a:	602b      	str	r3, [r5, #0]
 800908c:	d032      	beq.n	80090f4 <__sflush_r+0x94>
 800908e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009090:	89a3      	ldrh	r3, [r4, #12]
 8009092:	075a      	lsls	r2, r3, #29
 8009094:	d505      	bpl.n	80090a2 <__sflush_r+0x42>
 8009096:	6863      	ldr	r3, [r4, #4]
 8009098:	1ac0      	subs	r0, r0, r3
 800909a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800909c:	b10b      	cbz	r3, 80090a2 <__sflush_r+0x42>
 800909e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80090a0:	1ac0      	subs	r0, r0, r3
 80090a2:	2300      	movs	r3, #0
 80090a4:	4602      	mov	r2, r0
 80090a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80090a8:	4628      	mov	r0, r5
 80090aa:	6a21      	ldr	r1, [r4, #32]
 80090ac:	47b0      	blx	r6
 80090ae:	1c43      	adds	r3, r0, #1
 80090b0:	89a3      	ldrh	r3, [r4, #12]
 80090b2:	d106      	bne.n	80090c2 <__sflush_r+0x62>
 80090b4:	6829      	ldr	r1, [r5, #0]
 80090b6:	291d      	cmp	r1, #29
 80090b8:	d82c      	bhi.n	8009114 <__sflush_r+0xb4>
 80090ba:	4a29      	ldr	r2, [pc, #164]	; (8009160 <__sflush_r+0x100>)
 80090bc:	40ca      	lsrs	r2, r1
 80090be:	07d6      	lsls	r6, r2, #31
 80090c0:	d528      	bpl.n	8009114 <__sflush_r+0xb4>
 80090c2:	2200      	movs	r2, #0
 80090c4:	6062      	str	r2, [r4, #4]
 80090c6:	6922      	ldr	r2, [r4, #16]
 80090c8:	04d9      	lsls	r1, r3, #19
 80090ca:	6022      	str	r2, [r4, #0]
 80090cc:	d504      	bpl.n	80090d8 <__sflush_r+0x78>
 80090ce:	1c42      	adds	r2, r0, #1
 80090d0:	d101      	bne.n	80090d6 <__sflush_r+0x76>
 80090d2:	682b      	ldr	r3, [r5, #0]
 80090d4:	b903      	cbnz	r3, 80090d8 <__sflush_r+0x78>
 80090d6:	6560      	str	r0, [r4, #84]	; 0x54
 80090d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090da:	602f      	str	r7, [r5, #0]
 80090dc:	2900      	cmp	r1, #0
 80090de:	d0cb      	beq.n	8009078 <__sflush_r+0x18>
 80090e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090e4:	4299      	cmp	r1, r3
 80090e6:	d002      	beq.n	80090ee <__sflush_r+0x8e>
 80090e8:	4628      	mov	r0, r5
 80090ea:	f7ff faad 	bl	8008648 <_free_r>
 80090ee:	2000      	movs	r0, #0
 80090f0:	6360      	str	r0, [r4, #52]	; 0x34
 80090f2:	e7c2      	b.n	800907a <__sflush_r+0x1a>
 80090f4:	6a21      	ldr	r1, [r4, #32]
 80090f6:	2301      	movs	r3, #1
 80090f8:	4628      	mov	r0, r5
 80090fa:	47b0      	blx	r6
 80090fc:	1c41      	adds	r1, r0, #1
 80090fe:	d1c7      	bne.n	8009090 <__sflush_r+0x30>
 8009100:	682b      	ldr	r3, [r5, #0]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d0c4      	beq.n	8009090 <__sflush_r+0x30>
 8009106:	2b1d      	cmp	r3, #29
 8009108:	d001      	beq.n	800910e <__sflush_r+0xae>
 800910a:	2b16      	cmp	r3, #22
 800910c:	d101      	bne.n	8009112 <__sflush_r+0xb2>
 800910e:	602f      	str	r7, [r5, #0]
 8009110:	e7b2      	b.n	8009078 <__sflush_r+0x18>
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009118:	81a3      	strh	r3, [r4, #12]
 800911a:	e7ae      	b.n	800907a <__sflush_r+0x1a>
 800911c:	690f      	ldr	r7, [r1, #16]
 800911e:	2f00      	cmp	r7, #0
 8009120:	d0aa      	beq.n	8009078 <__sflush_r+0x18>
 8009122:	0793      	lsls	r3, r2, #30
 8009124:	bf18      	it	ne
 8009126:	2300      	movne	r3, #0
 8009128:	680e      	ldr	r6, [r1, #0]
 800912a:	bf08      	it	eq
 800912c:	694b      	ldreq	r3, [r1, #20]
 800912e:	1bf6      	subs	r6, r6, r7
 8009130:	600f      	str	r7, [r1, #0]
 8009132:	608b      	str	r3, [r1, #8]
 8009134:	2e00      	cmp	r6, #0
 8009136:	dd9f      	ble.n	8009078 <__sflush_r+0x18>
 8009138:	4633      	mov	r3, r6
 800913a:	463a      	mov	r2, r7
 800913c:	4628      	mov	r0, r5
 800913e:	6a21      	ldr	r1, [r4, #32]
 8009140:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009144:	47e0      	blx	ip
 8009146:	2800      	cmp	r0, #0
 8009148:	dc06      	bgt.n	8009158 <__sflush_r+0xf8>
 800914a:	89a3      	ldrh	r3, [r4, #12]
 800914c:	f04f 30ff 	mov.w	r0, #4294967295
 8009150:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009154:	81a3      	strh	r3, [r4, #12]
 8009156:	e790      	b.n	800907a <__sflush_r+0x1a>
 8009158:	4407      	add	r7, r0
 800915a:	1a36      	subs	r6, r6, r0
 800915c:	e7ea      	b.n	8009134 <__sflush_r+0xd4>
 800915e:	bf00      	nop
 8009160:	20400001 	.word	0x20400001

08009164 <_fflush_r>:
 8009164:	b538      	push	{r3, r4, r5, lr}
 8009166:	690b      	ldr	r3, [r1, #16]
 8009168:	4605      	mov	r5, r0
 800916a:	460c      	mov	r4, r1
 800916c:	b913      	cbnz	r3, 8009174 <_fflush_r+0x10>
 800916e:	2500      	movs	r5, #0
 8009170:	4628      	mov	r0, r5
 8009172:	bd38      	pop	{r3, r4, r5, pc}
 8009174:	b118      	cbz	r0, 800917e <_fflush_r+0x1a>
 8009176:	6983      	ldr	r3, [r0, #24]
 8009178:	b90b      	cbnz	r3, 800917e <_fflush_r+0x1a>
 800917a:	f000 f887 	bl	800928c <__sinit>
 800917e:	4b14      	ldr	r3, [pc, #80]	; (80091d0 <_fflush_r+0x6c>)
 8009180:	429c      	cmp	r4, r3
 8009182:	d11b      	bne.n	80091bc <_fflush_r+0x58>
 8009184:	686c      	ldr	r4, [r5, #4]
 8009186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0ef      	beq.n	800916e <_fflush_r+0xa>
 800918e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009190:	07d0      	lsls	r0, r2, #31
 8009192:	d404      	bmi.n	800919e <_fflush_r+0x3a>
 8009194:	0599      	lsls	r1, r3, #22
 8009196:	d402      	bmi.n	800919e <_fflush_r+0x3a>
 8009198:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800919a:	f000 f915 	bl	80093c8 <__retarget_lock_acquire_recursive>
 800919e:	4628      	mov	r0, r5
 80091a0:	4621      	mov	r1, r4
 80091a2:	f7ff ff5d 	bl	8009060 <__sflush_r>
 80091a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80091a8:	4605      	mov	r5, r0
 80091aa:	07da      	lsls	r2, r3, #31
 80091ac:	d4e0      	bmi.n	8009170 <_fflush_r+0xc>
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	059b      	lsls	r3, r3, #22
 80091b2:	d4dd      	bmi.n	8009170 <_fflush_r+0xc>
 80091b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80091b6:	f000 f908 	bl	80093ca <__retarget_lock_release_recursive>
 80091ba:	e7d9      	b.n	8009170 <_fflush_r+0xc>
 80091bc:	4b05      	ldr	r3, [pc, #20]	; (80091d4 <_fflush_r+0x70>)
 80091be:	429c      	cmp	r4, r3
 80091c0:	d101      	bne.n	80091c6 <_fflush_r+0x62>
 80091c2:	68ac      	ldr	r4, [r5, #8]
 80091c4:	e7df      	b.n	8009186 <_fflush_r+0x22>
 80091c6:	4b04      	ldr	r3, [pc, #16]	; (80091d8 <_fflush_r+0x74>)
 80091c8:	429c      	cmp	r4, r3
 80091ca:	bf08      	it	eq
 80091cc:	68ec      	ldreq	r4, [r5, #12]
 80091ce:	e7da      	b.n	8009186 <_fflush_r+0x22>
 80091d0:	08009c24 	.word	0x08009c24
 80091d4:	08009c44 	.word	0x08009c44
 80091d8:	08009c04 	.word	0x08009c04

080091dc <std>:
 80091dc:	2300      	movs	r3, #0
 80091de:	b510      	push	{r4, lr}
 80091e0:	4604      	mov	r4, r0
 80091e2:	e9c0 3300 	strd	r3, r3, [r0]
 80091e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80091ea:	6083      	str	r3, [r0, #8]
 80091ec:	8181      	strh	r1, [r0, #12]
 80091ee:	6643      	str	r3, [r0, #100]	; 0x64
 80091f0:	81c2      	strh	r2, [r0, #14]
 80091f2:	6183      	str	r3, [r0, #24]
 80091f4:	4619      	mov	r1, r3
 80091f6:	2208      	movs	r2, #8
 80091f8:	305c      	adds	r0, #92	; 0x5c
 80091fa:	f7fd fb4f 	bl	800689c <memset>
 80091fe:	4b05      	ldr	r3, [pc, #20]	; (8009214 <std+0x38>)
 8009200:	6224      	str	r4, [r4, #32]
 8009202:	6263      	str	r3, [r4, #36]	; 0x24
 8009204:	4b04      	ldr	r3, [pc, #16]	; (8009218 <std+0x3c>)
 8009206:	62a3      	str	r3, [r4, #40]	; 0x28
 8009208:	4b04      	ldr	r3, [pc, #16]	; (800921c <std+0x40>)
 800920a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800920c:	4b04      	ldr	r3, [pc, #16]	; (8009220 <std+0x44>)
 800920e:	6323      	str	r3, [r4, #48]	; 0x30
 8009210:	bd10      	pop	{r4, pc}
 8009212:	bf00      	nop
 8009214:	08009531 	.word	0x08009531
 8009218:	08009553 	.word	0x08009553
 800921c:	0800958b 	.word	0x0800958b
 8009220:	080095af 	.word	0x080095af

08009224 <_cleanup_r>:
 8009224:	4901      	ldr	r1, [pc, #4]	; (800922c <_cleanup_r+0x8>)
 8009226:	f000 b8af 	b.w	8009388 <_fwalk_reent>
 800922a:	bf00      	nop
 800922c:	08009165 	.word	0x08009165

08009230 <__sfmoreglue>:
 8009230:	2268      	movs	r2, #104	; 0x68
 8009232:	b570      	push	{r4, r5, r6, lr}
 8009234:	1e4d      	subs	r5, r1, #1
 8009236:	4355      	muls	r5, r2
 8009238:	460e      	mov	r6, r1
 800923a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800923e:	f7ff fa6b 	bl	8008718 <_malloc_r>
 8009242:	4604      	mov	r4, r0
 8009244:	b140      	cbz	r0, 8009258 <__sfmoreglue+0x28>
 8009246:	2100      	movs	r1, #0
 8009248:	e9c0 1600 	strd	r1, r6, [r0]
 800924c:	300c      	adds	r0, #12
 800924e:	60a0      	str	r0, [r4, #8]
 8009250:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009254:	f7fd fb22 	bl	800689c <memset>
 8009258:	4620      	mov	r0, r4
 800925a:	bd70      	pop	{r4, r5, r6, pc}

0800925c <__sfp_lock_acquire>:
 800925c:	4801      	ldr	r0, [pc, #4]	; (8009264 <__sfp_lock_acquire+0x8>)
 800925e:	f000 b8b3 	b.w	80093c8 <__retarget_lock_acquire_recursive>
 8009262:	bf00      	nop
 8009264:	20000451 	.word	0x20000451

08009268 <__sfp_lock_release>:
 8009268:	4801      	ldr	r0, [pc, #4]	; (8009270 <__sfp_lock_release+0x8>)
 800926a:	f000 b8ae 	b.w	80093ca <__retarget_lock_release_recursive>
 800926e:	bf00      	nop
 8009270:	20000451 	.word	0x20000451

08009274 <__sinit_lock_acquire>:
 8009274:	4801      	ldr	r0, [pc, #4]	; (800927c <__sinit_lock_acquire+0x8>)
 8009276:	f000 b8a7 	b.w	80093c8 <__retarget_lock_acquire_recursive>
 800927a:	bf00      	nop
 800927c:	20000452 	.word	0x20000452

08009280 <__sinit_lock_release>:
 8009280:	4801      	ldr	r0, [pc, #4]	; (8009288 <__sinit_lock_release+0x8>)
 8009282:	f000 b8a2 	b.w	80093ca <__retarget_lock_release_recursive>
 8009286:	bf00      	nop
 8009288:	20000452 	.word	0x20000452

0800928c <__sinit>:
 800928c:	b510      	push	{r4, lr}
 800928e:	4604      	mov	r4, r0
 8009290:	f7ff fff0 	bl	8009274 <__sinit_lock_acquire>
 8009294:	69a3      	ldr	r3, [r4, #24]
 8009296:	b11b      	cbz	r3, 80092a0 <__sinit+0x14>
 8009298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800929c:	f7ff bff0 	b.w	8009280 <__sinit_lock_release>
 80092a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80092a4:	6523      	str	r3, [r4, #80]	; 0x50
 80092a6:	4b13      	ldr	r3, [pc, #76]	; (80092f4 <__sinit+0x68>)
 80092a8:	4a13      	ldr	r2, [pc, #76]	; (80092f8 <__sinit+0x6c>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80092ae:	42a3      	cmp	r3, r4
 80092b0:	bf08      	it	eq
 80092b2:	2301      	moveq	r3, #1
 80092b4:	4620      	mov	r0, r4
 80092b6:	bf08      	it	eq
 80092b8:	61a3      	streq	r3, [r4, #24]
 80092ba:	f000 f81f 	bl	80092fc <__sfp>
 80092be:	6060      	str	r0, [r4, #4]
 80092c0:	4620      	mov	r0, r4
 80092c2:	f000 f81b 	bl	80092fc <__sfp>
 80092c6:	60a0      	str	r0, [r4, #8]
 80092c8:	4620      	mov	r0, r4
 80092ca:	f000 f817 	bl	80092fc <__sfp>
 80092ce:	2200      	movs	r2, #0
 80092d0:	2104      	movs	r1, #4
 80092d2:	60e0      	str	r0, [r4, #12]
 80092d4:	6860      	ldr	r0, [r4, #4]
 80092d6:	f7ff ff81 	bl	80091dc <std>
 80092da:	2201      	movs	r2, #1
 80092dc:	2109      	movs	r1, #9
 80092de:	68a0      	ldr	r0, [r4, #8]
 80092e0:	f7ff ff7c 	bl	80091dc <std>
 80092e4:	2202      	movs	r2, #2
 80092e6:	2112      	movs	r1, #18
 80092e8:	68e0      	ldr	r0, [r4, #12]
 80092ea:	f7ff ff77 	bl	80091dc <std>
 80092ee:	2301      	movs	r3, #1
 80092f0:	61a3      	str	r3, [r4, #24]
 80092f2:	e7d1      	b.n	8009298 <__sinit+0xc>
 80092f4:	0800988c 	.word	0x0800988c
 80092f8:	08009225 	.word	0x08009225

080092fc <__sfp>:
 80092fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092fe:	4607      	mov	r7, r0
 8009300:	f7ff ffac 	bl	800925c <__sfp_lock_acquire>
 8009304:	4b1e      	ldr	r3, [pc, #120]	; (8009380 <__sfp+0x84>)
 8009306:	681e      	ldr	r6, [r3, #0]
 8009308:	69b3      	ldr	r3, [r6, #24]
 800930a:	b913      	cbnz	r3, 8009312 <__sfp+0x16>
 800930c:	4630      	mov	r0, r6
 800930e:	f7ff ffbd 	bl	800928c <__sinit>
 8009312:	3648      	adds	r6, #72	; 0x48
 8009314:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009318:	3b01      	subs	r3, #1
 800931a:	d503      	bpl.n	8009324 <__sfp+0x28>
 800931c:	6833      	ldr	r3, [r6, #0]
 800931e:	b30b      	cbz	r3, 8009364 <__sfp+0x68>
 8009320:	6836      	ldr	r6, [r6, #0]
 8009322:	e7f7      	b.n	8009314 <__sfp+0x18>
 8009324:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009328:	b9d5      	cbnz	r5, 8009360 <__sfp+0x64>
 800932a:	4b16      	ldr	r3, [pc, #88]	; (8009384 <__sfp+0x88>)
 800932c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009330:	60e3      	str	r3, [r4, #12]
 8009332:	6665      	str	r5, [r4, #100]	; 0x64
 8009334:	f000 f847 	bl	80093c6 <__retarget_lock_init_recursive>
 8009338:	f7ff ff96 	bl	8009268 <__sfp_lock_release>
 800933c:	2208      	movs	r2, #8
 800933e:	4629      	mov	r1, r5
 8009340:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009344:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009348:	6025      	str	r5, [r4, #0]
 800934a:	61a5      	str	r5, [r4, #24]
 800934c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009350:	f7fd faa4 	bl	800689c <memset>
 8009354:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009358:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800935c:	4620      	mov	r0, r4
 800935e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009360:	3468      	adds	r4, #104	; 0x68
 8009362:	e7d9      	b.n	8009318 <__sfp+0x1c>
 8009364:	2104      	movs	r1, #4
 8009366:	4638      	mov	r0, r7
 8009368:	f7ff ff62 	bl	8009230 <__sfmoreglue>
 800936c:	4604      	mov	r4, r0
 800936e:	6030      	str	r0, [r6, #0]
 8009370:	2800      	cmp	r0, #0
 8009372:	d1d5      	bne.n	8009320 <__sfp+0x24>
 8009374:	f7ff ff78 	bl	8009268 <__sfp_lock_release>
 8009378:	230c      	movs	r3, #12
 800937a:	603b      	str	r3, [r7, #0]
 800937c:	e7ee      	b.n	800935c <__sfp+0x60>
 800937e:	bf00      	nop
 8009380:	0800988c 	.word	0x0800988c
 8009384:	ffff0001 	.word	0xffff0001

08009388 <_fwalk_reent>:
 8009388:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800938c:	4606      	mov	r6, r0
 800938e:	4688      	mov	r8, r1
 8009390:	2700      	movs	r7, #0
 8009392:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009396:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800939a:	f1b9 0901 	subs.w	r9, r9, #1
 800939e:	d505      	bpl.n	80093ac <_fwalk_reent+0x24>
 80093a0:	6824      	ldr	r4, [r4, #0]
 80093a2:	2c00      	cmp	r4, #0
 80093a4:	d1f7      	bne.n	8009396 <_fwalk_reent+0xe>
 80093a6:	4638      	mov	r0, r7
 80093a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093ac:	89ab      	ldrh	r3, [r5, #12]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d907      	bls.n	80093c2 <_fwalk_reent+0x3a>
 80093b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80093b6:	3301      	adds	r3, #1
 80093b8:	d003      	beq.n	80093c2 <_fwalk_reent+0x3a>
 80093ba:	4629      	mov	r1, r5
 80093bc:	4630      	mov	r0, r6
 80093be:	47c0      	blx	r8
 80093c0:	4307      	orrs	r7, r0
 80093c2:	3568      	adds	r5, #104	; 0x68
 80093c4:	e7e9      	b.n	800939a <_fwalk_reent+0x12>

080093c6 <__retarget_lock_init_recursive>:
 80093c6:	4770      	bx	lr

080093c8 <__retarget_lock_acquire_recursive>:
 80093c8:	4770      	bx	lr

080093ca <__retarget_lock_release_recursive>:
 80093ca:	4770      	bx	lr

080093cc <__swhatbuf_r>:
 80093cc:	b570      	push	{r4, r5, r6, lr}
 80093ce:	460e      	mov	r6, r1
 80093d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093d4:	4614      	mov	r4, r2
 80093d6:	2900      	cmp	r1, #0
 80093d8:	461d      	mov	r5, r3
 80093da:	b096      	sub	sp, #88	; 0x58
 80093dc:	da08      	bge.n	80093f0 <__swhatbuf_r+0x24>
 80093de:	2200      	movs	r2, #0
 80093e0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80093e4:	602a      	str	r2, [r5, #0]
 80093e6:	061a      	lsls	r2, r3, #24
 80093e8:	d410      	bmi.n	800940c <__swhatbuf_r+0x40>
 80093ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093ee:	e00e      	b.n	800940e <__swhatbuf_r+0x42>
 80093f0:	466a      	mov	r2, sp
 80093f2:	f000 f903 	bl	80095fc <_fstat_r>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	dbf1      	blt.n	80093de <__swhatbuf_r+0x12>
 80093fa:	9a01      	ldr	r2, [sp, #4]
 80093fc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009400:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009404:	425a      	negs	r2, r3
 8009406:	415a      	adcs	r2, r3
 8009408:	602a      	str	r2, [r5, #0]
 800940a:	e7ee      	b.n	80093ea <__swhatbuf_r+0x1e>
 800940c:	2340      	movs	r3, #64	; 0x40
 800940e:	2000      	movs	r0, #0
 8009410:	6023      	str	r3, [r4, #0]
 8009412:	b016      	add	sp, #88	; 0x58
 8009414:	bd70      	pop	{r4, r5, r6, pc}
	...

08009418 <__smakebuf_r>:
 8009418:	898b      	ldrh	r3, [r1, #12]
 800941a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800941c:	079d      	lsls	r5, r3, #30
 800941e:	4606      	mov	r6, r0
 8009420:	460c      	mov	r4, r1
 8009422:	d507      	bpl.n	8009434 <__smakebuf_r+0x1c>
 8009424:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009428:	6023      	str	r3, [r4, #0]
 800942a:	6123      	str	r3, [r4, #16]
 800942c:	2301      	movs	r3, #1
 800942e:	6163      	str	r3, [r4, #20]
 8009430:	b002      	add	sp, #8
 8009432:	bd70      	pop	{r4, r5, r6, pc}
 8009434:	466a      	mov	r2, sp
 8009436:	ab01      	add	r3, sp, #4
 8009438:	f7ff ffc8 	bl	80093cc <__swhatbuf_r>
 800943c:	9900      	ldr	r1, [sp, #0]
 800943e:	4605      	mov	r5, r0
 8009440:	4630      	mov	r0, r6
 8009442:	f7ff f969 	bl	8008718 <_malloc_r>
 8009446:	b948      	cbnz	r0, 800945c <__smakebuf_r+0x44>
 8009448:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800944c:	059a      	lsls	r2, r3, #22
 800944e:	d4ef      	bmi.n	8009430 <__smakebuf_r+0x18>
 8009450:	f023 0303 	bic.w	r3, r3, #3
 8009454:	f043 0302 	orr.w	r3, r3, #2
 8009458:	81a3      	strh	r3, [r4, #12]
 800945a:	e7e3      	b.n	8009424 <__smakebuf_r+0xc>
 800945c:	4b0d      	ldr	r3, [pc, #52]	; (8009494 <__smakebuf_r+0x7c>)
 800945e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009460:	89a3      	ldrh	r3, [r4, #12]
 8009462:	6020      	str	r0, [r4, #0]
 8009464:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009468:	81a3      	strh	r3, [r4, #12]
 800946a:	9b00      	ldr	r3, [sp, #0]
 800946c:	6120      	str	r0, [r4, #16]
 800946e:	6163      	str	r3, [r4, #20]
 8009470:	9b01      	ldr	r3, [sp, #4]
 8009472:	b15b      	cbz	r3, 800948c <__smakebuf_r+0x74>
 8009474:	4630      	mov	r0, r6
 8009476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800947a:	f000 f8d1 	bl	8009620 <_isatty_r>
 800947e:	b128      	cbz	r0, 800948c <__smakebuf_r+0x74>
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	f023 0303 	bic.w	r3, r3, #3
 8009486:	f043 0301 	orr.w	r3, r3, #1
 800948a:	81a3      	strh	r3, [r4, #12]
 800948c:	89a0      	ldrh	r0, [r4, #12]
 800948e:	4305      	orrs	r5, r0
 8009490:	81a5      	strh	r5, [r4, #12]
 8009492:	e7cd      	b.n	8009430 <__smakebuf_r+0x18>
 8009494:	08009225 	.word	0x08009225

08009498 <_malloc_usable_size_r>:
 8009498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800949c:	1f18      	subs	r0, r3, #4
 800949e:	2b00      	cmp	r3, #0
 80094a0:	bfbc      	itt	lt
 80094a2:	580b      	ldrlt	r3, [r1, r0]
 80094a4:	18c0      	addlt	r0, r0, r3
 80094a6:	4770      	bx	lr

080094a8 <_raise_r>:
 80094a8:	291f      	cmp	r1, #31
 80094aa:	b538      	push	{r3, r4, r5, lr}
 80094ac:	4604      	mov	r4, r0
 80094ae:	460d      	mov	r5, r1
 80094b0:	d904      	bls.n	80094bc <_raise_r+0x14>
 80094b2:	2316      	movs	r3, #22
 80094b4:	6003      	str	r3, [r0, #0]
 80094b6:	f04f 30ff 	mov.w	r0, #4294967295
 80094ba:	bd38      	pop	{r3, r4, r5, pc}
 80094bc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80094be:	b112      	cbz	r2, 80094c6 <_raise_r+0x1e>
 80094c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094c4:	b94b      	cbnz	r3, 80094da <_raise_r+0x32>
 80094c6:	4620      	mov	r0, r4
 80094c8:	f000 f830 	bl	800952c <_getpid_r>
 80094cc:	462a      	mov	r2, r5
 80094ce:	4601      	mov	r1, r0
 80094d0:	4620      	mov	r0, r4
 80094d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094d6:	f000 b817 	b.w	8009508 <_kill_r>
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d00a      	beq.n	80094f4 <_raise_r+0x4c>
 80094de:	1c59      	adds	r1, r3, #1
 80094e0:	d103      	bne.n	80094ea <_raise_r+0x42>
 80094e2:	2316      	movs	r3, #22
 80094e4:	6003      	str	r3, [r0, #0]
 80094e6:	2001      	movs	r0, #1
 80094e8:	e7e7      	b.n	80094ba <_raise_r+0x12>
 80094ea:	2400      	movs	r4, #0
 80094ec:	4628      	mov	r0, r5
 80094ee:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094f2:	4798      	blx	r3
 80094f4:	2000      	movs	r0, #0
 80094f6:	e7e0      	b.n	80094ba <_raise_r+0x12>

080094f8 <raise>:
 80094f8:	4b02      	ldr	r3, [pc, #8]	; (8009504 <raise+0xc>)
 80094fa:	4601      	mov	r1, r0
 80094fc:	6818      	ldr	r0, [r3, #0]
 80094fe:	f7ff bfd3 	b.w	80094a8 <_raise_r>
 8009502:	bf00      	nop
 8009504:	2000003c 	.word	0x2000003c

08009508 <_kill_r>:
 8009508:	b538      	push	{r3, r4, r5, lr}
 800950a:	2300      	movs	r3, #0
 800950c:	4d06      	ldr	r5, [pc, #24]	; (8009528 <_kill_r+0x20>)
 800950e:	4604      	mov	r4, r0
 8009510:	4608      	mov	r0, r1
 8009512:	4611      	mov	r1, r2
 8009514:	602b      	str	r3, [r5, #0]
 8009516:	f7f8 fc5a 	bl	8001dce <_kill>
 800951a:	1c43      	adds	r3, r0, #1
 800951c:	d102      	bne.n	8009524 <_kill_r+0x1c>
 800951e:	682b      	ldr	r3, [r5, #0]
 8009520:	b103      	cbz	r3, 8009524 <_kill_r+0x1c>
 8009522:	6023      	str	r3, [r4, #0]
 8009524:	bd38      	pop	{r3, r4, r5, pc}
 8009526:	bf00      	nop
 8009528:	2000044c 	.word	0x2000044c

0800952c <_getpid_r>:
 800952c:	f7f8 bc48 	b.w	8001dc0 <_getpid>

08009530 <__sread>:
 8009530:	b510      	push	{r4, lr}
 8009532:	460c      	mov	r4, r1
 8009534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009538:	f000 f894 	bl	8009664 <_read_r>
 800953c:	2800      	cmp	r0, #0
 800953e:	bfab      	itete	ge
 8009540:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009542:	89a3      	ldrhlt	r3, [r4, #12]
 8009544:	181b      	addge	r3, r3, r0
 8009546:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800954a:	bfac      	ite	ge
 800954c:	6563      	strge	r3, [r4, #84]	; 0x54
 800954e:	81a3      	strhlt	r3, [r4, #12]
 8009550:	bd10      	pop	{r4, pc}

08009552 <__swrite>:
 8009552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009556:	461f      	mov	r7, r3
 8009558:	898b      	ldrh	r3, [r1, #12]
 800955a:	4605      	mov	r5, r0
 800955c:	05db      	lsls	r3, r3, #23
 800955e:	460c      	mov	r4, r1
 8009560:	4616      	mov	r6, r2
 8009562:	d505      	bpl.n	8009570 <__swrite+0x1e>
 8009564:	2302      	movs	r3, #2
 8009566:	2200      	movs	r2, #0
 8009568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800956c:	f000 f868 	bl	8009640 <_lseek_r>
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	4632      	mov	r2, r6
 8009574:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009578:	81a3      	strh	r3, [r4, #12]
 800957a:	4628      	mov	r0, r5
 800957c:	463b      	mov	r3, r7
 800957e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009582:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009586:	f000 b817 	b.w	80095b8 <_write_r>

0800958a <__sseek>:
 800958a:	b510      	push	{r4, lr}
 800958c:	460c      	mov	r4, r1
 800958e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009592:	f000 f855 	bl	8009640 <_lseek_r>
 8009596:	1c43      	adds	r3, r0, #1
 8009598:	89a3      	ldrh	r3, [r4, #12]
 800959a:	bf15      	itete	ne
 800959c:	6560      	strne	r0, [r4, #84]	; 0x54
 800959e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80095a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80095a6:	81a3      	strheq	r3, [r4, #12]
 80095a8:	bf18      	it	ne
 80095aa:	81a3      	strhne	r3, [r4, #12]
 80095ac:	bd10      	pop	{r4, pc}

080095ae <__sclose>:
 80095ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095b2:	f000 b813 	b.w	80095dc <_close_r>
	...

080095b8 <_write_r>:
 80095b8:	b538      	push	{r3, r4, r5, lr}
 80095ba:	4604      	mov	r4, r0
 80095bc:	4608      	mov	r0, r1
 80095be:	4611      	mov	r1, r2
 80095c0:	2200      	movs	r2, #0
 80095c2:	4d05      	ldr	r5, [pc, #20]	; (80095d8 <_write_r+0x20>)
 80095c4:	602a      	str	r2, [r5, #0]
 80095c6:	461a      	mov	r2, r3
 80095c8:	f7f8 fc38 	bl	8001e3c <_write>
 80095cc:	1c43      	adds	r3, r0, #1
 80095ce:	d102      	bne.n	80095d6 <_write_r+0x1e>
 80095d0:	682b      	ldr	r3, [r5, #0]
 80095d2:	b103      	cbz	r3, 80095d6 <_write_r+0x1e>
 80095d4:	6023      	str	r3, [r4, #0]
 80095d6:	bd38      	pop	{r3, r4, r5, pc}
 80095d8:	2000044c 	.word	0x2000044c

080095dc <_close_r>:
 80095dc:	b538      	push	{r3, r4, r5, lr}
 80095de:	2300      	movs	r3, #0
 80095e0:	4d05      	ldr	r5, [pc, #20]	; (80095f8 <_close_r+0x1c>)
 80095e2:	4604      	mov	r4, r0
 80095e4:	4608      	mov	r0, r1
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	f7f8 fc44 	bl	8001e74 <_close>
 80095ec:	1c43      	adds	r3, r0, #1
 80095ee:	d102      	bne.n	80095f6 <_close_r+0x1a>
 80095f0:	682b      	ldr	r3, [r5, #0]
 80095f2:	b103      	cbz	r3, 80095f6 <_close_r+0x1a>
 80095f4:	6023      	str	r3, [r4, #0]
 80095f6:	bd38      	pop	{r3, r4, r5, pc}
 80095f8:	2000044c 	.word	0x2000044c

080095fc <_fstat_r>:
 80095fc:	b538      	push	{r3, r4, r5, lr}
 80095fe:	2300      	movs	r3, #0
 8009600:	4d06      	ldr	r5, [pc, #24]	; (800961c <_fstat_r+0x20>)
 8009602:	4604      	mov	r4, r0
 8009604:	4608      	mov	r0, r1
 8009606:	4611      	mov	r1, r2
 8009608:	602b      	str	r3, [r5, #0]
 800960a:	f7f8 fc3e 	bl	8001e8a <_fstat>
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	d102      	bne.n	8009618 <_fstat_r+0x1c>
 8009612:	682b      	ldr	r3, [r5, #0]
 8009614:	b103      	cbz	r3, 8009618 <_fstat_r+0x1c>
 8009616:	6023      	str	r3, [r4, #0]
 8009618:	bd38      	pop	{r3, r4, r5, pc}
 800961a:	bf00      	nop
 800961c:	2000044c 	.word	0x2000044c

08009620 <_isatty_r>:
 8009620:	b538      	push	{r3, r4, r5, lr}
 8009622:	2300      	movs	r3, #0
 8009624:	4d05      	ldr	r5, [pc, #20]	; (800963c <_isatty_r+0x1c>)
 8009626:	4604      	mov	r4, r0
 8009628:	4608      	mov	r0, r1
 800962a:	602b      	str	r3, [r5, #0]
 800962c:	f7f8 fc3c 	bl	8001ea8 <_isatty>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d102      	bne.n	800963a <_isatty_r+0x1a>
 8009634:	682b      	ldr	r3, [r5, #0]
 8009636:	b103      	cbz	r3, 800963a <_isatty_r+0x1a>
 8009638:	6023      	str	r3, [r4, #0]
 800963a:	bd38      	pop	{r3, r4, r5, pc}
 800963c:	2000044c 	.word	0x2000044c

08009640 <_lseek_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4604      	mov	r4, r0
 8009644:	4608      	mov	r0, r1
 8009646:	4611      	mov	r1, r2
 8009648:	2200      	movs	r2, #0
 800964a:	4d05      	ldr	r5, [pc, #20]	; (8009660 <_lseek_r+0x20>)
 800964c:	602a      	str	r2, [r5, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	f7f8 fc34 	bl	8001ebc <_lseek>
 8009654:	1c43      	adds	r3, r0, #1
 8009656:	d102      	bne.n	800965e <_lseek_r+0x1e>
 8009658:	682b      	ldr	r3, [r5, #0]
 800965a:	b103      	cbz	r3, 800965e <_lseek_r+0x1e>
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	bd38      	pop	{r3, r4, r5, pc}
 8009660:	2000044c 	.word	0x2000044c

08009664 <_read_r>:
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4604      	mov	r4, r0
 8009668:	4608      	mov	r0, r1
 800966a:	4611      	mov	r1, r2
 800966c:	2200      	movs	r2, #0
 800966e:	4d05      	ldr	r5, [pc, #20]	; (8009684 <_read_r+0x20>)
 8009670:	602a      	str	r2, [r5, #0]
 8009672:	461a      	mov	r2, r3
 8009674:	f7f8 fbc5 	bl	8001e02 <_read>
 8009678:	1c43      	adds	r3, r0, #1
 800967a:	d102      	bne.n	8009682 <_read_r+0x1e>
 800967c:	682b      	ldr	r3, [r5, #0]
 800967e:	b103      	cbz	r3, 8009682 <_read_r+0x1e>
 8009680:	6023      	str	r3, [r4, #0]
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	2000044c 	.word	0x2000044c

08009688 <_init>:
 8009688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968a:	bf00      	nop
 800968c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800968e:	bc08      	pop	{r3}
 8009690:	469e      	mov	lr, r3
 8009692:	4770      	bx	lr

08009694 <_fini>:
 8009694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009696:	bf00      	nop
 8009698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800969a:	bc08      	pop	{r3}
 800969c:	469e      	mov	lr, r3
 800969e:	4770      	bx	lr
