Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\tasker\Projects\ECE178_nios_system_20_1\ECE178_nios_20_1.qsys --block-symbol-file --output-directory=C:\Users\tasker\Projects\ECE178_nios_system_20_1\ECE178_nios_20_1 --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys
Progress: Reading input file
Progress: Adding High_Res_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module High_Res_Timer
Progress: Adding LEDG [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDG
Progress: Adding System_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module System_Timer
Progress: Adding hex0_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex0_3
Progress: Adding hex4_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex4_7
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ledr [altera_avalon_pio 20.1]
Progress: Parameterizing module ledr
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding switches0_17 [altera_avalon_pio 20.1]
Progress: Parameterizing module switches0_17
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\tasker\Projects\ECE178_nios_system_20_1\ECE178_nios_20_1.qsys --synthesis=VERILOG --output-directory=C:\Users\tasker\Projects\ECE178_nios_system_20_1\ECE178_nios_20_1\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ECE178_nios_system_20_1/ECE178_nios_20_1.qsys
Progress: Reading input file
Progress: Adding High_Res_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module High_Res_Timer
Progress: Adding LEDG [altera_avalon_pio 20.1]
Progress: Parameterizing module LEDG
Progress: Adding System_Timer [altera_avalon_timer 20.1]
Progress: Parameterizing module System_Timer
Progress: Adding hex0_3 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex0_3
Progress: Adding hex4_7 [altera_avalon_pio 20.1]
Progress: Parameterizing module hex4_7
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ledr [altera_avalon_pio 20.1]
Progress: Parameterizing module ledr
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 20.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 20.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram_0 [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_0
Progress: Adding sram_0 [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_0
Progress: Adding switches0_17 [altera_avalon_pio 20.1]
Progress: Parameterizing module switches0_17
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ECE178_nios_20_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: ECE178_nios_20_1.sdram_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: ECE178_nios_20_1.switches0_17: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ECE178_nios_20_1.sys_sdram_pll_0: Refclk Freq: 50.0
Info: ECE178_nios_20_1: Generating ECE178_nios_20_1 "ECE178_nios_20_1" for QUARTUS_SYNTH
Info: High_Res_Timer: Starting RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'
Info: High_Res_Timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_High_Res_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0002_High_Res_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0002_High_Res_Timer_gen//ECE178_nios_20_1_High_Res_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: High_Res_Timer: Done RTL generation for module 'ECE178_nios_20_1_High_Res_Timer'
Info: High_Res_Timer: "ECE178_nios_20_1" instantiated altera_avalon_timer "High_Res_Timer"
Info: LEDG: Starting RTL generation for module 'ECE178_nios_20_1_LEDG'
Info: LEDG:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_LEDG --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0003_LEDG_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0003_LEDG_gen//ECE178_nios_20_1_LEDG_component_configuration.pl  --do_build_sim=0  ]
Info: LEDG: Done RTL generation for module 'ECE178_nios_20_1_LEDG'
Info: LEDG: "ECE178_nios_20_1" instantiated altera_avalon_pio "LEDG"
Info: System_Timer: Starting RTL generation for module 'ECE178_nios_20_1_System_Timer'
Info: System_Timer:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE178_nios_20_1_System_Timer --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0004_System_Timer_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0004_System_Timer_gen//ECE178_nios_20_1_System_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: System_Timer: Done RTL generation for module 'ECE178_nios_20_1_System_Timer'
Info: System_Timer: "ECE178_nios_20_1" instantiated altera_avalon_timer "System_Timer"
Info: hex0_3: Starting RTL generation for module 'ECE178_nios_20_1_hex0_3'
Info: hex0_3:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_hex0_3 --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0005_hex0_3_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0005_hex0_3_gen//ECE178_nios_20_1_hex0_3_component_configuration.pl  --do_build_sim=0  ]
Info: hex0_3: Done RTL generation for module 'ECE178_nios_20_1_hex0_3'
Info: hex0_3: "ECE178_nios_20_1" instantiated altera_avalon_pio "hex0_3"
Info: jtag_uart_0: Starting RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE178_nios_20_1_jtag_uart_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0006_jtag_uart_0_gen//ECE178_nios_20_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'ECE178_nios_20_1_jtag_uart_0'
Info: jtag_uart_0: "ECE178_nios_20_1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: ledr: Starting RTL generation for module 'ECE178_nios_20_1_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_ledr --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0007_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0007_ledr_gen//ECE178_nios_20_1_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'ECE178_nios_20_1_ledr'
Info: ledr: "ECE178_nios_20_1" instantiated altera_avalon_pio "ledr"
Info: nios2_gen2_0: "ECE178_nios_20_1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ECE178_nios_20_1_onchip_memory2_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0008_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0008_onchip_memory2_0_gen//ECE178_nios_20_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'ECE178_nios_20_1_onchip_memory2_0'
Info: onchip_memory2_0: "ECE178_nios_20_1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram_0: Starting RTL generation for module 'ECE178_nios_20_1_sdram_0'
Info: sdram_0:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=ECE178_nios_20_1_sdram_0 --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0009_sdram_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0009_sdram_0_gen//ECE178_nios_20_1_sdram_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_0: Done RTL generation for module 'ECE178_nios_20_1_sdram_0'
Info: sdram_0: "ECE178_nios_20_1" instantiated altera_avalon_new_sdram_controller "sdram_0"
Info: switches0_17: Starting RTL generation for module 'ECE178_nios_20_1_switches0_17'
Info: switches0_17:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE178_nios_20_1_switches0_17 --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0010_switches0_17_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0010_switches0_17_gen//ECE178_nios_20_1_switches0_17_component_configuration.pl  --do_build_sim=0  ]
Info: switches0_17: Done RTL generation for module 'ECE178_nios_20_1_switches0_17'
Info: switches0_17: "ECE178_nios_20_1" instantiated altera_avalon_pio "switches0_17"
Info: sys_sdram_pll_0: "ECE178_nios_20_1" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "ECE178_nios_20_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "ECE178_nios_20_1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "ECE178_nios_20_1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/20.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/20.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=ECE178_nios_20_1_nios2_gen2_0_cpu --dir=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/20.1/quartus/bin64/ --verilog --config=C:/Users/tasker/AppData/Local/Temp/alt8548_5832821237847046470.dir/0013_cpu_gen//ECE178_nios_20_1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.10.12 23:43:07 (*) Starting Nios II generation
Info: cpu: # 2020.10.12 23:43:07 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.10.12 23:43:07 (*)   Creating all objects for CPU
Info: cpu: # 2020.10.12 23:43:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.10.12 23:43:07 (*)   Creating plain-text RTL
Info: cpu: # 2020.10.12 23:43:08 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'ECE178_nios_20_1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/tasker/Projects/ECE178_nios_system_20_1/ECE178_nios_20_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/tasker/Projects/ECE178_nios_system_20_1/ECE178_nios_20_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/tasker/Projects/ECE178_nios_system_20_1/ECE178_nios_20_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: ECE178_nios_20_1: Done "ECE178_nios_20_1" with 37 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
