// Seed: 339676106
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output supply0 id_8,
    output wor id_9,
    output tri1 id_10
);
  assign id_9 = id_6 << 1;
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_2 #(
    parameter id_17 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  output wire id_31;
  inout wire id_30;
  output wire id_29;
  input wire id_28;
  module_0 modCall_1 ();
  input wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire _id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[id_17] = -1;
endmodule
