# do mux_nor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/cs254/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/cs254/Documents/mux_nor/mux_nor.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:35 on Feb 04,2020
# vcom -reportprogress 300 -93 -work work /home/cs254/Documents/mux_nor/mux_nor.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_nor
# -- Compiling architecture sms of mux_nor
# -- Compiling entity mux
# -- Compiling architecture structure of mux
# End time: 01:10:35 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/cs254/Documents/mux_nor/TestBench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:10:35 on Feb 04,2020
# vcom -reportprogress 300 -93 -work work /home/cs254/Documents/mux_nor/TestBench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TestBench
# -- Compiling architecture behavior of TestBench
# End time: 01:10:35 on Feb 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" TestBench 
# Start time: 01:10:35 on Feb 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavior)
# Loading work.mux_nor(sms)
# Loading work.mux(structure)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 01:11:54 on Feb 04,2020, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
