Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xvivado/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 445b364d17ca44bd8c64011c66f38235 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MIPS_CPU_tb_behav xil_defaultlib.MIPS_CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/led_unit.v" Line 1. Module led_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/data_to_segment.v" Line 1. Module data_to_segment(DATA_WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/integer_to_segment.v" Line 1. Module integer_to_segment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YANGQING/Desktop/open-hust-verilog-master/tick_divider.v" Line 1. Module tick_divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.integer_to_segment
Compiling module xil_defaultlib.data_to_segment(DATA_WIDTH=32)
Compiling module xil_defaultlib.led_unit
Compiling module xil_defaultlib.tick_divider
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.MIPS_CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot MIPS_CPU_tb_behav
