

================================================================
== Vitis HLS Report for 'radix_Pipeline_VITIS_LOOP_43_6'
================================================================
* Date:           Sun Dec 11 17:47:39 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Radix
* Solution:       radix01 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_6  |       16|       16|         3|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       32|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       28|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       28|      156|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_126_p2   |         +|   0|  0|  12|           4|           1|
    |icmp_ln43_fu_120_p2  |      icmp|   0|  0|   9|           4|           5|
    |or_ln44_1_fu_205_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln44_2_fu_215_p2  |        or|   0|  0|   3|           3|           2|
    |or_ln44_fu_174_p2    |        or|   0|  0|   3|           3|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          18|          13|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  14|          3|    1|          3|
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_countingSort_counter6_1  |   9|          2|    4|          8|
    |countingSort_counter6_fu_54               |   9|          2|    4|          8|
    |vla1_address0                             |  14|          3|    3|          9|
    |vla1_address1                             |  14|          3|    3|          9|
    |vla1_d0                                   |  14|          3|    8|         24|
    |vla1_d1                                   |  14|          3|    8|         24|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 124|         27|   35|         93|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |countingSort_counter6_fu_54  |  4|   0|    4|          0|
    |icmp_ln43_reg_232            |  1|   0|    1|          0|
    |shl_ln5_reg_246              |  1|   0|    3|          2|
    |trunc_ln44_2_reg_252         |  8|   0|    8|          0|
    |trunc_ln44_3_reg_257         |  8|   0|    8|          0|
    |trunc_ln44_reg_241           |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 28|   0|   30|          2|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  radix_Pipeline_VITIS_LOOP_43_6|  return value|
|output_r_address0  |  out|    4|   ap_memory|                        output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                        output_r|         array|
|output_r_q0        |   in|   32|   ap_memory|                        output_r|         array|
|vla1_address0      |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce0           |  out|    1|   ap_memory|                            vla1|         array|
|vla1_we0           |  out|    1|   ap_memory|                            vla1|         array|
|vla1_d0            |  out|    8|   ap_memory|                            vla1|         array|
|vla1_address1      |  out|    3|   ap_memory|                            vla1|         array|
|vla1_ce1           |  out|    1|   ap_memory|                            vla1|         array|
|vla1_we1           |  out|    1|   ap_memory|                            vla1|         array|
|vla1_d1            |  out|    8|   ap_memory|                            vla1|         array|
+-------------------+-----+-----+------------+--------------------------------+--------------+

