.. _VUnit:

Introduction to VUnit
#####################

:doc:`VUnit <vunit:index>` is an open source unit testing framework for VHDL and System Verilog.

.. figure:: _static/img/vunit.png
  :alt: Block diagram of VUnit
  :width: 100%
  :align: center

  Block diagram of VUnit (see :doc:`vunit:about`).

* Unit testing management.
* Utility HDL libraries.

  * Verification Components.

*TBC*

* https://gitlab.com/RamadrianG/wiki---fpga-para-todos/-/wikis/VUnit
