{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1610976432025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1610976432034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 18 15:27:11 2021 " "Processing started: Mon Jan 18 15:27:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1610976432034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1610976432034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1610976432034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1610976433221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1610976433221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610976450624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610976450624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1610976450626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1610976450626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1610976450997 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(121) " "Verilog HDL warning at testbench.v(121): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 121 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1610976451001 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(134) " "Verilog HDL warning at testbench.v(134): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 134 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1610976451001 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_en testbench.v(151) " "Verilog HDL Always Construct warning at testbench.v(151): variable \"wr_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451001 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd_en testbench.v(151) " "Verilog HDL Always Construct warning at testbench.v(151): variable \"rd_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "empty testbench.v(151) " "Verilog HDL Always Construct warning at testbench.v(151): variable \"empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "full testbench.v(151) " "Verilog HDL Always Construct warning at testbench.v(151): variable \"full\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_counter testbench.v(152) " "Verilog HDL Always Construct warning at testbench.v(152): variable \"fifo_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_out testbench.v(152) " "Verilog HDL Always Construct warning at testbench.v(152): variable \"data_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(156) " "Verilog HDL warning at testbench.v(156): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 156 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1610976451002 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:dut " "Elaborating entity \"fifo\" for hierarchy \"fifo:dut\"" {  } { { "testbench.v" "dut" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1610976451133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(83) " "Verilog HDL assignment warning at FIFO.v(83): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610976451139 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FIFO.v(91) " "Verilog HDL assignment warning at FIFO.v(91): truncated value with size 32 to match size of target (3)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610976451139 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(119) " "Verilog HDL assignment warning at FIFO.v(119): truncated value with size 32 to match size of target (4)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610976451139 "|testbench|fifo:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO.v(130) " "Verilog HDL assignment warning at FIFO.v(130): truncated value with size 32 to match size of target (4)" {  } { { "FIFO.v" "" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/FIFO.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1610976451139 "|testbench|fifo:dut"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "/home/mtodorov/Documents/Internship_exercises/4.FIFO/testbench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1610976451438 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1610976451438 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1372 " "Peak virtual memory: 1372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1610976452667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 18 15:27:32 2021 " "Processing ended: Mon Jan 18 15:27:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1610976452667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1610976452667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1610976452667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1610976452667 ""}
