Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Jun  9 18:17:50 2021
| Host             : lucetre running 64-bit major release  (build 9200)
| Command          : report_power -file mm_multiplier_power_routed.rpt -pb mm_multiplier_power_summary_routed.pb -rpx mm_multiplier_power_routed.rpx
| Design           : mm_multiplier
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 675.488 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 674.448                           |
| Device Static (W)        | 1.039                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |   280.362 |   159964 |       --- |             --- |
|   LUT as Logic          |   228.316 |    43968 |     53200 |           82.65 |
|   Register              |    28.486 |    75658 |    106400 |           71.11 |
|   LUT as Shift Register |    12.381 |     2581 |     17400 |           14.83 |
|   CARRY4                |     9.998 |     4416 |     13300 |           33.20 |
|   F7/F8 Muxes           |     1.175 |     1248 |     53200 |            2.35 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |    20930 |       --- |             --- |
| Signals                 |   369.620 |    98761 |       --- |             --- |
| DSPs                    |    21.557 |      128 |       220 |           58.18 |
| I/O                     |     2.910 |       76 |       200 |           38.00 |
| Static Power            |     1.039 |          |           |                 |
| Total                   |   675.488 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   671.973 |     671.674 |      0.299 |
| Vccaux    |       1.800 |     0.327 |       0.227 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.315 |       1.314 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| mm_multiplier      |   674.448 |
|   MATRIX[0].MY_PE  |    10.573 |
|     UUT            |     9.693 |
|       U0           |     9.693 |
|   MATRIX[10].MY_PE |    10.289 |
|     UUT            |    10.198 |
|       U0           |    10.198 |
|   MATRIX[11].MY_PE |     9.999 |
|     UUT            |     9.905 |
|       U0           |     9.905 |
|   MATRIX[12].MY_PE |    10.109 |
|     UUT            |    10.025 |
|       U0           |    10.025 |
|   MATRIX[13].MY_PE |    10.167 |
|     UUT            |    10.077 |
|       U0           |    10.077 |
|   MATRIX[14].MY_PE |    11.015 |
|     UUT            |    10.925 |
|       U0           |    10.925 |
|   MATRIX[15].MY_PE |    10.077 |
|     UUT            |     9.725 |
|       U0           |     9.725 |
|   MATRIX[16].MY_PE |    10.186 |
|     UUT            |    10.101 |
|       U0           |    10.101 |
|   MATRIX[17].MY_PE |    10.046 |
|     UUT            |     9.961 |
|       U0           |     9.961 |
|   MATRIX[18].MY_PE |    10.443 |
|     UUT            |    10.359 |
|       U0           |    10.359 |
|   MATRIX[19].MY_PE |     9.855 |
|     UUT            |     9.767 |
|       U0           |     9.767 |
|   MATRIX[1].MY_PE  |    10.274 |
|     UUT            |     9.830 |
|       U0           |     9.830 |
|   MATRIX[20].MY_PE |    10.514 |
|     UUT            |    10.431 |
|       U0           |    10.431 |
|   MATRIX[21].MY_PE |    10.095 |
|     UUT            |    10.004 |
|       U0           |    10.004 |
|   MATRIX[22].MY_PE |     9.907 |
|     UUT            |     9.818 |
|       U0           |     9.818 |
|   MATRIX[23].MY_PE |     9.626 |
|     UUT            |     9.447 |
|       U0           |     9.447 |
|   MATRIX[24].MY_PE |     9.988 |
|     UUT            |     9.900 |
|       U0           |     9.900 |
|   MATRIX[25].MY_PE |    10.282 |
|     UUT            |    10.182 |
|       U0           |    10.182 |
|   MATRIX[26].MY_PE |     9.880 |
|     UUT            |     9.794 |
|       U0           |     9.794 |
|   MATRIX[27].MY_PE |     9.843 |
|     UUT            |     9.751 |
|       U0           |     9.751 |
|   MATRIX[28].MY_PE |    10.989 |
|     UUT            |    10.898 |
|       U0           |    10.898 |
|   MATRIX[29].MY_PE |    10.038 |
|     UUT            |     9.948 |
|       U0           |     9.948 |
|   MATRIX[2].MY_PE  |    10.430 |
|     UUT            |    10.349 |
|       U0           |    10.349 |
|   MATRIX[30].MY_PE |     9.532 |
|     UUT            |     9.444 |
|       U0           |     9.444 |
|   MATRIX[31].MY_PE |    10.038 |
|     UUT            |     9.815 |
|       U0           |     9.815 |
|   MATRIX[32].MY_PE |     9.993 |
|     UUT            |     9.905 |
|       U0           |     9.905 |
|   MATRIX[33].MY_PE |     9.982 |
|     UUT            |     9.899 |
|       U0           |     9.899 |
|   MATRIX[34].MY_PE |    10.144 |
|     UUT            |    10.063 |
|       U0           |    10.063 |
|   MATRIX[35].MY_PE |     9.862 |
|     UUT            |     9.783 |
|       U0           |     9.783 |
|   MATRIX[36].MY_PE |    10.754 |
|     UUT            |    10.666 |
|       U0           |    10.666 |
|   MATRIX[37].MY_PE |    10.189 |
|     UUT            |    10.098 |
|       U0           |    10.098 |
|   MATRIX[38].MY_PE |    10.035 |
|     UUT            |     9.950 |
|       U0           |     9.950 |
|   MATRIX[39].MY_PE |     9.577 |
|     UUT            |     9.419 |
|       U0           |     9.419 |
|   MATRIX[3].MY_PE  |     9.963 |
|     UUT            |     9.883 |
|       U0           |     9.883 |
|   MATRIX[40].MY_PE |    10.155 |
|     UUT            |    10.062 |
|       U0           |    10.062 |
|   MATRIX[41].MY_PE |    10.030 |
|     UUT            |     9.946 |
|       U0           |     9.946 |
|   MATRIX[42].MY_PE |     9.891 |
|     UUT            |     9.808 |
|       U0           |     9.808 |
|   MATRIX[43].MY_PE |     9.911 |
|     UUT            |     9.832 |
|       U0           |     9.832 |
|   MATRIX[44].MY_PE |    10.730 |
|     UUT            |    10.641 |
|       U0           |    10.641 |
|   MATRIX[45].MY_PE |    10.399 |
|     UUT            |    10.307 |
|       U0           |    10.307 |
|   MATRIX[46].MY_PE |    10.266 |
|     UUT            |    10.184 |
|       U0           |    10.184 |
|   MATRIX[47].MY_PE |     9.939 |
|     UUT            |     9.748 |
|       U0           |     9.748 |
|   MATRIX[48].MY_PE |     9.841 |
|     UUT            |     9.750 |
|       U0           |     9.750 |
|   MATRIX[49].MY_PE |    10.151 |
|     UUT            |    10.069 |
|       U0           |    10.069 |
|   MATRIX[4].MY_PE  |     9.864 |
|     UUT            |     9.780 |
|       U0           |     9.780 |
|   MATRIX[50].MY_PE |     9.924 |
|     UUT            |     9.839 |
|       U0           |     9.839 |
|   MATRIX[51].MY_PE |     9.750 |
|     UUT            |     9.668 |
|       U0           |     9.668 |
|   MATRIX[52].MY_PE |    10.598 |
|     UUT            |    10.515 |
|       U0           |    10.515 |
|   MATRIX[53].MY_PE |     9.928 |
|     UUT            |     9.839 |
|       U0           |     9.839 |
|   MATRIX[54].MY_PE |     9.815 |
|     UUT            |     9.732 |
|       U0           |     9.732 |
|   MATRIX[55].MY_PE |    10.395 |
|     UUT            |    10.310 |
|       U0           |    10.310 |
|   MATRIX[56].MY_PE |    10.118 |
|     UUT            |     9.972 |
|       U0           |     9.972 |
|   MATRIX[57].MY_PE |    10.483 |
|     UUT            |    10.337 |
|       U0           |    10.337 |
|   MATRIX[58].MY_PE |    10.255 |
|     UUT            |    10.106 |
|       U0           |    10.106 |
|   MATRIX[59].MY_PE |     9.721 |
|     UUT            |     9.571 |
|       U0           |     9.571 |
|   MATRIX[5].MY_PE  |    10.877 |
|     UUT            |    10.790 |
|       U0           |    10.790 |
|   MATRIX[60].MY_PE |    10.535 |
|     UUT            |    10.379 |
|       U0           |    10.379 |
|   MATRIX[61].MY_PE |    10.046 |
|     UUT            |     9.897 |
|       U0           |     9.897 |
|   MATRIX[62].MY_PE |    10.019 |
|     UUT            |     9.887 |
|       U0           |     9.887 |
|   MATRIX[63].MY_PE |    10.561 |
|     UUT            |    10.330 |
|       U0           |    10.330 |
|   MATRIX[6].MY_PE  |     9.915 |
|     UUT            |     9.829 |
|       U0           |     9.829 |
|   MATRIX[7].MY_PE  |    10.222 |
|     UUT            |     9.807 |
|       U0           |     9.807 |
|   MATRIX[8].MY_PE  |    10.272 |
|     UUT            |    10.189 |
|       U0           |    10.189 |
|   MATRIX[9].MY_PE  |     9.906 |
|     UUT            |     9.825 |
|       U0           |     9.825 |
+--------------------+-----------+


