# Reading pref.tcl
# do Project2_run_msim_rtl_verilog.do
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:09 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:12:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:12:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:12:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_BCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_XCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:12:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:12:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:12:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:12:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:12:18 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:12:18 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 21, found 17.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_BCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_XCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/../Source/tb.v(23): [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:23 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Quartus/../Source/tb.v(35): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 16:13:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 30
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:47 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:13:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:13:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:13:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_BCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_XCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:27 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:17:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:17:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_ADCLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_BCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_XCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:17:56 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:56 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:17:57 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:57 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:17:57 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:17:57 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:17:57 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_BCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_DACLRCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'AUD_XCK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SCLK'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'FPGA_I2C_SDAT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: F:/FPGADesign/Project2/Quartus/../Source/tb.v Line: 23
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Project2_run_msim_rtl_verilog.do PAUSED at line 32
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:18:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:18:14 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:12:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave DUT/testKEY[0]
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/testKEY[0]'.
# Error in macro ./wave.do line 2
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/testKEY[0]'.
#     while executing
# "add wave DUT/testKEY[0]"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:30 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:18:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:18:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:18:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:18:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:18:32 on Dec 03,2020, Elapsed time: 0:06:22
# Errors: 35, Warnings: 142
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:18:32 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(55)
#    Time: 50000100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 55
# run 10 ns
# wave zoom full
# 0 ps
# 52500115500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:19:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:19:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:19:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:19:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:20:00 on Dec 03,2020, Elapsed time: 0:01:28
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:20:00 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c/counter
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c/counter'.
# Error in macro ./wave.do line 10
# ** UI-Msg: (vish-4014) No objects found matching 'DUT/i2c/counter'.
#     while executing
# "add wave DUT/i2c/counter"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:25 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:20:25 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:20:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:20:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:20:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:20:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:20:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:20:27 on Dec 03,2020, Elapsed time: 0:00:27
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:20:27 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(55)
#    Time: 50000100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 55
# run 10 ns
# wave zoom full
# 0 ps
# 52500115500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:22:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:22:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:22:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:22:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:22:04 on Dec 03,2020, Elapsed time: 0:01:37
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:22:04 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(55)
#    Time: 10000100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 55
# run 10 ns
# wave zoom full
# 0 ps
# 10500115500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:45 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:23:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:23:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:23:46 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:46 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:23:46 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:46 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:23:46 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:23:46 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(17): (vlog-2730) Undefined variable: 'X'.
# End time: 16:23:46 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:24:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(17): near "'": syntax error, unexpected '\''.
# End time: 16:24:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"

do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:26:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:26:08 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:26:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(18): (vlog-2730) Undefined variable: 'coutner'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(19): near "else": syntax error, unexpected else, expecting ';'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(25): near "else": syntax error, unexpected else.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(34): (vlog-13205) Syntax error found in the scope following 'ts'. Is there a missing '::'?
# End time: 16:26:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:15 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:26:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:26:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:26:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(19): near "else": syntax error, unexpected else, expecting ';'.
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(25): near "else": syntax error, unexpected else.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(34): (vlog-13205) Syntax error found in the scope following 'ts'. Is there a missing '::'?
# End time: 16:26:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:26:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:26:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:26:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:26:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:26:50 on Dec 03,2020, Elapsed time: 0:04:46
# Errors: 4, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:26:50 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(55)
#    Time: 10000100 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 55
# run 10 ns
# wave zoom full
# 0 ps
# 10500115500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:48 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:27:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:27:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:27:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:27:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:27:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:27:50 on Dec 03,2020, Elapsed time: 0:01:00
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:27:50 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(56)
#    Time: 10000300 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 56
# run 10 ns
# wave zoom full
# 0 ps
# 10500325500 ps
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:32 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:28:32 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:28:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:28:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:28:34 on Dec 03,2020, Elapsed time: 0:00:44
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:28:34 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 10000550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 10500588 ns

do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:32:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:32:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:32:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:32:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:32:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:32:50 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:32:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:32:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:32:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:32:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:32:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:32:51 on Dec 03,2020, Elapsed time: 0:04:17
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:32:51 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'counter'. The port definition is at: F:/FPGADesign/Project2/Source/i2c_OL.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 16
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 10000550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 10500588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:29 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:33:30 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:33:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:33:31 on Dec 03,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 23
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:33:31 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK
# add wave testFPGA_I2C_SDAT
# add wave DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 10000550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 10500588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:40 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:35:40 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:35:41 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:35:41 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:35:42 on Dec 03,2020, Elapsed time: 0:02:11
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:35:42 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave testFPGA_I2C_SCLK -label SCLK
# ** Error: Missing signal name or pattern.
# Error in macro ./wave.do line 8
# Missing signal name or pattern.
#     while executing
# "add wave testFPGA_I2C_SCLK -label SCLK"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:33 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:36:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:36:35 on Dec 03,2020, Elapsed time: 0:00:53
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:36:35 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -format unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:37:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:37:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:37:09 on Dec 03,2020, Elapsed time: 0:00:34
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:37:10 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:45 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:40:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:40:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:40:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:40:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:40:45 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# ** Error: F:/FPGADesign/Project2/Source/Project2.v(61): (vlog-2730) Undefined variable: 'i2c_sclk'.
# End time: 16:40:45 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 22
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:05 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:41:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:41:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:41:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:41:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:41:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:41:07 on Dec 03,2020, Elapsed time: 0:03:57
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:41:07 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:01 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:42:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:02 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:42:02 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:42:03 on Dec 03,2020, Elapsed time: 0:00:56
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:42:03 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:42:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:42:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:42:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:42:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:42:51 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:42:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:42:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:42:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:42:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:42:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:42:52 on Dec 03,2020, Elapsed time: 0:00:49
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:42:52 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:43:16 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:16 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:43:17 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:43:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:43:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:43:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:43:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:43:18 on Dec 03,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:43:18 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:44:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:44:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:44:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:44:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:44:28 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:44:28 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:44:29 on Dec 03,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:44:29 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:19 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:45:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:19 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:45:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:19 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:45:19 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:19 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:45:20 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:45:20 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:45:21 on Dec 03,2020, Elapsed time: 0:00:52
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:45:21 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:46:09 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:46:09 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:46:11 on Dec 03,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:46:11 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:47:58 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:47:58 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:59 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:48:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:48:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:48:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:48:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:49:00 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:49:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:49:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:49:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:50:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:50:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:03 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:51:03 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:51:55 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(37): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(37): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(45): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:51:55 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(17): near "always": syntax error, unexpected always, expecting ';' or ','.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-13205) Syntax error found in the scope following 'address'. Is there a missing '::'?
# End time: 16:54:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(21): near "else": syntax error, unexpected else.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(36): (vlog-13205) Syntax error found in the scope following 'i2c_sclk'. Is there a missing '::'?
# End time: 16:54:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:48 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:54:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:54:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:55:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:55:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2110) Illegal reference to net "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2110) Illegal reference to net array "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'wire $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2110) Illegal reference to net "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2110) Illegal reference to net array "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(39): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(39): (vlog-2997) Case item comparison:  Cannot assign a packed type 'reg[7:0]' to an unpacked type 'wire $[7:0]'.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2110) Illegal reference to net "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2110) Illegal reference to net array "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): Illegal LHS of assignment.
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(47): (vlog-2990) Illegal operation on unpacked type.
# End time: 16:56:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:56:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(45): near "end": syntax error, unexpected end, expecting ';'.
# End time: 16:56:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:57:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(15): (vlog-2110) Illegal reference to net array "address".
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(15): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'wire $[7:0]'.
# End time: 16:57:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:17 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:58:17 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 16:58:19 on Dec 03,2020, Elapsed time: 0:12:08
# Errors: 12, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 16:58:19 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:58:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# End time: 16:58:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# End time: 16:59:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:59:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:59:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 16:59:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 16:59:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 16:59:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:59:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2110) Illegal reference to memory "address".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(19): Illegal LHS of assignment.
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(19): (vlog-2997) Cannot assign a packed type 'reg[7:0]' to an unpacked type 'reg $[7:0]'.
# End time: 16:59:39 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:33 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:00:33 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:00:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:34 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:34 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:00:36 on Dec 03,2020, Elapsed time: 0:02:17
# Errors: 3, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:00:36 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:48 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:00:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:00:48 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:48 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:00:49 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:00:49 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:00:51 on Dec 03,2020, Elapsed time: 0:00:15
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:00:51 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:42 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:01:42 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:43 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:01:43 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:01:43 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:01:43 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:01:44 on Dec 03,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:01:44 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:30 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:03:30 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:03:31 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:03:31 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:03:32 on Dec 03,2020, Elapsed time: 0:01:48
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:03:32 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:08:37 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:37 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:08:38 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:08:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:08:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:08:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:08:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:08:39 on Dec 03,2020, Elapsed time: 0:05:07
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:08:39 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:11:44 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c_OL.v(56): near "endcase": syntax error, unexpected endcase.
# End time: 17:11:44 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:12:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:12:01 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:12:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:01 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:12:01 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:12:02 on Dec 03,2020, Elapsed time: 0:03:23
# Errors: 1, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:12:02 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:12:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 17:12:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 17:12:52 on Dec 03,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 17:12:52 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:38 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:21:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:21:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:38 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(17): (vlog-2730) Undefined variable: 'Address_STATE'.
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(19): (vlog-2730) Undefined variable: 'Data1_STATE'.
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(21): Checker 'i2c_CSL' not found.  Instantiation 'CSL' must be of a visible checker.
# 
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(22): Checker 'i2c_NSL' not found.  Instantiation 'NSL' must be of a visible checker.
# 
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(23): Checker 'i2c_OL' not found.  Instantiation 'OL' must be of a visible checker.
# 
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c.v(25): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:21:38 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 20
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:52 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:21:53 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:21:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:21:53 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(21): Checker 'i2c_CSL' not found.  Instantiation 'CSL' must be of a visible checker.
# 
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(22): Checker 'i2c_NSL' not found.  Instantiation 'NSL' must be of a visible checker.
# 
# ** Error: F:/FPGADesign/Project2/Source/i2c.v(23): Checker 'i2c_OL' not found.  Instantiation 'OL' must be of a visible checker.
# 
# ** Error: (vlog-13069) F:/FPGADesign/Project2/Source/i2c.v(25): near "endmodule": syntax error, unexpected endmodule.
# End time: 17:21:53 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 20
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:07 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:08 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:22:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:22:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:22:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:08 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(43): (vlog-13198) Illegal bit-select into scalar variable "data".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(44): (vlog-2110) Illegal reference to net "data".
# End time: 17:22:08 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error (suppressible): F:/FPGADesign/Project2/Source/i2c_OL.v(43): (vlog-13198) Illegal bit-select into scalar variable "data".
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(44): (vlog-2110) Illegal reference to net "data".
# End time: 17:22:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:59 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:23:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 17:23:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 17:23:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 17:23:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(44): (vlog-2110) Illegal reference to net "data".
# End time: 17:23:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:47 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# ** Error: F:/FPGADesign/Project2/Source/i2c_OL.v(20): (vlog-2730) Undefined variable: 'address'.
# End time: 18:43:47 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Project2_run_msim_rtl_verilog.do line 23
# D:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:44:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:44:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:44:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:44:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:44:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:44:07 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:44:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:44:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:44:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:44:07 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:44:07 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:44:08 on Dec 03,2020, Elapsed time: 1:31:16
# Errors: 6, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:44:08 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:15 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:45:15 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:45:16 on Dec 03,2020, Elapsed time: 0:01:08
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:45:16 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:51 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:45:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:45:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:45:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:45:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:52 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:52 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:52 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:52 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:45:52 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:45:52 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:45:53 on Dec 03,2020, Elapsed time: 0:00:37
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:45:53 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave data
# ** UI-Msg: (vish-4014) No objects found matching 'data'.
# Error in macro ./wave.do line 6
# ** UI-Msg: (vish-4014) No objects found matching 'data'.
#     while executing
# "add wave data"
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:46:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:46:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:13 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:46:13 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:46:14 on Dec 03,2020, Elapsed time: 0:00:21
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:46:14 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:50 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:46:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:46:50 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:50 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:46:51 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:46:51 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:46:52 on Dec 03,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:46:52 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label Data_in DUT/i2c_U0/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:48:26 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:26 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:48:27 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:48:27 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:48:27 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:48:28 on Dec 03,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:48:28 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'OL'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/i2c_U0/OL File: F:/FPGADesign/Project2/Source/i2c.v Line: 19
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Source/i2c.v(19): [TFMPC] - Missing connection for port 'data'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label Data_in DUT/i2c_U0/OL/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:49:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:49:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:49:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:49:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:49:05 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:05 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:49:06 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:49:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:49:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:49:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:49:06 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:49:06 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:49:07 on Dec 03,2020, Elapsed time: 0:00:39
# Errors: 0, Warnings: 24
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:49:07 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label Data_in DUT/i2c_U0/OL/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:52:10 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:10 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:52:11 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:11 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:52:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:52:12 on Dec 03,2020, Elapsed time: 0:03:05
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:52:12 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label Data_in DUT/i2c_U0/OL/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:35 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:52:35 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:52:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:52:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:52:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:52:36 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:52:36 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:52:37 on Dec 03,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:52:37 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -label Data_out DUT/i2c_U0/OL/data_out
# add wave -label Data_in DUT/i2c_U0/OL/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "F:/FPGADesign/Project2/Quartus/simulation/modelsim/rtl_work".
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:23 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:56:23 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:23 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:56:23 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:23 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:24 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:56:24 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:56:25 on Dec 03,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:56:25 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# add wave DUT/data
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix hexadecimal -label Data_out DUT/i2c_U0/OL/data_out
# add wave -radix hexadecimal -label Data_in DUT/i2c_U0/OL/data
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# add wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:11 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:59:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:11 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:59:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:11 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:59:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:11 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:59:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:11 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 18:59:11 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 18:59:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 18:59:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 18:59:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 18:59:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:12 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:59:12 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 18:59:13 on Dec 03,2020, Elapsed time: 0:02:48
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 18:59:13 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix hexadecimal -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
do Project2_run_msim_rtl_verilog.do
# transcript on
# if ![file isdirectory Project2_iputf_libs] {
# 	file mkdir Project2_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores
###### End libraries for IPUTF cores
###### MIF file copy and HDL compilation commands for IPUTF cores
# 
# 
# vlog "F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:59 on Dec 03,2020
# vlog -reportprogress 300 F:/FPGADesign/Project2/Quartus/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:59:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus {F:/FPGADesign/Project2/Quartus/pll.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus" F:/FPGADesign/Project2/Quartus/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 18:59:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c.v 
# -- Compiling module i2c
# 
# Top level modules:
# 	i2c
# End time: 18:59:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/clock.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:59 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/clock.v 
# -- Compiling module clock
# 
# Top level modules:
# 	clock
# End time: 18:59:59 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/Project2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/Project2.v 
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_OL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_OL.v 
# -- Compiling module i2c_OL
# 
# Top level modules:
# 	i2c_OL
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_NSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_NSL.v 
# -- Compiling module i2c_NSL
# 
# Top level modules:
# 	i2c_NSL
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Source {F:/FPGADesign/Project2/Source/i2c_CSL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Source" F:/FPGADesign/Project2/Source/i2c_CSL.v 
# -- Compiling module i2c_CSL
# 
# Top level modules:
# 	i2c_CSL
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib pll
# ** Warning: (vlib-34) Library already exists at "pll".
# vmap pll pll
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap pll pll 
# Modifying modelsim.ini
# vlog -vlog01compat -work pll +incdir+F:/FPGADesign/Project2/Quartus/pll {F:/FPGADesign/Project2/Quartus/pll/pll_0002.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work pll "+incdir+F:/FPGADesign/Project2/Quartus/pll" F:/FPGADesign/Project2/Quartus/pll/pll_0002.v 
# -- Compiling module pll_0002
# 
# Top level modules:
# 	pll_0002
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/FPGADesign/Project2/Quartus/../Source {F:/FPGADesign/Project2/Quartus/../Source/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:00:00 on Dec 03,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/FPGADesign/Project2/Quartus/../Source" F:/FPGADesign/Project2/Quartus/../Source/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:00:00 on Dec 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs="+acc"  tb
# End time: 19:00:01 on Dec 03,2020, Elapsed time: 0:00:48
# Errors: 0, Warnings: 22
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L pll -voptargs=""+acc"" tb 
# Start time: 19:00:01 on Dec 03,2020
# Loading work.tb
# Loading work.Project2
# Loading work.clock
# Loading work.pll
# Loading sv_std.std
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.altera_pll
# Loading work.i2c
# Loading work.i2c_CSL
# Loading work.i2c_NSL
# Loading work.i2c_OL
# Loading altera_lnsim_ver.dps_extra_kick
# Loading altera_lnsim_ver.dprio_init
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'pll_altera_pll_altera_pll_i_639'.  Expected 26, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/clk_U0/PLL1/pll_altera_pll_altera_pll_i_639 File: F:/FPGADesign/Project2/Quartus/pll.vo Line: 46
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'refclk1'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_en'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'updn'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'num_phase_shifts'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'scanclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cntsel'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_to_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extswitch'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'adjpllin'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'fboutclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phase_done'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'reconfig_from_pll'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'activeclk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'clkbad'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'phout'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'lvds_clk'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'loaden'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'extclk_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'cascade_out'.
# ** Warning: (vsim-3722) F:/FPGADesign/Project2/Quartus/pll.vo(46): [TFMPC] - Missing connection for port 'zdbfbclk'.
# 
# 
# do wave.do
# add wave -divider "Top Level"
# add wave testKEY[1:0]
# add wave testKEY[1]
# add wave clock
# add wave DUT/reset
# 
# add wave -divider "I2C"
# add wave -label SCLK testFPGA_I2C_SCLK
# add wave -label SDAT testFPGA_I2C_SDAT
# add wave -radix unsigned DUT/i2c_U0/counter
# add wave -label CS DUT/i2c_U0/CS
# add wave -label Address DUT/i2c_U0/OL/address
# add wave -radix hexadecimal -label Data_out DUT/i2c_U0/OL/data_out
# 
# add wave -divider "PLL"
# add wave DUT/clk_U0/PLL1/outclk_0
# add wave DUT/clk_U0/PLL1/rst
# add wave DUT/clk_U0/PLL1/locked
# 
# wave -divider "Clock.v"
# add wave DUT/clk_U0/clock_out
# add wave DUT/clk_U0/lock
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = tb.DUT.clk_U0.PLL1.pll_altera_pll_altera_pll_i_639.new_model.gpll.no_need_to_gen
# Info: reference_clock_frequency = 50.0 MHz
# Info: output_clock_frequency = 12 MHZ
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 41666.666667
# Info: output_clock_low_period = 41666.666667
#                    0<< Starting simulation >>
# ** Note: $stop    : F:/FPGADesign/Project2/Quartus/../Source/tb.v(57)
#    Time: 100550 ns  Iteration: 0  Instance: /tb
# Break in Module tb at F:/FPGADesign/Project2/Quartus/../Source/tb.v line 57
# run 10 ns
# wave zoom full
# 0 ps
# 105588 ns
# End time: 19:03:50 on Dec 03,2020, Elapsed time: 0:03:49
# Errors: 0, Warnings: 22
