

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Sat Oct 30 19:27:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36296|    36296| 0.363 ms | 0.363 ms |  36296|  36296|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_DiagMatMul_fu_589  |DiagMatMul  |     2370|     2370| 23.700 us | 23.700 us |  2370|  2370|   none  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |      255|      255|         1|          -|          -|   256|    no    |
        |- loop_input_A1   |    16896|    16896|        66|          -|          -|   256|    no    |
        | + loop_input_A2  |       64|       64|         1|          -|          -|    64|    no    |
        |- loop_input_B1   |    16512|    16512|       258|          -|          -|    64|    no    |
        | + loop_input_B2  |      256|      256|         1|          -|          -|   256|    no    |
        |- loop_out1       |      257|      257|         3|          1|          1|   256|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|    160|   39964|   20635|    -|
|Memory           |      136|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|    1073|    -|
|Register         |        -|      -|      91|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      136|    160|   40055|   21921|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        6|      3|       4|       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_DiagMatMul_fu_589     |DiagMatMul            |        0|    160|  39928|  20561|    0|
    |matmul_control_s_axi_U    |matmul_control_s_axi  |        0|      0|     36|     40|    0|
    |matmul_mux_432_32CeG_U44  |matmul_mux_432_32CeG  |        0|      0|      0|     17|    0|
    |matmul_mux_432_32CeG_U45  |matmul_mux_432_32CeG  |        0|      0|      0|     17|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |        0|    160|  39964|  20635|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |mulOut_M_real_0_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_1_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_2_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_3_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_0_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_1_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_2_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_3_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |rxmat_M_real_0_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_1_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_2_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_3_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_0_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_1_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_2_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_3_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_0_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_1_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_2_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_3_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_0_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_1_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_2_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_3_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |      136|  0|   0|    0| 66048|  768|    24|      2113536|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln36_fu_655_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln60_fu_799_p2         |     +    |      0|  0|  21|          14|          14|
    |i_3_fu_842_p2              |     +    |      0|  0|  16|           9|           1|
    |i_4_fu_751_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_673_p2                |     +    |      0|  0|  16|           9|           1|
    |j_2_fu_789_p2              |     +    |      0|  0|  16|           9|           1|
    |j_fu_685_p2                |     +    |      0|  0|  15|           7|           1|
    |ap_block_state10_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_661_p2        |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_fu_667_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln46_fu_679_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln56_fu_745_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln57_fu_783_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln71_fu_836_p2        |   icmp   |      0|  0|  13|           9|          10|
    |valOut_last_V_fu_874_p2    |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 213|         129|          84|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_0_reg_533               |   9|          2|    9|         18|
    |i_1_reg_556               |   9|          2|    7|         14|
    |i_2_reg_578               |   9|          2|    9|         18|
    |in_stream_TDATA_blk_n     |   9|          2|    1|          2|
    |j_0_reg_545               |   9|          2|    7|         14|
    |j_1_reg_567               |   9|          2|    9|         18|
    |mulOut_M_imag_0_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_0_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_0_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_1_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_1_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_1_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_2_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_2_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_2_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_3_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_3_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_3_we0       |   9|          2|    1|          2|
    |mulOut_M_real_0_address0  |  15|          3|    6|         18|
    |mulOut_M_real_0_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_0_we0       |   9|          2|    1|          2|
    |mulOut_M_real_1_address0  |  15|          3|    6|         18|
    |mulOut_M_real_1_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_1_we0       |   9|          2|    1|          2|
    |mulOut_M_real_2_address0  |  15|          3|    6|         18|
    |mulOut_M_real_2_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_2_we0       |   9|          2|    1|          2|
    |mulOut_M_real_3_address0  |  15|          3|    6|         18|
    |mulOut_M_real_3_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_3_we0       |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |phi_ln36_reg_522          |   9|          2|    8|         16|
    |rxmat_M_imag_0_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_0_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_0_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_1_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_1_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_1_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_2_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_2_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_2_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_3_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_3_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_3_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_0_address0   |  15|          3|   12|         36|
    |rxmat_M_real_0_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_0_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_1_address0   |  15|          3|   12|         36|
    |rxmat_M_real_1_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_1_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_2_address0   |  15|          3|   12|         36|
    |rxmat_M_real_2_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_2_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_3_address0   |  15|          3|   12|         36|
    |rxmat_M_real_3_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_3_ce1        |   9|          2|    1|          2|
    |xmat_M_imag_0_address0    |  15|          3|   12|         36|
    |xmat_M_imag_0_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_0_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_1_address0    |  15|          3|   12|         36|
    |xmat_M_imag_1_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_1_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_2_address0    |  15|          3|   12|         36|
    |xmat_M_imag_2_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_2_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_3_address0    |  15|          3|   12|         36|
    |xmat_M_imag_3_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_3_ce1         |   9|          2|    1|          2|
    |xmat_M_real_0_address0    |  15|          3|   12|         36|
    |xmat_M_real_0_ce0         |  15|          3|    1|          3|
    |xmat_M_real_0_ce1         |   9|          2|    1|          2|
    |xmat_M_real_1_address0    |  15|          3|   12|         36|
    |xmat_M_real_1_ce0         |  15|          3|    1|          3|
    |xmat_M_real_1_ce1         |   9|          2|    1|          2|
    |xmat_M_real_2_address0    |  15|          3|   12|         36|
    |xmat_M_real_2_ce0         |  15|          3|    1|          3|
    |xmat_M_real_2_ce1         |   9|          2|    1|          2|
    |xmat_M_real_3_address0    |  15|          3|   12|         36|
    |xmat_M_real_3_ce0         |  15|          3|    1|          3|
    |xmat_M_real_3_ce1         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1073|        222|  342|        956|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |grp_DiagMatMul_fu_589_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_533                         |  9|   0|    9|          0|
    |i_1_reg_556                         |  7|   0|    7|          0|
    |i_2_reg_578                         |  9|   0|    9|          0|
    |i_4_reg_958                         |  7|   0|    7|          0|
    |i_reg_939                           |  9|   0|    9|          0|
    |icmp_ln71_reg_980                   |  1|   0|    1|          0|
    |icmp_ln71_reg_980_pp0_iter1_reg     |  1|   0|    1|          0|
    |j_0_reg_545                         |  7|   0|    7|          0|
    |j_1_reg_567                         |  9|   0|    9|          0|
    |lshr_ln1_reg_989                    |  3|   0|    3|          0|
    |phi_ln36_reg_522                    |  8|   0|    8|          0|
    |trunc_ln60_reg_963                  |  2|   0|    2|          0|
    |valOut_last_V_reg_1034              |  1|   0|    1|          0|
    |zext_ln57_reg_967                   |  5|   0|   14|          9|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 91|   0|  100|          9|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   64|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    8|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    8|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

