// Seed: 2229903335
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    input wand id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2,
    output tri id_3,
    input tri1 id_4
);
  static logic [1 : 1 'b0] id_6 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1,
      id_3,
      id_2,
      id_4,
      id_3,
      id_2,
      id_3,
      id_4,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
