--------------------------------------------------------------------------
-- Boundary-Scan Description Language (BSDL) file 
-- Manufacturer : Intel Corporation
-- Package(s)   : bga 
-- Date         : Wed Oct 25 2023 11: 5:38
-- Entity name  : PTLPCDPonly_A0
-- Generated by : gen_bsdl_eds_d6_extog.pl version 0.91
--------------------------------------------------------------------------
-- Information in this document is provided in connection with Intel products.
-- No license, express or implied, by estoppel or otherwise, to any
-- intellectual property rights is granted by this document. Except as
-- provided in Intel's Terms and Conditions of Sale for such products,
-- Intel assumes no liability whatsoever, and Intel disclaims any express or
-- implied warranty, relating to sale and/or use of Intel products including
-- liability or warranties relating to fitness for a particular purpose,
-- merchantability, or infringement of any patent, copyright or other
-- intellectual property right. Intel products are not intended for use in
-- medical, life saving, or life sustaining applications.
--
-- Intel may make changes to specifications and product descriptions at any
-- time, without notice.
--
-- This product may contain design defects or errors 
-- known as errata which may cause the product to deviate from published
-- specifications. Current characterized errata are available on request.
--
-- Contact your local Intel sales office or your distributor to obtain the
-- latest specifications and before placing your product order.
--
-- Copyright (c) Intel Corporation 2023. Third-party brands and names are the
-- property of their respective owners.
--------------------------------------------------------------------------

entity PTLPCDPonly_A0 is 

generic(PHYSICAL_PIN_MAP : string := "bga"); 

port(
   JTAG_TDO            : out bit;
   JTAG_TDI            : in bit;
   JTAG_TCK            : in bit;
   JTAG_TMS            : in bit;
   XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA: inout bit;
   XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK: inout bit;
   XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA: inout bit;
   XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK: inout bit;
   XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA: inout bit;
   XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK: inout bit;
   XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA: inout bit;
   XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK: inout bit;
   XXGPP_C_15          : inout bit;
   XXGPP_C_14_SRCCLKREQ5_B: inout bit;
   XXGPP_C_13_SRCCLKREQ4_B: inout bit;
   XXGPP_C_12_SRCCLKREQ3_B: inout bit;
   XXGPP_C_11_SRCCLKREQ2_B: inout bit;
   XXGPP_C_10_SRCCLKREQ1_B: inout bit;
   XXGPP_C_9_SRCCLKREQ0_B: inout bit;
   XXGPP_C_8_SML1ALERT_B_PCHHOT_B: inout bit;
   XXGPP_C_7_SML1DATA  : inout bit;
   XXGPP_C_6_SML1CLK   : inout bit;
   XXGPP_C_5_SML0ALERT_B: inout bit;
   XXGPP_C_4_SML0DATA  : inout bit;
   XXGPP_C_3_SML0CLK   : inout bit;
   XXGPP_C_2_SMBALERT_B: inout bit;
   XXGPP_C_1_SMBDATA   : inout bit;
   XXGPP_C_0_SMBCLK    : inout bit;
   XXMLK_RST_B         : inout bit;
   XXL_VDDEN           : inout bit;
   XXL_BKLTCTL         : inout bit;
   XXL_BKLTEN          : inout bit;
   XXSYS_RESET_B       : inout bit;
   XXRESET_SYNC_B      : linkage bit;
   XXGPP_V_17          : inout bit;
   XXGPP_V_16_VCCST_EN : inout bit;
   XXGPP_V_15_THERMTRIP_B: inout bit;
   XXGPP_V_14_FORCEPR_B: inout bit;
   XXGPP_V_13_CATERR_B : inout bit;
   XXGPP_V_12_WAKE_B   : inout bit;
   XXGPP_V_11_SLP_LAN_B: inout bit;
   XXGPP_V_10_LANPHYPC : inout bit;
   XXGPP_V_9_SLP_S5_B  : inout bit;
   XXGPP_V_8_SLP_WLAN_B: inout bit;
   XXGPP_V_7_SUSCLK    : inout bit;
   XXGPP_V_6_SLP_A_B   : inout bit;
   XXGPP_V_5_SLP_S4_B  : inout bit;
   XXGPP_V_4_SLP_S3_B  : inout bit;
   XXGPP_V_3_PWRBTN_B  : inout bit;
   XXGPP_V_2_SOC_WAKE_B: inout bit;
   XXGPP_V_1_AC_PRESENT: inout bit;
   XXGPP_V_0_BATLOW_B  : inout bit;
   XXBOOTHALT_B        : inout bit;
   XXGPP_E_22_THC0_SPI1_DSYNC: inout bit;
   XXGPP_E_21_PMCALERT_B: inout bit;
   XXGPP_E_20_PMC_I2C_SCL: inout bit;
   XXGPP_E_19_PMC_I2C_SDA: inout bit;
   XXGPP_E_18_THC0_SPI1_INT_B: inout bit;
   XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B: inout bit;
   XXGPP_E_16_THC0_SPI1_RST_B: inout bit;
   XXGPP_E_15_THC0_SPI1_IO_3: inout bit;
   XXGPP_E_14_THC0_SPI1_IO_2: inout bit;
   XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA: inout bit;
   XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL: inout bit;
   XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK: inout bit;
   XXGPP_E_10          : inout bit;
   XXGPP_E_9_USB2_OC0_B: inout bit;
   XXGPP_E_8_DDPA_CTRLDATA: inout bit;
   XXGPP_E_7_DDPA_CTRLCLK: inout bit;
   XXGPP_E_6           : inout bit;
   XXGPP_E_5_ISH_GP_7  : inout bit;
   XXGPP_E_4           : inout bit;
   XXGPP_E_3_CPU_GP_0  : inout bit;
   XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10: inout bit;
   XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5: inout bit;
   XXGPP_E_0           : inout bit;
   XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9: inout bit;
   XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8: inout bit;
   XXGPP_F_21          : inout bit;
   XXGPP_F_20          : inout bit;
   XXGPP_F_19          : inout bit;
   XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B: inout bit;
   XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B: inout bit;
   XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK: inout bit;
   XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO: inout bit;
   XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI: inout bit;
   XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA: inout bit;
   XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL: inout bit;
   XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK: inout bit;
   XXGPP_F_10_A_ISH_GP_6: inout bit;
   XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B: inout bit;
   XXGPP_F_8_FUSA_DIAGTEST_MODE: inout bit;
   XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2: inout bit;
   XXGPP_F_6_CNV_PA_BLANKING: inout bit;
   XXGPP_F_5_CRF_CLKREQ: inout bit;
   XXGPP_F_4_CNV_RF_RESET_B: inout bit;
   XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B: inout bit;
   XXGPP_F_2_CNV_RGI_DT_UART2_TXD: inout bit;
   XXGPP_F_1_CNV_BRI_RSP_UART2_RXD: inout bit;
   XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B: inout bit;
   XXRTEST_B           : in bit;
   XXRSMRST_SOC_B      : in bit;
   XXINTRUDER_B        : in bit;
   XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD: inout bit;
   XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD: inout bit;
   XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM: inout bit;
   XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK: inout bit;
   XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM: inout bit;
   XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK: inout bit;
   XXGPP_S_1_SNDW3_DATA0_I2S1_RXD: inout bit;
   XXGPP_S_0_SNDW3_CLK_I2S1_TXD: inout bit;
   XXPCIE_C4_RXN       : UNKNOWN bit;
   XXPCIE_C4_RXP       : in bit;
   XXPCIE_C4_TXN       : buffer bit;
   XXPCIE_C4_TXP       : buffer bit;
   XXPCIE_C3_RXN       : UNKNOWN bit;
   XXPCIE_C3_RXP       : in bit;
   XXPCIE_C3_TXN       : buffer bit;
   XXPCIE_C3_TXP       : buffer bit;
   XXPCIE_C2_RXN       : UNKNOWN bit;
   XXPCIE_C2_RXP       : in bit;
   XXPCIE_C2_TXN       : buffer bit;
   XXPCIE_C2_TXP       : buffer bit;
   XXPCIE_C1_RXN       : UNKNOWN bit;
   XXPCIE_C1_RXP       : in bit;
   XXPCIE_C1_TXN       : buffer bit;
   XXPCIE_C1_TXP       : buffer bit;
   XXPCIE_B4_RXN       : UNKNOWN bit;
   XXPCIE_B4_RXP       : in bit;
   XXPCIE_B4_TXN       : buffer bit;
   XXPCIE_B4_TXP       : buffer bit;
   XXPCIE_B3_RXN       : UNKNOWN bit;
   XXPCIE_B3_RXP       : in bit;
   XXPCIE_B3_TXN       : buffer bit;
   XXPCIE_B3_TXP       : buffer bit;
   XXPCIE_B2_RXN       : UNKNOWN bit;
   XXPCIE_B2_RXP       : in bit;
   XXPCIE_B2_TXN       : buffer bit;
   XXPCIE_B2_TXP       : buffer bit;
   XXPCIE_B1_RXN       : UNKNOWN bit;
   XXPCIE_B1_RXP       : in bit;
   XXPCIE_B1_TXN       : buffer bit;
   XXPCIE_B1_TXP       : buffer bit;
   XXUFS_01_RXN        : UNKNOWN bit;
   XXUFS_01_RXP        : in bit;
   XXUFS_01_TXN        : buffer bit;
   XXUFS_01_TXP        : buffer bit;
   XXUFS_00_RXN        : UNKNOWN bit;
   XXUFS_00_RXP        : in bit;
   XXUFS_00_TXN        : buffer bit;
   XXUFS_00_TXP        : buffer bit;
   XXCLKOUT_SRC8_N     : out bit;
   XXCLKOUT_SRC8_P     : out bit;
   XXCLKOUT_SRC7_N     : out bit;
   XXCLKOUT_SRC7_P     : out bit;
   XXCLKOUT_SRC6_N     : out bit;
   XXCLKOUT_SRC6_P     : out bit;
   XXCLKOUT_SRC5_N     : out bit;
   XXCLKOUT_SRC5_P     : out bit;
   XXCLKOUT_SRC4_N     : out bit;
   XXCLKOUT_SRC4_P     : out bit;
   XXCLKOUT_SRC3_N     : out bit;
   XXCLKOUT_SRC3_P     : out bit;
   XXCLKOUT_SRC2_N     : out bit;
   XXCLKOUT_SRC2_P     : out bit;
   XXCLKOUT_SRC1_N     : out bit;
   XXCLKOUT_SRC1_P     : out bit;
   XXCLKOUT_SRC0_N     : out bit;
   XXCLKOUT_SRC0_P     : out bit;
   XXTCP0_TX_P1        : buffer bit;
   XXTCP0_TX_N1        : buffer bit;
   XXTCP0_TXRX_P1      : buffer bit;
   XXTCP0_TXRX_N1      : buffer bit;
   XXTCP0_TXRX_P0      : buffer bit;
   XXTCP0_TXRX_N0      : buffer bit;
   XXTCP0_TX_P0        : buffer bit;
   XXTCP0_TX_N0        : buffer bit;
   XXTCP1_TX_P1        : buffer bit;
   XXTCP1_TX_N1        : buffer bit;
   XXTCP1_TXRX_P1      : buffer bit;
   XXTCP1_TXRX_N1      : buffer bit;
   XXTCP1_TXRX_P0      : buffer bit;
   XXTCP1_TXRX_N0      : buffer bit;
   XXTCP1_TX_P0        : buffer bit;
   XXTCP1_TX_N0        : buffer bit;
   XXTCP2_TX_P1        : buffer bit;
   XXTCP2_TX_N1        : buffer bit;
   XXTCP2_TXRX_P1      : buffer bit;
   XXTCP2_TXRX_N1      : buffer bit;
   XXTCP2_TXRX_P0      : buffer bit;
   XXTCP2_TXRX_N0      : buffer bit;
   XXTCP2_TX_P0        : buffer bit;
   XXTCP2_TX_N0        : buffer bit;
   XXTCP3_TX_P1        : buffer bit;
   XXTCP3_TX_N1        : buffer bit;
   XXTCP3_TXRX_P1      : buffer bit;
   XXTCP3_TXRX_N1      : buffer bit;
   XXTCP3_TXRX_P0      : buffer bit;
   XXTCP3_TXRX_N0      : buffer bit;
   XXTCP3_TX_P0        : buffer bit;
   XXTCP3_TX_N0        : buffer bit;
   XXDDI_A_TX_2_P      : buffer bit;
   XXDDI_A_TX_2_N      : buffer bit;
   XXDDI_A_TX_3_P      : buffer bit;
   XXDDI_A_TX_3_N      : buffer bit;
   XXDDI_A_TX_1_P      : buffer bit;
   XXDDI_A_TX_1_N      : buffer bit;
   XXDDI_A_TX_0_P      : buffer bit;
   XXDDI_A_TX_0_N      : buffer bit;
   MLK_RSTB_UNUSED     : inout bit;
   XXMLK_DATA          : inout bit;
   XXMLK_CLK           : inout bit;
   XXPCIE_A4_RXN       : UNKNOWN bit;
   XXPCIE_A4_RXP       : in bit;
   XXPCIE_A4_TXN       : buffer bit;
   XXPCIE_A4_TXP       : buffer bit;
   XXPCIE_A3_RXN       : UNKNOWN bit;
   XXPCIE_A3_RXP       : in bit;
   XXPCIE_A3_TXN       : buffer bit;
   XXPCIE_A3_TXP       : buffer bit;
   XXPCIE_A2_RXN       : UNKNOWN bit;
   XXPCIE_A2_RXP       : in bit;
   XXPCIE_A2_TXN       : buffer bit;
   XXPCIE_A2_TXP       : buffer bit;
   XXPCIE_A1_LAN_0_RXN : UNKNOWN bit;
   XXPCIE_A1_LAN_0_RXP : in bit;
   XXPCIE_A1_LAN_0_TXN : buffer bit;
   XXPCIE_A1_LAN_0_TXP : buffer bit;
   XXUSB32_2_RXN       : in bit;
   XXUSB32_2_RXP       : in bit;
   XXUSB32_2_TXN       : buffer bit;
   XXUSB32_2_TXP       : buffer bit;
   XXUSB32_1_RXN       : in bit;
   XXUSB32_1_RXP       : in bit;
   XXUSB32_1_TXN       : buffer bit;
   XXUSB32_1_TXP       : buffer bit;
   XXUSB2N_8           : inout bit;
   XXUSB2P_8           : inout bit;
   XXUSB2N_7           : inout bit;
   XXUSB2P_7           : inout bit;
   XXUSB2N_6           : inout bit;
   XXUSB2P_6           : inout bit;
   XXUSB2N_5           : inout bit;
   XXUSB2P_5           : inout bit;
   XXUSB2N_4           : inout bit;
   XXUSB2P_4           : inout bit;
   XXUSB2N_3           : inout bit;
   XXUSB2P_3           : inout bit;
   XXUSB2N_2           : inout bit;
   XXUSB2P_2           : inout bit;
   XXUSB2N_1           : inout bit;
   XXUSB2P_1           : inout bit;
   XXGPP_D_25_ESPI_ALERT3_B: inout bit;
   XXGPP_D_24_ESPI_ALERT2_B: inout bit;
   XXGPP_D_23_BPKI3C_SCL: inout bit;
   XXGPP_D_22_BPKI3C_SDA: inout bit;
   XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B: inout bit;
   XXGPP_D_20_SRCCLKREQ7_B: inout bit;
   XXGPP_D_19_TBT_LSX0_OE: inout bit;
   XXGPP_D_18_SRCCLKREQ6_B: inout bit;
   XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1: inout bit;
   XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1: inout bit;
   XXGPP_D_15          : inout bit;
   XXGPP_D_14_TBT_LSX3_OE: inout bit;
   XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI: inout bit;
   XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO: inout bit;
   XXGPP_D_11_HDA_SYNC_I2S0_SFRM: inout bit;
   XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK: inout bit;
   XXGPP_D_9_I2S_MCLK1_OUT: inout bit;
   XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B: inout bit;
   XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO: inout bit;
   XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK: inout bit;
   XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA: inout bit;
   XXGPP_D_4_IMGCLKOUT_0: inout bit;
   XXGPP_D_3_CPU_GP_1  : inout bit;
   XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL: inout bit;
   XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA: inout bit;
   XXGPP_D_0_IMGCLKOUT_1: inout bit;
   XXGPP_B_25_ESPI_ALERT1_B: inout bit;
   XXGPP_B_24_ESPI_ALERT0_B: inout bit;
   XXGPP_B_23_TIME_SYNC_1_ISH_GP_6: inout bit;
   XXGPP_B_22_TIME_SYNC_0_ISH_GP_5: inout bit;
   XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9: inout bit;
   XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8: inout bit;
   XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD: inout bit;
   XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD: inout bit;
   XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2: inout bit;
   XXGPP_B_16_TBT_LSX1_OE: inout bit;
   XXGPP_B_15_USB2_OC3_B: inout bit;
   XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4: inout bit;
   XXGPP_B_13_PLTRST_B : inout bit;
   XXGPP_B_12_SLP_S0_B : inout bit;
   XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3: inout bit;
   XXGPP_B_10_DDSP_HPD2_DISP_MISC2: inout bit;
   XXGPP_B_9_DDSP_HPD1_DISP_MISC1: inout bit;
   XXGPP_B_8_BK_4_SBK_4_ISH_GP_4: inout bit;
   XXGPP_B_7_BK_3_SBK_3_ISH_GP_3: inout bit;
   XXGPP_B_6_BK_2_SBK_2_ISH_GP_2: inout bit;
   XXGPP_B_5_BK_1_SBK_1_ISH_GP_1: inout bit;
   XXGPP_B_4_BK_0_SBK_0_ISH_GP_0: inout bit;
   XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL: inout bit;
   XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA: inout bit;
   XXGPP_B_1_USBC_SMLDATA: inout bit;
   XXGPP_B_0_USBC_SMLCLK: inout bit;
   XXSPI0_CLK          : inout bit;
   XXSPI0_FLASH_1_CS_B : inout bit;
   XXSPI0_FLASH_0_CS_B : inout bit;
   XXSPI0_TPM_CS_B     : inout bit;
   XXSPI0_MISO_IO_1    : inout bit;
   XXSPI0_MOSI_IO_0    : inout bit;
   XXSPI0_IO_3         : inout bit;
   XXSPI0_IO_2         : inout bit;
   XXGPP_A_17_ESPI_CS3_B: inout bit;
   XXGPP_A_16_ESPI_CS2_B: inout bit;
   XXGPP_A_15_DNX_FORCE_RELOAD: inout bit;
   XXGPP_A_14_ADR_COMPLETE: inout bit;
   XXGPP_A_13_ESPI_CS1_B: inout bit;
   XXGPP_A_12          : inout bit;
   XXGPP_A_11          : inout bit;
   XXGPP_A_10_OSSE_SMLALERT_B: inout bit;
   XXGPP_A_9_OSSE_SMLDATA: inout bit;
   XXGPP_A_8_OSSE_SMLCLK: inout bit;
   XXGPP_A_7           : inout bit;
   XXGPP_A_6_ESPI_RESET_B: inout bit;
   XXGPP_A_5_ESPI_CLK  : inout bit;
   XXGPP_A_4_ESPI_CS0_B: inout bit;
   XXGPP_A_3_ESPI_IO_3_PRIACK_B: inout bit;
   XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK: inout bit;
   XXGPP_A_1_ESPI_IO_1 : inout bit;
   XXGPP_A_0_ESPI_IO_0 : inout bit;
   XXGPP_H_24_ESPI_ALERT4_B: inout bit;
   XXGPP_H_23_ESPI_CS4_B: inout bit;
   XXGPP_H_22_I2C1_SCL_I3C1_SCL: inout bit;
   XXGPP_H_21_I2C1_SDA_I3C1_SDA: inout bit;
   XXGPP_H_20_I2C0_SCL_I3C0_SCL: inout bit;
   XXGPP_H_19_I2C0_SDA_I3C0_SDA: inout bit;
   XXGPP_H_18          : inout bit;
   XXGPP_H_17_MIC_MUTE_LED: inout bit;
   XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN: inout bit;
   XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL: inout bit;
   XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA: inout bit;
   XXGPP_H_13_CPU_C10_GATE_B: inout bit;
   XXGPP_H_12          : inout bit;
   XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11: inout bit;
   XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10: inout bit;
   XXGPP_H_9_UART0_TXD : inout bit;
   XXGPP_H_8_UART0_RXD : inout bit;
   XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD: inout bit;
   XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD: inout bit;
   XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD: inout bit;
   XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD: inout bit;
   XXGPP_H_3_MIC_MUTE  : inout bit;
   XXGPP_H_2           : inout bit;
   XXGPP_H_1           : inout bit;
   XXGPP_H_0           : inout bit;
   XXPREQ_B            : inout bit;
   XXPRDY_B            : inout bit;
   XXJTAG_MBPB3        : inout bit;
   XXJTAG_MBPB2        : inout bit;
   XXJTAG_MBPB1        : inout bit;
   XXJTAG_MBPB0        : inout bit;
   XXDDSP_HPDALV       : inout bit
    );

use STD_1149_1_2001.all;
use STD_1149_6_2003.all;

attribute COMPONENT_CONFORMANCE of PTLPCDPonly_A0 : entity is "STD_1149_1_2001";

attribute PIN_MAP of PTLPCDPonly_A0 : entity is PHYSICAL_PIN_MAP; 

constant bga : PIN_MAP_STRING := 
" JTAG_TDO            : JTAG1, " & 
" JTAG_TDI            : JTAG2, " & 
" JTAG_TCK            : JTAG3, " & 
" JTAG_TMS            : JTAG4, " & 
" XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA: GPCOM000, " & 
" XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK: GPCOM001, " & 
" XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA: GPCOM002, " & 
" XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK: GPCOM003, " & 
" XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA: GPCOM004, " & 
" XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK: GPCOM005, " & 
" XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA: GPCOM006, " & 
" XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK: GPCOM007, " & 
" XXGPP_C_15          : GPCOM008, " & 
" XXGPP_C_14_SRCCLKREQ5_B: GPCOM009, " & 
" XXGPP_C_13_SRCCLKREQ4_B: GPCOM010, " & 
" XXGPP_C_12_SRCCLKREQ3_B: GPCOM011, " & 
" XXGPP_C_11_SRCCLKREQ2_B: GPCOM012, " & 
" XXGPP_C_10_SRCCLKREQ1_B: GPCOM013, " & 
" XXGPP_C_9_SRCCLKREQ0_B: GPCOM014, " & 
" XXGPP_C_8_SML1ALERT_B_PCHHOT_B: GPCOM015, " & 
" XXGPP_C_7_SML1DATA  : GPCOM016, " & 
" XXGPP_C_6_SML1CLK   : GPCOM017, " & 
" XXGPP_C_5_SML0ALERT_B: GPCOM018, " & 
" XXGPP_C_4_SML0DATA  : GPCOM019, " & 
" XXGPP_C_3_SML0CLK   : GPCOM020, " & 
" XXGPP_C_2_SMBALERT_B: GPCOM021, " & 
" XXGPP_C_1_SMBDATA   : GPCOM022, " & 
" XXGPP_C_0_SMBCLK    : GPCOM023, " & 
" XXMLK_RST_B         : GPCOM024, " & 
" XXL_VDDEN           : GPCOM025, " & 
" XXL_BKLTCTL         : GPCOM026, " & 
" XXL_BKLTEN          : GPCOM027, " & 
" XXSYS_RESET_B       : GPCOM028, " & 
" XXRESET_SYNC_B      : GPCOM029, " & 
" XXGPP_V_17          : GPCOM030, " & 
" XXGPP_V_16_VCCST_EN : GPCOM031, " & 
" XXGPP_V_15_THERMTRIP_B: GPCOM032, " & 
" XXGPP_V_14_FORCEPR_B: GPCOM033, " & 
" XXGPP_V_13_CATERR_B : GPCOM034, " & 
" XXGPP_V_12_WAKE_B   : GPCOM035, " & 
" XXGPP_V_11_SLP_LAN_B: GPCOM036, " & 
" XXGPP_V_10_LANPHYPC : GPCOM037, " & 
" XXGPP_V_9_SLP_S5_B  : GPCOM038, " & 
" XXGPP_V_8_SLP_WLAN_B: GPCOM039, " & 
" XXGPP_V_7_SUSCLK    : GPCOM040, " & 
" XXGPP_V_6_SLP_A_B   : GPCOM041, " & 
" XXGPP_V_5_SLP_S4_B  : GPCOM042, " & 
" XXGPP_V_4_SLP_S3_B  : GPCOM043, " & 
" XXGPP_V_3_PWRBTN_B  : GPCOM044, " & 
" XXGPP_V_2_SOC_WAKE_B: GPCOM045, " & 
" XXGPP_V_1_AC_PRESENT: GPCOM046, " & 
" XXGPP_V_0_BATLOW_B  : GPCOM047, " & 
" XXBOOTHALT_B        : GPCOM100, " & 
" XXGPP_E_22_THC0_SPI1_DSYNC: GPCOM101, " & 
" XXGPP_E_21_PMCALERT_B: GPCOM102, " & 
" XXGPP_E_20_PMC_I2C_SCL: GPCOM103, " & 
" XXGPP_E_19_PMC_I2C_SDA: GPCOM104, " & 
" XXGPP_E_18_THC0_SPI1_INT_B: GPCOM105, " & 
" XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B: GPCOM106, " & 
" XXGPP_E_16_THC0_SPI1_RST_B: GPCOM107, " & 
" XXGPP_E_15_THC0_SPI1_IO_3: GPCOM108, " & 
" XXGPP_E_14_THC0_SPI1_IO_2: GPCOM109, " & 
" XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA: GPCOM110, " & 
" XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL: GPCOM111, " & 
" XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK: GPCOM112, " & 
" XXGPP_E_10          : GPCOM113, " & 
" XXGPP_E_9_USB2_OC0_B: GPCOM114, " & 
" XXGPP_E_8_DDPA_CTRLDATA: GPCOM115, " & 
" XXGPP_E_7_DDPA_CTRLCLK: GPCOM116, " & 
" XXGPP_E_6           : GPCOM117, " & 
" XXGPP_E_5_ISH_GP_7  : GPCOM118, " & 
" XXGPP_E_4           : GPCOM119, " & 
" XXGPP_E_3_CPU_GP_0  : GPCOM120, " & 
" XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10: GPCOM121, " & 
" XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5: GPCOM122, " & 
" XXGPP_E_0           : GPCOM123, " & 
" XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9: GPCOM124, " & 
" XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8: GPCOM125, " & 
" XXGPP_F_21          : GPCOM126, " & 
" XXGPP_F_20          : GPCOM127, " & 
" XXGPP_F_19          : GPCOM128, " & 
" XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B: GPCOM129, " & 
" XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B: GPCOM130, " & 
" XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK: GPCOM131, " & 
" XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO: GPCOM132, " & 
" XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI: GPCOM133, " & 
" XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA: GPCOM134, " & 
" XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL: GPCOM135, " & 
" XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK: GPCOM136, " & 
" XXGPP_F_10_A_ISH_GP_6: GPCOM137, " & 
" XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B: GPCOM138, " & 
" XXGPP_F_8_FUSA_DIAGTEST_MODE: GPCOM139, " & 
" XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2: GPCOM140, " & 
" XXGPP_F_6_CNV_PA_BLANKING: GPCOM141, " & 
" XXGPP_F_5_CRF_CLKREQ: GPCOM142, " & 
" XXGPP_F_4_CNV_RF_RESET_B: GPCOM143, " & 
" XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B: GPCOM144, " & 
" XXGPP_F_2_CNV_RGI_DT_UART2_TXD: GPCOM145, " & 
" XXGPP_F_1_CNV_BRI_RSP_UART2_RXD: GPCOM146, " & 
" XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B: GPCOM147, " & 
" XXRTEST_B           : PMC1, " & 
" XXRSMRST_SOC_B      : PMC2, " & 
" XXINTRUDER_B        : SMB1, " & 
" XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD: GPCOM400, " & 
" XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD: GPCOM401, " & 
" XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM: GPCOM402, " & 
" XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK: GPCOM403, " & 
" XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM: GPCOM404, " & 
" XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK: GPCOM405, " & 
" XXGPP_S_1_SNDW3_DATA0_I2S1_RXD: GPCOM406, " & 
" XXGPP_S_0_SNDW3_CLK_I2S1_TXD: GPCOM407, " & 
" XXPCIE_C4_RXN       : PCIE000, " & 
" XXPCIE_C4_RXP       : PCIE001, " & 
" XXPCIE_C4_TXN       : PCIE002, " & 
" XXPCIE_C4_TXP       : PCIE003, " & 
" XXPCIE_C3_RXN       : PCIE004, " & 
" XXPCIE_C3_RXP       : PCIE005, " & 
" XXPCIE_C3_TXN       : PCIE006, " & 
" XXPCIE_C3_TXP       : PCIE007, " & 
" XXPCIE_C2_RXN       : PCIE008, " & 
" XXPCIE_C2_RXP       : PCIE009, " & 
" XXPCIE_C2_TXN       : PCIE010, " & 
" XXPCIE_C2_TXP       : PCIE011, " & 
" XXPCIE_C1_RXN       : PCIE012, " & 
" XXPCIE_C1_RXP       : PCIE013, " & 
" XXPCIE_C1_TXN       : PCIE014, " & 
" XXPCIE_C1_TXP       : PCIE015, " & 
" XXPCIE_B4_RXN       : PCIE100, " & 
" XXPCIE_B4_RXP       : PCIE101, " & 
" XXPCIE_B4_TXN       : PCIE102, " & 
" XXPCIE_B4_TXP       : PCIE103, " & 
" XXPCIE_B3_RXN       : PCIE104, " & 
" XXPCIE_B3_RXP       : PCIE105, " & 
" XXPCIE_B3_TXN       : PCIE106, " & 
" XXPCIE_B3_TXP       : PCIE107, " & 
" XXPCIE_B2_RXN       : PCIE108, " & 
" XXPCIE_B2_RXP       : PCIE109, " & 
" XXPCIE_B2_TXN       : PCIE110, " & 
" XXPCIE_B2_TXP       : PCIE111, " & 
" XXPCIE_B1_RXN       : PCIE112, " & 
" XXPCIE_B1_RXP       : PCIE113, " & 
" XXPCIE_B1_TXN       : PCIE114, " & 
" XXPCIE_B1_TXP       : PCIE115, " & 
" XXUFS_01_RXN        : USF1, " & 
" XXUFS_01_RXP        : USF2, " & 
" XXUFS_01_TXN        : USF3, " & 
" XXUFS_01_TXP        : USF4, " & 
" XXUFS_00_RXN        : USF5, " & 
" XXUFS_00_RXP        : USF6, " & 
" XXUFS_00_TXN        : USF7, " & 
" XXUFS_00_TXP        : USF8, " & 
" XXCLKOUT_SRC8_N     : ISCLK1, " & 
" XXCLKOUT_SRC8_P     : ISCLK2, " & 
" XXCLKOUT_SRC7_N     : ISCLK3, " & 
" XXCLKOUT_SRC7_P     : ISCLK4, " & 
" XXCLKOUT_SRC6_N     : ISCLK5, " & 
" XXCLKOUT_SRC6_P     : ISCLK6, " & 
" XXCLKOUT_SRC5_N     : ISCLK7, " & 
" XXCLKOUT_SRC5_P     : ISCLK8, " & 
" XXCLKOUT_SRC4_N     : ISCLK9, " & 
" XXCLKOUT_SRC4_P     : ISCLK10, " & 
" XXCLKOUT_SRC3_N     : ISCLK11, " & 
" XXCLKOUT_SRC3_P     : ISCLK12, " & 
" XXCLKOUT_SRC2_N     : ISCLK13, " & 
" XXCLKOUT_SRC2_P     : ISCLK14, " & 
" XXCLKOUT_SRC1_N     : ISCLK15, " & 
" XXCLKOUT_SRC1_P     : ISCLK16, " & 
" XXCLKOUT_SRC0_N     : ISCLK17, " & 
" XXCLKOUT_SRC0_P     : ISCLK18, " & 
" XXTCP0_TX_P1        : TCSS1, " & 
" XXTCP0_TX_N1        : TCSS2, " & 
" XXTCP0_TXRX_P1      : TCSS3, " & 
" XXTCP0_TXRX_N1      : TCSS4, " & 
" XXTCP0_TXRX_P0      : TCSS5, " & 
" XXTCP0_TXRX_N0      : TCSS6, " & 
" XXTCP0_TX_P0        : TCSS7, " & 
" XXTCP0_TX_N0        : TCSS8, " & 
" XXTCP1_TX_P1        : TCSS9, " & 
" XXTCP1_TX_N1        : TCSS10, " & 
" XXTCP1_TXRX_P1      : TCSS11, " & 
" XXTCP1_TXRX_N1      : TCSS12, " & 
" XXTCP1_TXRX_P0      : TCSS13, " & 
" XXTCP1_TXRX_N0      : TCSS14, " & 
" XXTCP1_TX_P0        : TCSS15, " & 
" XXTCP1_TX_N0        : TCSS16, " & 
" XXTCP2_TX_P1        : TCSS17, " & 
" XXTCP2_TX_N1        : TCSS18, " & 
" XXTCP2_TXRX_P1      : TCSS19, " & 
" XXTCP2_TXRX_N1      : TCSS20, " & 
" XXTCP2_TXRX_P0      : TCSS21, " & 
" XXTCP2_TXRX_N0      : TCSS22, " & 
" XXTCP2_TX_P0        : TCSS23, " & 
" XXTCP2_TX_N0        : TCSS24, " & 
" XXTCP3_TX_P1        : TCSS25, " & 
" XXTCP3_TX_N1        : TCSS26, " & 
" XXTCP3_TXRX_P1      : TCSS27, " & 
" XXTCP3_TXRX_N1      : TCSS28, " & 
" XXTCP3_TXRX_P0      : TCSS29, " & 
" XXTCP3_TXRX_N0      : TCSS30, " & 
" XXTCP3_TX_P0        : TCSS31, " & 
" XXTCP3_TX_N0        : TCSS32, " & 
" XXDDI_A_TX_2_P      : EDP1, " & 
" XXDDI_A_TX_2_N      : EDP2, " & 
" XXDDI_A_TX_3_P      : EDP3, " & 
" XXDDI_A_TX_3_N      : EDP4, " & 
" XXDDI_A_TX_1_P      : EDP5, " & 
" XXDDI_A_TX_1_N      : EDP6, " & 
" XXDDI_A_TX_0_P      : EDP7, " & 
" XXDDI_A_TX_0_N      : EDP8, " & 
" MLK_RSTB_UNUSED     : MLINK1, " & 
" XXMLK_DATA          : MLINK2, " & 
" XXMLK_CLK           : MLINK3, " & 
" XXPCIE_A4_RXN       : PCIE200, " & 
" XXPCIE_A4_RXP       : PCIE201, " & 
" XXPCIE_A4_TXN       : PCIE202, " & 
" XXPCIE_A4_TXP       : PCIE203, " & 
" XXPCIE_A3_RXN       : PCIE204, " & 
" XXPCIE_A3_RXP       : PCIE205, " & 
" XXPCIE_A3_TXN       : PCIE206, " & 
" XXPCIE_A3_TXP       : PCIE207, " & 
" XXPCIE_A2_RXN       : PCIE208, " & 
" XXPCIE_A2_RXP       : PCIE209, " & 
" XXPCIE_A2_TXN       : PCIE210, " & 
" XXPCIE_A2_TXP       : PCIE211, " & 
" XXPCIE_A1_LAN_0_RXN : PCIE212, " & 
" XXPCIE_A1_LAN_0_RXP : PCIE213, " & 
" XXPCIE_A1_LAN_0_TXN : PCIE214, " & 
" XXPCIE_A1_LAN_0_TXP : PCIE215, " & 
" XXUSB32_2_RXN       : USB300, " & 
" XXUSB32_2_RXP       : USB301, " & 
" XXUSB32_2_TXN       : USB302, " & 
" XXUSB32_2_TXP       : USB303, " & 
" XXUSB32_1_RXN       : USB304, " & 
" XXUSB32_1_RXP       : USB305, " & 
" XXUSB32_1_TXN       : USB306, " & 
" XXUSB32_1_TXP       : USB307, " & 
" XXUSB2N_8           : USB200, " & 
" XXUSB2P_8           : USB201, " & 
" XXUSB2N_7           : USB202, " & 
" XXUSB2P_7           : USB203, " & 
" XXUSB2N_6           : USB204, " & 
" XXUSB2P_6           : USB205, " & 
" XXUSB2N_5           : USB206, " & 
" XXUSB2P_5           : USB207, " & 
" XXUSB2N_4           : USB208, " & 
" XXUSB2P_4           : USB209, " & 
" XXUSB2N_3           : USB210, " & 
" XXUSB2P_3           : USB211, " & 
" XXUSB2N_2           : USB212, " & 
" XXUSB2P_2           : USB213, " & 
" XXUSB2N_1           : USB214, " & 
" XXUSB2P_1           : USB215, " & 
" XXGPP_D_25_ESPI_ALERT3_B: GPCOM500, " & 
" XXGPP_D_24_ESPI_ALERT2_B: GPCOM501, " & 
" XXGPP_D_23_BPKI3C_SCL: GPCOM502, " & 
" XXGPP_D_22_BPKI3C_SDA: GPCOM503, " & 
" XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B: GPCOM504, " & 
" XXGPP_D_20_SRCCLKREQ7_B: GPCOM505, " & 
" XXGPP_D_19_TBT_LSX0_OE: GPCOM506, " & 
" XXGPP_D_18_SRCCLKREQ6_B: GPCOM507, " & 
" XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1: GPCOM508, " & 
" XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1: GPCOM509, " & 
" XXGPP_D_15          : GPCOM510, " & 
" XXGPP_D_14_TBT_LSX3_OE: GPCOM511, " & 
" XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI: GPCOM512, " & 
" XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO: GPCOM513, " & 
" XXGPP_D_11_HDA_SYNC_I2S0_SFRM: GPCOM514, " & 
" XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK: GPCOM515, " & 
" XXGPP_D_9_I2S_MCLK1_OUT: GPCOM516, " & 
" XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B: GPCOM517, " & 
" XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO: GPCOM518, " & 
" XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK: GPCOM519, " & 
" XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA: GPCOM520, " & 
" XXGPP_D_4_IMGCLKOUT_0: GPCOM521, " & 
" XXGPP_D_3_CPU_GP_1  : GPCOM522, " & 
" XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL: GPCOM523, " & 
" XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA: GPCOM524, " & 
" XXGPP_D_0_IMGCLKOUT_1: GPCOM525, " & 
" XXGPP_B_25_ESPI_ALERT1_B: GPCOM526, " & 
" XXGPP_B_24_ESPI_ALERT0_B: GPCOM527, " & 
" XXGPP_B_23_TIME_SYNC_1_ISH_GP_6: GPCOM528, " & 
" XXGPP_B_22_TIME_SYNC_0_ISH_GP_5: GPCOM529, " & 
" XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9: GPCOM530, " & 
" XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8: GPCOM531, " & 
" XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD: GPCOM532, " & 
" XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD: GPCOM533, " & 
" XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2: GPCOM534, " & 
" XXGPP_B_16_TBT_LSX1_OE: GPCOM535, " & 
" XXGPP_B_15_USB2_OC3_B: GPCOM536, " & 
" XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4: GPCOM537, " & 
" XXGPP_B_13_PLTRST_B : GPCOM538, " & 
" XXGPP_B_12_SLP_S0_B : GPCOM539, " & 
" XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3: GPCOM540, " & 
" XXGPP_B_10_DDSP_HPD2_DISP_MISC2: GPCOM541, " & 
" XXGPP_B_9_DDSP_HPD1_DISP_MISC1: GPCOM542, " & 
" XXGPP_B_8_BK_4_SBK_4_ISH_GP_4: GPCOM543, " & 
" XXGPP_B_7_BK_3_SBK_3_ISH_GP_3: GPCOM544, " & 
" XXGPP_B_6_BK_2_SBK_2_ISH_GP_2: GPCOM545, " & 
" XXGPP_B_5_BK_1_SBK_1_ISH_GP_1: GPCOM546, " & 
" XXGPP_B_4_BK_0_SBK_0_ISH_GP_0: GPCOM547, " & 
" XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL: GPCOM548, " & 
" XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA: GPCOM549, " & 
" XXGPP_B_1_USBC_SMLDATA: GPCOM550, " & 
" XXGPP_B_0_USBC_SMLCLK: GPCOM551, " & 
" XXSPI0_CLK          : GPCOM300, " & 
" XXSPI0_FLASH_1_CS_B : GPCOM301, " & 
" XXSPI0_FLASH_0_CS_B : GPCOM302, " & 
" XXSPI0_TPM_CS_B     : GPCOM303, " & 
" XXSPI0_MISO_IO_1    : GPCOM304, " & 
" XXSPI0_MOSI_IO_0    : GPCOM305, " & 
" XXSPI0_IO_3         : GPCOM306, " & 
" XXSPI0_IO_2         : GPCOM307, " & 
" XXGPP_A_17_ESPI_CS3_B: GPCOM308, " & 
" XXGPP_A_16_ESPI_CS2_B: GPCOM309, " & 
" XXGPP_A_15_DNX_FORCE_RELOAD: GPCOM310, " & 
" XXGPP_A_14_ADR_COMPLETE: GPCOM311, " & 
" XXGPP_A_13_ESPI_CS1_B: GPCOM312, " & 
" XXGPP_A_12          : GPCOM313, " & 
" XXGPP_A_11          : GPCOM314, " & 
" XXGPP_A_10_OSSE_SMLALERT_B: GPCOM315, " & 
" XXGPP_A_9_OSSE_SMLDATA: GPCOM316, " & 
" XXGPP_A_8_OSSE_SMLCLK: GPCOM317, " & 
" XXGPP_A_7           : GPCOM318, " & 
" XXGPP_A_6_ESPI_RESET_B: GPCOM319, " & 
" XXGPP_A_5_ESPI_CLK  : GPCOM320, " & 
" XXGPP_A_4_ESPI_CS0_B: GPCOM321, " & 
" XXGPP_A_3_ESPI_IO_3_PRIACK_B: GPCOM322, " & 
" XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK: GPCOM323, " & 
" XXGPP_A_1_ESPI_IO_1 : GPCOM324, " & 
" XXGPP_A_0_ESPI_IO_0 : GPCOM325, " & 
" XXGPP_H_24_ESPI_ALERT4_B: GPCOM326, " & 
" XXGPP_H_23_ESPI_CS4_B: GPCOM327, " & 
" XXGPP_H_22_I2C1_SCL_I3C1_SCL: GPCOM328, " & 
" XXGPP_H_21_I2C1_SDA_I3C1_SDA: GPCOM329, " & 
" XXGPP_H_20_I2C0_SCL_I3C0_SCL: GPCOM330, " & 
" XXGPP_H_19_I2C0_SDA_I3C0_SDA: GPCOM331, " & 
" XXGPP_H_18          : GPCOM332, " & 
" XXGPP_H_17_MIC_MUTE_LED: GPCOM333, " & 
" XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN: GPCOM334, " & 
" XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL: GPCOM335, " & 
" XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA: GPCOM336, " & 
" XXGPP_H_13_CPU_C10_GATE_B: GPCOM337, " & 
" XXGPP_H_12          : GPCOM338, " & 
" XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11: GPCOM339, " & 
" XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10: GPCOM340, " & 
" XXGPP_H_9_UART0_TXD : GPCOM341, " & 
" XXGPP_H_8_UART0_RXD : GPCOM342, " & 
" XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD: GPCOM343, " & 
" XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD: GPCOM344, " & 
" XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD: GPCOM345, " & 
" XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD: GPCOM346, " & 
" XXGPP_H_3_MIC_MUTE  : GPCOM347, " & 
" XXGPP_H_2           : GPCOM348, " & 
" XXGPP_H_1           : GPCOM349, " & 
" XXGPP_H_0           : GPCOM350, " & 
" XXPREQ_B            : GPCOM351, " & 
" XXPRDY_B            : GPCOM352, " & 
" XXJTAG_MBPB3        : GPCOM353, " & 
" XXJTAG_MBPB2        : GPCOM354, " & 
" XXJTAG_MBPB1        : GPCOM355, " & 
" XXJTAG_MBPB0        : GPCOM356, " & 
" XXDDSP_HPDALV       : GPCOM357";

attribute PORT_GROUPING of PTLPCDPonly_A0 : entity is
"Differential_Voltage ((XXPCIE_C4_RXP,XXPCIE_C4_RXN)),"&
"Differential_Voltage ((XXPCIE_C4_TXP,XXPCIE_C4_TXN)),"&
"Differential_Voltage ((XXPCIE_C3_RXP,XXPCIE_C3_RXN)),"&
"Differential_Voltage ((XXPCIE_C3_TXP,XXPCIE_C3_TXN)),"&
"Differential_Voltage ((XXPCIE_C2_RXP,XXPCIE_C2_RXN)),"&
"Differential_Voltage ((XXPCIE_C2_TXP,XXPCIE_C2_TXN)),"&
"Differential_Voltage ((XXPCIE_C1_RXP,XXPCIE_C1_RXN)),"&
"Differential_Voltage ((XXPCIE_C1_TXP,XXPCIE_C1_TXN)),"&
"Differential_Voltage ((XXPCIE_B4_RXP,XXPCIE_B4_RXN)),"&
"Differential_Voltage ((XXPCIE_B4_TXP,XXPCIE_B4_TXN)),"&
"Differential_Voltage ((XXPCIE_B3_RXP,XXPCIE_B3_RXN)),"&
"Differential_Voltage ((XXPCIE_B3_TXP,XXPCIE_B3_TXN)),"&
"Differential_Voltage ((XXPCIE_B2_RXP,XXPCIE_B2_RXN)),"&
"Differential_Voltage ((XXPCIE_B2_TXP,XXPCIE_B2_TXN)),"&
"Differential_Voltage ((XXPCIE_B1_RXP,XXPCIE_B1_RXN)),"&
"Differential_Voltage ((XXPCIE_B1_TXP,XXPCIE_B1_TXN)),"&
"Differential_Voltage ((XXUFS_01_RXP,XXUFS_01_RXN)),"&
"Differential_Voltage ((XXUFS_01_TXP,XXUFS_01_TXN)),"&
"Differential_Voltage ((XXUFS_00_RXP,XXUFS_00_RXN)),"&
"Differential_Voltage ((XXUFS_00_TXP,XXUFS_00_TXN)),"&
"Differential_Voltage ((XXCLKOUT_SRC8_P,XXCLKOUT_SRC8_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC7_P,XXCLKOUT_SRC7_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC6_P,XXCLKOUT_SRC6_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC5_P,XXCLKOUT_SRC5_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC4_P,XXCLKOUT_SRC4_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC3_P,XXCLKOUT_SRC3_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC2_P,XXCLKOUT_SRC2_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC1_P,XXCLKOUT_SRC1_N)),"&
"Differential_Voltage ((XXCLKOUT_SRC0_P,XXCLKOUT_SRC0_N)),"&
"Differential_Voltage ((XXTCP3_TX_P1,XXTCP3_TX_N1)),"&
"Differential_Voltage ((XXTCP3_TXRX_P1,XXTCP3_TXRX_N1)),"&
"Differential_Voltage ((XXTCP3_TXRX_P0,XXTCP3_TXRX_N0)),"&
"Differential_Voltage ((XXTCP3_TX_P0,XXTCP3_TX_N0)),"&
"Differential_Voltage ((XXTCP2_TX_P1,XXTCP2_TX_N1)),"&
"Differential_Voltage ((XXTCP2_TXRX_P1,XXTCP2_TXRX_N1)),"&
"Differential_Voltage ((XXTCP2_TXRX_P0,XXTCP2_TXRX_N0)),"&
"Differential_Voltage ((XXTCP2_TX_P0,XXTCP2_TX_N0)),"&
"Differential_Voltage ((XXTCP0_TX_P1,XXTCP0_TX_N1)),"&
"Differential_Voltage ((XXTCP0_TXRX_P1,XXTCP0_TXRX_N1)),"&
"Differential_Voltage ((XXTCP0_TXRX_P0,XXTCP0_TXRX_N0)),"&
"Differential_Voltage ((XXTCP0_TX_P0,XXTCP0_TX_N0)),"&
"Differential_Voltage ((XXTCP1_TX_P1,XXTCP1_TX_N1)),"&
"Differential_Voltage ((XXTCP1_TXRX_P1,XXTCP1_TXRX_N1)),"&
"Differential_Voltage ((XXTCP1_TXRX_P0,XXTCP1_TXRX_N0)),"&
"Differential_Voltage ((XXTCP1_TX_P0,XXTCP1_TX_N0)),"&
"Differential_Voltage ((XXDDI_A_TX_2_P,XXDDI_A_TX_2_N)),"&
"Differential_Voltage ((XXDDI_A_TX_3_P,XXDDI_A_TX_3_N)),"&
"Differential_Voltage ((XXDDI_A_TX_1_P,XXDDI_A_TX_1_N)),"&
"Differential_Voltage ((XXDDI_A_TX_0_P,XXDDI_A_TX_0_N)),"&
"Differential_Voltage ((XXPCIE_A4_RXP,XXPCIE_A4_RXN)),"&
"Differential_Voltage ((XXPCIE_A4_TXP,XXPCIE_A4_TXN)),"&
"Differential_Voltage ((XXPCIE_A3_RXP,XXPCIE_A3_RXN)),"&
"Differential_Voltage ((XXPCIE_A3_TXP,XXPCIE_A3_TXN)),"&
"Differential_Voltage ((XXPCIE_A2_RXP,XXPCIE_A2_RXN)),"&
"Differential_Voltage ((XXPCIE_A2_TXP,XXPCIE_A2_TXN)),"&
"Differential_Voltage ((XXPCIE_A1_LAN_0_RXP,XXPCIE_A1_LAN_0_RXN)),"&
"Differential_Voltage ((XXPCIE_A1_LAN_0_TXP,XXPCIE_A1_LAN_0_TXN)),"&
"Differential_Voltage ((XXUSB32_2_TXP,XXUSB32_2_TXN)),"&
"Differential_Voltage ((XXUSB32_1_TXP,XXUSB32_1_TXN))";

attribute TAP_SCAN_IN of JTAG_TDI : signal is true;
attribute TAP_SCAN_MODE of JTAG_TMS : signal is true;
attribute TAP_SCAN_OUT of JTAG_TDO : signal is true;
attribute TAP_SCAN_CLOCK of JTAG_TCK : signal is (40.0e6,BOTH);

attribute INSTRUCTION_LENGTH of PTLPCDPonly_A0 : entity is 12;
attribute INSTRUCTION_OPCODE of PTLPCDPonly_A0 : entity is
    "RD_SUSDR        (000001001100)," &
    "RD_TAPCR        (000001001101)," &
    "WRRD_BFWAFER    (000001001011)," &
    "extest          (000000001001)," &
    "sample          (000000000001)," &
    "preload         (000000000001)," &
    "idcode          (000000000010)," &
    "clamp           (000000000100)," &
    "highz           (000000001000)," &
    "extest_toggle   (000000001101)," &
    "extest_pulse    (000000001110)," &
    "extest_train    (000000001111)," &
    "bypass          (111111111111)" ;

attribute INSTRUCTION_CAPTURE of PTLPCDPonly_A0 : entity is "XXXXXXXXXX01";

attribute IDCODE_REGISTER of PTLPCDPonly_A0 : entity is "00000000000110000111000100010011";

attribute REGISTER_ACCESS of PTLPCDPonly_A0 : entity is 
    "BOUNDARY (extest, sample, extest_toggle, extest_train, extest_pulse)," &
    "DEVICE_ID (idcode)," &
    "SUSDR[32] (RD_SUSDR)," &
    "TAPCR[32] (RD_TAPCR)," &
    "BFWAFER[32] (WRRD_BFWAFER)," &
    "BYPASS (bypass, clamp, highz)";

attribute BOUNDARY_LENGTH of PTLPCDPonly_A0: entity is 657;
attribute BOUNDARY_REGISTER of PTLPCDPonly_A0 : entity is
-- num cell      port                   function          safe [ccell disval rslt]
"   0( bc_4    , *                    , internal         , 0 )," &
"   1( bc_4    , *                    , internal         , 0 )," &
"   2( bc_4    , *                    , internal         , 0 )," &
"   3( bc_1    , *                    , control          , 1 )," &
"   4( bc_8    , XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA , bidir            , X  , 3     , 1  , Z      )," &
"   5( bc_1    , *                    , control          , 1 )," &
"   6( bc_8    , XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK , bidir            , X  , 5     , 1  , Z      )," &
"   7( bc_1    , *                    , control          , 1 )," &
"   8( bc_8    , XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA , bidir            , X  , 7     , 1  , Z      )," &
"   9( bc_1    , *                    , control          , 1 )," &
"  10( bc_8    , XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK , bidir            , X  , 9     , 1  , Z      )," &
"  11( bc_1    , *                    , control          , 1 )," &
"  12( bc_8    , XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA , bidir            , X  , 11    , 1  , Z      )," &
"  13( bc_1    , *                    , control          , 1 )," &
"  14( bc_8    , XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK , bidir            , X  , 13    , 1  , Z      )," &
"  15( bc_1    , *                    , control          , 1 )," &
"  16( bc_8    , XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA , bidir            , X  , 15    , 1  , Z      )," &
"  17( bc_1    , *                    , control          , 1 )," &
"  18( bc_8    , XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK , bidir            , X  , 17    , 1  , Z      )," &
"  19( bc_1    , *                    , control          , 1 )," &
"  20( bc_8    , XXGPP_C_15           , bidir            , X  , 19    , 1  , Z      )," &
"  21( bc_1    , *                    , control          , 1 )," &
"  22( bc_8    , XXGPP_C_14_SRCCLKREQ5_B , bidir            , X  , 21    , 1  , Z      )," &
"  23( bc_1    , *                    , control          , 1 )," &
"  24( bc_8    , XXGPP_C_13_SRCCLKREQ4_B , bidir            , X  , 23    , 1  , Z      )," &
"  25( bc_1    , *                    , control          , 1 )," &
"  26( bc_8    , XXGPP_C_12_SRCCLKREQ3_B , bidir            , X  , 25    , 1  , Z      )," &
"  27( bc_1    , *                    , control          , 1 )," &
"  28( bc_8    , XXGPP_C_11_SRCCLKREQ2_B , bidir            , X  , 27    , 1  , Z      )," &
"  29( bc_1    , *                    , control          , 1 )," &
"  30( bc_8    , XXGPP_C_10_SRCCLKREQ1_B , bidir            , X  , 29    , 1  , Z      )," &
"  31( bc_1    , *                    , control          , 1 )," &
"  32( bc_8    , XXGPP_C_9_SRCCLKREQ0_B , bidir            , X  , 31    , 1  , Z      )," &
"  33( bc_1    , *                    , control          , 1 )," &
"  34( bc_8    , XXGPP_C_8_SML1ALERT_B_PCHHOT_B , bidir            , X  , 33    , 1  , Z      )," &
"  35( bc_1    , *                    , control          , 1 )," &
"  36( bc_8    , XXGPP_C_7_SML1DATA   , bidir            , X  , 35    , 1  , Z      )," &
"  37( bc_1    , *                    , control          , 1 )," &
"  38( bc_8    , XXGPP_C_6_SML1CLK    , bidir            , X  , 37    , 1  , Z      )," &
"  39( bc_1    , *                    , control          , 1 )," &
"  40( bc_8    , XXGPP_C_5_SML0ALERT_B , bidir            , X  , 39    , 1  , Z      )," &
"  41( bc_1    , *                    , control          , 1 )," &
"  42( bc_8    , XXGPP_C_4_SML0DATA   , bidir            , X  , 41    , 1  , Z      )," &
"  43( bc_1    , *                    , control          , 1 )," &
"  44( bc_8    , XXGPP_C_3_SML0CLK    , bidir            , X  , 43    , 1  , Z      )," &
"  45( bc_1    , *                    , control          , 1 )," &
"  46( bc_8    , XXGPP_C_2_SMBALERT_B , bidir            , X  , 45    , 1  , Z      )," &
"  47( bc_1    , *                    , control          , 1 )," &
"  48( bc_8    , XXGPP_C_1_SMBDATA    , bidir            , X  , 47    , 1  , Z      )," &
"  49( bc_1    , *                    , control          , 1 )," &
"  50( bc_8    , XXGPP_C_0_SMBCLK     , bidir            , X  , 49    , 1  , Z      )," &
"  51( bc_1    , *                    , control          , 1 )," &
"  52( bc_8    , XXMLK_RST_B          , bidir            , X  , 51    , 1  , Z      )," &
"  53( bc_1    , *                    , control          , 1 )," &
"  54( bc_8    , XXL_VDDEN            , bidir            , X  , 53    , 1  , Z      )," &
"  55( bc_1    , *                    , control          , 1 )," &
"  56( bc_8    , XXL_BKLTCTL          , bidir            , X  , 55    , 1  , Z      )," &
"  57( bc_1    , *                    , control          , 1 )," &
"  58( bc_8    , XXL_BKLTEN           , bidir            , X  , 57    , 1  , Z      )," &
"  59( bc_1    , *                    , control          , 1 )," &
"  60( bc_8    , XXSYS_RESET_B        , bidir            , X  , 59    , 1  , Z      )," &
"  61( bc_1    , *                    , internal         , 1 )," &
"  62( BC_0    , *                    , INTERNAL         , X )," &
"  63( bc_1    , *                    , control          , 1 )," &
"  64( bc_8    , XXGPP_V_17           , bidir            , X  , 63    , 1  , Z      )," &
"  65( bc_1    , *                    , control          , 1 )," &
"  66( bc_8    , XXGPP_V_16_VCCST_EN  , bidir            , X  , 65    , 1  , Z      )," &
"  67( bc_1    , *                    , control          , 1 )," &
"  68( bc_8    , XXGPP_V_15_THERMTRIP_B , bidir            , X  , 67    , 1  , Z      )," &
"  69( bc_1    , *                    , control          , 1 )," &
"  70( bc_8    , XXGPP_V_14_FORCEPR_B , bidir            , X  , 69    , 1  , Z      )," &
"  71( bc_1    , *                    , control          , 1 )," &
"  72( bc_8    , XXGPP_V_13_CATERR_B  , bidir            , X  , 71    , 1  , Z      )," &
"  73( bc_1    , *                    , control          , 1 )," &
"  74( bc_8    , XXGPP_V_12_WAKE_B    , bidir            , X  , 73    , 1  , Z      )," &
"  75( bc_1    , *                    , control          , 1 )," &
"  76( bc_8    , XXGPP_V_11_SLP_LAN_B , bidir            , X  , 75    , 1  , Z      )," &
"  77( bc_1    , *                    , control          , 1 )," &
"  78( bc_8    , XXGPP_V_10_LANPHYPC  , bidir            , X  , 77    , 1  , Z      )," &
"  79( bc_1    , *                    , control          , 1 )," &
"  80( bc_8    , XXGPP_V_9_SLP_S5_B   , bidir            , X  , 79    , 1  , Z      )," &
"  81( bc_1    , *                    , control          , 1 )," &
"  82( bc_8    , XXGPP_V_8_SLP_WLAN_B , bidir            , X  , 81    , 1  , Z      )," &
"  83( bc_1    , *                    , control          , 1 )," &
"  84( bc_8    , XXGPP_V_7_SUSCLK     , bidir            , X  , 83    , 1  , Z      )," &
"  85( bc_1    , *                    , control          , 1 )," &
"  86( bc_8    , XXGPP_V_6_SLP_A_B    , bidir            , X  , 85    , 1  , Z      )," &
"  87( bc_1    , *                    , control          , 1 )," &
"  88( bc_8    , XXGPP_V_5_SLP_S4_B   , bidir            , X  , 87    , 1  , Z      )," &
"  89( bc_1    , *                    , control          , 1 )," &
"  90( bc_8    , XXGPP_V_4_SLP_S3_B   , bidir            , X  , 89    , 1  , Z      )," &
"  91( bc_1    , *                    , control          , 1 )," &
"  92( bc_8    , XXGPP_V_3_PWRBTN_B   , bidir            , X  , 91    , 1  , Z      )," &
"  93( bc_1    , *                    , control          , 1 )," &
"  94( bc_8    , XXGPP_V_2_SOC_WAKE_B , bidir            , X  , 93    , 1  , Z      )," &
"  95( bc_1    , *                    , control          , 1 )," &
"  96( bc_8    , XXGPP_V_1_AC_PRESENT , bidir            , X  , 95    , 1  , Z      )," &
"  97( bc_1    , *                    , control          , 1 )," &
"  98( bc_8    , XXGPP_V_0_BATLOW_B   , bidir            , X  , 97    , 1  , Z      )," &
"  99( bc_4    , *                    , internal         , 1 )," &
" 100( bc_4    , *                    , internal         , 0 )," &
" 101( bc_1    , *                    , control          , 1 )," &
" 102( bc_8    , XXBOOTHALT_B         , bidir            , X  , 101   , 1  , Z      )," &
" 103( bc_1    , *                    , control          , 1 )," &
" 104( bc_8    , XXGPP_E_22_THC0_SPI1_DSYNC , bidir            , X  , 103   , 1  , Z      )," &
" 105( bc_1    , *                    , control          , 1 )," &
" 106( bc_8    , XXGPP_E_21_PMCALERT_B , bidir            , X  , 105   , 1  , Z      )," &
" 107( bc_1    , *                    , control          , 1 )," &
" 108( bc_8    , XXGPP_E_20_PMC_I2C_SCL , bidir            , X  , 107   , 1  , Z      )," &
" 109( bc_1    , *                    , control          , 1 )," &
" 110( bc_8    , XXGPP_E_19_PMC_I2C_SDA , bidir            , X  , 109   , 1  , Z      )," &
" 111( bc_1    , *                    , control          , 1 )," &
" 112( bc_8    , XXGPP_E_18_THC0_SPI1_INT_B , bidir            , X  , 111   , 1  , Z      )," &
" 113( bc_1    , *                    , control          , 1 )," &
" 114( bc_8    , XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B , bidir            , X  , 113   , 1  , Z      )," &
" 115( bc_1    , *                    , control          , 1 )," &
" 116( bc_8    , XXGPP_E_16_THC0_SPI1_RST_B , bidir            , X  , 115   , 1  , Z      )," &
" 117( bc_1    , *                    , control          , 1 )," &
" 118( bc_8    , XXGPP_E_15_THC0_SPI1_IO_3 , bidir            , X  , 117   , 1  , Z      )," &
" 119( bc_1    , *                    , control          , 1 )," &
" 120( bc_8    , XXGPP_E_14_THC0_SPI1_IO_2 , bidir            , X  , 119   , 1  , Z      )," &
" 121( bc_1    , *                    , control          , 1 )," &
" 122( bc_8    , XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA , bidir            , X  , 121   , 1  , Z      )," &
" 123( bc_1    , *                    , control          , 1 )," &
" 124( bc_8    , XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL , bidir            , X  , 123   , 1  , Z      )," &
" 125( bc_1    , *                    , control          , 1 )," &
" 126( bc_8    , XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK , bidir            , X  , 125   , 1  , Z      )," &
" 127( bc_1    , *                    , control          , 1 )," &
" 128( bc_8    , XXGPP_E_10           , bidir            , X  , 127   , 1  , Z      )," &
" 129( bc_1    , *                    , control          , 1 )," &
" 130( bc_8    , XXGPP_E_9_USB2_OC0_B , bidir            , X  , 129   , 1  , Z      )," &
" 131( bc_1    , *                    , control          , 1 )," &
" 132( bc_8    , XXGPP_E_8_DDPA_CTRLDATA , bidir            , X  , 131   , 1  , Z      )," &
" 133( bc_1    , *                    , control          , 1 )," &
" 134( bc_8    , XXGPP_E_7_DDPA_CTRLCLK , bidir            , X  , 133   , 1  , Z      )," &
" 135( bc_1    , *                    , control          , 1 )," &
" 136( bc_8    , XXGPP_E_6            , bidir            , X  , 135   , 1  , Z      )," &
" 137( bc_1    , *                    , control          , 1 )," &
" 138( bc_8    , XXGPP_E_5_ISH_GP_7   , bidir            , X  , 137   , 1  , Z      )," &
" 139( bc_1    , *                    , control          , 1 )," &
" 140( bc_8    , XXGPP_E_4            , bidir            , X  , 139   , 1  , Z      )," &
" 141( bc_1    , *                    , control          , 1 )," &
" 142( bc_8    , XXGPP_E_3_CPU_GP_0   , bidir            , X  , 141   , 1  , Z      )," &
" 143( bc_1    , *                    , control          , 1 )," &
" 144( bc_8    , XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10 , bidir            , X  , 143   , 1  , Z      )," &
" 145( bc_1    , *                    , control          , 1 )," &
" 146( bc_8    , XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5 , bidir            , X  , 145   , 1  , Z      )," &
" 147( bc_1    , *                    , control          , 1 )," &
" 148( bc_8    , XXGPP_E_0            , bidir            , X  , 147   , 1  , Z      )," &
" 149( bc_1    , *                    , control          , 1 )," &
" 150( bc_8    , XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9 , bidir            , X  , 149   , 1  , Z      )," &
" 151( bc_1    , *                    , control          , 1 )," &
" 152( bc_8    , XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8 , bidir            , X  , 151   , 1  , Z      )," &
" 153( bc_1    , *                    , control          , 1 )," &
" 154( bc_8    , XXGPP_F_21           , bidir            , X  , 153   , 1  , Z      )," &
" 155( bc_1    , *                    , control          , 1 )," &
" 156( bc_8    , XXGPP_F_20           , bidir            , X  , 155   , 1  , Z      )," &
" 157( bc_1    , *                    , control          , 1 )," &
" 158( bc_8    , XXGPP_F_19           , bidir            , X  , 157   , 1  , Z      )," &
" 159( bc_1    , *                    , control          , 1 )," &
" 160( bc_8    , XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B , bidir            , X  , 159   , 1  , Z      )," &
" 161( bc_1    , *                    , control          , 1 )," &
" 162( bc_8    , XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B , bidir            , X  , 161   , 1  , Z      )," &
" 163( bc_1    , *                    , control          , 1 )," &
" 164( bc_8    , XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK , bidir            , X  , 163   , 1  , Z      )," &
" 165( bc_1    , *                    , control          , 1 )," &
" 166( bc_8    , XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO , bidir            , X  , 165   , 1  , Z      )," &
" 167( bc_1    , *                    , control          , 1 )," &
" 168( bc_8    , XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI , bidir            , X  , 167   , 1  , Z      )," &
" 169( bc_1    , *                    , control          , 1 )," &
" 170( bc_8    , XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA , bidir            , X  , 169   , 1  , Z      )," &
" 171( bc_1    , *                    , control          , 1 )," &
" 172( bc_8    , XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL , bidir            , X  , 171   , 1  , Z      )," &
" 173( bc_1    , *                    , control          , 1 )," &
" 174( bc_8    , XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK , bidir            , X  , 173   , 1  , Z      )," &
" 175( bc_1    , *                    , control          , 1 )," &
" 176( bc_8    , XXGPP_F_10_A_ISH_GP_6 , bidir            , X  , 175   , 1  , Z      )," &
" 177( bc_1    , *                    , control          , 1 )," &
" 178( bc_8    , XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B , bidir            , X  , 177   , 1  , Z      )," &
" 179( bc_1    , *                    , control          , 1 )," &
" 180( bc_8    , XXGPP_F_8_FUSA_DIAGTEST_MODE , bidir            , X  , 179   , 1  , Z      )," &
" 181( bc_1    , *                    , control          , 1 )," &
" 182( bc_8    , XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2 , bidir            , X  , 181   , 1  , Z      )," &
" 183( bc_1    , *                    , control          , 1 )," &
" 184( bc_8    , XXGPP_F_6_CNV_PA_BLANKING , bidir            , X  , 183   , 1  , Z      )," &
" 185( bc_1    , *                    , control          , 1 )," &
" 186( bc_8    , XXGPP_F_5_CRF_CLKREQ , bidir            , X  , 185   , 1  , Z      )," &
" 187( bc_1    , *                    , control          , 1 )," &
" 188( bc_8    , XXGPP_F_4_CNV_RF_RESET_B , bidir            , X  , 187   , 1  , Z      )," &
" 189( bc_1    , *                    , control          , 1 )," &
" 190( bc_8    , XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B , bidir            , X  , 189   , 1  , Z      )," &
" 191( bc_1    , *                    , control          , 1 )," &
" 192( bc_8    , XXGPP_F_2_CNV_RGI_DT_UART2_TXD , bidir            , X  , 191   , 1  , Z      )," &
" 193( bc_1    , *                    , control          , 1 )," &
" 194( bc_8    , XXGPP_F_1_CNV_BRI_RSP_UART2_RXD , bidir            , X  , 193   , 1  , Z      )," &
" 195( bc_1    , *                    , control          , 1 )," &
" 196( bc_8    , XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B , bidir            , X  , 195   , 1  , Z      )," &
" 197( bc_4    , *                    , internal         , 1 )," &
" 198( bc_4    , *                    , internal         , 0 )," &
" 199( bc_4    , *                    , internal         , 1 )," &
" 200( bc_4    , XXRTEST_B            , input            , X )," &
" 201( bc_4    , *                    , internal         , 1 )," &
" 202( bc_4    , XXRSMRST_SOC_B       , input            , X )," &
" 203( bc_4    , *                    , internal         , 1 )," &
" 204( bc_4    , XXINTRUDER_B         , input            , X )," &
" 205( bc_4    , *                    , internal         , 1 )," &
" 206( bc_4    , *                    , internal         , 0 )," &
" 207( bc_1    , *                    , control          , 1 )," &
" 208( bc_8    , XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD , bidir            , X  , 207   , 1  , Z      )," &
" 209( bc_1    , *                    , control          , 1 )," &
" 210( bc_8    , XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD , bidir            , X  , 209   , 1  , Z      )," &
" 211( bc_1    , *                    , control          , 1 )," &
" 212( bc_8    , XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM , bidir            , X  , 211   , 1  , Z      )," &
" 213( bc_1    , *                    , control          , 1 )," &
" 214( bc_8    , XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK , bidir            , X  , 213   , 1  , Z      )," &
" 215( bc_1    , *                    , control          , 1 )," &
" 216( bc_8    , XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM , bidir            , X  , 215   , 1  , Z      )," &
" 217( bc_1    , *                    , control          , 1 )," &
" 218( bc_8    , XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK , bidir            , X  , 217   , 1  , Z      )," &
" 219( bc_1    , *                    , control          , 1 )," &
" 220( bc_8    , XXGPP_S_1_SNDW3_DATA0_I2S1_RXD , bidir            , X  , 219   , 1  , Z      )," &
" 221( bc_1    , *                    , control          , 1 )," &
" 222( bc_8    , XXGPP_S_0_SNDW3_CLK_I2S1_TXD , bidir            , X  , 221   , 1  , Z      )," &
" 223( bc_4    , *                    , internal         , 1 )," &
" 224( bc_4    , *                    , internal         , 0 )," &
" 225( BC_4    , XXPCIE_C4_RXN        , observe_only     , 1 )," &
" 226( BC_4    , XXPCIE_C4_RXP        , observe_only     , 1 )," &
" 227( AC_1    , XXPCIE_C4_TXP        , output2          , 1 )," &
" 228( BC_4    , XXPCIE_C3_RXN        , observe_only     , 1 )," &
" 229( BC_4    , XXPCIE_C3_RXP        , observe_only     , 1 )," &
" 230( AC_1    , XXPCIE_C3_TXP        , output2          , 1 )," &
" 231( BC_4    , XXPCIE_C2_RXN        , observe_only     , 1 )," &
" 232( BC_4    , XXPCIE_C2_RXP        , observe_only     , 1 )," &
" 233( AC_1    , XXPCIE_C2_TXP        , output2          , 1 )," &
" 234( BC_4    , XXPCIE_C1_RXN        , observe_only     , 1 )," &
" 235( BC_4    , XXPCIE_C1_RXP        , observe_only     , 1 )," &
" 236( AC_1    , XXPCIE_C1_TXP        , output2          , 1 )," &
" 237( bc_4    , *                    , internal         , 1 )," &
" 238( bc_4    , *                    , internal         , 1 )," &
" 239( bc_4    , *                    , internal         , 0 )," &
" 240( bc_4    , XXPCIE_B4_RXN        , observe_only     , 1 )," &
" 241( bc_4    , XXPCIE_B4_RXP        , observe_only     , 1 )," &
" 242( AC_1    , XXPCIE_B4_TXP        , output2          , 1 )," &
" 243( bc_4    , XXPCIE_B3_RXN        , observe_only     , 1 )," &
" 244( bc_4    , XXPCIE_B3_RXP        , observe_only     , 1 )," &
" 245( AC_1    , XXPCIE_B3_TXP        , output2          , 1 )," &
" 246( bc_4    , XXPCIE_B2_RXN        , observe_only     , 1 )," &
" 247( bc_4    , XXPCIE_B2_RXP        , observe_only     , 1 )," &
" 248( AC_1    , XXPCIE_B2_TXP        , output2          , 1 )," &
" 249( bc_4    , XXPCIE_B1_RXN        , observe_only     , 1 )," &
" 250( bc_4    , XXPCIE_B1_RXP        , observe_only     , 1 )," &
" 251( AC_1    , XXPCIE_B1_TXP        , output2          , 1 )," &
" 252( bc_4    , *                    , internal         , 1 )," &
" 253( bc_4    , *                    , internal         , 1 )," &
" 254( bc_4    , *                    , internal         , 0 )," &
" 255( bc_4    , XXUFS_01_RXN         , observe_only     , 1 )," &
" 256( bc_4    , XXUFS_01_RXP         , observe_only     , 1 )," &
" 257( AC_1    , XXUFS_01_TXP         , output2          , 1 )," &
" 258( bc_4    , XXUFS_00_RXN         , observe_only     , 1 )," &
" 259( bc_4    , XXUFS_00_RXP         , observe_only     , 1 )," &
" 260( AC_1    , XXUFS_00_TXP         , output2          , 1 )," &
" 261( bc_4    , *                    , internal         , 1 )," &
" 262( bc_4    , *                    , internal         , 0 )," &
" 263( bc_2    , *                    , internal         , 0 )," &
" 264( bc_2    , XXCLKOUT_SRC8_N      , observe_only     , X )," &
" 265( bc_2    , *                    , control          , 0 )," &
" 266( bc_2    , XXCLKOUT_SRC8_P      , output3          , X  , 265   , 0  , Z      )," &
" 267( bc_2    , *                    , internal         , 0 )," &
" 268( bc_2    , XXCLKOUT_SRC7_N      , observe_only     , X )," &
" 269( bc_2    , *                    , control          , 0 )," &
" 270( bc_2    , XXCLKOUT_SRC7_P      , output3          , X  , 269   , 0  , Z      )," &
" 271( bc_2    , *                    , internal         , 0 )," &
" 272( bc_2    , XXCLKOUT_SRC6_N      , observe_only     , X )," &
" 273( bc_2    , *                    , control          , 0 )," &
" 274( bc_2    , XXCLKOUT_SRC6_P      , output3          , X  , 273   , 0  , Z      )," &
" 275( bc_2    , *                    , internal         , 0 )," &
" 276( bc_2    , XXCLKOUT_SRC5_N      , observe_only     , X )," &
" 277( bc_2    , *                    , control          , 0 )," &
" 278( bc_2    , XXCLKOUT_SRC5_P      , output3          , X  , 277   , 0  , Z      )," &
" 279( bc_2    , *                    , internal         , 0 )," &
" 280( bc_2    , XXCLKOUT_SRC4_N      , observe_only     , X )," &
" 281( bc_2    , *                    , control          , 0 )," &
" 282( bc_2    , XXCLKOUT_SRC4_P      , output3          , X  , 281   , 0  , Z      )," &
" 283( bc_2    , *                    , internal         , 0 )," &
" 284( bc_2    , XXCLKOUT_SRC3_N      , observe_only     , X )," &
" 285( bc_2    , *                    , control          , 0 )," &
" 286( bc_2    , XXCLKOUT_SRC3_P      , output3          , X  , 285   , 0  , Z      )," &
" 287( bc_2    , *                    , internal         , 0 )," &
" 288( bc_2    , XXCLKOUT_SRC2_N      , observe_only     , X )," &
" 289( bc_2    , *                    , control          , 0 )," &
" 290( bc_2    , XXCLKOUT_SRC2_P      , output3          , X  , 289   , 0  , Z      )," &
" 291( bc_2    , *                    , internal         , 0 )," &
" 292( bc_2    , XXCLKOUT_SRC1_N      , observe_only     , X )," &
" 293( bc_2    , *                    , control          , 0 )," &
" 294( bc_2    , XXCLKOUT_SRC1_P      , output3          , X  , 293   , 0  , Z      )," &
" 295( bc_2    , *                    , internal         , 0 )," &
" 296( bc_2    , XXCLKOUT_SRC0_N      , observe_only     , X )," &
" 297( bc_2    , *                    , control          , 0 )," &
" 298( bc_2    , XXCLKOUT_SRC0_P      , output3          , X  , 297   , 0  , Z      )," &
" 299( bc_2    , *                    , internal         , 0 )," &
" 300( bc_2    , *                    , internal         , X )," &
" 301( bc_2    , *                    , internal         , 0 )," &
" 302( bc_2    , *                    , internal         , X )," &
" 303( bc_2    , *                    , internal         , 0 )," &
" 304( bc_2    , *                    , internal         , X )," &
" 305( bc_4    , *                    , internal         , 1 )," &
" 306( bc_4    , *                    , internal         , 1 )," &
" 307( bc_4    , *                    , internal         , 0 )," &
" 308( AC_1    , XXTCP3_TX_P1         , output2          , 1 )," &
" 309( bc_4    , *                    , internal         , X )," &
" 310( bc_4    , *                    , internal         , X )," &
" 311( AC_1    , XXTCP3_TXRX_P1       , output2          , 1 )," &
" 312( bc_4    , *                    , internal         , X )," &
" 313( bc_4    , *                    , internal         , X )," &
" 314( AC_1    , XXTCP3_TXRX_P0       , output2          , 1 )," &
" 315( AC_1    , XXTCP3_TX_P0         , output2          , 1 )," &
" 316( bc_4    , *                    , internal         , 1 )," &
" 317( bc_4    , *                    , internal         , 1 )," &
" 318( bc_4    , *                    , internal         , 0 )," &
" 319( AC_1    , XXTCP2_TX_P1         , output2          , 1 )," &
" 320( bc_4    , *                    , internal         , X )," &
" 321( bc_4    , *                    , internal         , X )," &
" 322( AC_1    , XXTCP2_TXRX_P1       , output2          , 1 )," &
" 323( bc_4    , *                    , internal         , X )," &
" 324( bc_4    , *                    , internal         , X )," &
" 325( AC_1    , XXTCP2_TXRX_P0       , output2          , 1 )," &
" 326( AC_1    , XXTCP2_TX_P0         , output2          , 1 )," &
" 327( bc_4    , *                    , internal         , 1 )," &
" 328( bc_4    , *                    , internal         , 1 )," &
" 329( bc_4    , *                    , internal         , 0 )," &
" 330( AC_1    , XXTCP0_TX_P1         , output2          , 1 )," &
" 331( bc_4    , *                    , internal         , X )," &
" 332( bc_4    , *                    , internal         , X )," &
" 333( AC_1    , XXTCP0_TXRX_P1       , output2          , 1 )," &
" 334( bc_4    , *                    , internal         , X )," &
" 335( bc_4    , *                    , internal         , X )," &
" 336( AC_1    , XXTCP0_TXRX_P0       , output2          , 1 )," &
" 337( AC_1    , XXTCP0_TX_P0         , output2          , 1 )," &
" 338( bc_4    , *                    , internal         , 1 )," &
" 339( bc_4    , *                    , internal         , 1 )," &
" 340( bc_4    , *                    , internal         , 0 )," &
" 341( AC_1    , XXTCP1_TX_P1         , output2          , 1 )," &
" 342( bc_4    , *                    , internal         , X )," &
" 343( bc_4    , *                    , internal         , X )," &
" 344( AC_1    , XXTCP1_TXRX_P1       , output2          , 1 )," &
" 345( bc_4    , *                    , internal         , X )," &
" 346( bc_4    , *                    , internal         , X )," &
" 347( AC_1    , XXTCP1_TXRX_P0       , output2          , 1 )," &
" 348( AC_1    , XXTCP1_TX_P0         , output2          , 1 )," &
" 349( bc_4    , *                    , internal         , 1 )," &
" 350( bc_4    , *                    , internal         , 1 )," &
" 351( bc_4    , *                    , internal         , 0 )," &
" 352( BC_4    , *                    , internal         , X )," &
" 353( BC_4    , *                    , internal         , X )," &
" 354( AC_1    , XXDDI_A_TX_2_P       , output2          , 1 )," &
" 355( BC_4    , *                    , internal         , X )," &
" 356( BC_4    , *                    , internal         , X )," &
" 357( AC_1    , XXDDI_A_TX_3_P       , output2          , 1 )," &
" 358( BC_4    , *                    , internal         , X )," &
" 359( BC_4    , *                    , internal         , X )," &
" 360( AC_1    , XXDDI_A_TX_1_P       , output2          , 1 )," &
" 361( BC_4    , *                    , internal         , X )," &
" 362( BC_4    , *                    , internal         , X )," &
" 363( AC_1    , XXDDI_A_TX_0_P       , output2          , 1 )," &
" 364( bc_4    , *                    , internal         , 1 )," &
" 365( bc_4    , *                    , internal         , 0 )," &
" 366( bc_1    , *                    , control          , 0 )," &
" 367( bc_8    , MLK_RSTB_UNUSED      , bidir            , X  , 366   , 0  , Z      )," &
" 368( bc_1    , *                    , control          , 0 )," &
" 369( bc_8    , XXMLK_DATA           , bidir            , X  , 368   , 0  , Z      )," &
" 370( bc_1    , *                    , control          , 0 )," &
" 371( bc_8    , XXMLK_CLK            , bidir            , X  , 370   , 0  , Z      )," &
" 372( bc_4    , *                    , internal         , 1 )," &
" 373( bc_4    , *                    , internal         , 0 )," &
" 374( bc_4    , XXPCIE_A4_RXN        , observe_only     , 1 )," &
" 375( bc_4    , XXPCIE_A4_RXP        , observe_only     , 1 )," &
" 376( AC_1    , XXPCIE_A4_TXP        , output2          , 1 )," &
" 377( bc_4    , XXPCIE_A3_RXN        , observe_only     , 1 )," &
" 378( bc_4    , XXPCIE_A3_RXP        , observe_only     , 1 )," &
" 379( AC_1    , XXPCIE_A3_TXP        , output2          , 1 )," &
" 380( bc_4    , XXPCIE_A2_RXN        , observe_only     , 1 )," &
" 381( bc_4    , XXPCIE_A2_RXP        , observe_only     , 1 )," &
" 382( AC_1    , XXPCIE_A2_TXP        , output2          , 1 )," &
" 383( bc_4    , XXPCIE_A1_LAN_0_RXN  , observe_only     , 1 )," &
" 384( bc_4    , XXPCIE_A1_LAN_0_RXP  , observe_only     , 1 )," &
" 385( AC_1    , XXPCIE_A1_LAN_0_TXP  , output2          , 1 )," &
" 386( bc_4    , *                    , internal         , 1 )," &
" 387( bc_4    , *                    , internal         , 1 )," &
" 388( bc_4    , *                    , internal         , 0 )," &
" 389( bc_4    , XXUSB32_2_RXN        , observe_only     , 1 )," &
" 390( bc_4    , XXUSB32_2_RXP        , observe_only     , 1 )," &
" 391( AC_1    , XXUSB32_2_TXP        , output2          , 1 )," &
" 392( bc_4    , XXUSB32_1_RXN        , observe_only     , 1 )," &
" 393( bc_4    , XXUSB32_1_RXP        , observe_only     , 1 )," &
" 394( AC_1    , XXUSB32_1_TXP        , output2          , 1 )," &
" 395( bc_4    , *                    , internal         , 1 )," &
" 396( bc_4    , *                    , internal         , 1 )," &
" 397( bc_4    , *                    , internal         , 0 )," &
" 398( bc_2    , *                    , control          , 0 )," &
" 399( bc_8    , XXUSB2N_8            , bidir            , X  , 398   , 0  , Z      )," &
" 400( bc_2    , *                    , control          , 0 )," &
" 401( bc_8    , XXUSB2P_8            , bidir            , X  , 400   , 0  , Z      )," &
" 402( bc_2    , *                    , control          , 0 )," &
" 403( bc_8    , XXUSB2N_7            , bidir            , X  , 402   , 0  , Z      )," &
" 404( bc_2    , *                    , control          , 0 )," &
" 405( bc_8    , XXUSB2P_7            , bidir            , X  , 404   , 0  , Z      )," &
" 406( bc_2    , *                    , control          , 0 )," &
" 407( bc_8    , XXUSB2N_6            , bidir            , X  , 406   , 0  , Z      )," &
" 408( bc_2    , *                    , control          , 0 )," &
" 409( bc_8    , XXUSB2P_6            , bidir            , X  , 408   , 0  , Z      )," &
" 410( bc_2    , *                    , control          , 0 )," &
" 411( bc_8    , XXUSB2N_5            , bidir            , X  , 410   , 0  , Z      )," &
" 412( bc_2    , *                    , control          , 0 )," &
" 413( bc_8    , XXUSB2P_5            , bidir            , X  , 412   , 0  , Z      )," &
" 414( bc_2    , *                    , control          , 0 )," &
" 415( bc_8    , XXUSB2N_4            , bidir            , X  , 414   , 0  , Z      )," &
" 416( bc_2    , *                    , control          , 0 )," &
" 417( bc_8    , XXUSB2P_4            , bidir            , X  , 416   , 0  , Z      )," &
" 418( bc_2    , *                    , control          , 0 )," &
" 419( bc_8    , XXUSB2N_3            , bidir            , X  , 418   , 0  , Z      )," &
" 420( bc_2    , *                    , control          , 0 )," &
" 421( bc_8    , XXUSB2P_3            , bidir            , X  , 420   , 0  , Z      )," &
" 422( bc_2    , *                    , control          , 0 )," &
" 423( bc_8    , XXUSB2N_2            , bidir            , X  , 422   , 0  , Z      )," &
" 424( bc_2    , *                    , control          , 0 )," &
" 425( bc_8    , XXUSB2P_2            , bidir            , X  , 424   , 0  , Z      )," &
" 426( bc_2    , *                    , control          , 0 )," &
" 427( bc_8    , XXUSB2N_1            , bidir            , X  , 426   , 0  , Z      )," &
" 428( bc_2    , *                    , control          , 0 )," &
" 429( bc_8    , XXUSB2P_1            , bidir            , X  , 428   , 0  , Z      )," &
" 430( bc_4    , *                    , internal         , 1 )," &
" 431( bc_4    , *                    , internal         , 1 )," &
" 432( bc_4    , *                    , internal         , 0 )," &
" 433( bc_1    , *                    , control          , 1 )," &
" 434( bc_8    , XXGPP_D_25_ESPI_ALERT3_B , bidir            , X  , 433   , 1  , Z      )," &
" 435( bc_1    , *                    , control          , 1 )," &
" 436( bc_8    , XXGPP_D_24_ESPI_ALERT2_B , bidir            , X  , 435   , 1  , Z      )," &
" 437( bc_1    , *                    , control          , 1 )," &
" 438( bc_8    , XXGPP_D_23_BPKI3C_SCL , bidir            , X  , 437   , 1  , Z      )," &
" 439( bc_1    , *                    , control          , 1 )," &
" 440( bc_8    , XXGPP_D_22_BPKI3C_SDA , bidir            , X  , 439   , 1  , Z      )," &
" 441( bc_1    , *                    , control          , 1 )," &
" 442( bc_8    , XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B , bidir            , X  , 441   , 1  , Z      )," &
" 443( bc_1    , *                    , control          , 1 )," &
" 444( bc_8    , XXGPP_D_20_SRCCLKREQ7_B , bidir            , X  , 443   , 1  , Z      )," &
" 445( bc_1    , *                    , control          , 1 )," &
" 446( bc_8    , XXGPP_D_19_TBT_LSX0_OE , bidir            , X  , 445   , 1  , Z      )," &
" 447( bc_1    , *                    , control          , 1 )," &
" 448( bc_8    , XXGPP_D_18_SRCCLKREQ6_B , bidir            , X  , 447   , 1  , Z      )," &
" 449( bc_1    , *                    , control          , 1 )," &
" 450( bc_8    , XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1 , bidir            , X  , 449   , 1  , Z      )," &
" 451( bc_1    , *                    , control          , 1 )," &
" 452( bc_8    , XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1 , bidir            , X  , 451   , 1  , Z      )," &
" 453( bc_1    , *                    , control          , 1 )," &
" 454( bc_8    , XXGPP_D_15           , bidir            , X  , 453   , 1  , Z      )," &
" 455( bc_1    , *                    , control          , 1 )," &
" 456( bc_8    , XXGPP_D_14_TBT_LSX3_OE , bidir            , X  , 455   , 1  , Z      )," &
" 457( bc_1    , *                    , control          , 1 )," &
" 458( bc_8    , XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI , bidir            , X  , 457   , 1  , Z      )," &
" 459( bc_1    , *                    , control          , 1 )," &
" 460( bc_8    , XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO , bidir            , X  , 459   , 1  , Z      )," &
" 461( bc_1    , *                    , control          , 1 )," &
" 462( bc_8    , XXGPP_D_11_HDA_SYNC_I2S0_SFRM , bidir            , X  , 461   , 1  , Z      )," &
" 463( bc_1    , *                    , control          , 1 )," &
" 464( bc_8    , XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK , bidir            , X  , 463   , 1  , Z      )," &
" 465( bc_1    , *                    , control          , 1 )," &
" 466( bc_8    , XXGPP_D_9_I2S_MCLK1_OUT , bidir            , X  , 465   , 1  , Z      )," &
" 467( bc_1    , *                    , control          , 1 )," &
" 468( bc_8    , XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B , bidir            , X  , 467   , 1  , Z      )," &
" 469( bc_1    , *                    , control          , 1 )," &
" 470( bc_8    , XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO , bidir            , X  , 469   , 1  , Z      )," &
" 471( bc_1    , *                    , control          , 1 )," &
" 472( bc_8    , XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK , bidir            , X  , 471   , 1  , Z      )," &
" 473( bc_1    , *                    , control          , 1 )," &
" 474( bc_8    , XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA , bidir            , X  , 473   , 1  , Z      )," &
" 475( bc_1    , *                    , control          , 1 )," &
" 476( bc_8    , XXGPP_D_4_IMGCLKOUT_0 , bidir            , X  , 475   , 1  , Z      )," &
" 477( bc_1    , *                    , control          , 1 )," &
" 478( bc_8    , XXGPP_D_3_CPU_GP_1   , bidir            , X  , 477   , 1  , Z      )," &
" 479( bc_1    , *                    , control          , 1 )," &
" 480( bc_8    , XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL , bidir            , X  , 479   , 1  , Z      )," &
" 481( bc_1    , *                    , control          , 1 )," &
" 482( bc_8    , XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA , bidir            , X  , 481   , 1  , Z      )," &
" 483( bc_1    , *                    , control          , 1 )," &
" 484( bc_8    , XXGPP_D_0_IMGCLKOUT_1 , bidir            , X  , 483   , 1  , Z      )," &
" 485( bc_1    , *                    , control          , 1 )," &
" 486( bc_8    , XXGPP_B_25_ESPI_ALERT1_B , bidir            , X  , 485   , 1  , Z      )," &
" 487( bc_1    , *                    , control          , 1 )," &
" 488( bc_8    , XXGPP_B_24_ESPI_ALERT0_B , bidir            , X  , 487   , 1  , Z      )," &
" 489( bc_1    , *                    , control          , 1 )," &
" 490( bc_8    , XXGPP_B_23_TIME_SYNC_1_ISH_GP_6 , bidir            , X  , 489   , 1  , Z      )," &
" 491( bc_1    , *                    , control          , 1 )," &
" 492( bc_8    , XXGPP_B_22_TIME_SYNC_0_ISH_GP_5 , bidir            , X  , 491   , 1  , Z      )," &
" 493( bc_1    , *                    , control          , 1 )," &
" 494( bc_8    , XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9 , bidir            , X  , 493   , 1  , Z      )," &
" 495( bc_1    , *                    , control          , 1 )," &
" 496( bc_8    , XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8 , bidir            , X  , 495   , 1  , Z      )," &
" 497( bc_1    , *                    , control          , 1 )," &
" 498( bc_8    , XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD , bidir            , X  , 497   , 1  , Z      )," &
" 499( bc_1    , *                    , control          , 1 )," &
" 500( bc_8    , XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD , bidir            , X  , 499   , 1  , Z      )," &
" 501( bc_1    , *                    , control          , 1 )," &
" 502( bc_8    , XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2 , bidir            , X  , 501   , 1  , Z      )," &
" 503( bc_1    , *                    , control          , 1 )," &
" 504( bc_8    , XXGPP_B_16_TBT_LSX1_OE , bidir            , X  , 503   , 1  , Z      )," &
" 505( bc_1    , *                    , control          , 1 )," &
" 506( bc_8    , XXGPP_B_15_USB2_OC3_B , bidir            , X  , 505   , 1  , Z      )," &
" 507( bc_1    , *                    , control          , 1 )," &
" 508( bc_8    , XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4 , bidir            , X  , 507   , 1  , Z      )," &
" 509( bc_1    , *                    , control          , 1 )," &
" 510( bc_8    , XXGPP_B_13_PLTRST_B  , bidir            , X  , 509   , 1  , Z      )," &
" 511( bc_1    , *                    , control          , 1 )," &
" 512( bc_8    , XXGPP_B_12_SLP_S0_B  , bidir            , X  , 511   , 1  , Z      )," &
" 513( bc_1    , *                    , control          , 1 )," &
" 514( bc_8    , XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3 , bidir            , X  , 513   , 1  , Z      )," &
" 515( bc_1    , *                    , control          , 1 )," &
" 516( bc_8    , XXGPP_B_10_DDSP_HPD2_DISP_MISC2 , bidir            , X  , 515   , 1  , Z      )," &
" 517( bc_1    , *                    , control          , 1 )," &
" 518( bc_8    , XXGPP_B_9_DDSP_HPD1_DISP_MISC1 , bidir            , X  , 517   , 1  , Z      )," &
" 519( bc_1    , *                    , control          , 1 )," &
" 520( bc_8    , XXGPP_B_8_BK_4_SBK_4_ISH_GP_4 , bidir            , X  , 519   , 1  , Z      )," &
" 521( bc_1    , *                    , control          , 1 )," &
" 522( bc_8    , XXGPP_B_7_BK_3_SBK_3_ISH_GP_3 , bidir            , X  , 521   , 1  , Z      )," &
" 523( bc_1    , *                    , control          , 1 )," &
" 524( bc_8    , XXGPP_B_6_BK_2_SBK_2_ISH_GP_2 , bidir            , X  , 523   , 1  , Z      )," &
" 525( bc_1    , *                    , control          , 1 )," &
" 526( bc_8    , XXGPP_B_5_BK_1_SBK_1_ISH_GP_1 , bidir            , X  , 525   , 1  , Z      )," &
" 527( bc_1    , *                    , control          , 1 )," &
" 528( bc_8    , XXGPP_B_4_BK_0_SBK_0_ISH_GP_0 , bidir            , X  , 527   , 1  , Z      )," &
" 529( bc_1    , *                    , control          , 1 )," &
" 530( bc_8    , XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL , bidir            , X  , 529   , 1  , Z      )," &
" 531( bc_1    , *                    , control          , 1 )," &
" 532( bc_8    , XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA , bidir            , X  , 531   , 1  , Z      )," &
" 533( bc_1    , *                    , control          , 1 )," &
" 534( bc_8    , XXGPP_B_1_USBC_SMLDATA , bidir            , X  , 533   , 1  , Z      )," &
" 535( bc_1    , *                    , control          , 1 )," &
" 536( bc_8    , XXGPP_B_0_USBC_SMLCLK , bidir            , X  , 535   , 1  , Z      )," &
" 537( bc_4    , *                    , internal         , 1 )," &
" 538( bc_4    , *                    , internal         , 0 )," &
" 539( bc_1    , *                    , control          , 1 )," &
" 540( bc_8    , XXSPI0_CLK           , bidir            , X  , 539   , 1  , Z      )," &
" 541( bc_1    , *                    , control          , 1 )," &
" 542( bc_8    , XXSPI0_FLASH_1_CS_B  , bidir            , X  , 541   , 1  , Z      )," &
" 543( bc_1    , *                    , control          , 1 )," &
" 544( bc_8    , XXSPI0_FLASH_0_CS_B  , bidir            , X  , 543   , 1  , Z      )," &
" 545( bc_1    , *                    , control          , 1 )," &
" 546( bc_8    , XXSPI0_TPM_CS_B      , bidir            , X  , 545   , 1  , Z      )," &
" 547( bc_1    , *                    , control          , 1 )," &
" 548( bc_8    , XXSPI0_MISO_IO_1     , bidir            , X  , 547   , 1  , Z      )," &
" 549( bc_1    , *                    , control          , 1 )," &
" 550( bc_8    , XXSPI0_MOSI_IO_0     , bidir            , X  , 549   , 1  , Z      )," &
" 551( bc_1    , *                    , control          , 1 )," &
" 552( bc_8    , XXSPI0_IO_3          , bidir            , X  , 551   , 1  , Z      )," &
" 553( bc_1    , *                    , control          , 1 )," &
" 554( bc_8    , XXSPI0_IO_2          , bidir            , X  , 553   , 1  , Z      )," &
" 555( bc_1    , *                    , control          , 1 )," &
" 556( bc_8    , XXGPP_A_17_ESPI_CS3_B , bidir            , X  , 555   , 1  , Z      )," &
" 557( bc_1    , *                    , control          , 1 )," &
" 558( bc_8    , XXGPP_A_16_ESPI_CS2_B , bidir            , X  , 557   , 1  , Z      )," &
" 559( bc_1    , *                    , control          , 1 )," &
" 560( bc_8    , XXGPP_A_15_DNX_FORCE_RELOAD , bidir            , X  , 559   , 1  , Z      )," &
" 561( bc_1    , *                    , control          , 1 )," &
" 562( bc_8    , XXGPP_A_14_ADR_COMPLETE , bidir            , X  , 561   , 1  , Z      )," &
" 563( bc_1    , *                    , control          , 1 )," &
" 564( bc_8    , XXGPP_A_13_ESPI_CS1_B , bidir            , X  , 563   , 1  , Z      )," &
" 565( bc_1    , *                    , control          , 1 )," &
" 566( bc_8    , XXGPP_A_12           , bidir            , X  , 565   , 1  , Z      )," &
" 567( bc_1    , *                    , control          , 1 )," &
" 568( bc_8    , XXGPP_A_11           , bidir            , X  , 567   , 1  , Z      )," &
" 569( bc_1    , *                    , control          , 1 )," &
" 570( bc_8    , XXGPP_A_10_OSSE_SMLALERT_B , bidir            , X  , 569   , 1  , Z      )," &
" 571( bc_1    , *                    , control          , 1 )," &
" 572( bc_8    , XXGPP_A_9_OSSE_SMLDATA , bidir            , X  , 571   , 1  , Z      )," &
" 573( bc_1    , *                    , control          , 1 )," &
" 574( bc_8    , XXGPP_A_8_OSSE_SMLCLK , bidir            , X  , 573   , 1  , Z      )," &
" 575( bc_1    , *                    , control          , 1 )," &
" 576( bc_8    , XXGPP_A_7            , bidir            , X  , 575   , 1  , Z      )," &
" 577( bc_1    , *                    , control          , 1 )," &
" 578( bc_8    , XXGPP_A_6_ESPI_RESET_B , bidir            , X  , 577   , 1  , Z      )," &
" 579( bc_1    , *                    , control          , 1 )," &
" 580( bc_8    , XXGPP_A_5_ESPI_CLK   , bidir            , X  , 579   , 1  , Z      )," &
" 581( bc_1    , *                    , control          , 1 )," &
" 582( bc_8    , XXGPP_A_4_ESPI_CS0_B , bidir            , X  , 581   , 1  , Z      )," &
" 583( bc_1    , *                    , control          , 1 )," &
" 584( bc_8    , XXGPP_A_3_ESPI_IO_3_PRIACK_B , bidir            , X  , 583   , 1  , Z      )," &
" 585( bc_1    , *                    , control          , 1 )," &
" 586( bc_8    , XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK , bidir            , X  , 585   , 1  , Z      )," &
" 587( bc_1    , *                    , control          , 1 )," &
" 588( bc_8    , XXGPP_A_1_ESPI_IO_1  , bidir            , X  , 587   , 1  , Z      )," &
" 589( bc_1    , *                    , control          , 1 )," &
" 590( bc_8    , XXGPP_A_0_ESPI_IO_0  , bidir            , X  , 589   , 1  , Z      )," &
" 591( bc_1    , *                    , control          , 1 )," &
" 592( bc_8    , XXGPP_H_24_ESPI_ALERT4_B , bidir            , X  , 591   , 1  , Z      )," &
" 593( bc_1    , *                    , control          , 1 )," &
" 594( bc_8    , XXGPP_H_23_ESPI_CS4_B , bidir            , X  , 593   , 1  , Z      )," &
" 595( bc_1    , *                    , control          , 1 )," &
" 596( bc_8    , XXGPP_H_22_I2C1_SCL_I3C1_SCL , bidir            , X  , 595   , 1  , Z      )," &
" 597( bc_1    , *                    , control          , 1 )," &
" 598( bc_8    , XXGPP_H_21_I2C1_SDA_I3C1_SDA , bidir            , X  , 597   , 1  , Z      )," &
" 599( bc_1    , *                    , control          , 1 )," &
" 600( bc_8    , XXGPP_H_20_I2C0_SCL_I3C0_SCL , bidir            , X  , 599   , 1  , Z      )," &
" 601( bc_1    , *                    , control          , 1 )," &
" 602( bc_8    , XXGPP_H_19_I2C0_SDA_I3C0_SDA , bidir            , X  , 601   , 1  , Z      )," &
" 603( bc_1    , *                    , control          , 1 )," &
" 604( bc_8    , XXGPP_H_18           , bidir            , X  , 603   , 1  , Z      )," &
" 605( bc_1    , *                    , control          , 1 )," &
" 606( bc_8    , XXGPP_H_17_MIC_MUTE_LED , bidir            , X  , 605   , 1  , Z      )," &
" 607( bc_1    , *                    , control          , 1 )," &
" 608( bc_8    , XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN , bidir            , X  , 607   , 1  , Z      )," &
" 609( bc_1    , *                    , control          , 1 )," &
" 610( bc_8    , XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL , bidir            , X  , 609   , 1  , Z      )," &
" 611( bc_1    , *                    , control          , 1 )," &
" 612( bc_8    , XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA , bidir            , X  , 611   , 1  , Z      )," &
" 613( bc_1    , *                    , control          , 1 )," &
" 614( bc_8    , XXGPP_H_13_CPU_C10_GATE_B , bidir            , X  , 613   , 1  , Z      )," &
" 615( bc_1    , *                    , control          , 1 )," &
" 616( bc_8    , XXGPP_H_12           , bidir            , X  , 615   , 1  , Z      )," &
" 617( bc_1    , *                    , control          , 1 )," &
" 618( bc_8    , XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11 , bidir            , X  , 617   , 1  , Z      )," &
" 619( bc_1    , *                    , control          , 1 )," &
" 620( bc_8    , XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10 , bidir            , X  , 619   , 1  , Z      )," &
" 621( bc_1    , *                    , control          , 1 )," &
" 622( bc_8    , XXGPP_H_9_UART0_TXD  , bidir            , X  , 621   , 1  , Z      )," &
" 623( bc_1    , *                    , control          , 1 )," &
" 624( bc_8    , XXGPP_H_8_UART0_RXD  , bidir            , X  , 623   , 1  , Z      )," &
" 625( bc_1    , *                    , control          , 1 )," &
" 626( bc_8    , XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD , bidir            , X  , 625   , 1  , Z      )," &
" 627( bc_1    , *                    , control          , 1 )," &
" 628( bc_8    , XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD , bidir            , X  , 627   , 1  , Z      )," &
" 629( bc_1    , *                    , control          , 1 )," &
" 630( bc_8    , XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD , bidir            , X  , 629   , 1  , Z      )," &
" 631( bc_1    , *                    , control          , 1 )," &
" 632( bc_8    , XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD , bidir            , X  , 631   , 1  , Z      )," &
" 633( bc_1    , *                    , control          , 1 )," &
" 634( bc_8    , XXGPP_H_3_MIC_MUTE   , bidir            , X  , 633   , 1  , Z      )," &
" 635( bc_1    , *                    , control          , 1 )," &
" 636( bc_8    , XXGPP_H_2            , bidir            , X  , 635   , 1  , Z      )," &
" 637( bc_1    , *                    , control          , 1 )," &
" 638( bc_8    , XXGPP_H_1            , bidir            , X  , 637   , 1  , Z      )," &
" 639( bc_1    , *                    , control          , 1 )," &
" 640( bc_8    , XXGPP_H_0            , bidir            , X  , 639   , 1  , Z      )," &
" 641( bc_1    , *                    , control          , 1 )," &
" 642( bc_8    , XXDDSP_HPDALV        , bidir            , X  , 641   , 1  , Z      )," &
" 643( bc_1    , *                    , control          , 1 )," &
" 644( bc_8    , XXPREQ_B             , bidir            , X  , 643   , 1  , Z      )," &
" 645( bc_1    , *                    , control          , 1 )," &
" 646( bc_8    , XXPRDY_B             , bidir            , X  , 645   , 1  , Z      )," &
" 647( bc_1    , *                    , control          , 1 )," &
" 648( bc_8    , XXJTAG_MBPB3         , bidir            , X  , 647   , 1  , Z      )," &
" 649( bc_1    , *                    , control          , 1 )," &
" 650( bc_8    , XXJTAG_MBPB2         , bidir            , X  , 649   , 1  , Z      )," &
" 651( bc_1    , *                    , control          , 1 )," &
" 652( bc_8    , XXJTAG_MBPB1         , bidir            , X  , 651   , 1  , Z      )," &
" 653( bc_1    , *                    , control          , 1 )," &
" 654( bc_8    , XXJTAG_MBPB0         , bidir            , X  , 653   , 1  , Z      )," &
" 655( bc_4    , *                    , internal         , 1 )," &
" 656( bc_4    , *                    , internal         , 0 )" ;

-- Advanced I/O Description for 1149.6 AC-coupled and differential pins
attribute AIO_COMPONENT_CONFORMANCE of PTLPCDPonly_A0 : entity is
   "STD_1149_6_2003";

-- 1149.6 7.5.2 Define optional Pulse width timing requirements for EXTEST_PULSE
--              (specify minimum wait time in RUTI, in seconds)
attribute AIO_EXTEST_Pulse_Execution of PTLPCDPonly_A0 : entity is 
   "wait_duration 1.0e-5";

-- 1149.6 7.5.3 Define optional requirements for EXTEST_TRAIN
--              (5.4.2 permission: specify min # of pulses produced during extest_train)
attribute AIO_EXTEST_Train_Execution of PTLPCDPonly_A0 : entity is 
   "train 2";

-- Define charactistics of any AC pins
attribute AIO_Pin_Behavior of PTLPCDPonly_A0 : entity is
"XXPCIE_C4_RXN         [225] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C4_RXP         [226] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C4_TXP                                  ; " &
"XXPCIE_C3_RXN         [228] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C3_RXP         [229] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C3_TXP                                  ; " &
"XXPCIE_C2_RXN         [231] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C2_RXP         [232] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C2_TXP                                  ; " &
"XXPCIE_C1_RXN         [234] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C1_RXP         [235] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_C1_TXP                                  ; " &
"XXPCIE_B4_RXN         [240] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B4_RXP         [241] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B4_TXP                                  ; " &
"XXPCIE_B3_RXN         [243] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B3_RXP         [244] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B3_TXP                                  ; " &
"XXPCIE_B2_RXN         [246] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B2_RXP         [247] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B2_TXP                                  ; " &
"XXPCIE_B1_RXN         [249] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B1_RXP         [250] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_B1_TXP                                  ; " &
"XXUFS_01_RXN          [255] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUFS_01_RXP          [256] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUFS_01_TXP                                   ; " &
"XXUFS_00_RXN          [258] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUFS_00_RXP          [259] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUFS_00_TXP                                   ; " &
"XXTCP3_TX_P1                                   ; " &
"XXTCP3_TXRX_P1                                 ; " &
"XXTCP3_TXRX_P0                                 ; " &
"XXTCP3_TX_P0                                   ; " &
"XXTCP2_TX_P1                                   ; " &
"XXTCP2_TXRX_P1                                 ; " &
"XXTCP2_TXRX_P0                                 ; " &
"XXTCP2_TX_P0                                   ; " &
"XXTCP0_TX_P1                                   ; " &
"XXTCP0_TXRX_P1                                 ; " &
"XXTCP0_TXRX_P0                                 ; " &
"XXTCP0_TX_P0                                   ; " &
"XXTCP1_TX_P1                                   ; " &
"XXTCP1_TXRX_P1                                 ; " &
"XXTCP1_TXRX_P0                                 ; " &
"XXTCP1_TX_P0                                   ; " &
"XXDDI_A_TX_2_P                                 ; " &
"XXDDI_A_TX_3_P                                 ; " &
"XXDDI_A_TX_1_P                                 ; " &
"XXDDI_A_TX_0_P                                 ; " &
"XXPCIE_A4_RXN         [374] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A4_RXP         [375] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A4_TXP                                  ; " &
"XXPCIE_A3_RXN         [377] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A3_RXP         [378] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A3_TXP                                  ; " &
"XXPCIE_A2_RXN         [380] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A2_RXP         [381] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A2_TXP                                  ; " &
"XXPCIE_A1_LAN_0_RXN   [383] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A1_LAN_0_RXP   [384] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXPCIE_A1_LAN_0_TXP                            ; " &
"XXUSB32_2_RXN         [389] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUSB32_2_RXP         [390] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUSB32_2_TXP                                  ; " &
"XXUSB32_1_RXN         [392] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUSB32_1_RXP         [393] :                  LP_time=22.5e-9 HP_time=45.0e-9 ; " &
"XXUSB32_1_TXP                                    " ;

attribute EXTEST_TOGGLE_CELLS : BSDL_EXTENSION;
----Extest Toggle Extension----

-- Tcell:
-- The boundary register cell number that allows the associated "Signal"(s)
-- output(s) to toggle at  the TCK frequency when the "Tcell" contains the
-- "Tval" value, the EXTEST_TOGGLE command is active and the TAP state machine
-- is in Run-Test-Idle.

-- Tval:
-- The value required in the "Tcell" of the boundary register that allows the
-- associated "Signal"(s) output(s) to toggle at  the TCK frequency when the
-- "Tcell" contains the "Tval" value, the EXTEST_TOGGLE command is active and
-- the TAP state machine is in Run-Test-Idle.

--   Options: 0 = Output toggles when "Tcell" is set to zero
--            1 = Output toggles when "Tcell" is set to one

-- DI/PS/SE:
-- Differential/Pseudo Single Ended/Single Ended. "Tcell" will enable toggling
-- one output if pseudo single ended or single ended, and enable toggling two
-- outputs if differential.

-- Note: Pseudo single ended is one output leg of a differential pair output
--       that will be configured to toggle. "PS" looks much like "SE" mode
--       other than there could be more "Treq" parameters for proper operation.

--   Options: DI = Differential (two differential output legs toggle
--                 simultaneously)
--            PS = Pseudo Single Ended (one leg of a differential can toggle
--                 independent of the other)
--            SE = Single Ended (one output will toggle)
                        
-- Signal:
-- Associates the signal name to the "Tcell" number for the EXTEST_TOGGLE
-- instruction and also represents the positive output of a differential pair.
-- A signal name defined in the PHYSICAL_PIN_MAP area of the BSDL file is
-- required for this field.
      
-- DiffNeg:
-- When both legs of the differential pair are controlled by the same "Tcell",
-- "DiffNeg" identifies the negative leg of the differential pair. A signal
-- name defined in the PHYSICAL_PIN_MAP area of the BSDL file is required for
-- this field.

-- DiffMode:
-- Describes if the differential pair outputs are simultaneously driven to the
-- same logic state or to opposite logic states.

--   Options: OPPO = Simultaneous 1/0 or 0/1 logic levels.
--           SAME = Simultaneous 1/1 or 0/0 logic levels.

-- Treq:
-- The field contains values required in other boundary register cells that
-- enable the described "Signal" to toggle. The field originated to support
-- pseudo single ended but is not limited to that use. 'cell# = value'

--   Example: '510=1, 511=0'

-- Single quotes define the field with commas defining each entry. There is no
-- limit to the number of entries.

-- The following would typically follow what has already been defined through IEEE 1149.1 and
-- 1149.6 syntax in the BSDL file.
                    
-- Ccell:
-- The control cell number that enables the output signal(s) to drive out.

-- Disval:
-- The logic value placed into the control cell that disables the signal(s)
-- output(s) from driving. 

--   Options: 0 = Output(s) not driven when zero
--            1 = Output(s) not driven when one
 
-- Rslt:
-- The resulting state the output(s) maintains when disabled.
 
--   Options:     Z = High Impedance
--                WEAK0 = External pull down
--                WEAK1 = External pull up
--                PULL0 = Internal pull down
--                PULL1 = Internal pull up

attribute EXTEST_TOGGLE_CELLS of PTLPCDPonly_A0 : entity is

--{Tcell, Tval, DI/PS/SE, Signal, DiffNeg, DiffMode, Treq, Ccell, Disval, Rslt}
"{   4, 0, SE, XXGPP_C_23_TBT_LSX3_B_DDP4_CTRLDATA,                   ,      ,                    ,   3, 1, Z }," &
"{   6, 0, SE, XXGPP_C_22_TBT_LSX3_A_DDP4_CTRLCLK,                   ,      ,                    ,   5, 1, Z }," &
"{   8, 0, SE, XXGPP_C_21_TBT_LSX2_B_DDP3_CTRLDATA,                   ,      ,                    ,   7, 1, Z }," &
"{  10, 0, SE, XXGPP_C_20_TBT_LSX2_A_DDP3_CTRLCLK,                   ,      ,                    ,   9, 1, Z }," &
"{  12, 0, SE, XXGPP_C_19_TBT_LSX1_B_DDP2_CTRLDATA,                   ,      ,                    ,  11, 1, Z }," &
"{  14, 0, SE, XXGPP_C_18_TBT_LSX1_A_DDP2_CTRLCLK,                   ,      ,                    ,  13, 1, Z }," &
"{  16, 0, SE, XXGPP_C_17_TBT_LSX0_B_DDP1_CTRLDATA,                   ,      ,                    ,  15, 1, Z }," &
"{  18, 0, SE, XXGPP_C_16_TBT_LSX0_A_DDP1_CTRLCLK,                   ,      ,                    ,  17, 1, Z }," &
"{  20, 0, SE, XXGPP_C_15        ,                   ,      ,                    ,  19, 1, Z }," &
"{  22, 0, SE, XXGPP_C_14_SRCCLKREQ5_B,                   ,      ,                    ,  21, 1, Z }," &
"{  24, 0, SE, XXGPP_C_13_SRCCLKREQ4_B,                   ,      ,                    ,  23, 1, Z }," &
"{  26, 0, SE, XXGPP_C_12_SRCCLKREQ3_B,                   ,      ,                    ,  25, 1, Z }," &
"{  28, 0, SE, XXGPP_C_11_SRCCLKREQ2_B,                   ,      ,                    ,  27, 1, Z }," &
"{  30, 0, SE, XXGPP_C_10_SRCCLKREQ1_B,                   ,      ,                    ,  29, 1, Z }," &
"{  32, 0, SE, XXGPP_C_9_SRCCLKREQ0_B,                   ,      ,                    ,  31, 1, Z }," &
"{  34, 0, SE, XXGPP_C_8_SML1ALERT_B_PCHHOT_B,                   ,      ,                    ,  33, 1, Z }," &
"{  36, 0, SE, XXGPP_C_7_SML1DATA,                   ,      ,                    ,  35, 1, Z }," &
"{  38, 0, SE, XXGPP_C_6_SML1CLK ,                   ,      ,                    ,  37, 1, Z }," &
"{  40, 0, SE, XXGPP_C_5_SML0ALERT_B,                   ,      ,                    ,  39, 1, Z }," &
"{  42, 0, SE, XXGPP_C_4_SML0DATA,                   ,      ,                    ,  41, 1, Z }," &
"{  44, 0, SE, XXGPP_C_3_SML0CLK ,                   ,      ,                    ,  43, 1, Z }," &
"{  46, 0, SE, XXGPP_C_2_SMBALERT_B,                   ,      ,                    ,  45, 1, Z }," &
"{  48, 0, SE, XXGPP_C_1_SMBDATA ,                   ,      ,                    ,  47, 1, Z }," &
"{  50, 0, SE, XXGPP_C_0_SMBCLK  ,                   ,      ,                    ,  49, 1, Z }," &
"{  52, 0, SE, XXMLK_RST_B       ,                   ,      ,                    ,  51, 1, Z }," &
"{  54, 0, SE, XXL_VDDEN         ,                   ,      ,                    ,  53, 1, Z }," &
"{  56, 0, SE, XXL_BKLTCTL       ,                   ,      ,                    ,  55, 1, Z }," &
"{  58, 0, SE, XXL_BKLTEN        ,                   ,      ,                    ,  57, 1, Z }," &
"{  60, 0, SE, XXSYS_RESET_B     ,                   ,      ,                    ,  59, 1, Z }," &
"{  64, 0, SE, XXGPP_V_17        ,                   ,      ,                    ,  63, 1, Z }," &
"{  66, 0, SE, XXGPP_V_16_VCCST_EN,                   ,      ,                    ,  65, 1, Z }," &
"{  68, 0, SE, XXGPP_V_15_THERMTRIP_B,                   ,      ,                    ,  67, 1, Z }," &
"{  70, 0, SE, XXGPP_V_14_FORCEPR_B,                   ,      ,                    ,  69, 1, Z }," &
"{  72, 0, SE, XXGPP_V_13_CATERR_B,                   ,      ,                    ,  71, 1, Z }," &
"{  74, 0, SE, XXGPP_V_12_WAKE_B ,                   ,      ,                    ,  73, 1, Z }," &
"{  76, 0, SE, XXGPP_V_11_SLP_LAN_B,                   ,      ,                    ,  75, 1, Z }," &
"{  78, 0, SE, XXGPP_V_10_LANPHYPC,                   ,      ,                    ,  77, 1, Z }," &
"{  80, 0, SE, XXGPP_V_9_SLP_S5_B,                   ,      ,                    ,  79, 1, Z }," &
"{  82, 0, SE, XXGPP_V_8_SLP_WLAN_B,                   ,      ,                    ,  81, 1, Z }," &
"{  84, 0, SE, XXGPP_V_7_SUSCLK  ,                   ,      ,                    ,  83, 1, Z }," &
"{  86, 0, SE, XXGPP_V_6_SLP_A_B ,                   ,      ,                    ,  85, 1, Z }," &
"{  88, 0, SE, XXGPP_V_5_SLP_S4_B,                   ,      ,                    ,  87, 1, Z }," &
"{  90, 0, SE, XXGPP_V_4_SLP_S3_B,                   ,      ,                    ,  89, 1, Z }," &
"{  92, 0, SE, XXGPP_V_3_PWRBTN_B,                   ,      ,                    ,  91, 1, Z }," &
"{  94, 0, SE, XXGPP_V_2_SOC_WAKE_B,                   ,      ,                    ,  93, 1, Z }," &
"{  96, 0, SE, XXGPP_V_1_AC_PRESENT,                   ,      ,                    ,  95, 1, Z }," &
"{  98, 0, SE, XXGPP_V_0_BATLOW_B,                   ,      ,                    ,  97, 1, Z }," &
"{ 102, 0, SE, XXBOOTHALT_B      ,                   ,      ,                    , 101, 1, Z }," &
"{ 104, 0, SE, XXGPP_E_22_THC0_SPI1_DSYNC,                   ,      ,                    , 103, 1, Z }," &
"{ 106, 0, SE, XXGPP_E_21_PMCALERT_B,                   ,      ,                    , 105, 1, Z }," &
"{ 108, 0, SE, XXGPP_E_20_PMC_I2C_SCL,                   ,      ,                    , 107, 1, Z }," &
"{ 110, 0, SE, XXGPP_E_19_PMC_I2C_SDA,                   ,      ,                    , 109, 1, Z }," &
"{ 112, 0, SE, XXGPP_E_18_THC0_SPI1_INT_B,                   ,      ,                    , 111, 1, Z }," &
"{ 114, 0, SE, XXGPP_E_17_THC0_SPI1_CS_B_GSPI0_CS0_B,                   ,      ,                    , 113, 1, Z }," &
"{ 116, 0, SE, XXGPP_E_16_THC0_SPI1_RST_B,                   ,      ,                    , 115, 1, Z }," &
"{ 118, 0, SE, XXGPP_E_15_THC0_SPI1_IO_3,                   ,      ,                    , 117, 1, Z }," &
"{ 120, 0, SE, XXGPP_E_14_THC0_SPI1_IO_2,                   ,      ,                    , 119, 1, Z }," &
"{ 122, 0, SE, XXGPP_E_13_THC_I2C0_SDA_THC0_SPI1_IO_1_GSPI0_MISO_I2C4_SDA,                   ,      ,                    , 121, 1, Z }," &
"{ 124, 0, SE, XXGPP_E_12_THC_I2C0_SCL_THC0_SPI1_IO_0_GSPI0_MOSI_I2C4_SCL,                   ,      ,                    , 123, 1, Z }," &
"{ 126, 0, SE, XXGPP_E_11_THC0_SPI1_CLK_GSPI0_CLK,                   ,      ,                    , 125, 1, Z }," &
"{ 128, 0, SE, XXGPP_E_10        ,                   ,      ,                    , 127, 1, Z }," &
"{ 130, 0, SE, XXGPP_E_9_USB2_OC0_B,                   ,      ,                    , 129, 1, Z }," &
"{ 132, 0, SE, XXGPP_E_8_DDPA_CTRLDATA,                   ,      ,                    , 131, 1, Z }," &
"{ 134, 0, SE, XXGPP_E_7_DDPA_CTRLCLK,                   ,      ,                    , 133, 1, Z }," &
"{ 136, 0, SE, XXGPP_E_6         ,                   ,      ,                    , 135, 1, Z }," &
"{ 138, 0, SE, XXGPP_E_5_ISH_GP_7,                   ,      ,                    , 137, 1, Z }," &
"{ 140, 0, SE, XXGPP_E_4         ,                   ,      ,                    , 139, 1, Z }," &
"{ 142, 0, SE, XXGPP_E_3_CPU_GP_0,                   ,      ,                    , 141, 1, Z }," &
"{ 144, 0, SE, XXGPP_E_2_CPU_GP_3_VRALERT_B_ISH_GP_10,                   ,      ,                    , 143, 1, Z }," &
"{ 146, 0, SE, XXGPP_E_1_CPU_GP_2_SLP_DRAM_B_A_ISH_GP_5,                   ,      ,                    , 145, 1, Z }," &
"{ 148, 0, SE, XXGPP_E_0         ,                   ,      ,                    , 147, 1, Z }," &
"{ 150, 0, SE, XXGPP_F_23_IEH_NONFATAL_ERR1_B_A_ISH_GP_9,                   ,      ,                    , 149, 1, Z }," &
"{ 152, 0, SE, XXGPP_F_22_THC1_SPI2_DSYNC_IEH_CORR_ERR0_B_A_ISH_GP_8,                   ,      ,                    , 151, 1, Z }," &
"{ 154, 0, SE, XXGPP_F_21        ,                   ,      ,                    , 153, 1, Z }," &
"{ 156, 0, SE, XXGPP_F_20        ,                   ,      ,                    , 155, 1, Z }," &
"{ 158, 0, SE, XXGPP_F_19        ,                   ,      ,                    , 157, 1, Z }," &
"{ 160, 0, SE, XXGPP_F_18_THC1_SPI2_INT_B_A_GSPI0_CS0_B,                   ,      ,                    , 159, 1, Z }," &
"{ 162, 0, SE, XXGPP_F_17_THC1_SPI2_CS_B_A_ISH_SPI_CS_B_GSPI1_CS0_B,                   ,      ,                    , 161, 1, Z }," &
"{ 164, 0, SE, XXGPP_F_16_THC1_SPI2_RST_B_A_GSPI0_CLK,                   ,      ,                    , 163, 1, Z }," &
"{ 166, 0, SE, XXGPP_F_15_THC1_SPI2_IO_3_A_GSPI0_MISO,                   ,      ,                    , 165, 1, Z }," &
"{ 168, 0, SE, XXGPP_F_14_THC1_SPI2_IO_2_A_GSPI0_MOSI,                   ,      ,                    , 167, 1, Z }," &
"{ 170, 0, SE, XXGPP_F_13_THC_I2C1_SDA_I3C2_SDA_THC1_SPI2_IO_1_A_ISH_SPI_MOSI_GSPI1_MISO_I2C5_SDA,                   ,      ,                    , 169, 1, Z }," &
"{ 172, 0, SE, XXGPP_F_12_THC_I2C1_SCL_I3C2_SCL_THC1_SPI2_IO_0_A_ISH_SPI_MISO_GSPI1_MOSI_I2C5_SCL,                   ,      ,                    , 171, 1, Z }," &
"{ 174, 0, SE, XXGPP_F_11_THC1_SPI2_CLK_A_ISH_SPI_CLK_GSPI1_CLK,                   ,      ,                    , 173, 1, Z }," &
"{ 176, 0, SE, XXGPP_F_10_A_ISH_GP_6,                   ,      ,                    , 175, 1, Z }," &
"{ 178, 0, SE, XXGPP_F_9_SX_EXIT_HOLDOFF_B_ISH_GP_11_IEH_FATAL_ERR2_B,                   ,      ,                    , 177, 1, Z }," &
"{ 180, 0, SE, XXGPP_F_8_FUSA_DIAGTEST_MODE,                   ,      ,                    , 179, 1, Z }," &
"{ 182, 0, SE, XXGPP_F_7_FUSA_DIAGTEST_EN_IMGCLKOUT_2,                   ,      ,                    , 181, 1, Z }," &
"{ 184, 0, SE, XXGPP_F_6_CNV_PA_BLANKING,                   ,      ,                    , 183, 1, Z }," &
"{ 186, 0, SE, XXGPP_F_5_CRF_CLKREQ,                   ,      ,                    , 185, 1, Z }," &
"{ 188, 0, SE, XXGPP_F_4_CNV_RF_RESET_B,                   ,      ,                    , 187, 1, Z }," &
"{ 190, 0, SE, XXGPP_F_3_CNV_RGI_RSP_UART2_CTS_B,                   ,      ,                    , 189, 1, Z }," &
"{ 192, 0, SE, XXGPP_F_2_CNV_RGI_DT_UART2_TXD,                   ,      ,                    , 191, 1, Z }," &
"{ 194, 0, SE, XXGPP_F_1_CNV_BRI_RSP_UART2_RXD,                   ,      ,                    , 193, 1, Z }," &
"{ 196, 0, SE, XXGPP_F_0_CNV_BRI_DT_UART2_RTS_B,                   ,      ,                    , 195, 1, Z }," &
"{ 208, 0, SE, XXGPP_S_7_SNDW3_DATA3_SNDW2_DATA2_SNDW1_DATA0_DMIC_DATA_1_I2S2_RXD,                   ,      ,                    , 207, 1, Z }," &
"{ 210, 0, SE, XXGPP_S_6_SNDW2_DATA1_SNDW1_CLK_DMIC_CLK_A_1_I2S2_TXD,                   ,      ,                    , 209, 1, Z }," &
"{ 212, 0, SE, XXGPP_S_5_SNDW2_DATA0_DMIC_DATA_0_I2S2_SFRM,                   ,      ,                    , 211, 1, Z }," &
"{ 214, 0, SE, XXGPP_S_4_SNDW2_CLK_DMIC_CLK_A_0_I2S2_SCLK,                   ,      ,                    , 213, 1, Z }," &
"{ 216, 0, SE, XXGPP_S_3_SNDW3_DATA2_SNDW2_DATA1_SNDW0_DATA0_DMIC_DATA_0_I2S1_SFRM,                   ,      ,                    , 215, 1, Z }," &
"{ 218, 0, SE, XXGPP_S_2_SNDW3_DATA1_SNDW0_CLK_DMIC_CLK_A_0_I2S1_SCLK,                   ,      ,                    , 217, 1, Z }," &
"{ 220, 0, SE, XXGPP_S_1_SNDW3_DATA0_I2S1_RXD,                   ,      ,                    , 219, 1, Z }," &
"{ 222, 0, SE, XXGPP_S_0_SNDW3_CLK_I2S1_TXD,                   ,      ,                    , 221, 1, Z }," &
"{ 264, 0, PS, XXCLKOUT_SRC8_N   ,                   ,      ,             '263=1',    ,  ,   }," &
"{ 266, 0, PS, XXCLKOUT_SRC8_P   ,                   ,      ,             '265=1', 265, 0, Z }," &
"{ 268, 0, PS, XXCLKOUT_SRC7_N   ,                   ,      ,             '267=1',    ,  ,   }," &
"{ 270, 0, PS, XXCLKOUT_SRC7_P   ,                   ,      ,             '269=1', 269, 0, Z }," &
"{ 272, 0, PS, XXCLKOUT_SRC6_N   ,                   ,      ,             '271=1',    ,  ,   }," &
"{ 274, 0, PS, XXCLKOUT_SRC6_P   ,                   ,      ,             '273=1', 273, 0, Z }," &
"{ 276, 0, PS, XXCLKOUT_SRC5_N   ,                   ,      ,             '275=1',    ,  ,   }," &
"{ 278, 0, PS, XXCLKOUT_SRC5_P   ,                   ,      ,             '277=1', 277, 0, Z }," &
"{ 280, 0, PS, XXCLKOUT_SRC4_N   ,                   ,      ,             '279=1',    ,  ,   }," &
"{ 282, 0, PS, XXCLKOUT_SRC4_P   ,                   ,      ,             '281=1', 281, 0, Z }," &
"{ 284, 0, PS, XXCLKOUT_SRC3_N   ,                   ,      ,             '283=1',    ,  ,   }," &
"{ 286, 0, PS, XXCLKOUT_SRC3_P   ,                   ,      ,             '285=1', 285, 0, Z }," &
"{ 288, 0, PS, XXCLKOUT_SRC2_N   ,                   ,      ,             '287=1',    ,  ,   }," &
"{ 290, 0, PS, XXCLKOUT_SRC2_P   ,                   ,      ,             '289=1', 289, 0, Z }," &
"{ 292, 0, PS, XXCLKOUT_SRC1_N   ,                   ,      ,             '291=1',    ,  ,   }," &
"{ 294, 0, PS, XXCLKOUT_SRC1_P   ,                   ,      ,             '293=1', 293, 0, Z }," &
"{ 296, 0, PS, XXCLKOUT_SRC0_N   ,                   ,      ,             '295=1',    ,  ,   }," &
"{ 298, 0, PS, XXCLKOUT_SRC0_P   ,                   ,      ,             '297=1', 297, 0, Z }," &
"{ 367, 0, SE, MLK_RSTB_UNUSED   ,                   ,      ,                    , 366, 0, Z }," &
"{ 369, 0, SE, XXMLK_DATA        ,                   ,      ,                    , 368, 0, Z }," &
"{ 371, 0, SE, XXMLK_CLK         ,                   ,      ,                    , 370, 0, Z }," &
"{ 434, 0, SE, XXGPP_D_25_ESPI_ALERT3_B,                   ,      ,                    , 433, 1, Z }," &
"{ 436, 0, SE, XXGPP_D_24_ESPI_ALERT2_B,                   ,      ,                    , 435, 1, Z }," &
"{ 438, 0, SE, XXGPP_D_23_BPKI3C_SCL,                   ,      ,                    , 437, 1, Z }," &
"{ 440, 0, SE, XXGPP_D_22_BPKI3C_SDA,                   ,      ,                    , 439, 1, Z }," &
"{ 442, 0, SE, XXGPP_D_21_UFS_REFCLK_SRCCLKREQ8_B,                   ,      ,                    , 441, 1, Z }," &
"{ 444, 0, SE, XXGPP_D_20_SRCCLKREQ7_B,                   ,      ,                    , 443, 1, Z }," &
"{ 446, 0, SE, XXGPP_D_19_TBT_LSX0_OE,                   ,      ,                    , 445, 1, Z }," &
"{ 448, 0, SE, XXGPP_D_18_SRCCLKREQ6_B,                   ,      ,                    , 447, 1, Z }," &
"{ 450, 0, SE, XXGPP_D_17_HDA_SDI_1_DMIC_DATA_1,                   ,      ,                    , 449, 1, Z }," &
"{ 452, 0, SE, XXGPP_D_16_HDA_RST_B_DMIC_CLK_A_1,                   ,      ,                    , 451, 1, Z }," &
"{ 454, 0, SE, XXGPP_D_15        ,                   ,      ,                    , 453, 1, Z }," &
"{ 456, 0, SE, XXGPP_D_14_TBT_LSX3_OE,                   ,      ,                    , 455, 1, Z }," &
"{ 458, 0, SE, XXGPP_D_13_HDA_SDI_0_I2S0_RXD_HDACPU_SDI,                   ,      ,                    , 457, 1, Z }," &
"{ 460, 0, SE, XXGPP_D_12_HDA_SDO_I2S0_TXD_HDACPU_SDO,                   ,      ,                    , 459, 1, Z }," &
"{ 462, 0, SE, XXGPP_D_11_HDA_SYNC_I2S0_SFRM,                   ,      ,                    , 461, 1, Z }," &
"{ 464, 0, SE, XXGPP_D_10_HDA_BCLK_I2S0_SCLK_HDACPU_BCLK,                   ,      ,                    , 463, 1, Z }," &
"{ 466, 0, SE, XXGPP_D_9_I2S_MCLK1_OUT,                   ,      ,                    , 465, 1, Z }," &
"{ 468, 0, SE, XXGPP_D_8_ISH_UART0_CTS_B_ISH_SPI_MOSI_SML0BALERT_B,                   ,      ,                    , 467, 1, Z }," &
"{ 470, 0, SE, XXGPP_D_7_ISH_UART0_RTS_B_ISH_SPI_MISO,                   ,      ,                    , 469, 1, Z }," &
"{ 472, 0, SE, XXGPP_D_6_ISH_UART0_TXD_ISH_SPI_CLK_SML0BCLK,                   ,      ,                    , 471, 1, Z }," &
"{ 474, 0, SE, XXGPP_D_5_ISH_UART0_RXD_ISH_SPI_CS_B_SML0BDATA,                   ,      ,                    , 473, 1, Z }," &
"{ 476, 0, SE, XXGPP_D_4_IMGCLKOUT_0,                   ,      ,                    , 475, 1, Z }," &
"{ 478, 0, SE, XXGPP_D_3_CPU_GP_1,                   ,      ,                    , 477, 1, Z }," &
"{ 480, 0, SE, XXGPP_D_2_A_I2C3_SCL_L_BKLTCTL2_A_ISH_I2C2_SCL,                   ,      ,                    , 479, 1, Z }," &
"{ 482, 0, SE, XXGPP_D_1_A_I2C3_SDA_L_BKLTEN2_A_ISH_I2C2_SDA,                   ,      ,                    , 481, 1, Z }," &
"{ 484, 0, SE, XXGPP_D_0_IMGCLKOUT_1,                   ,      ,                    , 483, 1, Z }," &
"{ 486, 0, SE, XXGPP_B_25_ESPI_ALERT1_B,                   ,      ,                    , 485, 1, Z }," &
"{ 488, 0, SE, XXGPP_B_24_ESPI_ALERT0_B,                   ,      ,                    , 487, 1, Z }," &
"{ 490, 0, SE, XXGPP_B_23_TIME_SYNC_1_ISH_GP_6,                   ,      ,                    , 489, 1, Z }," &
"{ 492, 0, SE, XXGPP_B_22_TIME_SYNC_0_ISH_GP_5,                   ,      ,                    , 491, 1, Z }," &
"{ 494, 0, SE, XXGPP_B_21_A_I2C5_SCL_CNV_MFUART0_CTS_B_ISH_GP_9,                   ,      ,                    , 493, 1, Z }," &
"{ 496, 0, SE, XXGPP_B_20_A_I2C5_SDA_CNV_MFUART0_RTS_B_ISH_GP_8,                   ,      ,                    , 495, 1, Z }," &
"{ 498, 0, SE, XXGPP_B_19_ISH_I2C2_SCL_A_I2C4_SCL_CNV_MFUART0_TXD,                   ,      ,                    , 497, 1, Z }," &
"{ 500, 0, SE, XXGPP_B_18_ISH_I2C2_SDA_A_I2C4_SDA_CNV_MFUART0_RXD,                   ,      ,                    , 499, 1, Z }," &
"{ 502, 0, SE, XXGPP_B_17_TBT_LSX0_OE_L_VDDEN2,                   ,      ,                    , 501, 1, Z }," &
"{ 504, 0, SE, XXGPP_B_16_TBT_LSX1_OE,                   ,      ,                    , 503, 1, Z }," &
"{ 506, 0, SE, XXGPP_B_15_USB2_OC3_B,                   ,      ,                    , 505, 1, Z }," &
"{ 508, 0, SE, XXGPP_B_14_USB2_OC2_B_DDSP_HPD4_DISP_MISC4,                   ,      ,                    , 507, 1, Z }," &
"{ 510, 0, SE, XXGPP_B_13_PLTRST_B,                   ,      ,                    , 509, 1, Z }," &
"{ 512, 0, SE, XXGPP_B_12_SLP_S0_B,                   ,      ,                    , 511, 1, Z }," &
"{ 514, 0, SE, XXGPP_B_11_USB2_OC1_B_DDSP_HPD3_DISP_MISC3,                   ,      ,                    , 513, 1, Z }," &
"{ 516, 0, SE, XXGPP_B_10_DDSP_HPD2_DISP_MISC2,                   ,      ,                    , 515, 1, Z }," &
"{ 518, 0, SE, XXGPP_B_9_DDSP_HPD1_DISP_MISC1,                   ,      ,                    , 517, 1, Z }," &
"{ 520, 0, SE, XXGPP_B_8_BK_4_SBK_4_ISH_GP_4,                   ,      ,                    , 519, 1, Z }," &
"{ 522, 0, SE, XXGPP_B_7_BK_3_SBK_3_ISH_GP_3,                   ,      ,                    , 521, 1, Z }," &
"{ 524, 0, SE, XXGPP_B_6_BK_2_SBK_2_ISH_GP_2,                   ,      ,                    , 523, 1, Z }," &
"{ 526, 0, SE, XXGPP_B_5_BK_1_SBK_1_ISH_GP_1,                   ,      ,                    , 525, 1, Z }," &
"{ 528, 0, SE, XXGPP_B_4_BK_0_SBK_0_ISH_GP_0,                   ,      ,                    , 527, 1, Z }," &
"{ 530, 0, SE, XXGPP_B_3_ISH_I2C0_SCL_ISH_I3C0_SCL_A_I2C2_SCL,                   ,      ,                    , 529, 1, Z }," &
"{ 532, 0, SE, XXGPP_B_2_ISH_I2C0_SDA_ISH_I3C0_SDA_A_I2C2_SDA,                   ,      ,                    , 531, 1, Z }," &
"{ 534, 0, SE, XXGPP_B_1_USBC_SMLDATA,                   ,      ,                    , 533, 1, Z }," &
"{ 536, 0, SE, XXGPP_B_0_USBC_SMLCLK,                   ,      ,                    , 535, 1, Z }," &
"{ 540, 0, SE, XXSPI0_CLK        ,                   ,      ,                    , 539, 1, Z }," &
"{ 542, 0, SE, XXSPI0_FLASH_1_CS_B,                   ,      ,                    , 541, 1, Z }," &
"{ 544, 0, SE, XXSPI0_FLASH_0_CS_B,                   ,      ,                    , 543, 1, Z }," &
"{ 546, 0, SE, XXSPI0_TPM_CS_B   ,                   ,      ,                    , 545, 1, Z }," &
"{ 548, 0, SE, XXSPI0_MISO_IO_1  ,                   ,      ,                    , 547, 1, Z }," &
"{ 550, 0, SE, XXSPI0_MOSI_IO_0  ,                   ,      ,                    , 549, 1, Z }," &
"{ 552, 0, SE, XXSPI0_IO_3       ,                   ,      ,                    , 551, 1, Z }," &
"{ 554, 0, SE, XXSPI0_IO_2       ,                   ,      ,                    , 553, 1, Z }," &
"{ 556, 0, SE, XXGPP_A_17_ESPI_CS3_B,                   ,      ,                    , 555, 1, Z }," &
"{ 558, 0, SE, XXGPP_A_16_ESPI_CS2_B,                   ,      ,                    , 557, 1, Z }," &
"{ 560, 0, SE, XXGPP_A_15_DNX_FORCE_RELOAD,                   ,      ,                    , 559, 1, Z }," &
"{ 562, 0, SE, XXGPP_A_14_ADR_COMPLETE,                   ,      ,                    , 561, 1, Z }," &
"{ 564, 0, SE, XXGPP_A_13_ESPI_CS1_B,                   ,      ,                    , 563, 1, Z }," &
"{ 566, 0, SE, XXGPP_A_12        ,                   ,      ,                    , 565, 1, Z }," &
"{ 568, 0, SE, XXGPP_A_11        ,                   ,      ,                    , 567, 1, Z }," &
"{ 570, 0, SE, XXGPP_A_10_OSSE_SMLALERT_B,                   ,      ,                    , 569, 1, Z }," &
"{ 572, 0, SE, XXGPP_A_9_OSSE_SMLDATA,                   ,      ,                    , 571, 1, Z }," &
"{ 574, 0, SE, XXGPP_A_8_OSSE_SMLCLK,                   ,      ,                    , 573, 1, Z }," &
"{ 576, 0, SE, XXGPP_A_7         ,                   ,      ,                    , 575, 1, Z }," &
"{ 578, 0, SE, XXGPP_A_6_ESPI_RESET_B,                   ,      ,                    , 577, 1, Z }," &
"{ 580, 0, SE, XXGPP_A_5_ESPI_CLK,                   ,      ,                    , 579, 1, Z }," &
"{ 582, 0, SE, XXGPP_A_4_ESPI_CS0_B,                   ,      ,                    , 581, 1, Z }," &
"{ 584, 0, SE, XXGPP_A_3_ESPI_IO_3_PRIACK_B,                   ,      ,                    , 583, 1, Z }," &
"{ 586, 0, SE, XXGPP_A_2_ESPI_IO_2_PRIPWRDNACK,                   ,      ,                    , 585, 1, Z }," &
"{ 588, 0, SE, XXGPP_A_1_ESPI_IO_1,                   ,      ,                    , 587, 1, Z }," &
"{ 590, 0, SE, XXGPP_A_0_ESPI_IO_0,                   ,      ,                    , 589, 1, Z }," &
"{ 592, 0, SE, XXGPP_H_24_ESPI_ALERT4_B,                   ,      ,                    , 591, 1, Z }," &
"{ 594, 0, SE, XXGPP_H_23_ESPI_CS4_B,                   ,      ,                    , 593, 1, Z }," &
"{ 596, 0, SE, XXGPP_H_22_I2C1_SCL_I3C1_SCL,                   ,      ,                    , 595, 1, Z }," &
"{ 598, 0, SE, XXGPP_H_21_I2C1_SDA_I3C1_SDA,                   ,      ,                    , 597, 1, Z }," &
"{ 600, 0, SE, XXGPP_H_20_I2C0_SCL_I3C0_SCL,                   ,      ,                    , 599, 1, Z }," &
"{ 602, 0, SE, XXGPP_H_19_I2C0_SDA_I3C0_SDA,                   ,      ,                    , 601, 1, Z }," &
"{ 604, 0, SE, XXGPP_H_18        ,                   ,      ,                    , 603, 1, Z }," &
"{ 606, 0, SE, XXGPP_H_17_MIC_MUTE_LED,                   ,      ,                    , 605, 1, Z }," &
"{ 608, 0, SE, XXGPP_H_16_TBT_LSX2_OE_PCIE_LNK_DOWN,                   ,      ,                    , 607, 1, Z }," &
"{ 610, 0, SE, XXGPP_H_15_ISH_UART1_TXD_A_UART1_TXD_ISH_I2C1_SCL_ISH_I3C1_SCL,                   ,      ,                    , 609, 1, Z }," &
"{ 612, 0, SE, XXGPP_H_14_ISH_UART1_RXD_A_UART1_RXD_ISH_I2C1_SDA_ISH_I3C1_SDA,                   ,      ,                    , 611, 1, Z }," &
"{ 614, 0, SE, XXGPP_H_13_CPU_C10_GATE_B,                   ,      ,                    , 613, 1, Z }," &
"{ 616, 0, SE, XXGPP_H_12        ,                   ,      ,                    , 615, 1, Z }," &
"{ 618, 0, SE, XXGPP_H_11_UART0_CTS_B_A_I3C1_SCL_A_ISH_GP_11,                   ,      ,                    , 617, 1, Z }," &
"{ 620, 0, SE, XXGPP_H_10_UART0_RTS_B_A_I3C1_SDA_A_ISH_GP_10,                   ,      ,                    , 619, 1, Z }," &
"{ 622, 0, SE, XXGPP_H_9_UART0_TXD,                   ,      ,                    , 621, 1, Z }," &
"{ 624, 0, SE, XXGPP_H_8_UART0_RXD,                   ,      ,                    , 623, 1, Z }," &
"{ 626, 0, SE, XXGPP_H_7_I2C3_SCL_UART1_TXD_A_ISH_UART1_TXD,                   ,      ,                    , 625, 1, Z }," &
"{ 628, 0, SE, XXGPP_H_6_I2C3_SDA_UART1_RXD_A_ISH_UART1_RXD,                   ,      ,                    , 627, 1, Z }," &
"{ 630, 0, SE, XXGPP_H_5_I2C2_SCL_CNV_MFUART2_TXD,                   ,      ,                    , 629, 1, Z }," &
"{ 632, 0, SE, XXGPP_H_4_I2C2_SDA_CNV_MFUART2_RXD,                   ,      ,                    , 631, 1, Z }," &
"{ 634, 0, SE, XXGPP_H_3_MIC_MUTE,                   ,      ,                    , 633, 1, Z }," &
"{ 636, 0, SE, XXGPP_H_2         ,                   ,      ,                    , 635, 1, Z }," &
"{ 638, 0, SE, XXGPP_H_1         ,                   ,      ,                    , 637, 1, Z }," &
"{ 640, 0, SE, XXGPP_H_0         ,                   ,      ,                    , 639, 1, Z }," &
"{ 642, 0, SE, XXDDSP_HPDALV     ,                   ,      ,                    , 641, 1, Z }," &
"{ 644, 0, SE, XXPREQ_B          ,                   ,      ,                    , 643, 1, Z }," &
"{ 646, 0, SE, XXPRDY_B          ,                   ,      ,                    , 645, 1, Z }," &
"{ 648, 0, SE, XXJTAG_MBPB3      ,                   ,      ,                    , 647, 1, Z }," &
"{ 650, 0, SE, XXJTAG_MBPB2      ,                   ,      ,                    , 649, 1, Z }," &
"{ 652, 0, SE, XXJTAG_MBPB1      ,                   ,      ,                    , 651, 1, Z }," &
"{ 654, 0, SE, XXJTAG_MBPB0      ,                   ,      ,                    , 653, 1, Z } " ;

attribute DESIGN_WARNING of PTLPCDPonly_A0 : entity is

" ---- DESIGN WARNING ----" &
"Please read the readme.txt file, contained within this released folder." &
"The readme.txt file indicates which platform(s) this BSDL can be applied to." &
"" &
"Please read the warning_file.txt file, contained within this released folder" &
"The warning_file.txt file contains the design warnings applicable to this BSDL." &
"        " ;

end PTLPCDPonly_A0;
