// SPDX-License-Identifier: MIT
#pragma once

#include <FEXCore/Config/Config.h>

#ifdef VIXL_DISASSEMBLER
#include <aarch64/disasm-aarch64.h>
#include <FEXCore/fextl/memory.h>
#include <FEXCore/fextl/vector.h>
#endif
#ifdef VIXL_SIMULATOR
#include <aarch64/simulator-aarch64.h>
#include <aarch64/simulator-constants-aarch64.h>
#endif

#include <CodeEmitter/Emitter.h>
#include <CodeEmitter/Registers.h>

#include <cstddef>
#include <cstdint>
#include <optional>
#include <span>

namespace FEXCore::Context {
class ContextImpl;
}
namespace FEXCore::X86State {
enum X86Reg : uint32_t;
}

namespace FEXCore::CPU {
// Contains the address to the currently available CPU state
constexpr auto STATE = ARMEmitter::XReg::x28;

#ifndef ARCHITECTURE_arm64ec
// GPR temporaries. Only x3 can be used across spill boundaries
// so if these ever need to change, be very careful about that.
constexpr auto TMP1 = ARMEmitter::XReg::x0;
constexpr auto TMP2 = ARMEmitter::XReg::x1;
constexpr auto TMP3 = ARMEmitter::XReg::x2;
constexpr auto TMP4 = ARMEmitter::XReg::x3;
constexpr bool TMP_ABIARGS = true;

// We pin r26/r27 as PF/AF respectively, this is internal FEX ABI.
constexpr auto REG_PF = ARMEmitter::Reg::r26;
constexpr auto REG_AF = ARMEmitter::Reg::r27;

constexpr auto REG_CALLRET_SP = ARMEmitter::XReg::x25;

// Vector temporaries
constexpr auto VTMP1 = ARMEmitter::VReg::v0;
constexpr auto VTMP2 = ARMEmitter::VReg::v1;

// Predicate register for X87 SVE Optimization
constexpr auto SVE_OPT_PRED = ARMEmitter::PReg::p2;

#else
constexpr auto TMP1 = ARMEmitter::XReg::x10;
constexpr auto TMP2 = ARMEmitter::XReg::x11;
constexpr auto TMP3 = ARMEmitter::XReg::x12;
constexpr auto TMP4 = ARMEmitter::XReg::x13;
constexpr bool TMP_ABIARGS = false;

// We pin r11/r12 as PF/AF respectively for arm64ec, as r26/r27 are used for SRA.
constexpr auto REG_PF = ARMEmitter::Reg::r9;
constexpr auto REG_AF = ARMEmitter::Reg::r24;

constexpr auto REG_CALLRET_SP = ARMEmitter::XReg::x17;

// Vector temporaries
constexpr auto VTMP1 = ARMEmitter::VReg::v16;
constexpr auto VTMP2 = ARMEmitter::VReg::v17;

// Entry/Exit ABI
constexpr auto EC_CALL_CHECKER_PC_REG = ARMEmitter::XReg::x9;
constexpr auto EC_ENTRY_CPUAREA_REG = ARMEmitter::XReg::x17;

// Predicate register for X87 SVE Optimization
constexpr auto SVE_OPT_PRED = ARMEmitter::PReg::p2;

// These structures are not included in the standard Windows headers, define the offsets of members we care about for EC here.
constexpr size_t TEB_CPU_AREA_OFFSET = 0x1788;
constexpr size_t TEB_PEB_OFFSET = 0x60;
constexpr size_t PEB_EC_CODE_BITMAP_OFFSET = 0x368;
constexpr size_t CPU_AREA_IN_SYSCALL_CALLBACK_OFFSET = 0x1;
constexpr size_t CPU_AREA_EMULATOR_STACK_BASE_OFFSET = 0x8;
constexpr size_t CPU_AREA_EMULATOR_DATA_OFFSET = 0x30;

#ifdef FEX_IOS_HOST
// iOS clobbers x18 on context switches, so any `[x18, OFFSET]` read can SEGV
// if the OS preempts between a refresh and the read. The Wine ntdll-unix port
// stores the TEB in pthread TSD slot 275 (offset 0x898 from TPIDRRO_EL0 & ~7);
// TPIDRRO_EL0 IS preserved by iOS across context switches. Use this as the
// canonical TEB-pointer source and emit a 3-instruction read at every site
// that would otherwise touch x18.
//
// The slot is NOT a compile-time constant. It is whichever raw TSD slot backs
// the pthread key wine's ntdll-unix creates for the TEB, which varies by device
// and by what has already allocated keys. We used to hardcode slot 275
// (0x898); that is a dynamic key we never owned, and on an M4 iPad its real
// owner -- something in the Metal stack, brought up by the first nextDrawable
// -- reclaimed it and reset it to NULL, after which every one of these reads
// produced TEB=0 and the process died dereferencing TEB->PEB.
//
// Wine discovers the offset at process init and publishes it as the ntdll data
// export `ios_teb_tsd_offset`; ARM64EC/Module.cpp imports it into this variable
// before any code is emitted. It is zero until then, and emitting a read
// against zero is a bug, not a fallback -- see the check at its import site.
extern "C" uint32_t IosTebTsdOffset;
#endif

constexpr uint64_t EC_CODE_BITMAP_MAX_ADDRESS = 1ULL << 47;
#endif

// Guest window registers. Reserved only in 32-bit mode and only when a non-zero GUEST32BASE is
// configured (ContextImpl::Config.GuestBase, FEX_GUEST_WINDOW builds). Otherwise they stay in the
// 32-bit dynamic register pool (x32::RA) and nothing changes.
//
// REG_GUEST_BASE holds the host address of guest address 0 for the lifetime of a JIT entry.
// REG_GUEST_ADDR_TMP receives `REG_GUEST_BASE + zext32(EA)` just before a guest memory access (see
// Arm64JITCore::GetGuestMemReg). It is never register allocated, so no emitter site has to reason
// about collisions with TMP1-TMP4 or a live IR value.
//
// Both come from the tail of x32::RA:
//  - x19 and x24 are AAPCS64 callee-saved, so they survive every host call the JIT makes (including
//    `preserve_all` calls) and need no spill/fill around calls.
//  - Neither is in x32::RA's pair-allocatable prefix (x32::RAPairs == 10), so pairing is undisturbed.
//  - Neither is in x32::NotPreserved_Dynamic.
// x18 is the platform register on both Windows and iOS and cannot be used.
constexpr auto REG_GUEST_BASE = ARMEmitter::XReg::x19;
constexpr auto REG_GUEST_ADDR_TMP = ARMEmitter::XReg::x24;

// On the iOS WOW64 module the call-ret shadow stack is not used at all.
//
// The stack is a pure return-address predictor: a CALL pushes {guest_ret_rip, host_label} and a RET
// pops it and branches to the host label when the guest half matches. Upstream bounds an unbalanced
// stack (SEH unwinds, longjmp and C++ throws skip guest RETs) with PAGE_NOACCESS guard pages, but
// Wine on iOS does not enforce PAGE_NOACCESS, so the pointer walks out of its allocation; on the
// WOW64 module it ran ~20 MB below its base, through the thread's CpuStateFrame, and the JIT then
// branched to a guest address loaded from the overwritten fallback-handler table. The RET-side
// consumer (the `cbz` shortcut in BranchOps.cpp) is already compiled out on iOS, so the pushes and
// pops only maintain a structure nothing reads.
//
// Scoped to `FEX_IOS_HOST && !ARCHITECTURE_arm64ec`: the ARM64EC module keeps its sequence byte for
// byte, and every non-iOS build keeps the shadow stack. What remains is the lone `adr` at a linked
// CALL, the known-call marker Arm64JITCore::ExitFunctionLink reads to relink the callsite as `bl`.
#if defined(FEX_IOS_HOST) && !defined(ARCHITECTURE_arm64ec)
#define FEX_CALLRET_STACK_UNUSED 1
#endif

// Will force one single instruction block to be generated first if set when entering the JIT filling SRA.
// FillStaticRegs must preserve this
constexpr auto ENTRY_FILL_SRA_SINGLE_INST_REG = TMP2;

// Predicate to use in the X87 SVE optimization
constexpr ARMEmitter::PRegister PRED_X87_SVEOPT = ARMEmitter::PReg::p2;

// Predicate register temporaries (used when AVX support is enabled)
// PRED_TMP_16B indicates a predicate register that indicates the first 16 bytes set to 1.
// PRED_TMP_32B indicates a predicate register that indicates the first 32 bytes set to 1.
constexpr ARMEmitter::PRegister PRED_TMP_16B = ARMEmitter::PReg::p6;
constexpr ARMEmitter::PRegister PRED_TMP_32B = ARMEmitter::PReg::p7;


// This class contains common emitter utility functions that can
// be used by both Arm64 JIT and ARM64 Dispatcher
class Arm64Emitter : public ARMEmitter::Emitter {
public:
  Arm64Emitter(FEXCore::Context::ContextImpl* ctx, void* EmissionPtr = nullptr, size_t size = 0);

  enum class PadType {
    // Explicitly does not need padding, even if code-caching is enabled.
    NOPAD,
    // Explicitly needs padding, even if code-caching is disabled.
    DOPAD,
    // Choose to pad or not depending on if code-caching is enabled.
    AUTOPAD,
  };
  void LoadConstant(ARMEmitter::Size s, ARMEmitter::Register Reg, uint64_t Constant, PadType Pad = PadType::NOPAD, int MaxBytes = 0);

protected:
  FEXCore::Context::ContextImpl* EmitterCTX;

  // Host address of guest address 0, or 0 for the usual identity mapping. Mirrors
  // ContextImpl::Config.GuestBase and is only ever non-zero in 32-bit mode. A constant 0 in builds
  // without FEX_GUEST_WINDOW, where every `if (GuestBase)` path compiles away.
#ifdef FEX_GUEST_WINDOW
  uint64_t GuestBase {};

  // Emits the load of REG_GUEST_BASE. No-op unless a guest window is configured.
  void LoadGuestBaseReg();
#else
  static constexpr uint64_t GuestBase = 0;
#endif

  std::span<const ARMEmitter::Register> StaticRegisters {};
  std::span<const ARMEmitter::Register> GeneralRegisters {};
  std::span<const ARMEmitter::Register> GeneralRegistersNotPreserved {};
  std::span<const ARMEmitter::VRegister> StaticFPRegisters {};
  std::span<const ARMEmitter::VRegister> GeneralFPRegisters {};
  uint32_t PairRegisters = 0;

  void FillSpecialRegs(ARMEmitter::Register TmpReg, ARMEmitter::Register TmpReg2, bool SetFIZ, bool SetPredRegs);

  // Correlate an ARM register back to an x86 register index.
  // Returning REG_INVALID if there was no mapping.
  FEXCore::X86State::X86Reg GetX86RegRelationToARMReg(ARMEmitter::Register Reg);

  struct SpillStaticRegOptions final {
    uint32_t GPRSpillMask {~0U};
    uint32_t FPRSpillMask {~0U};
    bool FPRs {true};
    bool NZCV {true};
  };

  struct FillStaticRegOptions final {
    std::optional<ARMEmitter::Register> OptionalReg {std::nullopt};
    std::optional<ARMEmitter::Register> OptionalReg2 {std::nullopt};
    uint32_t GPRFillMask {~0U};
    uint32_t FPRFillMask {~0U};
    bool FPRs {true};
    bool NZCV {true};
  };

  void SpillStaticRegs(ARMEmitter::Register TmpReg, SpillStaticRegOptions Options);
  void FillStaticRegs(FillStaticRegOptions Options);


  void SpillStaticRegs(ARMEmitter::Register TmpReg) {
    // Work around a clang bug: https://bugs.llvm.org/show_bug.cgi?id=36684
    SpillStaticRegs(TmpReg, {});
  }

  void FillStaticRegs() {
    // Work around a clang bug: https://bugs.llvm.org/show_bug.cgi?id=36684
    FillStaticRegs({});
  }

  // Register 0-18 + 29 + 30 are caller saved
  static constexpr uint32_t CALLER_GPR_MASK = 0b0110'0000'0000'0111'1111'1111'1111'1111U;

  // This isn't technically true because the lower 64-bits of v8..v15 are callee saved
  // We can't guarantee only the lower 64bits are used so flush everything
  static constexpr uint32_t CALLER_FPR_MASK = ~0U;

  // Generic push and pop vector registers.
  void PushVectorRegisters(ARMEmitter::Register TmpReg, bool SVERegs, std::span<const ARMEmitter::VRegister> VRegs);
  void PushGeneralRegisters(ARMEmitter::Register TmpReg, std::span<const ARMEmitter::Register> Regs);

  void PopVectorRegisters(bool SVERegs, std::span<const ARMEmitter::VRegister> VRegs);
  void PopGeneralRegisters(std::span<const ARMEmitter::Register> Regs);

  // Returns stack size consumed for pushing dynamic registers.
  size_t PushDynamicRegs(ARMEmitter::Register TmpReg);
  void PopDynamicRegs();

  void PushCalleeSavedRegisters();
  void PopCalleeSavedRegisters();

  // Spills and fills SRA/Dynamic registers that are required for Arm64 `preserve_all` ABI.
  // This ABI changes most registers to be callee saved.
  // Caller Saved:
  // - X0-X8, X16-X18, X30.
  // - v0-v7
  // - For 256-bit SVE hosts: top 128-bits of v8-v31
  //
  // Callee Saved:
  // - X9-X15, X19-X29, X31
  // - Low 128-bits of v8-v31
  size_t SpillForPreserveAllABICall(ARMEmitter::Register TmpReg, bool FPRs = true);
  void FillForPreserveAllABICall(bool FPRs = true);

  size_t SpillForABICall(bool SupportsPreserveAllABI, ARMEmitter::Register TmpReg, bool FPRs = true) {
    if (SupportsPreserveAllABI) {
      return SpillForPreserveAllABICall(TmpReg, FPRs);
    } else {
      SpillStaticRegs(TmpReg, {
                                .FPRs = FPRs,
                              });
      return PushDynamicRegs(TmpReg);
    }
  }

  void FillForABICall(bool SupportsPreserveAllABI, bool FPRs = true) {
    if (SupportsPreserveAllABI) {
      FillForPreserveAllABICall(FPRs);
    } else {
      PopDynamicRegs();
      FillStaticRegs({.FPRs = FPRs});
    }
  }

  void Align16B();

#ifdef VIXL_SIMULATOR
  // Generates a vixl simulator runtime call.
  //
  // This matches behaviour of vixl's macro assembler, but we need to reimplement it since we aren't using the macro assembler.
  // This isn't too complex with how vixl emits this.
  //
  // Emit:
  // 1) hlt(kRuntimeCallOpcode)
  // 2) Simulator wrapper handler
  // 3) Function to call
  // 4) Style of the function call (Call versus tail-call)

  template<typename R, typename... P>
  void GenerateRuntimeCall(R (*Function)(P...)) {
    uintptr_t SimulatorWrapperAddress = reinterpret_cast<uintptr_t>(&(vixl::aarch64::Simulator::RuntimeCallStructHelper<R, P...>::Wrapper));

    uintptr_t FunctionAddress = reinterpret_cast<uintptr_t>(Function);

    hlt(vixl::aarch64::kRuntimeCallOpcode);

    // Simulator wrapper address pointer.
    dc64(SimulatorWrapperAddress);

    // Runtime function address to call
    dc64(FunctionAddress);

    // Call type
    dc32(vixl::aarch64::kCallRuntime);
  }

  template<typename R, typename... P>
  void GenerateIndirectRuntimeCall(ARMEmitter::Register Reg) {
    uintptr_t SimulatorWrapperAddress = reinterpret_cast<uintptr_t>(&(vixl::aarch64::Simulator::RuntimeCallStructHelper<R, P...>::Wrapper));

    hlt(vixl::aarch64::kIndirectRuntimeCallOpcode);

    // Simulator wrapper address pointer.
    dc64(SimulatorWrapperAddress);

    // Register that contains the function to call
    dc32(Reg.Idx());

    // Call type
    dc32(vixl::aarch64::kCallRuntime);
  }

  template<>
  void GenerateIndirectRuntimeCall<float, __uint128_t>(ARMEmitter::Register Reg) {
    uintptr_t SimulatorWrapperAddress =
      reinterpret_cast<uintptr_t>(&(vixl::aarch64::Simulator::RuntimeCallStructHelper<float, __uint128_t>::Wrapper));

    hlt(vixl::aarch64::kIndirectRuntimeCallOpcode);

    // Simulator wrapper address pointer.
    dc64(SimulatorWrapperAddress);

    // Register that contains the function to call
    dc32(Reg.Idx());

    // Call type
    dc32(vixl::aarch64::kCallRuntime);
  }
#else
  template<typename R, typename... P>
  void GenerateRuntimeCall(R (*Function)(P...)) {
    // Explicitly doing nothing.
  }
  template<typename R, typename... P>
  void GenerateIndirectRuntimeCall(ARMEmitter::Register Reg) {
    // Explicitly doing nothing.
  }
#endif

#ifdef VIXL_SIMULATOR
  vixl::aarch64::Decoder SimDecoder;
  vixl::aarch64::Simulator Simulator;
  constexpr static size_t SimulatorStackSize = 8 * 1024 * 1024;
#endif

#ifdef VIXL_DISASSEMBLER
  fextl::vector<char> DisasmBuffer;
  constexpr static int DISASM_BUFFER_SIZE {256};
  fextl::unique_ptr<vixl::aarch64::Disassembler> Disasm;
  fextl::unique_ptr<vixl::aarch64::Decoder> DisasmDecoder;

  FEX_CONFIG_OPT(Disassemble, DISASSEMBLE);
#endif

  FEX_CONFIG_OPT(EnableCodeCaching, ENABLECODECACHINGWIP);
};

} // namespace FEXCore::CPU
