Yosys 0.58+94 (git sha1 4011d7265, clang++ 18.1.8 -fPIC -O3)
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/vsdbabysoc/base/clock_period.txt
Setting clock period to 11
1. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
2. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/lib/avsddac.lib
3. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/lib/avsdpll.lib
4. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
5. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/lib/avsddac.lib
6. Executing Liberty frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/sky130hd/vsdbabysoc/lib/avsdpll.lib
7. Executing Verilog-2005 frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/vsdbabysoc.v
8. Executing Verilog-2005 frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth.v
9. Executing Verilog-2005 frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/clk_gate.v
10. Executing Verilog-2005 frontend: /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/platforms/sky130hd/cells_clkgate_hd.v
11. Executing HIERARCHY pass (managing design hierarchy).
12. Executing AST frontend in derive mode using pre-parsed AST for module `\vsdbabysoc'.
12.1. Analyzing design hierarchy..
12.2. Executing AST frontend in derive mode using pre-parsed AST for module `\rvmyth'.
Warning: Replacing memory \CPU_Xreg_value_a5 with list of registers. See /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth_gen.v:696
Warning: Replacing memory \CPU_Xreg_value_a4 with list of registers. See /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth_gen.v:695
Warning: Replacing memory \CPU_Dmem_value_a5 with list of registers. See /workspaces/vsd-pd/OpenROAD-flow-scripts/flow/designs/src/vsdbabysoc/rvmyth_gen.v:686
12.3. Analyzing design hierarchy..
12.4. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_gate'.
12.5. Analyzing design hierarchy..
12.6. Analyzing design hierarchy..
13. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module rvmyth because it contains processes (run 'proc' command first).
14. Executing RTLIL backend.
Warnings: 4 unique messages, 4 total
End of script. Logfile hash: ed5bb3a090, CPU: user 0.23s system 0.04s, MEM: 45.88 MB peak
Yosys 0.58+94 (git sha1 4011d7265, clang++ 18.1.8 -fPIC -O3)
Time spent: 60% 8x read_liberty (0 sec), 20% 1x hierarchy (0 sec), ...
Elapsed time: 0:01.53[h:]min:sec. CPU time: user 0.31 sys 0.05 (24%). Peak memory: 48128KB.
