Classic Timing Analyzer report for memory
Tue Oct 25 01:20:51 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'main_clock'
  7. Clock Hold: 'main_clock'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                                            ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.603 ns                         ; main_clock                                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; --         ; main_clock ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 16.044 ns                        ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; adress_bus[3]                                                                                                                 ; main_clock ; --         ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 8.674 ns                         ; main_clock                                                                                         ; data_bus[0]                                                                                                                   ; --         ; --         ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 5.992 ns                         ; main_clock                                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; --         ; main_clock ; 0            ;
; Clock Setup: 'main_clock'    ; N/A                                      ; None          ; 46.70 MHz ( period = 21.412 ns ) ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; 0            ;
; Clock Hold: 'main_clock'     ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; 141          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                    ;                                                                                                                               ;            ;            ; 141          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; main_clock      ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'main_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                                                                                                            ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.70 MHz ( period = 21.412 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.320 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 1.554 ns                ;
; N/A                                     ; 47.34 MHz ( period = 21.126 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 1.457 ns                ;
; N/A                                     ; 47.84 MHz ( period = 20.902 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 1.345 ns                ;
; N/A                                     ; 48.08 MHz ( period = 20.800 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 1.294 ns                ;
; N/A                                     ; 48.36 MHz ( period = 20.680 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; 49.62 MHz ( period = 20.152 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 2.666 ns                ;
; N/A                                     ; 54.26 MHz ( period = 18.430 ns )                    ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 55.14 MHz ( period = 18.136 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ; main_clock ; None                        ; None                      ; 1.653 ns                ;
; N/A                                     ; 55.32 MHz ( period = 18.076 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 1.622 ns                ;
; N/A                                     ; 55.52 MHz ( period = 18.010 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ; main_clock ; None                        ; None                      ; 1.590 ns                ;
; N/A                                     ; 56.07 MHz ( period = 17.834 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ; main_clock ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; 56.33 MHz ( period = 17.752 ns )                    ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 1.428 ns                ;
; N/A                                     ; 57.19 MHz ( period = 17.486 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.916 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ; main_clock ; None                        ; None                      ; 1.420 ns                ;
; N/A                                     ; 69.43 MHz ( period = 14.404 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ; main_clock ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 69.78 MHz ( period = 14.330 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; 70.20 MHz ( period = 14.246 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 70.52 MHz ( period = 14.180 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ; main_clock ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 71.91 MHz ( period = 13.906 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 1.776 ns                ;
; N/A                                     ; 72.53 MHz ( period = 13.788 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; 86.73 MHz ( period = 11.530 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ; main_clock ; None                        ; None                      ; 4.003 ns                ;
; N/A                                     ; 89.80 MHz ( period = 11.136 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ; main_clock ; None                        ; None                      ; 3.806 ns                ;
; N/A                                     ; 89.85 MHz ( period = 11.130 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ; main_clock ; None                        ; None                      ; 3.803 ns                ;
; N/A                                     ; 90.83 MHz ( period = 11.010 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 3.847 ns                ;
; N/A                                     ; 91.46 MHz ( period = 10.934 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ; main_clock ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ; main_clock ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 91.59 MHz ( period = 10.918 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ; main_clock ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 91.68 MHz ( period = 10.907 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; 91.88 MHz ( period = 10.884 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ; main_clock ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 93.70 MHz ( period = 10.672 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 1.568 ns                ;
; N/A                                     ; 93.84 MHz ( period = 10.656 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 94.29 MHz ( period = 10.606 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 3.540 ns                ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ; main_clock ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 95.18 MHz ( period = 10.506 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 95.18 MHz ( period = 10.506 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 95.28 MHz ( period = 10.495 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ; main_clock ; None                        ; None                      ; 1.391 ns                ;
; N/A                                     ; 96.23 MHz ( period = 10.392 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 97.21 MHz ( period = 10.287 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 1.183 ns                ;
; N/A                                     ; 97.22 MHz ( period = 10.286 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 97.24 MHz ( period = 10.284 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 97.38 MHz ( period = 10.269 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ; main_clock ; None                        ; None                      ; 1.165 ns                ;
; N/A                                     ; 97.54 MHz ( period = 10.252 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 3.363 ns                ;
; N/A                                     ; 98.58 MHz ( period = 10.144 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ; main_clock ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 98.64 MHz ( period = 10.138 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ; main_clock ; None                        ; None                      ; 3.412 ns                ;
; N/A                                     ; 98.66 MHz ( period = 10.136 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 98.66 MHz ( period = 10.136 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 3.410 ns                ;
; N/A                                     ; 98.99 MHz ( period = 10.102 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 98.99 MHz ( period = 10.102 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 99.17 MHz ( period = 10.084 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ; main_clock ; None                        ; None                      ; 3.385 ns                ;
; N/A                                     ; 99.78 MHz ( period = 10.022 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 3.231 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ; main_clock ; None                        ; None                      ; 3.314 ns                ;
; N/A                                     ; 100.64 MHz ( period = 9.936 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ; main_clock ; None                        ; None                      ; 3.311 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ; main_clock ; None                        ; None                      ; 3.302 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 3.299 ns                ;
; N/A                                     ; 100.99 MHz ( period = 9.902 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 3.293 ns                ;
; N/A                                     ; 101.09 MHz ( period = 9.892 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ; main_clock ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 101.21 MHz ( period = 9.880 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 101.27 MHz ( period = 9.875 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 2.463 ns                ;
; N/A                                     ; 101.61 MHz ( period = 9.842 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ; main_clock ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 103.20 MHz ( period = 9.690 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ; main_clock ; None                        ; None                      ; 3.188 ns                ;
; N/A                                     ; 103.26 MHz ( period = 9.684 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ; main_clock ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 104.73 MHz ( period = 9.548 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ; main_clock ; None                        ; None                      ; 3.087 ns                ;
; N/A                                     ; 105.46 MHz ( period = 9.482 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ; main_clock ; None                        ; None                      ; 3.084 ns                ;
; N/A                                     ; 105.66 MHz ( period = 9.464 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ; main_clock ; None                        ; None                      ; 3.075 ns                ;
; N/A                                     ; 105.95 MHz ( period = 9.438 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ; main_clock ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 106.34 MHz ( period = 9.404 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ; main_clock ; None                        ; None                      ; 3.045 ns                ;
; N/A                                     ; 106.41 MHz ( period = 9.398 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 106.41 MHz ( period = 9.398 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 3.041 ns                ;
; N/A                                     ; 106.41 MHz ( period = 9.398 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ; main_clock ; None                        ; None                      ; 3.042 ns                ;
; N/A                                     ; 107.71 MHz ( period = 9.284 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 2.984 ns                ;
; N/A                                     ; 108.60 MHz ( period = 9.208 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ; main_clock ; None                        ; None                      ; 3.893 ns                ;
; N/A                                     ; 108.67 MHz ( period = 9.202 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ; main_clock ; None                        ; None                      ; 2.944 ns                ;
; N/A                                     ; 108.74 MHz ( period = 9.196 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ; main_clock ; None                        ; None                      ; 2.941 ns                ;
; N/A                                     ; 108.96 MHz ( period = 9.178 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ; main_clock ; None                        ; None                      ; 2.932 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 2.930 ns                ;
; N/A                                     ; 109.27 MHz ( period = 9.152 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ; main_clock ; None                        ; None                      ; 2.919 ns                ;
; N/A                                     ; 109.28 MHz ( period = 9.151 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; 109.46 MHz ( period = 9.136 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 110.18 MHz ( period = 9.076 ns )                    ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 1.659 ns                ;
; N/A                                     ; 111.30 MHz ( period = 8.985 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ; main_clock ; None                        ; None                      ; 2.729 ns                ;
; N/A                                     ; 111.64 MHz ( period = 8.957 ns )                    ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 1.816 ns                ;
; N/A                                     ; 112.99 MHz ( period = 8.850 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.453 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ; main_clock ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 113.53 MHz ( period = 8.808 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ; main_clock ; None                        ; None                      ; 3.693 ns                ;
; N/A                                     ; 115.53 MHz ( period = 8.656 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 115.54 MHz ( period = 8.655 ns )                    ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 1.205 ns                ;
; N/A                                     ; 116.12 MHz ( period = 8.612 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ; main_clock ; None                        ; None                      ; 3.595 ns                ;
; N/A                                     ; 116.20 MHz ( period = 8.606 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ; main_clock ; None                        ; None                      ; 3.592 ns                ;
; N/A                                     ; 116.44 MHz ( period = 8.588 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ; main_clock ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 116.80 MHz ( period = 8.562 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ; main_clock ; None                        ; None                      ; 3.570 ns                ;
; N/A                                     ; 117.25 MHz ( period = 8.529 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; 119.10 MHz ( period = 8.396 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 120.45 MHz ( period = 8.302 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 122.67 MHz ( period = 8.152 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 122.67 MHz ( period = 8.152 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 3.364 ns                ;
; N/A                                     ; 123.30 MHz ( period = 8.110 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; 125.16 MHz ( period = 7.990 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ; main_clock ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; 126.10 MHz ( period = 7.930 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ; main_clock ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 132.98 MHz ( period = 7.520 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 137.40 MHz ( period = 7.278 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 137.55 MHz ( period = 7.270 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 137.93 MHz ( period = 7.250 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ; main_clock ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 139.65 MHz ( period = 7.161 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 143.99 MHz ( period = 6.945 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 144.72 MHz ( period = 6.910 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 144.89 MHz ( period = 6.902 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ; main_clock ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 145.45 MHz ( period = 6.875 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 146.16 MHz ( period = 6.842 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.765 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 146.95 MHz ( period = 6.805 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 147.23 MHz ( period = 6.792 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.50 MHz ( period = 6.734 ns )                    ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; main_clock ; main_clock ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 148.85 MHz ( period = 6.718 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ; main_clock ; None                        ; None                      ; 1.516 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ; main_clock ; None                        ; None                      ; 1.514 ns                ;
; N/A                                     ; 150.15 MHz ( period = 6.660 ns )                    ; control:inst|DCaGen:inst19|inst16                                                                                             ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ; main_clock ; None                        ; None                      ; 2.619 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.425 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.841 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 172.41 MHz ( period = 5.800 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.449 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.49 MHz ( period = 5.731 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                          ; main_clock ; main_clock ; None                        ; None                      ; 4.061 ns                ;
; N/A                                     ; 174.64 MHz ( period = 5.726 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.215 ns                ;
; N/A                                     ; 175.25 MHz ( period = 5.706 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; 180.25 MHz ( period = 5.548 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 2.494 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 3.865 ns                ;
; N/A                                     ; 181.46 MHz ( period = 5.511 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 181.69 MHz ( period = 5.504 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 182.48 MHz ( period = 5.480 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 2.463 ns                ;
; N/A                                     ; 182.68 MHz ( period = 5.474 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 3.818 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.147 ns                ;
; N/A                                     ; 185.53 MHz ( period = 5.390 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.260 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.034 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 187.76 MHz ( period = 5.326 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 187.97 MHz ( period = 5.320 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ; main_clock ; None                        ; None                      ; 3.548 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ; main_clock ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 189.68 MHz ( period = 5.272 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.988 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ; main_clock ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.670 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ; main_clock ; None                        ; None                      ; 2.337 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 191.75 MHz ( period = 5.215 ns )                    ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 4.739 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; memory:inst1|lpm_counter2:inst12|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]                          ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ; main_clock ; None                        ; None                      ; 2.303 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ; main_clock ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 195.01 MHz ( period = 5.128 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ; main_clock ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 195.69 MHz ( period = 5.110 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 197.20 MHz ( period = 5.071 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ; main_clock ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 197.63 MHz ( period = 5.060 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ; main_clock ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 198.81 MHz ( period = 5.030 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 3.374 ns                ;
; N/A                                     ; 199.48 MHz ( period = 5.013 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ; main_clock ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 199.68 MHz ( period = 5.008 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 199.68 MHz ( period = 5.008 ns )                    ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                          ; main_clock ; main_clock ; None                        ; None                      ; 3.443 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                                                                                                               ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'main_clock'                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                          ; To                                                                                                 ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]                            ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[0]                            ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]                            ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]                            ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[0]                            ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[0]                            ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]                            ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[1]                            ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0] ; main_clock ; main_clock ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] ; main_clock ; main_clock ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; main_clock ; main_clock ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2] ; main_clock ; main_clock ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1] ; main_clock ; main_clock ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] ; main_clock ; main_clock ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; main_clock ; main_clock ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2] ; main_clock ; main_clock ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] ; main_clock ; main_clock ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3] ; main_clock ; main_clock ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] ; main_clock ; main_clock ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] ; main_clock ; main_clock ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[3]                            ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[3]                            ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|inst16                                                                                             ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                             ; main_clock ; main_clock ; None                       ; None                       ; 3.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                             ; main_clock ; main_clock ; None                       ; None                       ; 4.739 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                         ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                            ; To Clock   ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A   ; None         ; 3.603 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                          ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                          ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                          ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                          ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                          ; main_clock ;
; N/A   ; None         ; 3.569 ns   ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                          ; main_clock ;
; N/A   ; None         ; 3.470 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ;
; N/A   ; None         ; 3.406 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ;
; N/A   ; None         ; 3.403 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ;
; N/A   ; None         ; 3.305 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ;
; N/A   ; None         ; 3.302 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ;
; N/A   ; None         ; 3.293 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ;
; N/A   ; None         ; 3.280 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ;
; N/A   ; None         ; 3.275 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ;
; N/A   ; None         ; 3.269 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ;
; N/A   ; None         ; 3.238 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ;
; N/A   ; None         ; 3.092 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ;
; N/A   ; None         ; 3.017 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ;
; N/A   ; None         ; 3.017 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ;
; N/A   ; None         ; 2.979 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ;
; N/A   ; None         ; 2.960 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ;
; N/A   ; None         ; 2.906 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ;
; N/A   ; None         ; 2.892 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ;
; N/A   ; None         ; 2.835 ns   ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ;
; N/A   ; None         ; 2.759 ns   ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ;
; N/A   ; None         ; 2.329 ns   ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ;
; N/A   ; None         ; 1.259 ns   ; main_clock ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A   ; None         ; 1.234 ns   ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ;
; N/A   ; None         ; 1.197 ns   ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A   ; None         ; 1.015 ns   ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A   ; None         ; 0.994 ns   ; main_clock ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A   ; None         ; 0.731 ns   ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A   ; None         ; 0.580 ns   ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ;
; N/A   ; None         ; 0.533 ns   ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A   ; None         ; -0.991 ns  ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ;
+-------+--------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                          ; To                     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+
; N/A                                     ; None                                                ; 16.044 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 15.920 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 15.461 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 15.372 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 15.365 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 15.295 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 15.213 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 15.187 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                            ; instruction_pointer[5] ; main_clock ;
; N/A                                     ; None                                                ; 15.169 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                            ; instruction_pointer[1] ; main_clock ;
; N/A                                     ; None                                                ; 15.096 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                            ; instruction_pointer[0] ; main_clock ;
; N/A                                     ; None                                                ; 15.054 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                            ; instruction_pointer[4] ; main_clock ;
; N/A                                     ; None                                                ; 15.047 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                            ; instruction_pointer[3] ; main_clock ;
; N/A                                     ; None                                                ; 14.807 ns  ; control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                            ; instruction_pointer[2] ; main_clock ;
; N/A                                     ; None                                                ; 14.217 ns  ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 14.147 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; low_high_cr_adress[3]  ; main_clock ;
; N/A                                     ; None                                                ; 14.123 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 14.101 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 13.870 ns  ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; low_high_cr_adress[5]  ; main_clock ;
; N/A                                     ; None                                                ; 13.868 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 13.828 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 13.717 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 13.665 ns  ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 13.554 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 13.500 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; reg_wr                 ; main_clock ;
; N/A                                     ; None                                                ; 13.489 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; low_high_cr_adress[1]  ; main_clock ;
; N/A                                     ; None                                                ; 13.377 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; low_high_cr_adress[0]  ; main_clock ;
; N/A                                     ; None                                                ; 13.142 ns  ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; low_high_cr_adress[2]  ; main_clock ;
; N/A                                     ; None                                                ; 12.747 ns  ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; low_high_cr_adress[4]  ; main_clock ;
; N/A                                     ; None                                                ; 12.529 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 12.250 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 12.186 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 12.031 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 12.002 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 11.955 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 11.912 ns  ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 10.843 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 10.836 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 10.658 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 10.641 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 10.622 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; eq5                    ; main_clock ;
; N/A                                     ; None                                                ; 10.603 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 10.567 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 10.559 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 10.535 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 10.517 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 10.513 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 10.490 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; eq6                    ; main_clock ;
; N/A                                     ; None                                                ; 10.482 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[2]             ; main_clock ;
; N/A                                     ; None                                                ; 10.381 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; eq4                    ; main_clock ;
; N/A                                     ; None                                                ; 10.357 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 10.340 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 10.328 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 10.311 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 10.300 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 10.289 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 10.263 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 10.167 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 10.126 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; eq5                    ; main_clock ;
; N/A                                     ; None                                                ; 10.115 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 10.113 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 10.107 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 10.098 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 10.078 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 10.071 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 10.063 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 10.061 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 10.039 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 10.021 ns  ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.994 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; eq6                    ; main_clock ;
; N/A                                     ; None                                                ; 9.982 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 9.970 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.965 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 9.959 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 9.928 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 9.899 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; eq5                    ; main_clock ;
; N/A                                     ; None                                                ; 9.885 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; eq4                    ; main_clock ;
; N/A                                     ; None                                                ; 9.880 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.861 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 9.844 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 9.836 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.812 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 9.794 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.767 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; eq6                    ; main_clock ;
; N/A                                     ; None                                                ; 9.756 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; eq5                    ; main_clock ;
; N/A                                     ; None                                                ; 9.746 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 9.743 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 9.737 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.729 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; dca_out[2]             ; main_clock ;
; N/A                                     ; None                                                ; 9.726 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 9.709 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 9.701 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 9.693 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.675 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.669 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 9.666 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[3]          ; main_clock ;
; N/A                                     ; None                                                ; 9.658 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; eq4                    ; main_clock ;
; N/A                                     ; None                                                ; 9.651 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.634 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 9.624 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; eq6                    ; main_clock ;
; N/A                                     ; None                                                ; 9.613 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 9.591 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 9.515 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; eq4                    ; main_clock ;
; N/A                                     ; None                                                ; 9.497 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[14]            ; main_clock ;
; N/A                                     ; None                                                ; 9.491 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 9.487 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[2]             ; main_clock ;
; N/A                                     ; None                                                ; 9.461 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; eq5                    ; main_clock ;
; N/A                                     ; None                                                ; 9.442 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.419 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; dca_out[2]             ; main_clock ;
; N/A                                     ; None                                                ; 9.406 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 9.406 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 9.398 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.389 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.383 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[0]            ; main_clock ;
; N/A                                     ; None                                                ; 9.374 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 9.374 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 9.356 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.336 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[5]          ; main_clock ;
; N/A                                     ; None                                                ; 9.329 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; eq6                    ; main_clock ;
; N/A                                     ; None                                                ; 9.321 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; dca_out[2]             ; main_clock ;
; N/A                                     ; None                                                ; 9.220 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; eq4                    ; main_clock ;
; N/A                                     ; None                                                ; 9.196 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 9.125 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[4]             ; main_clock ;
; N/A                                     ; None                                                ; 9.123 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[0]          ; main_clock ;
; N/A                                     ; None                                                ; 9.086 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[4]          ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.071 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[1]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.058 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[7]            ; main_clock ;
; N/A                                     ; None                                                ; 9.037 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 9.004 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[2]            ; main_clock ;
; N/A                                     ; None                                                ; 8.990 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[2]          ; main_clock ;
; N/A                                     ; None                                                ; 8.953 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[12]            ; main_clock ;
; N/A                                     ; None                                                ; 8.940 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; dca_out[4]             ; main_clock ;
; N/A                                     ; None                                                ; 8.939 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[8]             ; main_clock ;
; N/A                                     ; None                                                ; 8.923 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[4]             ; main_clock ;
; N/A                                     ; None                                                ; 8.875 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[9]             ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.873 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[4]            ; main_clock ;
; N/A                                     ; None                                                ; 8.839 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[14]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.773 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[5]            ; main_clock ;
; N/A                                     ; None                                                ; 8.751 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_bus[1]          ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.736 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.717 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[6]             ; main_clock ;
; N/A                                     ; None                                                ; 8.714 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; dca_out[14]            ; main_clock ;
; N/A                                     ; None                                                ; 8.653 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[11]            ; main_clock ;
; N/A                                     ; None                                                ; 8.643 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[15]            ; main_clock ;
; N/A                                     ; None                                                ; 8.571 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; dca_out[4]             ; main_clock ;
; N/A                                     ; None                                                ; 8.569 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[1]             ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.560 ns   ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; data_bus[6]            ; main_clock ;
; N/A                                     ; None                                                ; 8.548 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[12]            ; main_clock ;
; N/A                                     ; None                                                ; 8.513 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; dca_out[6]             ; main_clock ;
; N/A                                     ; None                                                ; 8.505 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[13]            ; main_clock ;
; N/A                                     ; None                                                ; 8.480 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[7]             ; main_clock ;
; N/A                                     ; None                                                ; 8.479 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34                                                                          ; dca_out[0]             ; main_clock ;
; N/A                                     ; None                                                ; 8.464 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; dca_out[14]            ; main_clock ;
; N/A                                     ; None                                                ; 8.451 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[8]             ; main_clock ;
; N/A                                     ; None                                                ; 8.442 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; data_bus[3]            ; main_clock ;
; N/A                                     ; None                                                ; 8.439 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134                                                                         ; dca_out[0]             ; main_clock ;
; N/A                                     ; None                                                ; 8.414 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; adress_selector[0]     ; main_clock ;
; N/A                                     ; None                                                ; 8.379 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; dca_out[0]             ; main_clock ;
; N/A                                     ; None                                                ; 8.347 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122                                                                         ; dca_out[9]             ; main_clock ;
; N/A                                     ; None                                                ; 8.338 ns   ; control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111                                                                         ; dca_out[12]            ; main_clock ;
; N/A                                     ; None                                                ; 8.335 ns   ; control:inst|DCaGen:inst19|inst16                                                                                             ; dca_out[14]            ; main_clock ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                               ;                        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------+------------+


+-------------------------------------------------------------------------------+
; tpd                                                                           ;
+-------+-------------------+-----------------+------------+--------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To                 ;
+-------+-------------------+-----------------+------------+--------------------+
; N/A   ; None              ; 8.674 ns        ; main_clock ; data_bus[0]        ;
; N/A   ; None              ; 8.607 ns        ; main_clock ; adress_bus[3]      ;
; N/A   ; None              ; 8.460 ns        ; main_clock ; eq5                ;
; N/A   ; None              ; 8.441 ns        ; main_clock ; data_bus[2]        ;
; N/A   ; None              ; 8.405 ns        ; main_clock ; data_bus[4]        ;
; N/A   ; None              ; 8.397 ns        ; main_clock ; data_bus[7]        ;
; N/A   ; None              ; 8.373 ns        ; main_clock ; data_bus[5]        ;
; N/A   ; None              ; 8.355 ns        ; main_clock ; data_bus[1]        ;
; N/A   ; None              ; 8.328 ns        ; main_clock ; eq6                ;
; N/A   ; None              ; 8.320 ns        ; main_clock ; dca_out[2]         ;
; N/A   ; None              ; 8.277 ns        ; main_clock ; adress_bus[5]      ;
; N/A   ; None              ; 8.219 ns        ; main_clock ; eq4                ;
; N/A   ; None              ; 8.195 ns        ; main_clock ; data_bus[6]        ;
; N/A   ; None              ; 8.064 ns        ; main_clock ; adress_bus[0]      ;
; N/A   ; None              ; 8.027 ns        ; main_clock ; adress_bus[4]      ;
; N/A   ; None              ; 7.931 ns        ; main_clock ; adress_bus[2]      ;
; N/A   ; None              ; 7.692 ns        ; main_clock ; adress_bus[1]      ;
; N/A   ; None              ; 7.355 ns        ; main_clock ; adress_selector[0] ;
; N/A   ; None              ; 7.336 ns        ; main_clock ; dca_out[14]        ;
; N/A   ; None              ; 6.889 ns        ; main_clock ; dca_out[4]         ;
; N/A   ; None              ; 6.792 ns        ; main_clock ; dca_out[12]        ;
; N/A   ; None              ; 6.778 ns        ; main_clock ; dca_out[8]         ;
; N/A   ; None              ; 6.714 ns        ; main_clock ; dca_out[9]         ;
; N/A   ; None              ; 6.568 ns        ; main_clock ; reg_wr             ;
; N/A   ; None              ; 6.555 ns        ; main_clock ; dca_out[6]         ;
; N/A   ; None              ; 6.492 ns        ; main_clock ; dca_out[11]        ;
; N/A   ; None              ; 6.482 ns        ; main_clock ; dca_out[15]        ;
; N/A   ; None              ; 6.407 ns        ; main_clock ; dca_out[1]         ;
; N/A   ; None              ; 6.344 ns        ; main_clock ; dca_out[13]        ;
; N/A   ; None              ; 6.318 ns        ; main_clock ; dca_out[7]         ;
; N/A   ; None              ; 6.280 ns        ; main_clock ; data_bus[3]        ;
; N/A   ; None              ; 6.277 ns        ; main_clock ; dca_out[0]         ;
; N/A   ; None              ; 6.086 ns        ; main_clock ; dca_out[3]         ;
; N/A   ; None              ; 5.903 ns        ; main_clock ; dca_out[10]        ;
; N/A   ; None              ; 5.779 ns        ; main_clock ; dca_out[5]         ;
+-------+-------------------+-----------------+------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                            ; To Clock   ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+
; N/A           ; None        ; 5.992 ns  ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ;
; N/A           ; None        ; 4.557 ns  ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A           ; None        ; 4.456 ns  ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ;
; N/A           ; None        ; 4.367 ns  ; main_clock ; control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A           ; None        ; 4.082 ns  ; main_clock ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A           ; None        ; 4.014 ns  ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A           ; None        ; 4.008 ns  ; main_clock ; control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]                                                        ; main_clock ;
; N/A           ; None        ; 3.834 ns  ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                                        ; main_clock ;
; N/A           ; None        ; 3.798 ns  ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]                                                        ; main_clock ;
; N/A           ; None        ; 2.734 ns  ; main_clock ; control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                                        ; main_clock ;
; N/A           ; None        ; -2.104 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg3  ; main_clock ;
; N/A           ; None        ; -2.610 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg2   ; main_clock ;
; N/A           ; None        ; -2.667 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1   ; main_clock ;
; N/A           ; None        ; -2.681 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg2 ; main_clock ;
; N/A           ; None        ; -2.735 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg1 ; main_clock ;
; N/A           ; None        ; -2.754 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg0   ; main_clock ;
; N/A           ; None        ; -2.792 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg4 ; main_clock ;
; N/A           ; None        ; -2.792 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 ; main_clock ;
; N/A           ; None        ; -2.867 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg0 ; main_clock ;
; N/A           ; None        ; -3.013 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg4   ; main_clock ;
; N/A           ; None        ; -3.044 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3 ; main_clock ;
; N/A           ; None        ; -3.050 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg5   ; main_clock ;
; N/A           ; None        ; -3.055 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg6  ; main_clock ;
; N/A           ; None        ; -3.068 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg1  ; main_clock ;
; N/A           ; None        ; -3.077 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg7  ; main_clock ;
; N/A           ; None        ; -3.080 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg0  ; main_clock ;
; N/A           ; None        ; -3.178 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg2  ; main_clock ;
; N/A           ; None        ; -3.181 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg5  ; main_clock ;
; N/A           ; None        ; -3.245 ns ; main_clock ; memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg3   ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[0]                          ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[1]                          ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[2]                          ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]                          ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4]                          ; main_clock ;
; N/A           ; None        ; -3.330 ns ; main_clock ; memory:inst1|lpm_counter4:inst10|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5]                          ; main_clock ;
; N/A           ; None        ; -3.378 ns ; main_clock ; memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4  ; main_clock ;
+---------------+-------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 25 01:20:50 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:inst|rs_trigger:inst59|inst" is a latch
    Warning: Node "control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[1]" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "control:inst|rs_trigger:inst57|inst"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "main_clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" as buffer
    Info: Detected gated clock "control:inst|inst62~0" as buffer
    Info: Detected gated clock "control:inst|inst31~0" as buffer
    Info: Detected gated clock "control:inst|inst76~0" as buffer
    Info: Detected gated clock "control:inst|inst31~1" as buffer
    Info: Detected gated clock "control:inst|DCaGen:inst19|74154:inst6|24~0" as buffer
    Info: Detected gated clock "control:inst|inst79" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "control:inst|DCaGen:inst19|74154:inst6|32~0" as buffer
    Info: Detected gated clock "control:inst|rs_trigger:inst57|inst" as buffer
    Info: Detected ripple clock "control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "control:inst|DCaGen:inst19|74163:inst5|f74163:sub|34" as buffer
    Info: Detected ripple clock "control:inst|DCaGen:inst19|inst16" as buffer
    Info: Detected ripple clock "control:inst|DCaGen:inst19|74163:inst5|f74163:sub|111" as buffer
    Info: Detected ripple clock "control:inst|DCaGen:inst19|74163:inst5|f74163:sub|122" as buffer
    Info: Detected ripple clock "control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134" as buffer
Info: Clock "main_clock" has Internal fmax of 46.7 MHz between source register "control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]" and destination memory "memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3" (period= 21.412 ns)
    Info: + Longest register to memory delay is 1.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]'
        Info: 2: + IC(0.535 ns) + CELL(0.053 ns) = 0.588 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2'
        Info: 3: + IC(0.295 ns) + CELL(0.053 ns) = 0.936 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 3; COMB Node = 'memory:inst1|gdfx_temp1[3]~3'
        Info: 4: + IC(0.533 ns) + CELL(0.131 ns) = 1.600 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3'
        Info: Total cell delay = 0.237 ns ( 14.81 % )
        Info: Total interconnect delay = 1.363 ns ( 85.19 % )
    Info: - Smallest clock skew is -8.990 ns
        Info: + Shortest clock path from clock "main_clock" to destination memory is 2.306 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.458 ns) = 2.306 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg3'
            Info: Total cell delay = 1.312 ns ( 56.90 % )
            Info: Total interconnect delay = 0.994 ns ( 43.10 % )
        Info: - Longest clock path from clock "main_clock" to source register is 11.296 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
            Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst|DCaGen:inst19|inst16'
            Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134'
            Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
            Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
                Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
            Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst|inst31~0'
            Info: 7: + IC(0.233 ns) + CELL(0.225 ns) = 7.025 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 3; COMB Node = 'control:inst|inst31~1'
            Info: 8: + IC(0.213 ns) + CELL(0.225 ns) = 7.463 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 10; REG Node = 'control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]'
            Info: 9: + IC(1.317 ns) + CELL(0.228 ns) = 9.008 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 1; COMB Node = 'control:inst|inst79'
            Info: 10: + IC(1.019 ns) + CELL(0.000 ns) = 10.027 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'control:inst|inst79~clkctrl'
            Info: 11: + IC(0.651 ns) + CELL(0.618 ns) = 11.296 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]'
            Info: Total cell delay = 4.605 ns ( 40.77 % )
            Info: Total interconnect delay = 6.691 ns ( 59.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 141 non-operational path(s) clocked by clock "main_clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]" and destination pin or register "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]" for clock "main_clock" (Hold time is 6.275 ns)
    Info: + Largest clock skew is 7.438 ns
        Info: + Longest clock path from clock "main_clock" to destination register is 9.701 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
            Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst|DCaGen:inst19|inst16'
            Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134'
            Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
            Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
                Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
            Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst|inst31~0'
            Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 7.022 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'control:inst|inst62~0'
            Info: 8: + IC(1.704 ns) + CELL(0.000 ns) = 8.726 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst|inst62~0clkctrl'
            Info: 9: + IC(0.922 ns) + CELL(0.053 ns) = 9.701 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 2; REG Node = 'control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 3.587 ns ( 36.98 % )
            Info: Total interconnect delay = 6.114 ns ( 63.02 % )
        Info: - Shortest clock path from clock "main_clock" to source memory is 2.263 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'
            Info: 3: + IC(0.653 ns) + CELL(0.413 ns) = 2.263 ns; Loc. = M512_X16_Y12; Fanout = 1; MEM Node = 'memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]'
            Info: Total cell delay = 1.267 ns ( 55.99 % )
            Info: Total interconnect delay = 0.996 ns ( 44.01 % )
    Info: - Micro clock to output delay of source is 0.140 ns
    Info: - Shortest memory to register delay is 1.023 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y12; Fanout = 1; MEM Node = 'memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2]'
        Info: 2: + IC(0.460 ns) + CELL(0.053 ns) = 0.578 ns; Loc. = LCCOMB_X19_Y12_N12; Fanout = 4; COMB Node = 'memory:inst1|lpm_ram_io:inst2|datatri[2]~5'
        Info: 3: + IC(0.220 ns) + CELL(0.225 ns) = 1.023 ns; Loc. = LCCOMB_X19_Y12_N14; Fanout = 2; REG Node = 'control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2]'
        Info: Total cell delay = 0.343 ns ( 33.53 % )
        Info: Total interconnect delay = 0.680 ns ( 66.47 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for memory "memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4" (data pin = "main_clock", clock pin = "main_clock") is 3.603 ns
    Info: + Longest pin to memory delay is 5.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
        Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
            Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
        Info: 4: + IC(1.517 ns) + CELL(0.346 ns) = 4.806 ns; Loc. = LCCOMB_X19_Y12_N24; Fanout = 2; COMB Node = 'memory:inst1|lpm_ram_io:inst2|datatri[4]~3'
        Info: 5: + IC(0.948 ns) + CELL(0.134 ns) = 5.888 ns; Loc. = M512_X16_Y11; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 2.134 ns ( 36.24 % )
        Info: Total interconnect delay = 3.754 ns ( 63.76 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "main_clock" to destination memory is 2.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.459 ns) = 2.307 ns; Loc. = M512_X16_Y11; Fanout = 1; MEM Node = 'memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_datain_reg4'
        Info: Total cell delay = 1.313 ns ( 56.91 % )
        Info: Total interconnect delay = 0.994 ns ( 43.09 % )
Info: tco from clock "main_clock" to destination pin "adress_bus[3]" through register "control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]" is 16.044 ns
    Info: + Longest clock path from clock "main_clock" to source register is 11.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
        Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst|DCaGen:inst19|inst16'
        Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134'
        Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
        Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
            Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
        Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst|inst31~0'
        Info: 7: + IC(0.233 ns) + CELL(0.225 ns) = 7.025 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 3; COMB Node = 'control:inst|inst31~1'
        Info: 8: + IC(0.213 ns) + CELL(0.225 ns) = 7.463 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 10; REG Node = 'control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]'
        Info: 9: + IC(1.317 ns) + CELL(0.228 ns) = 9.008 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 1; COMB Node = 'control:inst|inst79'
        Info: 10: + IC(1.019 ns) + CELL(0.000 ns) = 10.027 ns; Loc. = CLKCTRL_G0; Fanout = 6; COMB Node = 'control:inst|inst79~clkctrl'
        Info: 11: + IC(0.651 ns) + CELL(0.618 ns) = 11.296 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]'
        Info: Total cell delay = 4.605 ns ( 40.77 % )
        Info: Total interconnect delay = 6.691 ns ( 59.23 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.654 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N23; Fanout = 4; REG Node = 'control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[3]'
        Info: 2: + IC(0.535 ns) + CELL(0.053 ns) = 0.588 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2'
        Info: 3: + IC(1.922 ns) + CELL(2.144 ns) = 4.654 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'adress_bus[3]'
        Info: Total cell delay = 2.197 ns ( 47.21 % )
        Info: Total interconnect delay = 2.457 ns ( 52.79 % )
Info: Longest tpd from source pin "main_clock" to destination pin "data_bus[0]" is 8.674 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
    Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
    Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
        Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
    Info: 4: + IC(1.491 ns) + CELL(0.228 ns) = 4.662 ns; Loc. = LCCOMB_X19_Y12_N6; Fanout = 5; COMB Node = 'memory:inst1|lpm_ram_io:inst2|datatri[0]~7'
    Info: 5: + IC(2.040 ns) + CELL(1.972 ns) = 8.674 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'data_bus[0]'
    Info: Total cell delay = 3.854 ns ( 44.43 % )
    Info: Total interconnect delay = 4.820 ns ( 55.57 % )
Info: th for register "control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]" (data pin = "main_clock", clock pin = "main_clock") is 5.992 ns
    Info: + Longest clock path from clock "main_clock" to destination register is 9.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
        Info: 2: + IC(1.430 ns) + CELL(0.712 ns) = 2.996 ns; Loc. = LCFF_X6_Y15_N15; Fanout = 10; REG Node = 'control:inst|DCaGen:inst19|inst16'
        Info: 3: + IC(0.339 ns) + CELL(0.712 ns) = 4.047 ns; Loc. = LCFF_X5_Y15_N15; Fanout = 6; REG Node = 'control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134'
        Info: 4: + IC(0.255 ns) + CELL(0.228 ns) = 4.530 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
        Info: 5: + IC(0.000 ns) + CELL(0.575 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
            Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
        Info: 6: + IC(1.234 ns) + CELL(0.228 ns) = 6.567 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 3; COMB Node = 'control:inst|inst31~0'
        Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 7.022 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 2; COMB Node = 'control:inst|inst62~0'
        Info: 8: + IC(1.704 ns) + CELL(0.000 ns) = 8.726 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst|inst62~0clkctrl'
        Info: 9: + IC(0.917 ns) + CELL(0.053 ns) = 9.696 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; REG Node = 'control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 3.587 ns ( 36.99 % )
        Info: Total interconnect delay = 6.109 ns ( 63.01 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.704 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'
        Info: 2: + IC(1.289 ns) + CELL(0.225 ns) = 2.368 ns; Loc. = LCCOMB_X5_Y15_N30; Fanout = 8; COMB Node = 'control:inst|DCaGen:inst19|74154:inst6|32~0'
        Info: 3: + IC(0.000 ns) + CELL(0.575 ns) = 2.943 ns; Loc. = LCCOMB_X6_Y15_N0; Fanout = 13; COMB LOOP Node = 'control:inst|rs_trigger:inst57|inst'
            Info: Loc. = LCCOMB_X6_Y15_N0; Node "control:inst|rs_trigger:inst57|inst"
        Info: 4: + IC(0.225 ns) + CELL(0.053 ns) = 3.221 ns; Loc. = LCCOMB_X6_Y15_N26; Fanout = 4; COMB Node = 'memory:inst1|lpm_ram_io:inst2|datatri[3]~4'
        Info: 5: + IC(0.255 ns) + CELL(0.228 ns) = 3.704 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; REG Node = 'control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.935 ns ( 52.24 % )
        Info: Total interconnect delay = 1.769 ns ( 47.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 161 megabytes
    Info: Processing ended: Tue Oct 25 01:20:51 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


