18:48:05 **** Build of configuration Debug for project test_hello_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51277 D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm standalone_domain D:/Work/rfsoc_project/project_1/app/test_hello_system/Debug/system.bif
sdcard_gen --xpfm D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm --sys_config test --bif D:/Work/rfsoc_project/project_1/app/test_hello_system/Debug/system.bif --bitstream D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit --elf D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf,psu_cortexa53_0
creating BOOT.BIN using D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit
Running D:/Software/Vitis2022/Vitis/2022.2/bin/bootgen -arch zynqmp -image D:/Work/rfsoc_project/project_1/app/test_hello_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

18:48:29 Build Finished (took 24s.396ms)

