
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /usr/cots/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw09.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Tue Jul 11 07:44:08 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/SA_arithmetic'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example'.
INFO: [HLS 200-10] Adding design file 'SA_example.c' to the project
INFO: [HLS 200-10] Adding test bench file 'SA_example_test.c' to the project
INFO: [HLS 200-10] Opening and resetting solution '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../SA_example_test.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw09.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Tue Jul 11 07:44:13 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/csim/build'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/30517881689075853735809
INFO: [APCC 202-1] APCC is done.
   Compiling(apcc) ../../../../SA_example.c in debug mode
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw09.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Tue Jul 11 07:44:24 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/csim/build'
../../../../SA_example.c:59:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
../../../../SA_example.c:59:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/30519171689075864225746
INFO: [APCC 202-1] APCC is done.
   Generating csim.exe
------Test Passed!------------
result = 44940INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'SA_example.c' ... 
WARNING: [HLS 200-40] In file included from SA_example.c:1:
SA_example.c:59:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9230 ; free virtual = 14336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9230 ; free virtual = 14336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'func_1' into 'SA_example' (SA_example.c:65).
INFO: [XFORM 203-603] Inlining function 'func_2' into 'SA_example' (SA_example.c:66).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9229 ; free virtual = 14335
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-78] Function 'SA_example' (SA_example.c:62) has undefined return value (possible cause(s): an uninitialized variable is used in the computation of return result).
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9229 ; free virtual = 14335
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9215 ; free virtual = 14321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 1103.988 ; gain = 459.035 ; free physical = 9215 ; free virtual = 14321
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SA_example' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'arith_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.11 seconds; current allocated memory: 113.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 113.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SA_example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 114.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 114.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'arith_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'SA_example_sdiv_32ns_32ns_32_36_seq_1' to 'SA_example_sdiv_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'SA_example_sdiv_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'arith_func'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 115.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SA_example' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SA_example/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SA_example/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SA_example/array1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SA_example/array2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SA_example' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'SA_example/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SA_example'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 116.115 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 256.67 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'SA_example_sdiv_3bkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 1167.988 ; gain = 523.035 ; free physical = 9203 ; free virtual = 14311
INFO: [VHDL 208-304] Generating VHDL RTL for SA_example.
INFO: [VLOG 209-307] Generating Verilog RTL for SA_example.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/usr/cots/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_SA_example.cpp
   Compiling (apcc) SA_example_test.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw09.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Tue Jul 11 07:44:58 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/30521361689075898504032
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) SA_example.c_pre.c.tb.c
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/apcc'
INFO: [HLS 200-10] For user 'dnguye22' on host 'vm-hw09.eecs.tufts.edu' (Linux_x86_64 version 4.18.0-477.10.1.el8_8.x86_64) on Tue Jul 11 07:45:05 EDT 2023
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.8 (Ootpa)"
INFO: [HLS 200-10] In directory '/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
In file included from /h/dnguye22/Documents/largermaps/SA_arithmetic/SA_example.c:1:
/h/dnguye22/Documents/largermaps/SA_arithmetic/SA_example.c:59:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [APCC 202-3] Tmp directory is /tmp/apcc_db_dnguye22/30522621689075906086957
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
------Test Passed!------------
result = 44940INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/usr/cots/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /usr/cots/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_SA_example_top glbl -prj SA_example.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /usr/cots/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s SA_example 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/SA_example.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_SA_example_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/AESL_automem_array1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_array1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/AESL_automem_array2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_array2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/arith_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arith_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/SA_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/SA_example_sdiv_3bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SA_example_sdiv_3bkb_div_u
INFO: [VRFC 10-311] analyzing module SA_example_sdiv_3bkb_div
INFO: [VRFC 10-311] analyzing module SA_example_sdiv_3bkb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SA_example_sdiv_3bkb_div_u_defau...
Compiling module xil_defaultlib.SA_example_sdiv_3bkb_div
Compiling module xil_defaultlib.SA_example_sdiv_3bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.arith_func
Compiling module xil_defaultlib.SA_example
Compiling module xil_defaultlib.AESL_automem_array1
Compiling module xil_defaultlib.AESL_automem_array2
Compiling module xil_defaultlib.apatb_SA_example_top
Compiling module work.glbl
Built simulation snapshot SA_example

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/xsim.dir/SA_example/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 11 07:45:16 2023...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/SA_example/xsim_script.tcl
# xsim {SA_example} -autoloadwcfg -tclbatch {SA_example.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source SA_example.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
// RTL Simulation : 1 / 1 [100.00%] @ "347326000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 347342 ns : File "/h/dnguye22/Documents/largermaps/SA_arithmetic/proj_SA_example/solution1/sim/verilog/SA_example.autotb.v" Line 428
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 11 07:45:27 2023...
INFO: [COSIM 212-316] Starting C post checking ...
------Test Passed!------------
result = 0INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 80 seconds; peak allocated memory: 116.115 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Jul 11 07:45:28 2023...
