// Seed: 2912069360
macromodule module_0 (
    output supply0 id_0
    , id_5,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3
);
  wire id_6;
  module_2();
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output tri0  id_4
);
  assign id_3 = 1'b0;
  module_0(
      id_3, id_2, id_2, id_0
  );
  always force id_3 = id_1;
endmodule
module module_2;
  assign id_1[1'b0] = 1;
endmodule
module module_3 (
    input supply1 id_0,
    output tri0 id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_1 = {1, 1};
  wire id_7;
  xor (id_1, id_3, id_4, id_5, id_7);
  module_2();
endmodule
