Classic Timing Analyzer report for adder_subtractor
Thu Nov 12 00:02:42 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.484 ns   ; A[0] ; ov ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 11.484 ns       ; A[0] ; ov     ;
; N/A   ; None              ; 11.411 ns       ; A[0] ; Cout   ;
; N/A   ; None              ; 11.226 ns       ; A[0] ; Sum[3] ;
; N/A   ; None              ; 11.205 ns       ; B[0] ; ov     ;
; N/A   ; None              ; 11.132 ns       ; B[0] ; Cout   ;
; N/A   ; None              ; 10.991 ns       ; B[1] ; ov     ;
; N/A   ; None              ; 10.947 ns       ; B[0] ; Sum[3] ;
; N/A   ; None              ; 10.918 ns       ; B[1] ; Cout   ;
; N/A   ; None              ; 10.822 ns       ; A[1] ; ov     ;
; N/A   ; None              ; 10.809 ns       ; A[0] ; Sum[2] ;
; N/A   ; None              ; 10.749 ns       ; A[1] ; Cout   ;
; N/A   ; None              ; 10.733 ns       ; B[1] ; Sum[3] ;
; N/A   ; None              ; 10.564 ns       ; A[1] ; Sum[3] ;
; N/A   ; None              ; 10.530 ns       ; B[0] ; Sum[2] ;
; N/A   ; None              ; 10.428 ns       ; A[0] ; Sum[1] ;
; N/A   ; None              ; 10.316 ns       ; B[1] ; Sum[2] ;
; N/A   ; None              ; 10.149 ns       ; B[0] ; Sum[1] ;
; N/A   ; None              ; 10.147 ns       ; A[1] ; Sum[2] ;
; N/A   ; None              ; 10.113 ns       ; A[2] ; ov     ;
; N/A   ; None              ; 10.040 ns       ; A[2] ; Cout   ;
; N/A   ; None              ; 9.931 ns        ; B[1] ; Sum[1] ;
; N/A   ; None              ; 9.855 ns        ; A[2] ; Sum[3] ;
; N/A   ; None              ; 9.757 ns        ; A[1] ; Sum[1] ;
; N/A   ; None              ; 9.748 ns        ; A[3] ; ov     ;
; N/A   ; None              ; 9.723 ns        ; B[3] ; ov     ;
; N/A   ; None              ; 9.702 ns        ; A[0] ; Sum[0] ;
; N/A   ; None              ; 9.682 ns        ; A[3] ; Cout   ;
; N/A   ; None              ; 9.657 ns        ; B[3] ; Cout   ;
; N/A   ; None              ; 9.493 ns        ; A[3] ; Sum[3] ;
; N/A   ; None              ; 9.466 ns        ; B[3] ; Sum[3] ;
; N/A   ; None              ; 9.443 ns        ; A[2] ; Sum[2] ;
; N/A   ; None              ; 9.424 ns        ; B[0] ; Sum[0] ;
; N/A   ; None              ; 7.985 ns        ; Cin  ; ov     ;
; N/A   ; None              ; 7.912 ns        ; Cin  ; Cout   ;
; N/A   ; None              ; 7.727 ns        ; Cin  ; Sum[3] ;
; N/A   ; None              ; 7.310 ns        ; Cin  ; Sum[2] ;
; N/A   ; None              ; 6.929 ns        ; Cin  ; Sum[1] ;
; N/A   ; None              ; 6.645 ns        ; B[2] ; ov     ;
; N/A   ; None              ; 6.572 ns        ; B[2] ; Cout   ;
; N/A   ; None              ; 6.387 ns        ; B[2] ; Sum[3] ;
; N/A   ; None              ; 5.970 ns        ; B[2] ; Sum[2] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Nov 12 00:02:14 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_subtractor -c adder_subtractor --timing_analysis_only
Info: Longest tpd from source pin "A[0]" to destination pin "ov" is 11.484 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_D5; Fanout = 2; PIN Node = 'A[0]'
    Info: 2: + IC(5.059 ns) + CELL(0.419 ns) = 6.338 ns; Loc. = LCCOMB_X8_Y34_N2; Fanout = 2; COMB Node = 'fa_1bit:\G:0:FA|cout~8'
    Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 6.744 ns; Loc. = LCCOMB_X8_Y34_N6; Fanout = 2; COMB Node = 'fa_1bit:\G:1:FA|cout~4'
    Info: 4: + IC(0.269 ns) + CELL(0.438 ns) = 7.451 ns; Loc. = LCCOMB_X8_Y34_N22; Fanout = 3; COMB Node = 'fa_1bit:\G:2:FA|cout~4'
    Info: 5: + IC(0.264 ns) + CELL(0.150 ns) = 7.865 ns; Loc. = LCCOMB_X8_Y34_N0; Fanout = 1; COMB Node = 'ov~0'
    Info: 6: + IC(0.811 ns) + CELL(2.808 ns) = 11.484 ns; Loc. = PIN_C4; Fanout = 0; PIN Node = 'ov'
    Info: Total cell delay = 4.825 ns ( 42.01 % )
    Info: Total interconnect delay = 6.659 ns ( 57.99 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 177 megabytes of memory during processing
    Info: Processing ended: Thu Nov 12 00:02:42 2015
    Info: Elapsed time: 00:00:28


