#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 26 17:50:58 2019
# Process ID: 23764
# Current directory: C:/SInglePhotons/Vivado Projects/COUNTER_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13104 C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.xpr
# Log file: C:/SInglePhotons/Vivado Projects/COUNTER_IP/vivado.log
# Journal file: C:/SInglePhotons/Vivado Projects/COUNTER_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Gitrep/SInglePhotons/Vivado Projects/COUNTER_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'govt.nz:user:COUNTER_wrapper:1.0'. The one found in IP location 'c:/SInglePhotons/HW_IP/DSP48COUNTER' will take precedence over the same IP in location c:/SInglePhotons/HW_IP/DSP48COUNTER/DSP48COUNTER
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 808.191 ; gain = 144.746
update_compile_order -fileset sources_1
open_bd_design {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_data
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_util
Adding component instance block -- xilinx.com:module_ref:DIG_TIMER:1.0 - DIG_TIMER_0
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:module_ref:CTR_CTL:1.0 - CTR_CTL_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /DIG_TIMER_0/DATA_IND(undef) and /c_counter_binary_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_util/gpio_io_o(undef) and /DIG_TIMER_0/RST(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_util/gpio_io_o(undef) and /CTR_CTL_0/RST(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /CTR_CTL_0/SCLR_O(undef) and /c_counter_binary_0/SCLR(rst)
Successfully read diagram <COUNTER> from BD file <C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd>
update_module_reference COUNTER_DIG_TIMER_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'govt.nz:user:COUNTER_wrapper:1.0'. The one found in IP location 'c:/SInglePhotons/HW_IP/DSP48COUNTER' will take precedence over the same IP in location c:/SInglePhotons/HW_IP/DSP48COUNTER/DSP48COUNTER
Upgrading 'C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd'
INFO: [IP_Flow 19-3420] Updated COUNTER_DIG_TIMER_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_util/gpio_io_o(undef) and /DIG_TIMER_0_upgraded_ipi/RST(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/CE(ce) and /DIG_TIMER_0_upgraded_ipi/DATA_IND(undef)
Wrote  : <C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.srcs\sources_1\bd\COUNTER\COUNTER.bd> 
Wrote  : <C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/ui/bd_6c6ed91c.ui> 
update_module_reference COUNTER_CTR_CTL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'O_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'O_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'govt.nz:user:COUNTER_wrapper:1.0'. The one found in IP location 'c:/SInglePhotons/HW_IP/DSP48COUNTER' will take precedence over the same IP in location c:/SInglePhotons/HW_IP/DSP48COUNTER/DSP48COUNTER
Upgrading 'C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd'
INFO: [IP_Flow 19-3420] Updated COUNTER_CTR_CTL_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_util/gpio_io_o(undef) and /CTR_CTL_0_upgraded_ipi/RST(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/SCLR(rst) and /CTR_CTL_0_upgraded_ipi/SCLR_O(undef)
Wrote  : <C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.srcs\sources_1\bd\COUNTER\COUNTER.bd> 
Wrote  : <C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/ui/bd_6c6ed91c.ui> 
disconnect_bd_net /DIG_TIMER_0_DATA_IND [get_bd_pins c_counter_binary_0/CE]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins c_counter_binary_0/CE]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins DIG_TIMER_0/DATA_IND]
update_module_reference COUNTER_CTR_CTL_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'O_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'O_CLK': ASSOCIATED_BUSIF bus parameter is missing.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'O_CLK': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'govt.nz:user:COUNTER_wrapper:1.0'. The one found in IP location 'c:/SInglePhotons/HW_IP/DSP48COUNTER' will take precedence over the same IP in location c:/SInglePhotons/HW_IP/DSP48COUNTER/DSP48COUNTER
Upgrading 'C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd'
INFO: [IP_Flow 19-3420] Updated COUNTER_CTR_CTL_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_util/gpio_io_o(undef) and /CTR_CTL_0_upgraded_ipi/RST(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/SCLR(rst) and /CTR_CTL_0_upgraded_ipi/SCLR_O(undef)
Wrote  : <C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.srcs\sources_1\bd\COUNTER\COUNTER.bd> 
Wrote  : <C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/ui/bd_6c6ed91c.ui> 
generate_target all [get_files  {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}]
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_data/S_AXI/Reg> is not mapped into </S_AXI_0_tlm>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_util/S_AXI/Reg> is not mapped into </s_axi_1_tlm>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_data/S_AXI/Reg> is not mapped into </S_AXI_0_tlm>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_util/S_AXI/Reg> is not mapped into </s_axi_1_tlm>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-927] Following properties on pin /CTR_CTL_0/O_CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=COUNTER_CTR_CTL_0_0_O_CLK 
Wrote  : <C:\SInglePhotons\Vivado Projects\COUNTER_IP\COUNTER_IP.srcs\sources_1\bd\COUNTER\COUNTER.bd> 
VHDL Output written to : C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/synth/COUNTER.vhd
VHDL Output written to : C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/sim/COUNTER.vhd
VHDL Output written to : C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/hdl/COUNTER_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block DIG_TIMER_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_data .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_util .
INFO: [BD 41-1029] Generation completed for the IP Integrator block c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block CTR_CTL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/hw_handoff/COUNTER.hwh
Generated Block Design Tcl file C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/hw_handoff/COUNTER_bd.tcl
Generated Hardware Definition File C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/synth/COUNTER.hwdef
export_ip_user_files -of_objects [get_files {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/bd/COUNTER/COUNTER.bd}}] -directory {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files/sim_scripts} -ip_user_files_dir {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files} -ipstatic_source_dir {C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/modelsim} {questa=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/questa} {riviera=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/riviera} {activehdl=C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir C:/SInglePhotons/HW_IP/DSP48COUNTER -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/imports/new/PULSE_COUNTER.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_0_tlm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_1_tlm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_rst'.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXI_0_tlm': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_1_tlm': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 's_axi_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/COUNTER.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/SInglePhotons/HW_IP/DSP48COUNTER/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/SInglePhotons/HW_IP/DSP48COUNTER c:/SInglePhotons/HW_IP/DSP48COUNTER/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1081.266 ; gain = 66.266
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.625 ; gain = 90.625
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif S_AXI_0_tlm -clock s_axi_clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_0_tlm'.
ipx::associate_bus_interfaces -busif s_axi_1_tlm -clock s_axi_clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/SInglePhotons/HW_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/SInglePhotons/HW_IP'
ipx::package_project -root_dir C:/SInglePhotons/HW_IP/COUNTER_AXI -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/SInglePhotons/Vivado Projects/COUNTER_IP/COUNTER_IP.srcs/sources_1/imports/new/PULSE_COUNTER.vhd'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_0_tlm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_1_tlm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_clk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axi_rst'.
WARNING: [IP_Flow 19-3158] Bus Interface 'S_AXI_0_tlm': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_1_tlm': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 's_axi_clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-991] Unrecognized or unsupported file 'sim/COUNTER.protoinst' found in file group 'Simulation'.
Resolution: Remove the file from the specified file group.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core c:/SInglePhotons/HW_IP/COUNTER_AXI/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/SInglePhotons/HW_IP/COUNTER_AXI c:/SInglePhotons/HW_IP/COUNTER_AXI/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1340.633 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/SInglePhotons/HW_IP'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1340.633 ; gain = 0.000
ipx::associate_bus_interfaces -busif S_AXI_0_tlm -clock s_axi_clk [ipx::current_core]
INFO: [IP_Flow 19-4728] Bus Interface 's_axi_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_0_tlm'.
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif s_axi_1_tlm -clock s_axi_clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/SInglePhotons/HW_IP
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/SInglePhotons/HW_IP'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 20:30:26 2019...
