$date
	Fri Mar 22 12:30:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_or $end
$scope module or_inst $end
$var wire 20 ! a [19:0] $end
$var wire 20 " b [19:0] $end
$var reg 20 # o [19:0] $end
$var integer 32 $ i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100 $
b0 #
b0 "
b0 !
$end
#10
b11111111101001010110 #
b10100 $
b1011100100000010110 "
b10101011101001010110 !
#20
b11100011110111111010 #
b10100 $
b10100011110000111010 "
b11000011100111001010 !
#30
b10111011111100110100 #
b10100 $
b11011110100110100 "
b10100000011000010100 !
#40
b10111111101111111001 #
b10100 $
b11101101111011001 "
b10100111100100110000 !
#50
b11111111010111101111 #
b10100 $
b11111110010111101010 "
b1101001010101100101 !
#60
b11101110111111100111 #
b10100 $
b11100100010100000111 "
b11001110101111100000 !
#70
b1111111111011100111 #
b10100 $
b1101111011100011 "
b1110111001000000100 !
#80
b11000111011011110111 #
b10100 $
b111001010000111 "
b11000111011011110000 !
#90
b1110110101001001110 #
b10100 $
b1010000001001000100 "
b100110101000001010 !
#100
b11111110111110011010 #
b10100 $
b11110010010010011010 "
b11101100111100010010 !
