#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 14 16:25:35 2019
# Process ID: 2544
# Current directory: D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1
# Command line: vivado.exe -log MainGame.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MainGame.tcl
# Log file: D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/MainGame.vds
# Journal file: D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MainGame.tcl -notrace
Command: synth_design -top MainGame -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 361.313 ; gain = 104.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MainGame' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:40]
INFO: [Synth 8-3491] module 'Pixel_Clock' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Pixel_Clock_stub.vhdl:5' bound to instance 'pix_clk' of component 'Pixel_Clock' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Pixel_Clock' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Pixel_Clock_stub.vhdl:14]
INFO: [Synth 8-3491] module 'VGA' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:22' bound to instance 'graphics' of component 'vga' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:90]
INFO: [Synth 8-638] synthesizing module 'VGA' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:32]
WARNING: [Synth 8-614] signal 'hcount' is read in the process but is not in the sensitivity list [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:52]
WARNING: [Synth 8-614] signal 'vcount' is read in the process but is not in the sensitivity list [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:52]
INFO: [Synth 8-4471] merging register 'green_reg' into 'red_reg' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:62]
INFO: [Synth 8-4471] merging register 'blue_reg' into 'red_reg' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element green_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element blue_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/vga.vhd:32]
INFO: [Synth 8-3491] module 'Notenbalk' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Notenbalk_stub.vhdl:5' bound to instance 'NB' of component 'Notenbalk' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Notenbalk' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Notenbalk_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Muzieknoot' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Muzieknoot_stub.vhdl:5' bound to instance 'MN' of component 'Muzieknoot' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Muzieknoot' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/realtime/Muzieknoot_stub.vhdl:14]
INFO: [Synth 8-3491] module 'spriterenderer' declared at 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:36' bound to instance 'sprite' of component 'spriterenderer' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:93]
INFO: [Synth 8-638] synthesizing module 'spriterenderer' [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'spriterenderer' (2#1) [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MainGame' (3#1) [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/MainGame.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 414.234 ; gain = 157.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 414.234 ; gain = 157.094
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp3/Notenbalk_in_context.xdc] for cell 'NB'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp3/Notenbalk_in_context.xdc] for cell 'NB'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp4/Muzieknoot_in_context.xdc] for cell 'MN'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp4/Muzieknoot_in_context.xdc] for cell 'MN'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp5/Pixel_Clock_in_context.xdc] for cell 'pix_clk'
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp5/Pixel_Clock_in_context.xdc] for cell 'pix_clk'
Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MainGame_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MainGame_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 748.656 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'MN' at clock pin 'clka' is different from the actual clock period '3.368', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'NB' at clock pin 'clka' is different from the actual clock period '3.368', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp5/Pixel_Clock_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/.Xil/Vivado-2544-LAPTOP-HRAQ4RRP/dcp5/Pixel_Clock_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for MN. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for NB. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pix_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element addNO_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element addNB_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module spriterenderer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "graphics/vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sprite/addNO_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element sprite/addNB_reg was removed.  [D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.srcs/sources_1/new/spriterenderer.vhd:53]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pix_clk/clk_out1' to pin 'pix_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pix_clk/clk_out2' to pin 'pix_clk/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 748.656 ; gain = 491.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 754.188 ; gain = 497.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Pixel_Clock   |         1|
|2     |Notenbalk     |         1|
|3     |Muzieknoot    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |Muzieknoot_bbox_2  |     1|
|2     |Notenbalk_bbox_1   |     1|
|3     |Pixel_Clock_bbox_0 |     1|
|4     |CARRY4             |    18|
|5     |LUT1               |     6|
|6     |LUT2               |    37|
|7     |LUT3               |    11|
|8     |LUT4               |     6|
|9     |LUT5               |     8|
|10    |LUT6               |    17|
|11    |FDRE               |    62|
|12    |OBUF               |     5|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   174|
|2     |  graphics |VGA            |    85|
|3     |  sprite   |spriterenderer |    80|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 755.922 ; gain = 164.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 755.922 ; gain = 498.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 755.922 ; gain = 510.254
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/ProgH-Practicum/PROGH2/Eindopdracht/EindOpdracht/EindOpdracht.runs/synth_1/MainGame.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MainGame_utilization_synth.rpt -pb MainGame_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 755.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 16:26:13 2019...
