Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne28.ecn.purdue.edu, pid 6655
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/blackscholes/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec blackscholes -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/blackscholes --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499e3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499ea6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499fd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f2149a056a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214998e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499976a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499a06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499aa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499b26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499bc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499c46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214994e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499606a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499726a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214997b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214990d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214991f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499336a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214993b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499446a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498cd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498e06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498f26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498fa6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21499046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214988c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498956a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214989e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498b16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214984d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498576a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214985f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498686a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214987a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214980c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214981d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214983a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498436a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497cc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497de6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497e76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21498026a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214980a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f21497936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f214979c6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497a7390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497a7dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497b0860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497b82e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497b8d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497bf7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497ca240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497cac88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149753710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214975c198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214975cbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149763668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214976d0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214976db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497765c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149780048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149780a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149789518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149789f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497139e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214971a470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214971aeb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149723940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214972d3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214972de10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149734898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214973f320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214973fd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21497487f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496d1278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496d1cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496d9748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496e31d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496e3c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496ec6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496f5128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496f5b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496fe5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149707080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149707ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149690550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149690f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214969ba20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496a34a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496a3ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496aa978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496b4400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496b4e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496be8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496c5358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496c5da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214964e828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496572b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149657cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149661780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214966a208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214966ac50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496726d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214a7e9080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214a7e9b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f21496825c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214960c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f214960ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f2149615518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149615e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961c0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961c2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961c518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961c748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961c978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961cba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f214961cdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f21496294a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f21496296d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f2149629f98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f21495dbeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f21495e4518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51406177649500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'fwait' unimplemented
Exiting @ tick 51475753986000 because a thread reached the max instruction count
