$date
	Sat Sep 20 20:56:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 32 ! y [31:0] $end
$var reg 3 " ALUControl [2:0] $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$scope module dut $end
$var wire 3 % ALUControl [2:0] $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 1 ( Zero $end
$var reg 32 ) y [31:0] $end
$upscope $end
$scope task check_alu_seq $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111111111111110 )
0(
b11 '
b11111111111111111111111111111011 &
b0 %
b11 $
b11111111111111111111111111111011 #
b0 "
b11111111111111111111111111111110 !
$end
#1
b11111111111111111111111111111000 !
b11111111111111111111111111111000 )
b1 "
b1 %
#2
b1 !
b1 )
b101 "
b101 %
#3
b11111111111111111111111111111011 !
b11111111111111111111111111111011 )
b11 "
b11 %
#4
b11 !
b11 )
b10 "
b10 %
#5
