
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f5c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800a22c  0800a22c  0000b22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a2e0  0800a2e0  0000b2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a2e8  0800a2e8  0000b2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a2ec  0800a2ec  0000b2ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  24000000  0800a2f0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000458  24000080  0800a370  0000c080  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240004d8  0800a370  0000c4d8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015484  00000000  00000000  0000c0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000292e  00000000  00000000  00021532  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001060  00000000  00000000  00023e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000c68  00000000  00000000  00024ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00035095  00000000  00000000  00025b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00015d67  00000000  00000000  0005abbd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015b27f  00000000  00000000  00070924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cbba3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a48  00000000  00000000  001cbbe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005b  00000000  00000000  001d0630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000080 	.word	0x24000080
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800a214 	.word	0x0800a214

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000084 	.word	0x24000084
 800030c:	0800a214 	.word	0x0800a214

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b08a      	sub	sp, #40	@ 0x28
 80003b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003b6:	1d3b      	adds	r3, r7, #4
 80003b8:	2224      	movs	r2, #36	@ 0x24
 80003ba:	2100      	movs	r1, #0
 80003bc:	4618      	mov	r0, r3
 80003be:	f009 faab 	bl	8009918 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 80003c2:	4b3e      	ldr	r3, [pc, #248]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003c4:	4a3e      	ldr	r2, [pc, #248]	@ (80004c0 <MX_ADC3_Init+0x110>)
 80003c6:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003c8:	4b3c      	ldr	r3, [pc, #240]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80003ce:	4b3b      	ldr	r3, [pc, #236]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d0:	2208      	movs	r2, #8
 80003d2:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 80003d4:	4b39      	ldr	r3, [pc, #228]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003da:	4b38      	ldr	r3, [pc, #224]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003dc:	2201      	movs	r2, #1
 80003de:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003e0:	4b36      	ldr	r3, [pc, #216]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e2:	2208      	movs	r2, #8
 80003e4:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80003e6:	4b35      	ldr	r3, [pc, #212]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80003ec:	4b33      	ldr	r3, [pc, #204]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003ee:	2201      	movs	r2, #1
 80003f0:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 80003f2:	4b32      	ldr	r3, [pc, #200]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003f4:	2203      	movs	r2, #3
 80003f6:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000400:	4b2e      	ldr	r3, [pc, #184]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000402:	2200      	movs	r2, #0
 8000404:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000406:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000408:	2200      	movs	r2, #0
 800040a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800040c:	4b2b      	ldr	r3, [pc, #172]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800040e:	2201      	movs	r2, #1
 8000410:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000414:	4b29      	ldr	r3, [pc, #164]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000416:	2200      	movs	r2, #0
 8000418:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041a:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800041c:	2203      	movs	r2, #3
 800041e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000420:	4b26      	ldr	r3, [pc, #152]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000422:	2200      	movs	r2, #0
 8000424:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000428:	2200      	movs	r2, #0
 800042a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800042c:	4b23      	ldr	r3, [pc, #140]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800042e:	2200      	movs	r2, #0
 8000430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000434:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC3_Init+0x10c>)
 8000436:	2200      	movs	r2, #0
 8000438:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800043a:	4820      	ldr	r0, [pc, #128]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800043c:	f001 fab2 	bl	80019a4 <HAL_ADC_Init>
 8000440:	4603      	mov	r3, r0
 8000442:	2b00      	cmp	r3, #0
 8000444:	d001      	beq.n	800044a <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8000446:	f000 fd9d 	bl	8000f84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800044a:	2301      	movs	r3, #1
 800044c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800044e:	2306      	movs	r3, #6
 8000450:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 8000452:	2305      	movs	r3, #5
 8000454:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000456:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800045a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800045c:	2304      	movs	r3, #4
 800045e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8000464:	2300      	movs	r3, #0
 8000466:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	4619      	mov	r1, r3
 800046c:	4813      	ldr	r0, [pc, #76]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800046e:	f001 feef 	bl	8002250 <HAL_ADC_ConfigChannel>
 8000472:	4603      	mov	r3, r0
 8000474:	2b00      	cmp	r3, #0
 8000476:	d001      	beq.n	800047c <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 8000478:	f000 fd84 	bl	8000f84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800047c:	4b11      	ldr	r3, [pc, #68]	@ (80004c4 <MX_ADC3_Init+0x114>)
 800047e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000480:	230c      	movs	r3, #12
 8000482:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	4619      	mov	r1, r3
 8000488:	480c      	ldr	r0, [pc, #48]	@ (80004bc <MX_ADC3_Init+0x10c>)
 800048a:	f001 fee1 	bl	8002250 <HAL_ADC_ConfigChannel>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 8000494:	f000 fd76 	bl	8000f84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000498:	4b0b      	ldr	r3, [pc, #44]	@ (80004c8 <MX_ADC3_Init+0x118>)
 800049a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800049c:	2312      	movs	r3, #18
 800049e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	4619      	mov	r1, r3
 80004a4:	4805      	ldr	r0, [pc, #20]	@ (80004bc <MX_ADC3_Init+0x10c>)
 80004a6:	f001 fed3 	bl	8002250 <HAL_ADC_ConfigChannel>
 80004aa:	4603      	mov	r3, r0
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 80004b0:	f000 fd68 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80004b4:	bf00      	nop
 80004b6:	3728      	adds	r7, #40	@ 0x28
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	2400009c 	.word	0x2400009c
 80004c0:	58026000 	.word	0x58026000
 80004c4:	19200040 	.word	0x19200040
 80004c8:	1d500080 	.word	0x1d500080

080004cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b0ba      	sub	sp, #232	@ 0xe8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80004e4:	f107 0318 	add.w	r3, r7, #24
 80004e8:	22b8      	movs	r2, #184	@ 0xb8
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f009 fa13 	bl	8009918 <memset>
  if(adcHandle->Instance==ADC3)
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a53      	ldr	r2, [pc, #332]	@ (8000644 <HAL_ADC_MspInit+0x178>)
 80004f8:	4293      	cmp	r3, r2
 80004fa:	f040 809e 	bne.w	800063a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80004fe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000502:	f04f 0300 	mov.w	r3, #0
 8000506:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800050a:	2304      	movs	r3, #4
 800050c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800050e:	230c      	movs	r3, #12
 8000510:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800051e:	23c0      	movs	r3, #192	@ 0xc0
 8000520:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800052a:	2300      	movs	r3, #0
 800052c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000530:	f107 0318 	add.w	r3, r7, #24
 8000534:	4618      	mov	r0, r3
 8000536:	f006 fde7 	bl	8007108 <HAL_RCCEx_PeriphCLKConfig>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000540:	f000 fd20 	bl	8000f84 <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000544:	4b40      	ldr	r3, [pc, #256]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800054a:	4a3f      	ldr	r2, [pc, #252]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800054c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000550:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000554:	4b3c      	ldr	r3, [pc, #240]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000556:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800055a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800055e:	617b      	str	r3, [r7, #20]
 8000560:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000562:	4b39      	ldr	r3, [pc, #228]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000568:	4a37      	ldr	r2, [pc, #220]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 800056a:	f043 0320 	orr.w	r3, r3, #32
 800056e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000572:	4b35      	ldr	r3, [pc, #212]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000574:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000578:	f003 0320 	and.w	r3, r3, #32
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	4b31      	ldr	r3, [pc, #196]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000586:	4a30      	ldr	r2, [pc, #192]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000588:	f043 0304 	orr.w	r3, r3, #4
 800058c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000590:	4b2d      	ldr	r3, [pc, #180]	@ (8000648 <HAL_ADC_MspInit+0x17c>)
 8000592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800059e:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a6:	2303      	movs	r3, #3
 80005a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80005b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80005b6:	4619      	mov	r1, r3
 80005b8:	4824      	ldr	r0, [pc, #144]	@ (800064c <HAL_ADC_MspInit+0x180>)
 80005ba:	f005 fc73 	bl	8005ea4 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 80005be:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 80005c2:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 80005c6:	f000 ff15 	bl	80013f4 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 80005ca:	4b21      	ldr	r3, [pc, #132]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005cc:	4a21      	ldr	r2, [pc, #132]	@ (8000654 <HAL_ADC_MspInit+0x188>)
 80005ce:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d2:	2273      	movs	r2, #115	@ 0x73
 80005d4:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80005dc:	4b1c      	ldr	r3, [pc, #112]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80005e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e8:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005ea:	4b19      	ldr	r3, [pc, #100]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80005f0:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80005f8:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80005fa:	4b15      	ldr	r3, [pc, #84]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 80005fc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000600:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000602:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000604:	2200      	movs	r2, #0
 8000606:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 800060a:	2200      	movs	r2, #0
 800060c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000610:	f002 fd9a 	bl	8003148 <HAL_DMA_Init>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d001      	beq.n	800061e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800061a:	f000 fcb3 	bl	8000f84 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0b      	ldr	r2, [pc, #44]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000622:	659a      	str	r2, [r3, #88]	@ 0x58
 8000624:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <HAL_ADC_MspInit+0x184>)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 0, 0);
 800062a:	2200      	movs	r2, #0
 800062c:	2100      	movs	r1, #0
 800062e:	207f      	movs	r0, #127	@ 0x7f
 8000630:	f002 fcdd 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000634:	207f      	movs	r0, #127	@ 0x7f
 8000636:	f002 fcf4 	bl	8003022 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800063a:	bf00      	nop
 800063c:	37e8      	adds	r7, #232	@ 0xe8
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	58026000 	.word	0x58026000
 8000648:	58024400 	.word	0x58024400
 800064c:	58021400 	.word	0x58021400
 8000650:	2400010c 	.word	0x2400010c
 8000654:	40020010 	.word	0x40020010

08000658 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065e:	4b0d      	ldr	r3, [pc, #52]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000660:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000664:	4a0b      	ldr	r2, [pc, #44]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000666:	f043 0301 	orr.w	r3, r3, #1
 800066a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <MX_DMA_Init+0x3c>)
 8000670:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000674:	f003 0301 	and.w	r3, r3, #1
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	200b      	movs	r0, #11
 8000682:	f002 fcb4 	bl	8002fee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000686:	200b      	movs	r0, #11
 8000688:	f002 fccb 	bl	8003022 <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	58024400 	.word	0x58024400

08000698 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800069c:	4b2e      	ldr	r3, [pc, #184]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800069e:	4a2f      	ldr	r2, [pc, #188]	@ (800075c <MX_FDCAN1_Init+0xc4>)
 80006a0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_EXTERNAL_LOOPBACK;
 80006a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006aa:	2204      	movs	r2, #4
 80006ac:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80006ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b0:	2201      	movs	r2, #1
 80006b2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006b4:	4b28      	ldr	r3, [pc, #160]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006ba:	4b27      	ldr	r3, [pc, #156]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 80006c0:	4b25      	ldr	r3, [pc, #148]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c2:	220c      	movs	r2, #12
 80006c4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 80006c6:	4b24      	ldr	r3, [pc, #144]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006c8:	2202      	movs	r2, #2
 80006ca:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80006cc:	4b22      	ldr	r3, [pc, #136]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ce:	220d      	movs	r2, #13
 80006d0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80006d2:	4b21      	ldr	r3, [pc, #132]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006da:	220c      	movs	r2, #12
 80006dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e0:	2201      	movs	r2, #1
 80006e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006e6:	220d      	movs	r2, #13
 80006e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006ec:	2202      	movs	r2, #2
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006f8:	2201      	movs	r2, #1
 80006fa:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 80006fe:	2200      	movs	r2, #0
 8000700:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000704:	2203      	movs	r2, #3
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800070a:	2204      	movs	r2, #4
 800070c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000710:	2203      	movs	r2, #3
 8000712:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000716:	2204      	movs	r2, #4
 8000718:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800071c:	2203      	movs	r2, #3
 800071e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000722:	2204      	movs	r2, #4
 8000724:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000728:	2203      	movs	r2, #3
 800072a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800072e:	2203      	movs	r2, #3
 8000730:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000734:	2203      	movs	r2, #3
 8000736:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 800073a:	2200      	movs	r2, #0
 800073c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000740:	2204      	movs	r2, #4
 8000742:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_FDCAN1_Init+0xc0>)
 8000746:	f004 f9bd 	bl	8004ac4 <HAL_FDCAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000750:	f000 fc18 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	24000184 	.word	0x24000184
 800075c:	4000a000 	.word	0x4000a000

08000760 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8000764:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000766:	4a30      	ldr	r2, [pc, #192]	@ (8000828 <MX_FDCAN2_Init+0xc8>)
 8000768:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800076a:	4b2e      	ldr	r3, [pc, #184]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8000770:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8000776:	4b2b      	ldr	r3, [pc, #172]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000778:	2201      	movs	r2, #1
 800077a:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 800077c:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000782:	4b28      	ldr	r3, [pc, #160]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 8000788:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 800078e:	4b25      	ldr	r3, [pc, #148]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000790:	2202      	movs	r2, #2
 8000792:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000794:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000796:	220d      	movs	r2, #13
 8000798:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800079a:	4b22      	ldr	r3, [pc, #136]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800079c:	2202      	movs	r2, #2
 800079e:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 80007a0:	4b20      	ldr	r3, [pc, #128]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a2:	220c      	movs	r2, #12
 80007a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 80007a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 80007ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ae:	220d      	movs	r2, #13
 80007b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007b4:	2202      	movs	r2, #2
 80007b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ba:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80007be:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 80007c0:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ce:	2203      	movs	r2, #3
 80007d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007da:	2203      	movs	r2, #3
 80007dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e0:	2204      	movs	r2, #4
 80007e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007e6:	2203      	movs	r2, #3
 80007e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007ec:	2204      	movs	r2, #4
 80007ee:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f2:	2203      	movs	r2, #3
 80007f4:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007f8:	2203      	movs	r2, #3
 80007fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 80007fc:	4b09      	ldr	r3, [pc, #36]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 80007fe:	2203      	movs	r2, #3
 8000800:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000802:	4b08      	ldr	r3, [pc, #32]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000804:	2200      	movs	r2, #0
 8000806:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 800080a:	2204      	movs	r2, #4
 800080c:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_FDCAN2_Init+0xc4>)
 8000810:	f004 f958 	bl	8004ac4 <HAL_FDCAN_Init>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800081a:	f000 fbb3 	bl	8000f84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000224 	.word	0x24000224
 8000828:	4000a400 	.word	0x4000a400

0800082c <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b0ba      	sub	sp, #232	@ 0xe8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000834:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000844:	f107 0318 	add.w	r3, r7, #24
 8000848:	22b8      	movs	r2, #184	@ 0xb8
 800084a:	2100      	movs	r1, #0
 800084c:	4618      	mov	r0, r3
 800084e:	f009 f863 	bl	8009918 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a73      	ldr	r2, [pc, #460]	@ (8000a24 <HAL_FDCAN_MspInit+0x1f8>)
 8000858:	4293      	cmp	r3, r2
 800085a:	d16d      	bne.n	8000938 <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800085c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000860:	f04f 0300 	mov.w	r3, #0
 8000864:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000868:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800086c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000870:	f107 0318 	add.w	r3, r7, #24
 8000874:	4618      	mov	r0, r3
 8000876:	f006 fc47 	bl	8007108 <HAL_RCCEx_PeriphCLKConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000880:	f000 fb80 	bl	8000f84 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000884:	4b68      	ldr	r3, [pc, #416]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a67      	ldr	r2, [pc, #412]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800088c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 800088e:	4b66      	ldr	r3, [pc, #408]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	2b01      	cmp	r3, #1
 8000894:	d10e      	bne.n	80008b4 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000896:	4b65      	ldr	r3, [pc, #404]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000898:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800089c:	4a63      	ldr	r2, [pc, #396]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800089e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008a2:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 80008a6:	4b61      	ldr	r3, [pc, #388]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008a8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b4:	4b5d      	ldr	r3, [pc, #372]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ba:	4a5c      	ldr	r2, [pc, #368]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c4:	4b59      	ldr	r3, [pc, #356]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80008c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ca:	f003 0308 	and.w	r3, r3, #8
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008d2:	2301      	movs	r3, #1
 80008d4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d8:	2302      	movs	r3, #2
 80008da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008de:	2301      	movs	r3, #1
 80008e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80008ea:	2309      	movs	r3, #9
 80008ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008f4:	4619      	mov	r1, r3
 80008f6:	484e      	ldr	r0, [pc, #312]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 80008f8:	f005 fad4 	bl	8005ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008fc:	2302      	movs	r3, #2
 80008fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000914:	2309      	movs	r3, #9
 8000916:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800091a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800091e:	4619      	mov	r1, r3
 8000920:	4843      	ldr	r0, [pc, #268]	@ (8000a30 <HAL_FDCAN_MspInit+0x204>)
 8000922:	f005 fabf 	bl	8005ea4 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000926:	2200      	movs	r2, #0
 8000928:	2100      	movs	r1, #0
 800092a:	2013      	movs	r0, #19
 800092c:	f002 fb5f 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000930:	2013      	movs	r0, #19
 8000932:	f002 fb76 	bl	8003022 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8000936:	e071      	b.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a3d      	ldr	r2, [pc, #244]	@ (8000a34 <HAL_FDCAN_MspInit+0x208>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d16c      	bne.n	8000a1c <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000942:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000946:	f04f 0300 	mov.w	r3, #0
 800094a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800094e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000956:	f107 0318 	add.w	r3, r7, #24
 800095a:	4618      	mov	r0, r3
 800095c:	f006 fbd4 	bl	8007108 <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 8000966:	f000 fb0d 	bl	8000f84 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 800096a:	4b2f      	ldr	r3, [pc, #188]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 800096c:	681b      	ldr	r3, [r3, #0]
 800096e:	3301      	adds	r3, #1
 8000970:	4a2d      	ldr	r2, [pc, #180]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000972:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000974:	4b2c      	ldr	r3, [pc, #176]	@ (8000a28 <HAL_FDCAN_MspInit+0x1fc>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10e      	bne.n	800099a <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800097c:	4b2b      	ldr	r3, [pc, #172]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800097e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000982:	4a2a      	ldr	r2, [pc, #168]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 8000984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000988:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800098c:	4b27      	ldr	r3, [pc, #156]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800098e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800099a:	4b24      	ldr	r3, [pc, #144]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	4a22      	ldr	r2, [pc, #136]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009a2:	f043 0302 	orr.w	r3, r3, #2
 80009a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009aa:	4b20      	ldr	r3, [pc, #128]	@ (8000a2c <HAL_FDCAN_MspInit+0x200>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b0:	f003 0302 	and.w	r3, r3, #2
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009b8:	2320      	movs	r3, #32
 80009ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ca:	2300      	movs	r3, #0
 80009cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009d0:	2309      	movs	r3, #9
 80009d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80009da:	4619      	mov	r1, r3
 80009dc:	4816      	ldr	r0, [pc, #88]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 80009de:	f005 fa61 	bl	8005ea4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009e2:	2340      	movs	r3, #64	@ 0x40
 80009e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e8:	2302      	movs	r3, #2
 80009ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ee:	2300      	movs	r3, #0
 80009f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2300      	movs	r3, #0
 80009f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80009fa:	2309      	movs	r3, #9
 80009fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a04:	4619      	mov	r1, r3
 8000a06:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <HAL_FDCAN_MspInit+0x20c>)
 8000a08:	f005 fa4c 	bl	8005ea4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	2100      	movs	r1, #0
 8000a10:	2014      	movs	r0, #20
 8000a12:	f002 faec 	bl	8002fee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8000a16:	2014      	movs	r0, #20
 8000a18:	f002 fb03 	bl	8003022 <HAL_NVIC_EnableIRQ>
}
 8000a1c:	bf00      	nop
 8000a1e:	37e8      	adds	r7, #232	@ 0xe8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	4000a000 	.word	0x4000a000
 8000a28:	240002c4 	.word	0x240002c4
 8000a2c:	58024400 	.word	0x58024400
 8000a30:	58020c00 	.word	0x58020c00
 8000a34:	4000a400 	.word	0x4000a400
 8000a38:	58020400 	.word	0x58020400

08000a3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b08a      	sub	sp, #40	@ 0x28
 8000a40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a42:	f107 0314 	add.w	r3, r7, #20
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a52:	4b2d      	ldr	r3, [pc, #180]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a58:	4a2b      	ldr	r2, [pc, #172]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a5a:	f043 0320 	orr.w	r3, r3, #32
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a62:	4b29      	ldr	r3, [pc, #164]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	f003 0320 	and.w	r3, r3, #32
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a70:	4b25      	ldr	r3, [pc, #148]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a76:	4a24      	ldr	r2, [pc, #144]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a80:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a94:	4a1c      	ldr	r2, [pc, #112]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000a96:	f043 0304 	orr.w	r3, r3, #4
 8000a9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000aa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa4:	f003 0304 	and.w	r3, r3, #4
 8000aa8:	60bb      	str	r3, [r7, #8]
 8000aaa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aac:	4b16      	ldr	r3, [pc, #88]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000aae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab2:	4a15      	ldr	r2, [pc, #84]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000ab4:	f043 0308 	orr.w	r3, r3, #8
 8000ab8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000abc:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000abe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac2:	f003 0308 	and.w	r3, r3, #8
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000acc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000ad2:	f043 0302 	orr.w	r3, r3, #2
 8000ad6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <MX_GPIO_Init+0xcc>)
 8000adc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae0:	f003 0302 	and.w	r3, r3, #2
 8000ae4:	603b      	str	r3, [r7, #0]
 8000ae6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PF0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aec:	2300      	movs	r3, #0
 8000aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000af4:	f107 0314 	add.w	r3, r7, #20
 8000af8:	4619      	mov	r1, r3
 8000afa:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <MX_GPIO_Init+0xd0>)
 8000afc:	f005 f9d2 	bl	8005ea4 <HAL_GPIO_Init>

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	58024400 	.word	0x58024400
 8000b0c:	58021400 	.word	0x58021400

08000b10 <HAL_ADC_ConvCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000b18:	4b23      	ldr	r3, [pc, #140]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	ee07 3a90 	vmov	s15, r3
 8000b20:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b24:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b28:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b2c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b30:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b34:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b38:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b3a:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b40:	885b      	ldrh	r3, [r3, #2]
 8000b42:	ee07 3a90 	vmov	s15, r3
 8000b46:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b4a:	ed9f 5b13 	vldr	d5, [pc, #76]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b4e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b52:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b56:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b5a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b5e:	4b13      	ldr	r3, [pc, #76]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b60:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <HAL_ADC_ConvCpltCallback+0x98>)
 8000b66:	889b      	ldrh	r3, [r3, #4]
 8000b68:	ee07 3a90 	vmov	s15, r3
 8000b6c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000b70:	ed9f 5b09 	vldr	d5, [pc, #36]	@ 8000b98 <HAL_ADC_ConvCpltCallback+0x88>
 8000b74:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b78:	ed9f 6b09 	vldr	d6, [pc, #36]	@ 8000ba0 <HAL_ADC_ConvCpltCallback+0x90>
 8000b7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b80:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b84:	4b09      	ldr	r3, [pc, #36]	@ (8000bac <HAL_ADC_ConvCpltCallback+0x9c>)
 8000b86:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8000b8a:	bf00      	nop
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop
 8000b98:	00000000 	.word	0x00000000
 8000b9c:	40affe00 	.word	0x40affe00
 8000ba0:	66666666 	.word	0x66666666
 8000ba4:	400a6666 	.word	0x400a6666
 8000ba8:	240002c8 	.word	0x240002c8
 8000bac:	240002d0 	.word	0x240002d0

08000bb0 <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
	debug1_cb++;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000bf4 <HAL_FDCAN_RxFifo0Callback+0x44>)
 8000bc2:	6013      	str	r3, [r2, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f003 0301 	and.w	r3, r3, #1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d00e      	beq.n	8000bec <HAL_FDCAN_RxFifo0Callback+0x3c>
  {
    /* Retreive Rx messages from RX FIFO0 */
	if (hfdcan == &hfdcan1) {
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	4a09      	ldr	r2, [pc, #36]	@ (8000bf8 <HAL_FDCAN_RxFifo0Callback+0x48>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d10a      	bne.n	8000bec <HAL_FDCAN_RxFifo0Callback+0x3c>
		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK) {
 8000bd6:	4b09      	ldr	r3, [pc, #36]	@ (8000bfc <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8000bd8:	4a09      	ldr	r2, [pc, #36]	@ (8000c00 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8000bda:	2140      	movs	r1, #64	@ 0x40
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f004 fa79 	bl	80050d4 <HAL_FDCAN_GetRxMessage>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <HAL_FDCAN_RxFifo0Callback+0x3c>
		/* Reception Error */
			Error_Handler();
 8000be8:	f000 f9cc 	bl	8000f84 <Error_Handler>
		}
	}
  }
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	240002e0 	.word	0x240002e0
 8000bf8:	24000184 	.word	0x24000184
 8000bfc:	24000008 	.word	0x24000008
 8000c00:	2400030c 	.word	0x2400030c

08000c04 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
 8000c0c:	6039      	str	r1, [r7, #0]
	debug2_cb++;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	3301      	adds	r3, #1
 8000c14:	4a14      	ldr	r2, [pc, #80]	@ (8000c68 <HAL_FDCAN_RxFifo1Callback+0x64>)
 8000c16:	6013      	str	r3, [r2, #0]
  if((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != RESET)
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	f003 0310 	and.w	r3, r3, #16
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d01e      	beq.n	8000c60 <HAL_FDCAN_RxFifo1Callback+0x5c>
  {
    /* Retreive Rx messages from RX FIFO0 */
    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK) {
 8000c22:	4b12      	ldr	r3, [pc, #72]	@ (8000c6c <HAL_FDCAN_RxFifo1Callback+0x68>)
 8000c24:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <HAL_FDCAN_RxFifo1Callback+0x6c>)
 8000c26:	2141      	movs	r1, #65	@ 0x41
 8000c28:	6878      	ldr	r0, [r7, #4]
 8000c2a:	f004 fa53 	bl	80050d4 <HAL_FDCAN_GetRxMessage>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d001      	beq.n	8000c38 <HAL_FDCAN_RxFifo1Callback+0x34>
    /* Reception Error */
    	Error_Handler();
 8000c34:	f000 f9a6 	bl	8000f84 <Error_Handler>
    }

	sprintf ((char *)TxData2, "FDCAN2TX %d", indx++);
 8000c38:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	1c5a      	adds	r2, r3, #1
 8000c3e:	490d      	ldr	r1, [pc, #52]	@ (8000c74 <HAL_FDCAN_RxFifo1Callback+0x70>)
 8000c40:	600a      	str	r2, [r1, #0]
 8000c42:	461a      	mov	r2, r3
 8000c44:	490c      	ldr	r1, [pc, #48]	@ (8000c78 <HAL_FDCAN_RxFifo1Callback+0x74>)
 8000c46:	480d      	ldr	r0, [pc, #52]	@ (8000c7c <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c48:	f008 fe44 	bl	80098d4 <siprintf>
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &TxHeader2, TxData2)!= HAL_OK) {
 8000c4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c7c <HAL_FDCAN_RxFifo1Callback+0x78>)
 8000c4e:	490c      	ldr	r1, [pc, #48]	@ (8000c80 <HAL_FDCAN_RxFifo1Callback+0x7c>)
 8000c50:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <HAL_FDCAN_RxFifo1Callback+0x80>)
 8000c52:	f004 f9e3 	bl	800501c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <HAL_FDCAN_RxFifo1Callback+0x5c>
		Error_Handler();
 8000c5c:	f000 f992 	bl	8000f84 <Error_Handler>
	}
  }
}
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	240002e4 	.word	0x240002e4
 8000c6c:	24000018 	.word	0x24000018
 8000c70:	24000358 	.word	0x24000358
 8000c74:	240002dc 	.word	0x240002dc
 8000c78:	0800a22c 	.word	0x0800a22c
 8000c7c:	24000010 	.word	0x24000010
 8000c80:	24000334 	.word	0x24000334
 8000c84:	24000224 	.word	0x24000224

08000c88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b092      	sub	sp, #72	@ 0x48
 8000c8c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000c8e:	f000 f94d 	bl	8000f2c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c92:	f000 faf9 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c96:	f000 f8db 	bl	8000e50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c9a:	f7ff fecf 	bl	8000a3c <MX_GPIO_Init>
  MX_DMA_Init();
 8000c9e:	f7ff fcdb 	bl	8000658 <MX_DMA_Init>
  MX_ADC3_Init();
 8000ca2:	f7ff fb85 	bl	80003b0 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8000ca6:	f7ff fcf7 	bl	8000698 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8000caa:	f7ff fd59 	bl	8000760 <MX_FDCAN2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8000cae:	f107 0320 	add.w	r3, r7, #32
 8000cb2:	2220      	movs	r2, #32
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f008 fe2e 	bl	8009918 <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8000cd0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000cd4:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 8000cda:	f107 0320 	add.w	r3, r7, #32
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4854      	ldr	r0, [pc, #336]	@ (8000e34 <main+0x1ac>)
 8000ce2:	f004 f8cd 	bl	8004e80 <HAL_FDCAN_ConfigFilter>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <main+0x68>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000cec:	f000 f94a 	bl	8000f84 <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 8000cf0:	463b      	mov	r3, r7
 8000cf2:	2220      	movs	r2, #32
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f008 fe0e 	bl	8009918 <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 8000d00:	2300      	movs	r3, #0
 8000d02:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 8000d10:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000d14:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 8000d1a:	463b      	mov	r3, r7
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4846      	ldr	r0, [pc, #280]	@ (8000e38 <main+0x1b0>)
 8000d20:	f004 f8ae 	bl	8004e80 <HAL_FDCAN_ConfigFilter>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <main+0xa6>
  {
    /* Filter configuration Error */
    Error_Handler();
 8000d2a:	f000 f92b 	bl	8000f84 <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 8000d2e:	2300      	movs	r3, #0
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	2300      	movs	r3, #0
 8000d34:	2202      	movs	r2, #2
 8000d36:	2101      	movs	r1, #1
 8000d38:	483f      	ldr	r0, [pc, #252]	@ (8000e38 <main+0x1b0>)
 8000d3a:	f004 f917 	bl	8004f6c <HAL_FDCAN_ConfigGlobalFilter>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <main+0xc0>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 8000d44:	f000 f91e 	bl	8000f84 <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 8000d48:	483a      	ldr	r0, [pc, #232]	@ (8000e34 <main+0x1ac>)
 8000d4a:	f004 f93c 	bl	8004fc6 <HAL_FDCAN_Start>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <main+0xd0>
	  Error_Handler();
 8000d54:	f000 f916 	bl	8000f84 <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 8000d58:	4837      	ldr	r0, [pc, #220]	@ (8000e38 <main+0x1b0>)
 8000d5a:	f004 f934 	bl	8004fc6 <HAL_FDCAN_Start>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <main+0xe0>
	  Error_Handler();
 8000d64:	f000 f90e 	bl	8000f84 <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000d68:	2200      	movs	r2, #0
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	4831      	ldr	r0, [pc, #196]	@ (8000e34 <main+0x1ac>)
 8000d6e:	f004 fb1d 	bl	80053ac <HAL_FDCAN_ActivateNotification>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <main+0xf4>
	  /* Notification Error */
	  Error_Handler();
 8000d78:	f000 f904 	bl	8000f84 <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2110      	movs	r1, #16
 8000d80:	482d      	ldr	r0, [pc, #180]	@ (8000e38 <main+0x1b0>)
 8000d82:	f004 fb13 	bl	80053ac <HAL_FDCAN_ActivateNotification>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <main+0x108>
  {
	  /* Notification Error */
	  Error_Handler();
 8000d8c:	f000 f8fa 	bl	8000f84 <Error_Handler>
  }

  // Configure TX Header for FDCAN1
  TxHeader1.Identifier = 0x11;
 8000d90:	4b2a      	ldr	r3, [pc, #168]	@ (8000e3c <main+0x1b4>)
 8000d92:	2211      	movs	r2, #17
 8000d94:	601a      	str	r2, [r3, #0]
  TxHeader1.IdType = FDCAN_STANDARD_ID;
 8000d96:	4b29      	ldr	r3, [pc, #164]	@ (8000e3c <main+0x1b4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
  TxHeader1.TxFrameType = FDCAN_DATA_FRAME;
 8000d9c:	4b27      	ldr	r3, [pc, #156]	@ (8000e3c <main+0x1b4>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  TxHeader1.DataLength = FDCAN_DLC_BYTES_8;
 8000da2:	4b26      	ldr	r3, [pc, #152]	@ (8000e3c <main+0x1b4>)
 8000da4:	2208      	movs	r2, #8
 8000da6:	60da      	str	r2, [r3, #12]
  TxHeader1.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000da8:	4b24      	ldr	r3, [pc, #144]	@ (8000e3c <main+0x1b4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	611a      	str	r2, [r3, #16]
  TxHeader1.BitRateSwitch = FDCAN_BRS_OFF;
 8000dae:	4b23      	ldr	r3, [pc, #140]	@ (8000e3c <main+0x1b4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	615a      	str	r2, [r3, #20]
  TxHeader1.FDFormat = FDCAN_CLASSIC_CAN;
 8000db4:	4b21      	ldr	r3, [pc, #132]	@ (8000e3c <main+0x1b4>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	619a      	str	r2, [r3, #24]
  TxHeader1.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000dba:	4b20      	ldr	r3, [pc, #128]	@ (8000e3c <main+0x1b4>)
 8000dbc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000dc0:	61da      	str	r2, [r3, #28]
  TxHeader1.MessageMarker = 0;
 8000dc2:	4b1e      	ldr	r3, [pc, #120]	@ (8000e3c <main+0x1b4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	621a      	str	r2, [r3, #32]

  // Configure TX Header for FDCAN2
  TxHeader2.Identifier = 0x22;
 8000dc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e40 <main+0x1b8>)
 8000dca:	2222      	movs	r2, #34	@ 0x22
 8000dcc:	601a      	str	r2, [r3, #0]
  TxHeader2.IdType = FDCAN_STANDARD_ID;
 8000dce:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <main+0x1b8>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	605a      	str	r2, [r3, #4]
  TxHeader2.TxFrameType = FDCAN_DATA_FRAME;
 8000dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e40 <main+0x1b8>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  TxHeader2.DataLength = FDCAN_DLC_BYTES_8;
 8000dda:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <main+0x1b8>)
 8000ddc:	2208      	movs	r2, #8
 8000dde:	60da      	str	r2, [r3, #12]
  TxHeader2.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000de0:	4b17      	ldr	r3, [pc, #92]	@ (8000e40 <main+0x1b8>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	611a      	str	r2, [r3, #16]
  TxHeader2.BitRateSwitch = FDCAN_BRS_OFF;
 8000de6:	4b16      	ldr	r3, [pc, #88]	@ (8000e40 <main+0x1b8>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	615a      	str	r2, [r3, #20]
  TxHeader2.FDFormat = FDCAN_CLASSIC_CAN;
 8000dec:	4b14      	ldr	r3, [pc, #80]	@ (8000e40 <main+0x1b8>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	619a      	str	r2, [r3, #24]
  TxHeader2.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8000df2:	4b13      	ldr	r3, [pc, #76]	@ (8000e40 <main+0x1b8>)
 8000df4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000df8:	61da      	str	r2, [r3, #28]
  TxHeader2.MessageMarker = 0;
 8000dfa:	4b11      	ldr	r3, [pc, #68]	@ (8000e40 <main+0x1b8>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	621a      	str	r2, [r3, #32]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //sprintf ((char *)TxData1, "FDCAN1TX %d", indx++);
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000e00:	4a10      	ldr	r2, [pc, #64]	@ (8000e44 <main+0x1bc>)
 8000e02:	490e      	ldr	r1, [pc, #56]	@ (8000e3c <main+0x1b4>)
 8000e04:	480b      	ldr	r0, [pc, #44]	@ (8000e34 <main+0x1ac>)
 8000e06:	f004 f909 	bl	800501c <HAL_FDCAN_AddMessageToTxFifoQ>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <main+0x18c>
		  Error_Handler();
 8000e10:	f000 f8b8 	bl	8000f84 <Error_Handler>
	  }
	  HAL_Delay (1000);
 8000e14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e18:	f000 fac8 	bl	80013ac <HAL_Delay>
	  ecr1 = hfdcan1.Instance->ECR;
 8000e1c:	4b05      	ldr	r3, [pc, #20]	@ (8000e34 <main+0x1ac>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e22:	4a09      	ldr	r2, [pc, #36]	@ (8000e48 <main+0x1c0>)
 8000e24:	6013      	str	r3, [r2, #0]
	  txErrorCnt = ecr1 & 0xFF;
 8000e26:	4b08      	ldr	r3, [pc, #32]	@ (8000e48 <main+0x1c0>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b07      	ldr	r3, [pc, #28]	@ (8000e4c <main+0x1c4>)
 8000e2e:	701a      	strb	r2, [r3, #0]
	  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader1, TxData1)!= HAL_OK) {
 8000e30:	e7e6      	b.n	8000e00 <main+0x178>
 8000e32:	bf00      	nop
 8000e34:	24000184 	.word	0x24000184
 8000e38:	24000224 	.word	0x24000224
 8000e3c:	240002e8 	.word	0x240002e8
 8000e40:	24000334 	.word	0x24000334
 8000e44:	24000000 	.word	0x24000000
 8000e48:	24000384 	.word	0x24000384
 8000e4c:	24000380 	.word	0x24000380

08000e50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b09c      	sub	sp, #112	@ 0x70
 8000e54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e5a:	224c      	movs	r2, #76	@ 0x4c
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	4618      	mov	r0, r3
 8000e60:	f008 fd5a 	bl	8009918 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e64:	1d3b      	adds	r3, r7, #4
 8000e66:	2220      	movs	r2, #32
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f008 fd54 	bl	8009918 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e70:	2002      	movs	r0, #2
 8000e72:	f005 f9bf 	bl	80061f4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e76:	2300      	movs	r3, #0
 8000e78:	603b      	str	r3, [r7, #0]
 8000e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8000f28 <SystemClock_Config+0xd8>)
 8000e7c:	699b      	ldr	r3, [r3, #24]
 8000e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8000f28 <SystemClock_Config+0xd8>)
 8000e80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000e84:	6193      	str	r3, [r2, #24]
 8000e86:	4b28      	ldr	r3, [pc, #160]	@ (8000f28 <SystemClock_Config+0xd8>)
 8000e88:	699b      	ldr	r3, [r3, #24]
 8000e8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e92:	bf00      	nop
 8000e94:	4b24      	ldr	r3, [pc, #144]	@ (8000f28 <SystemClock_Config+0xd8>)
 8000e96:	699b      	ldr	r3, [r3, #24]
 8000e98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ea0:	d1f8      	bne.n	8000e94 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8000eaa:	2340      	movs	r3, #64	@ 0x40
 8000eac:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000eba:	230c      	movs	r3, #12
 8000ebc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ec2:	2302      	movs	r3, #2
 8000ec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000eca:	230c      	movs	r3, #12
 8000ecc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ed6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000eda:	4618      	mov	r0, r3
 8000edc:	f005 f9c4 	bl	8006268 <HAL_RCC_OscConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000ee6:	f000 f84d 	bl	8000f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eea:	233f      	movs	r3, #63	@ 0x3f
 8000eec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000efa:	2340      	movs	r3, #64	@ 0x40
 8000efc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000efe:	2340      	movs	r3, #64	@ 0x40
 8000f00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f06:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f08:	2340      	movs	r3, #64	@ 0x40
 8000f0a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2102      	movs	r1, #2
 8000f10:	4618      	mov	r0, r3
 8000f12:	f005 fd83 	bl	8006a1c <HAL_RCC_ClockConfig>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000f1c:	f000 f832 	bl	8000f84 <Error_Handler>
  }
}
 8000f20:	bf00      	nop
 8000f22:	3770      	adds	r7, #112	@ 0x70
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	58024800 	.word	0x58024800

08000f2c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b084      	sub	sp, #16
 8000f30:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f32:	463b      	mov	r3, r7
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000f3e:	f002 f88b 	bl	8003058 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000f42:	2301      	movs	r3, #1
 8000f44:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000f4e:	231f      	movs	r3, #31
 8000f50:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000f52:	2387      	movs	r3, #135	@ 0x87
 8000f54:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000f62:	2301      	movs	r3, #1
 8000f64:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000f66:	2300      	movs	r3, #0
 8000f68:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4618      	mov	r0, r3
 8000f72:	f002 f8a9 	bl	80030c8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000f76:	2004      	movs	r0, #4
 8000f78:	f002 f886 	bl	8003088 <HAL_MPU_Enable>

}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f88:	b672      	cpsid	i
}
 8000f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <Error_Handler+0x8>

08000f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f96:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc0 <HAL_MspInit+0x30>)
 8000f98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000f9c:	4a08      	ldr	r2, [pc, #32]	@ (8000fc0 <HAL_MspInit+0x30>)
 8000f9e:	f043 0302 	orr.w	r3, r3, #2
 8000fa2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000fa6:	4b06      	ldr	r3, [pc, #24]	@ (8000fc0 <HAL_MspInit+0x30>)
 8000fa8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000fac:	f003 0302 	and.w	r3, r3, #2
 8000fb0:	607b      	str	r3, [r7, #4]
 8000fb2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	58024400 	.word	0x58024400

08000fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <NMI_Handler+0x4>

08000fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd0:	bf00      	nop
 8000fd2:	e7fd      	b.n	8000fd0 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	bf00      	nop
 8000fda:	e7fd      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <BusFault_Handler+0x4>

08000fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <UsageFault_Handler+0x4>

08000fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr

08000ffa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ffa:	b480      	push	{r7}
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800100c:	bf00      	nop
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001016:	b580      	push	{r7, lr}
 8001018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800101a:	f000 f9a7 	bl	800136c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <DMA1_Stream0_IRQHandler+0x10>)
 800102a:	f002 fbe5 	bl	80037f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2400010c 	.word	0x2400010c

08001038 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <FDCAN1_IT0_IRQHandler+0x10>)
 800103e:	f004 fa2f 	bl	80054a0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	24000184 	.word	0x24000184

0800104c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001050:	4802      	ldr	r0, [pc, #8]	@ (800105c <FDCAN2_IT0_IRQHandler+0x10>)
 8001052:	f004 fa25 	bl	80054a0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	24000224 	.word	0x24000224

08001060 <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8001064:	4802      	ldr	r0, [pc, #8]	@ (8001070 <ADC3_IRQHandler+0x10>)
 8001066:	f000 fea5 	bl	8001db4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2400009c 	.word	0x2400009c

08001074 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b086      	sub	sp, #24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800107c:	4a14      	ldr	r2, [pc, #80]	@ (80010d0 <_sbrk+0x5c>)
 800107e:	4b15      	ldr	r3, [pc, #84]	@ (80010d4 <_sbrk+0x60>)
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001088:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <_sbrk+0x64>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d102      	bne.n	8001096 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <_sbrk+0x64>)
 8001092:	4a12      	ldr	r2, [pc, #72]	@ (80010dc <_sbrk+0x68>)
 8001094:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001096:	4b10      	ldr	r3, [pc, #64]	@ (80010d8 <_sbrk+0x64>)
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	693a      	ldr	r2, [r7, #16]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d207      	bcs.n	80010b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010a4:	f008 fc40 	bl	8009928 <__errno>
 80010a8:	4603      	mov	r3, r0
 80010aa:	220c      	movs	r2, #12
 80010ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ae:	f04f 33ff 	mov.w	r3, #4294967295
 80010b2:	e009      	b.n	80010c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010b4:	4b08      	ldr	r3, [pc, #32]	@ (80010d8 <_sbrk+0x64>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ba:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <_sbrk+0x64>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4413      	add	r3, r2
 80010c2:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <_sbrk+0x64>)
 80010c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010c6:	68fb      	ldr	r3, [r7, #12]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	24050000 	.word	0x24050000
 80010d4:	00000400 	.word	0x00000400
 80010d8:	24000388 	.word	0x24000388
 80010dc:	240004d8 	.word	0x240004d8

080010e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010e4:	4b3e      	ldr	r3, [pc, #248]	@ (80011e0 <SystemInit+0x100>)
 80010e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ea:	4a3d      	ldr	r2, [pc, #244]	@ (80011e0 <SystemInit+0x100>)
 80010ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010f4:	4b3b      	ldr	r3, [pc, #236]	@ (80011e4 <SystemInit+0x104>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 030f 	and.w	r3, r3, #15
 80010fc:	2b06      	cmp	r3, #6
 80010fe:	d807      	bhi.n	8001110 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001100:	4b38      	ldr	r3, [pc, #224]	@ (80011e4 <SystemInit+0x104>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f023 030f 	bic.w	r3, r3, #15
 8001108:	4a36      	ldr	r2, [pc, #216]	@ (80011e4 <SystemInit+0x104>)
 800110a:	f043 0307 	orr.w	r3, r3, #7
 800110e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001110:	4b35      	ldr	r3, [pc, #212]	@ (80011e8 <SystemInit+0x108>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a34      	ldr	r2, [pc, #208]	@ (80011e8 <SystemInit+0x108>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800111c:	4b32      	ldr	r3, [pc, #200]	@ (80011e8 <SystemInit+0x108>)
 800111e:	2200      	movs	r2, #0
 8001120:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001122:	4b31      	ldr	r3, [pc, #196]	@ (80011e8 <SystemInit+0x108>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4930      	ldr	r1, [pc, #192]	@ (80011e8 <SystemInit+0x108>)
 8001128:	4b30      	ldr	r3, [pc, #192]	@ (80011ec <SystemInit+0x10c>)
 800112a:	4013      	ands	r3, r2
 800112c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800112e:	4b2d      	ldr	r3, [pc, #180]	@ (80011e4 <SystemInit+0x104>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0308 	and.w	r3, r3, #8
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800113a:	4b2a      	ldr	r3, [pc, #168]	@ (80011e4 <SystemInit+0x104>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f023 030f 	bic.w	r3, r3, #15
 8001142:	4a28      	ldr	r2, [pc, #160]	@ (80011e4 <SystemInit+0x104>)
 8001144:	f043 0307 	orr.w	r3, r3, #7
 8001148:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800114a:	4b27      	ldr	r3, [pc, #156]	@ (80011e8 <SystemInit+0x108>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001150:	4b25      	ldr	r3, [pc, #148]	@ (80011e8 <SystemInit+0x108>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001156:	4b24      	ldr	r3, [pc, #144]	@ (80011e8 <SystemInit+0x108>)
 8001158:	2200      	movs	r2, #0
 800115a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800115c:	4b22      	ldr	r3, [pc, #136]	@ (80011e8 <SystemInit+0x108>)
 800115e:	4a24      	ldr	r2, [pc, #144]	@ (80011f0 <SystemInit+0x110>)
 8001160:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001162:	4b21      	ldr	r3, [pc, #132]	@ (80011e8 <SystemInit+0x108>)
 8001164:	4a23      	ldr	r2, [pc, #140]	@ (80011f4 <SystemInit+0x114>)
 8001166:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001168:	4b1f      	ldr	r3, [pc, #124]	@ (80011e8 <SystemInit+0x108>)
 800116a:	4a23      	ldr	r2, [pc, #140]	@ (80011f8 <SystemInit+0x118>)
 800116c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800116e:	4b1e      	ldr	r3, [pc, #120]	@ (80011e8 <SystemInit+0x108>)
 8001170:	2200      	movs	r2, #0
 8001172:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001174:	4b1c      	ldr	r3, [pc, #112]	@ (80011e8 <SystemInit+0x108>)
 8001176:	4a20      	ldr	r2, [pc, #128]	@ (80011f8 <SystemInit+0x118>)
 8001178:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800117a:	4b1b      	ldr	r3, [pc, #108]	@ (80011e8 <SystemInit+0x108>)
 800117c:	2200      	movs	r2, #0
 800117e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001180:	4b19      	ldr	r3, [pc, #100]	@ (80011e8 <SystemInit+0x108>)
 8001182:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <SystemInit+0x118>)
 8001184:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001186:	4b18      	ldr	r3, [pc, #96]	@ (80011e8 <SystemInit+0x108>)
 8001188:	2200      	movs	r2, #0
 800118a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800118c:	4b16      	ldr	r3, [pc, #88]	@ (80011e8 <SystemInit+0x108>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a15      	ldr	r2, [pc, #84]	@ (80011e8 <SystemInit+0x108>)
 8001192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001196:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001198:	4b13      	ldr	r3, [pc, #76]	@ (80011e8 <SystemInit+0x108>)
 800119a:	2200      	movs	r2, #0
 800119c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800119e:	4b12      	ldr	r3, [pc, #72]	@ (80011e8 <SystemInit+0x108>)
 80011a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d113      	bne.n	80011d4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011ac:	4b0e      	ldr	r3, [pc, #56]	@ (80011e8 <SystemInit+0x108>)
 80011ae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011b2:	4a0d      	ldr	r2, [pc, #52]	@ (80011e8 <SystemInit+0x108>)
 80011b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80011b8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80011bc:	4b0f      	ldr	r3, [pc, #60]	@ (80011fc <SystemInit+0x11c>)
 80011be:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80011c2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011c4:	4b08      	ldr	r3, [pc, #32]	@ (80011e8 <SystemInit+0x108>)
 80011c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011ca:	4a07      	ldr	r2, [pc, #28]	@ (80011e8 <SystemInit+0x108>)
 80011cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80011d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00
 80011e4:	52002000 	.word	0x52002000
 80011e8:	58024400 	.word	0x58024400
 80011ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80011f0:	02020200 	.word	0x02020200
 80011f4:	01ff0000 	.word	0x01ff0000
 80011f8:	01010280 	.word	0x01010280
 80011fc:	52004000 	.word	0x52004000

08001200 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <ExitRun0Mode+0x2c>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	4a08      	ldr	r2, [pc, #32]	@ (800122c <ExitRun0Mode+0x2c>)
 800120a:	f043 0302 	orr.w	r3, r3, #2
 800120e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001210:	bf00      	nop
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <ExitRun0Mode+0x2c>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f9      	beq.n	8001212 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	58024800 	.word	0x58024800

08001230 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001230:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800126c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001234:	f7ff ffe4 	bl	8001200 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001238:	f7ff ff52 	bl	80010e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	@ (8001270 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	@ (8001274 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	@ (8001280 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001262:	f008 fb67 	bl	8009934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001266:	f7ff fd0f 	bl	8000c88 <main>
  bx  lr
 800126a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800126c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001270:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001274:	24000080 	.word	0x24000080
  ldr r2, =_sidata
 8001278:	0800a2f0 	.word	0x0800a2f0
  ldr r2, =_sbss
 800127c:	24000080 	.word	0x24000080
  ldr r4, =_ebss
 8001280:	240004d8 	.word	0x240004d8

08001284 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800128e:	2003      	movs	r0, #3
 8001290:	f001 fea2 	bl	8002fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001294:	f005 fd78 	bl	8006d88 <HAL_RCC_GetSysClockFreq>
 8001298:	4602      	mov	r2, r0
 800129a:	4b15      	ldr	r3, [pc, #84]	@ (80012f0 <HAL_Init+0x68>)
 800129c:	699b      	ldr	r3, [r3, #24]
 800129e:	0a1b      	lsrs	r3, r3, #8
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	4913      	ldr	r1, [pc, #76]	@ (80012f4 <HAL_Init+0x6c>)
 80012a6:	5ccb      	ldrb	r3, [r1, r3]
 80012a8:	f003 031f 	and.w	r3, r3, #31
 80012ac:	fa22 f303 	lsr.w	r3, r2, r3
 80012b0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012b2:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <HAL_Init+0x68>)
 80012b4:	699b      	ldr	r3, [r3, #24]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	4a0e      	ldr	r2, [pc, #56]	@ (80012f4 <HAL_Init+0x6c>)
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	f003 031f 	and.w	r3, r3, #31
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	fa22 f303 	lsr.w	r3, r2, r3
 80012c8:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <HAL_Init+0x70>)
 80012ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012cc:	4a0b      	ldr	r2, [pc, #44]	@ (80012fc <HAL_Init+0x74>)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012d2:	200f      	movs	r0, #15
 80012d4:	f000 f814 	bl	8001300 <HAL_InitTick>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e002      	b.n	80012e8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012e2:	f7ff fe55 	bl	8000f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	58024400 	.word	0x58024400
 80012f4:	0800a284 	.word	0x0800a284
 80012f8:	24000024 	.word	0x24000024
 80012fc:	24000020 	.word	0x24000020

08001300 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001308:	4b15      	ldr	r3, [pc, #84]	@ (8001360 <HAL_InitTick+0x60>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e021      	b.n	8001358 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001314:	4b13      	ldr	r3, [pc, #76]	@ (8001364 <HAL_InitTick+0x64>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <HAL_InitTick+0x60>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	4619      	mov	r1, r3
 800131e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001322:	fbb3 f3f1 	udiv	r3, r3, r1
 8001326:	fbb2 f3f3 	udiv	r3, r2, r3
 800132a:	4618      	mov	r0, r3
 800132c:	f001 fe87 	bl	800303e <HAL_SYSTICK_Config>
 8001330:	4603      	mov	r3, r0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d001      	beq.n	800133a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001336:	2301      	movs	r3, #1
 8001338:	e00e      	b.n	8001358 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b0f      	cmp	r3, #15
 800133e:	d80a      	bhi.n	8001356 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001340:	2200      	movs	r2, #0
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	f04f 30ff 	mov.w	r0, #4294967295
 8001348:	f001 fe51 	bl	8002fee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800134c:	4a06      	ldr	r2, [pc, #24]	@ (8001368 <HAL_InitTick+0x68>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001352:	2300      	movs	r3, #0
 8001354:	e000      	b.n	8001358 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	2400002c 	.word	0x2400002c
 8001364:	24000020 	.word	0x24000020
 8001368:	24000028 	.word	0x24000028

0800136c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <HAL_IncTick+0x20>)
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	461a      	mov	r2, r3
 8001376:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_IncTick+0x24>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4413      	add	r3, r2
 800137c:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <HAL_IncTick+0x24>)
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	2400002c 	.word	0x2400002c
 8001390:	2400038c 	.word	0x2400038c

08001394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return uwTick;
 8001398:	4b03      	ldr	r3, [pc, #12]	@ (80013a8 <HAL_GetTick+0x14>)
 800139a:	681b      	ldr	r3, [r3, #0]
}
 800139c:	4618      	mov	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	2400038c 	.word	0x2400038c

080013ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b084      	sub	sp, #16
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013b4:	f7ff ffee 	bl	8001394 <HAL_GetTick>
 80013b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013c4:	d005      	beq.n	80013d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013c6:	4b0a      	ldr	r3, [pc, #40]	@ (80013f0 <HAL_Delay+0x44>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	4413      	add	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013d2:	bf00      	nop
 80013d4:	f7ff ffde 	bl	8001394 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	68fa      	ldr	r2, [r7, #12]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d8f7      	bhi.n	80013d4 <HAL_Delay+0x28>
  {
  }
}
 80013e4:	bf00      	nop
 80013e6:	bf00      	nop
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	2400002c 	.word	0x2400002c

080013f4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80013fe:	4b07      	ldr	r3, [pc, #28]	@ (800141c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001400:	685a      	ldr	r2, [r3, #4]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	43db      	mvns	r3, r3
 8001406:	401a      	ands	r2, r3
 8001408:	4904      	ldr	r1, [pc, #16]	@ (800141c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	4313      	orrs	r3, r2
 800140e:	604b      	str	r3, [r1, #4]
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	58000400 	.word	0x58000400

08001420 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	609a      	str	r2, [r3, #8]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	609a      	str	r2, [r3, #8]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800147c:	4618      	mov	r0, r3
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001488:	b480      	push	{r7}
 800148a:	b087      	sub	sp, #28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a18      	ldr	r2, [pc, #96]	@ (80014f8 <LL_ADC_SetChannelPreselection+0x70>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d027      	beq.n	80014ea <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d107      	bne.n	80014b4 <LL_ADC_SetChannelPreselection+0x2c>
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	0e9b      	lsrs	r3, r3, #26
 80014a8:	f003 031f 	and.w	r3, r3, #31
 80014ac:	2201      	movs	r2, #1
 80014ae:	fa02 f303 	lsl.w	r3, r2, r3
 80014b2:	e015      	b.n	80014e0 <LL_ADC_SetChannelPreselection+0x58>
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	fa93 f3a3 	rbit	r3, r3
 80014be:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d101      	bne.n	80014ce <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 80014ca:	2320      	movs	r3, #32
 80014cc:	e003      	b.n	80014d6 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	fab3 f383 	clz	r3, r3
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2201      	movs	r2, #1
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	69d2      	ldr	r2, [r2, #28]
 80014e4:	431a      	orrs	r2, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 80014ea:	bf00      	nop
 80014ec:	371c      	adds	r7, #28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	58026000 	.word	0x58026000

080014fc <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b087      	sub	sp, #28
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
 8001508:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	3360      	adds	r3, #96	@ 0x60
 800150e:	461a      	mov	r2, r3
 8001510:	68bb      	ldr	r3, [r7, #8]
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	4a10      	ldr	r2, [pc, #64]	@ (800155c <LL_ADC_SetOffset+0x60>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d10b      	bne.n	8001538 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	4313      	orrs	r3, r2
 800152e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001536:	e00b      	b.n	8001550 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	430b      	orrs	r3, r1
 800154a:	431a      	orrs	r2, r3
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	601a      	str	r2, [r3, #0]
}
 8001550:	bf00      	nop
 8001552:	371c      	adds	r7, #28
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr
 800155c:	58026000 	.word	0x58026000

08001560 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3360      	adds	r3, #96	@ 0x60
 800156e:	461a      	mov	r2, r3
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4413      	add	r3, r2
 8001576:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001580:	4618      	mov	r0, r3
 8001582:	3714      	adds	r7, #20
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	f003 031f 	and.w	r3, r3, #31
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	fa01 f303 	lsl.w	r3, r1, r3
 80015ac:	431a      	orrs	r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	611a      	str	r2, [r3, #16]
}
 80015b2:	bf00      	nop
 80015b4:	3714      	adds	r7, #20
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr
	...

080015c0 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b087      	sub	sp, #28
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001600 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d00e      	beq.n	80015f2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	3360      	adds	r3, #96	@ 0x60
 80015d8:	461a      	mov	r2, r3
 80015da:	68bb      	ldr	r3, [r7, #8]
 80015dc:	009b      	lsls	r3, r3, #2
 80015de:	4413      	add	r3, r2
 80015e0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	431a      	orrs	r2, r3
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	601a      	str	r2, [r3, #0]
  }
}
 80015f2:	bf00      	nop
 80015f4:	371c      	adds	r7, #28
 80015f6:	46bd      	mov	sp, r7
 80015f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	58026000 	.word	0x58026000

08001604 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001604:	b480      	push	{r7}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <LL_ADC_SetOffsetSaturation+0x40>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d10e      	bne.n	8001636 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	3360      	adds	r3, #96	@ 0x60
 800161c:	461a      	mov	r2, r3
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	431a      	orrs	r2, r3
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001636:	bf00      	nop
 8001638:	371c      	adds	r7, #28
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	58026000 	.word	0x58026000

08001648 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001648:	b480      	push	{r7}
 800164a:	b087      	sub	sp, #28
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	4a0c      	ldr	r2, [pc, #48]	@ (8001688 <LL_ADC_SetOffsetSign+0x40>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d10e      	bne.n	800167a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	3360      	adds	r3, #96	@ 0x60
 8001660:	461a      	mov	r2, r3
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	4413      	add	r3, r2
 8001668:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800166a:	697b      	ldr	r3, [r7, #20]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	431a      	orrs	r2, r3
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800167a:	bf00      	nop
 800167c:	371c      	adds	r7, #28
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	58026000 	.word	0x58026000

0800168c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800168c:	b480      	push	{r7}
 800168e:	b087      	sub	sp, #28
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	3360      	adds	r3, #96	@ 0x60
 800169c:	461a      	mov	r2, r3
 800169e:	68bb      	ldr	r3, [r7, #8]
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	4a0c      	ldr	r2, [pc, #48]	@ (80016dc <LL_ADC_SetOffsetState+0x50>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d108      	bne.n	80016c0 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	431a      	orrs	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80016be:	e007      	b.n	80016d0 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	431a      	orrs	r2, r3
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	601a      	str	r2, [r3, #0]
}
 80016d0:	bf00      	nop
 80016d2:	371c      	adds	r7, #28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr
 80016dc:	58026000 	.word	0x58026000

080016e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d101      	bne.n	80016f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001706:	b480      	push	{r7}
 8001708:	b087      	sub	sp, #28
 800170a:	af00      	add	r7, sp, #0
 800170c:	60f8      	str	r0, [r7, #12]
 800170e:	60b9      	str	r1, [r7, #8]
 8001710:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	3330      	adds	r3, #48	@ 0x30
 8001716:	461a      	mov	r2, r3
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	0a1b      	lsrs	r3, r3, #8
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	f003 030c 	and.w	r3, r3, #12
 8001722:	4413      	add	r3, r2
 8001724:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f003 031f 	and.w	r3, r3, #31
 8001730:	211f      	movs	r1, #31
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	43db      	mvns	r3, r3
 8001738:	401a      	ands	r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0e9b      	lsrs	r3, r3, #26
 800173e:	f003 011f 	and.w	r1, r3, #31
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	f003 031f 	and.w	r3, r3, #31
 8001748:	fa01 f303 	lsl.w	r3, r1, r3
 800174c:	431a      	orrs	r2, r3
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001752:	bf00      	nop
 8001754:	371c      	adds	r7, #28
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800176e:	2b00      	cmp	r3, #0
 8001770:	d101      	bne.n	8001776 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001772:	2301      	movs	r3, #1
 8001774:	e000      	b.n	8001778 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001784:	b480      	push	{r7}
 8001786:	b087      	sub	sp, #28
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	3314      	adds	r3, #20
 8001794:	461a      	mov	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	0e5b      	lsrs	r3, r3, #25
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	f003 0304 	and.w	r3, r3, #4
 80017a0:	4413      	add	r3, r2
 80017a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	0d1b      	lsrs	r3, r3, #20
 80017ac:	f003 031f 	and.w	r3, r3, #31
 80017b0:	2107      	movs	r1, #7
 80017b2:	fa01 f303 	lsl.w	r3, r1, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	401a      	ands	r2, r3
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	0d1b      	lsrs	r3, r3, #20
 80017be:	f003 031f 	and.w	r3, r3, #31
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	fa01 f303 	lsl.w	r3, r1, r3
 80017c8:	431a      	orrs	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80017ce:	bf00      	nop
 80017d0:	371c      	adds	r7, #28
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
	...

080017dc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60f8      	str	r0, [r7, #12]
 80017e4:	60b9      	str	r1, [r7, #8]
 80017e6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001854 <LL_ADC_SetChannelSingleDiff+0x78>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d115      	bne.n	800181c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80017fc:	43db      	mvns	r3, r3
 80017fe:	401a      	ands	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f003 0318 	and.w	r3, r3, #24
 8001806:	4914      	ldr	r1, [pc, #80]	@ (8001858 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001808:	40d9      	lsrs	r1, r3
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	400b      	ands	r3, r1
 800180e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001812:	431a      	orrs	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800181a:	e014      	b.n	8001846 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001828:	43db      	mvns	r3, r3
 800182a:	401a      	ands	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f003 0318 	and.w	r3, r3, #24
 8001832:	4909      	ldr	r1, [pc, #36]	@ (8001858 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001834:	40d9      	lsrs	r1, r3
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	400b      	ands	r3, r1
 800183a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800183e:	431a      	orrs	r2, r3
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001846:	bf00      	nop
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	58026000 	.word	0x58026000
 8001858:	000fffff 	.word	0x000fffff

0800185c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	f003 031f 	and.w	r3, r3, #31
}
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8001888:	4618      	mov	r0, r3
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689a      	ldr	r2, [r3, #8]
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6093      	str	r3, [r2, #8]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	5fffffc0 	.word	0x5fffffc0

080018b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80018cc:	d101      	bne.n	80018d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018ce:	2301      	movs	r3, #1
 80018d0:	e000      	b.n	80018d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	370c      	adds	r7, #12
 80018d8:	46bd      	mov	sp, r7
 80018da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018de:	4770      	bx	lr

080018e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689a      	ldr	r2, [r3, #8]
 80018ec:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <LL_ADC_EnableInternalRegulator+0x24>)
 80018ee:	4013      	ands	r3, r2
 80018f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr
 8001904:	6fffffc0 	.word	0x6fffffc0

08001908 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001918:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800191c:	d101      	bne.n	8001922 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001922:	2300      	movs	r3, #0
}
 8001924:	4618      	mov	r0, r3
 8001926:	370c      	adds	r7, #12
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b01      	cmp	r3, #1
 8001942:	d101      	bne.n	8001948 <LL_ADC_IsEnabled+0x18>
 8001944:	2301      	movs	r3, #1
 8001946:	e000      	b.n	800194a <LL_ADC_IsEnabled+0x1a>
 8001948:	2300      	movs	r3, #0
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr

08001956 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001956:	b480      	push	{r7}
 8001958:	b083      	sub	sp, #12
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f003 0304 	and.w	r3, r3, #4
 8001966:	2b04      	cmp	r3, #4
 8001968:	d101      	bne.n	800196e <LL_ADC_REG_IsConversionOngoing+0x18>
 800196a:	2301      	movs	r3, #1
 800196c:	e000      	b.n	8001970 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr

0800197c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 0308 	and.w	r3, r3, #8
 800198c:	2b08      	cmp	r3, #8
 800198e:	d101      	bne.n	8001994 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001990:	2301      	movs	r3, #1
 8001992:	e000      	b.n	8001996 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019a4:	b590      	push	{r4, r7, lr}
 80019a6:	b089      	sub	sp, #36	@ 0x24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ac:	2300      	movs	r3, #0
 80019ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e1ee      	b.n	8001d9c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	691b      	ldr	r3, [r3, #16]
 80019c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d109      	bne.n	80019e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7fe fd7d 	bl	80004cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	2200      	movs	r2, #0
 80019d6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2200      	movs	r2, #0
 80019dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7ff ff67 	bl	80018b8 <LL_ADC_IsDeepPowerDownEnabled>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d004      	beq.n	80019fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff4d 	bl	8001894 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff ff82 	bl	8001908 <LL_ADC_IsInternalRegulatorEnabled>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d114      	bne.n	8001a34 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff66 	bl	80018e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a14:	4b8e      	ldr	r3, [pc, #568]	@ (8001c50 <HAL_ADC_Init+0x2ac>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	099b      	lsrs	r3, r3, #6
 8001a1a:	4a8e      	ldr	r2, [pc, #568]	@ (8001c54 <HAL_ADC_Init+0x2b0>)
 8001a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a20:	099b      	lsrs	r3, r3, #6
 8001a22:	3301      	adds	r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a26:	e002      	b.n	8001a2e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1f9      	bne.n	8001a28 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff65 	bl	8001908 <LL_ADC_IsInternalRegulatorEnabled>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d10d      	bne.n	8001a60 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a48:	f043 0210 	orr.w	r2, r3, #16
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001a54:	f043 0201 	orr.w	r2, r3, #1
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff ff76 	bl	8001956 <LL_ADC_REG_IsConversionOngoing>
 8001a6a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a70:	f003 0310 	and.w	r3, r3, #16
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f040 8188 	bne.w	8001d8a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f040 8184 	bne.w	8001d8a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a86:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001a8a:	f043 0202 	orr.w	r2, r3, #2
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ff4a 	bl	8001930 <LL_ADC_IsEnabled>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d136      	bne.n	8001b10 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a6c      	ldr	r2, [pc, #432]	@ (8001c58 <HAL_ADC_Init+0x2b4>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d004      	beq.n	8001ab6 <HAL_ADC_Init+0x112>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a6a      	ldr	r2, [pc, #424]	@ (8001c5c <HAL_ADC_Init+0x2b8>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d10e      	bne.n	8001ad4 <HAL_ADC_Init+0x130>
 8001ab6:	4868      	ldr	r0, [pc, #416]	@ (8001c58 <HAL_ADC_Init+0x2b4>)
 8001ab8:	f7ff ff3a 	bl	8001930 <LL_ADC_IsEnabled>
 8001abc:	4604      	mov	r4, r0
 8001abe:	4867      	ldr	r0, [pc, #412]	@ (8001c5c <HAL_ADC_Init+0x2b8>)
 8001ac0:	f7ff ff36 	bl	8001930 <LL_ADC_IsEnabled>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4323      	orrs	r3, r4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	bf0c      	ite	eq
 8001acc:	2301      	moveq	r3, #1
 8001ace:	2300      	movne	r3, #0
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	e008      	b.n	8001ae6 <HAL_ADC_Init+0x142>
 8001ad4:	4862      	ldr	r0, [pc, #392]	@ (8001c60 <HAL_ADC_Init+0x2bc>)
 8001ad6:	f7ff ff2b 	bl	8001930 <LL_ADC_IsEnabled>
 8001ada:	4603      	mov	r3, r0
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	bf0c      	ite	eq
 8001ae0:	2301      	moveq	r3, #1
 8001ae2:	2300      	movne	r3, #0
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d012      	beq.n	8001b10 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a5a      	ldr	r2, [pc, #360]	@ (8001c58 <HAL_ADC_Init+0x2b4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d004      	beq.n	8001afe <HAL_ADC_Init+0x15a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a58      	ldr	r2, [pc, #352]	@ (8001c5c <HAL_ADC_Init+0x2b8>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d101      	bne.n	8001b02 <HAL_ADC_Init+0x15e>
 8001afe:	4a59      	ldr	r2, [pc, #356]	@ (8001c64 <HAL_ADC_Init+0x2c0>)
 8001b00:	e000      	b.n	8001b04 <HAL_ADC_Init+0x160>
 8001b02:	4a59      	ldr	r2, [pc, #356]	@ (8001c68 <HAL_ADC_Init+0x2c4>)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	f7ff fc88 	bl	8001420 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a52      	ldr	r2, [pc, #328]	@ (8001c60 <HAL_ADC_Init+0x2bc>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d129      	bne.n	8001b6e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	7e5b      	ldrb	r3, [r3, #25]
 8001b1e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b24:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001b2a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	2b08      	cmp	r3, #8
 8001b32:	d013      	beq.n	8001b5c <HAL_ADC_Init+0x1b8>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	2b0c      	cmp	r3, #12
 8001b3a:	d00d      	beq.n	8001b58 <HAL_ADC_Init+0x1b4>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	2b1c      	cmp	r3, #28
 8001b42:	d007      	beq.n	8001b54 <HAL_ADC_Init+0x1b0>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	2b18      	cmp	r3, #24
 8001b4a:	d101      	bne.n	8001b50 <HAL_ADC_Init+0x1ac>
 8001b4c:	2318      	movs	r3, #24
 8001b4e:	e006      	b.n	8001b5e <HAL_ADC_Init+0x1ba>
 8001b50:	2300      	movs	r3, #0
 8001b52:	e004      	b.n	8001b5e <HAL_ADC_Init+0x1ba>
 8001b54:	2310      	movs	r3, #16
 8001b56:	e002      	b.n	8001b5e <HAL_ADC_Init+0x1ba>
 8001b58:	2308      	movs	r3, #8
 8001b5a:	e000      	b.n	8001b5e <HAL_ADC_Init+0x1ba>
 8001b5c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001b5e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b66:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	61bb      	str	r3, [r7, #24]
 8001b6c:	e00e      	b.n	8001b8c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	7e5b      	ldrb	r3, [r3, #25]
 8001b72:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b78:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001b7e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b86:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d106      	bne.n	8001ba4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	045b      	lsls	r3, r3, #17
 8001b9e:	69ba      	ldr	r2, [r7, #24]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d009      	beq.n	8001bc0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bb0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bb8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001bba:	69ba      	ldr	r2, [r7, #24]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a26      	ldr	r2, [pc, #152]	@ (8001c60 <HAL_ADC_Init+0x2bc>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d115      	bne.n	8001bf6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4b26      	ldr	r3, [pc, #152]	@ (8001c6c <HAL_ADC_Init+0x2c8>)
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	687a      	ldr	r2, [r7, #4]
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	69b9      	ldr	r1, [r7, #24]
 8001bda:	430b      	orrs	r3, r1
 8001bdc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	611a      	str	r2, [r3, #16]
 8001bf4:	e009      	b.n	8001c0a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	68da      	ldr	r2, [r3, #12]
 8001bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8001c70 <HAL_ADC_Init+0x2cc>)
 8001bfe:	4013      	ands	r3, r2
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	6812      	ldr	r2, [r2, #0]
 8001c04:	69b9      	ldr	r1, [r7, #24]
 8001c06:	430b      	orrs	r3, r1
 8001c08:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff fea1 	bl	8001956 <LL_ADC_REG_IsConversionOngoing>
 8001c14:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff feae 	bl	800197c <LL_ADC_INJ_IsConversionOngoing>
 8001c20:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f040 808e 	bne.w	8001d46 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f040 808a 	bne.w	8001d46 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_ADC_Init+0x2bc>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d11b      	bne.n	8001c74 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	7e1b      	ldrb	r3, [r3, #24]
 8001c40:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c48:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	61bb      	str	r3, [r7, #24]
 8001c4e:	e018      	b.n	8001c82 <HAL_ADC_Init+0x2de>
 8001c50:	24000020 	.word	0x24000020
 8001c54:	053e2d63 	.word	0x053e2d63
 8001c58:	40022000 	.word	0x40022000
 8001c5c:	40022100 	.word	0x40022100
 8001c60:	58026000 	.word	0x58026000
 8001c64:	40022300 	.word	0x40022300
 8001c68:	58026300 	.word	0x58026300
 8001c6c:	fff04007 	.word	0xfff04007
 8001c70:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	7e1b      	ldrb	r3, [r3, #24]
 8001c78:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	4b46      	ldr	r3, [pc, #280]	@ (8001da4 <HAL_ADC_Init+0x400>)
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	687a      	ldr	r2, [r7, #4]
 8001c8e:	6812      	ldr	r2, [r2, #0]
 8001c90:	69b9      	ldr	r1, [r7, #24]
 8001c92:	430b      	orrs	r3, r1
 8001c94:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d137      	bne.n	8001d10 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a3f      	ldr	r2, [pc, #252]	@ (8001da8 <HAL_ADC_Init+0x404>)
 8001cac:	4293      	cmp	r3, r2
 8001cae:	d116      	bne.n	8001cde <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	691a      	ldr	r2, [r3, #16]
 8001cb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001dac <HAL_ADC_Init+0x408>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cc2:	4311      	orrs	r1, r2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cc8:	4311      	orrs	r1, r2
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001cce:	430a      	orrs	r2, r1
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	611a      	str	r2, [r3, #16]
 8001cdc:	e020      	b.n	8001d20 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	691a      	ldr	r2, [r3, #16]
 8001ce4:	4b32      	ldr	r3, [pc, #200]	@ (8001db0 <HAL_ADC_Init+0x40c>)
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001cec:	3a01      	subs	r2, #1
 8001cee:	0411      	lsls	r1, r2, #16
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cf4:	4311      	orrs	r1, r2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001cfa:	4311      	orrs	r1, r2
 8001cfc:	687a      	ldr	r2, [r7, #4]
 8001cfe:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001d00:	430a      	orrs	r2, r1
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f042 0201 	orr.w	r2, r2, #1
 8001d0c:	611a      	str	r2, [r3, #16]
 8001d0e:	e007      	b.n	8001d20 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	691a      	ldr	r2, [r3, #16]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0201 	bic.w	r2, r2, #1
 8001d1e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	430a      	orrs	r2, r1
 8001d34:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001da8 <HAL_ADC_Init+0x404>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d002      	beq.n	8001d46 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f000 ff59 	bl	8002bf8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	691b      	ldr	r3, [r3, #16]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d10c      	bne.n	8001d68 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d54:	f023 010f 	bic.w	r1, r3, #15
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69db      	ldr	r3, [r3, #28]
 8001d5c:	1e5a      	subs	r2, r3, #1
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d66:	e007      	b.n	8001d78 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 020f 	bic.w	r2, r2, #15
 8001d76:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d7c:	f023 0303 	bic.w	r3, r3, #3
 8001d80:	f043 0201 	orr.w	r2, r3, #1
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	661a      	str	r2, [r3, #96]	@ 0x60
 8001d88:	e007      	b.n	8001d9a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d8e:	f043 0210 	orr.w	r2, r3, #16
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3724      	adds	r7, #36	@ 0x24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd90      	pop	{r4, r7, pc}
 8001da4:	ffffbffc 	.word	0xffffbffc
 8001da8:	58026000 	.word	0x58026000
 8001dac:	fc00f81f 	.word	0xfc00f81f
 8001db0:	fc00f81e 	.word	0xfc00f81e

08001db4 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	@ 0x28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a87      	ldr	r2, [pc, #540]	@ (8001ff4 <HAL_ADC_IRQHandler+0x240>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d004      	beq.n	8001de4 <HAL_ADC_IRQHandler+0x30>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a86      	ldr	r2, [pc, #536]	@ (8001ff8 <HAL_ADC_IRQHandler+0x244>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d101      	bne.n	8001de8 <HAL_ADC_IRQHandler+0x34>
 8001de4:	4b85      	ldr	r3, [pc, #532]	@ (8001ffc <HAL_ADC_IRQHandler+0x248>)
 8001de6:	e000      	b.n	8001dea <HAL_ADC_IRQHandler+0x36>
 8001de8:	4b85      	ldr	r3, [pc, #532]	@ (8002000 <HAL_ADC_IRQHandler+0x24c>)
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff fd36 	bl	800185c <LL_ADC_GetMultimode>
 8001df0:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001df2:	69fb      	ldr	r3, [r7, #28]
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d017      	beq.n	8001e2c <HAL_ADC_IRQHandler+0x78>
 8001dfc:	69bb      	ldr	r3, [r7, #24]
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d012      	beq.n	8001e2c <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d105      	bne.n	8001e1e <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e16:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f001 f800 	bl	8002e24 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2202      	movs	r2, #2
 8001e2a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d004      	beq.n	8001e40 <HAL_ADC_IRQHandler+0x8c>
 8001e36:	69bb      	ldr	r3, [r7, #24]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10a      	bne.n	8001e56 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f000 8083 	beq.w	8001f52 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e4c:	69bb      	ldr	r3, [r7, #24]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d07d      	beq.n	8001f52 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e5a:	f003 0310 	and.w	r3, r3, #16
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d105      	bne.n	8001e6e <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e66:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff fc34 	bl	80016e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d062      	beq.n	8001f44 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_ADC_IRQHandler+0x244>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d002      	beq.n	8001e8e <HAL_ADC_IRQHandler+0xda>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	e000      	b.n	8001e90 <HAL_ADC_IRQHandler+0xdc>
 8001e8e:	4b59      	ldr	r3, [pc, #356]	@ (8001ff4 <HAL_ADC_IRQHandler+0x240>)
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	6812      	ldr	r2, [r2, #0]
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d008      	beq.n	8001eaa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d005      	beq.n	8001eaa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	2b05      	cmp	r3, #5
 8001ea2:	d002      	beq.n	8001eaa <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	2b09      	cmp	r3, #9
 8001ea8:	d104      	bne.n	8001eb4 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	623b      	str	r3, [r7, #32]
 8001eb2:	e00c      	b.n	8001ece <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a4f      	ldr	r2, [pc, #316]	@ (8001ff8 <HAL_ADC_IRQHandler+0x244>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d002      	beq.n	8001ec4 <HAL_ADC_IRQHandler+0x110>
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	e000      	b.n	8001ec6 <HAL_ADC_IRQHandler+0x112>
 8001ec4:	4b4b      	ldr	r3, [pc, #300]	@ (8001ff4 <HAL_ADC_IRQHandler+0x240>)
 8001ec6:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d135      	bne.n	8001f44 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d12e      	bne.n	8001f44 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff fd33 	bl	8001956 <LL_ADC_REG_IsConversionOngoing>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d11a      	bne.n	8001f2c <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 020c 	bic.w	r2, r2, #12
 8001f04:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f0a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d112      	bne.n	8001f44 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f22:	f043 0201 	orr.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f2a:	e00b      	b.n	8001f44 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f30:	f043 0210 	orr.w	r2, r3, #16
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f3c:	f043 0201 	orr.w	r2, r3, #1
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7fe fde3 	bl	8000b10 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	220c      	movs	r2, #12
 8001f50:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	f003 0320 	and.w	r3, r3, #32
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d004      	beq.n	8001f66 <HAL_ADC_IRQHandler+0x1b2>
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	f003 0320 	and.w	r3, r3, #32
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10b      	bne.n	8001f7e <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	f000 80a0 	beq.w	80020b2 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	f000 809a 	beq.w	80020b2 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d105      	bne.n	8001f96 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f8e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fbdf 	bl	800175e <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001fa0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fb9a 	bl	80016e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001fac:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a11      	ldr	r2, [pc, #68]	@ (8001ff8 <HAL_ADC_IRQHandler+0x244>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d002      	beq.n	8001fbe <HAL_ADC_IRQHandler+0x20a>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	e000      	b.n	8001fc0 <HAL_ADC_IRQHandler+0x20c>
 8001fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff4 <HAL_ADC_IRQHandler+0x240>)
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	4293      	cmp	r3, r2
 8001fc6:	d008      	beq.n	8001fda <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d005      	beq.n	8001fda <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d002      	beq.n	8001fda <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	2b07      	cmp	r3, #7
 8001fd8:	d104      	bne.n	8001fe4 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	623b      	str	r3, [r7, #32]
 8001fe2:	e014      	b.n	800200e <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a03      	ldr	r2, [pc, #12]	@ (8001ff8 <HAL_ADC_IRQHandler+0x244>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d00a      	beq.n	8002004 <HAL_ADC_IRQHandler+0x250>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	e008      	b.n	8002006 <HAL_ADC_IRQHandler+0x252>
 8001ff4:	40022000 	.word	0x40022000
 8001ff8:	40022100 	.word	0x40022100
 8001ffc:	40022300 	.word	0x40022300
 8002000:	58026300 	.word	0x58026300
 8002004:	4b84      	ldr	r3, [pc, #528]	@ (8002218 <HAL_ADC_IRQHandler+0x464>)
 8002006:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d047      	beq.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002014:	6a3b      	ldr	r3, [r7, #32]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d007      	beq.n	800202e <HAL_ADC_IRQHandler+0x27a>
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d03f      	beq.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002024:	6a3b      	ldr	r3, [r7, #32]
 8002026:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800202a:	2b00      	cmp	r3, #0
 800202c:	d13a      	bne.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002038:	2b40      	cmp	r3, #64	@ 0x40
 800203a:	d133      	bne.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800203c:	6a3b      	ldr	r3, [r7, #32]
 800203e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002042:	2b00      	cmp	r3, #0
 8002044:	d12e      	bne.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fc96 	bl	800197c <LL_ADC_INJ_IsConversionOngoing>
 8002050:	4603      	mov	r3, r0
 8002052:	2b00      	cmp	r3, #0
 8002054:	d11a      	bne.n	800208c <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002064:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800206a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800207a:	2b00      	cmp	r3, #0
 800207c:	d112      	bne.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002082:	f043 0201 	orr.w	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	661a      	str	r2, [r3, #96]	@ 0x60
 800208a:	e00b      	b.n	80020a4 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002090:	f043 0210 	orr.w	r2, r3, #16
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800209c:	f043 0201 	orr.w	r2, r3, #1
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 fe95 	bl	8002dd4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2260      	movs	r2, #96	@ 0x60
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d011      	beq.n	80020e0 <HAL_ADC_IRQHandler+0x32c>
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00c      	beq.n	80020e0 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f000 f8a8 	bl	8002228 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2280      	movs	r2, #128	@ 0x80
 80020de:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d012      	beq.n	8002110 <HAL_ADC_IRQHandler+0x35c>
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00d      	beq.n	8002110 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 fe7b 	bl	8002dfc <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800210e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002110:	69fb      	ldr	r3, [r7, #28]
 8002112:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002116:	2b00      	cmp	r3, #0
 8002118:	d012      	beq.n	8002140 <HAL_ADC_IRQHandler+0x38c>
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00d      	beq.n	8002140 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002128:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002130:	6878      	ldr	r0, [r7, #4]
 8002132:	f000 fe6d 	bl	8002e10 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800213e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f003 0310 	and.w	r3, r3, #16
 8002146:	2b00      	cmp	r3, #0
 8002148:	d043      	beq.n	80021d2 <HAL_ADC_IRQHandler+0x41e>
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	f003 0310 	and.w	r3, r3, #16
 8002150:	2b00      	cmp	r3, #0
 8002152:	d03e      	beq.n	80021d2 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002158:	2b00      	cmp	r3, #0
 800215a:	d102      	bne.n	8002162 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 800215c:	2301      	movs	r3, #1
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002160:	e021      	b.n	80021a6 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d015      	beq.n	8002194 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a2a      	ldr	r2, [pc, #168]	@ (8002218 <HAL_ADC_IRQHandler+0x464>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d004      	beq.n	800217c <HAL_ADC_IRQHandler+0x3c8>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a29      	ldr	r2, [pc, #164]	@ (800221c <HAL_ADC_IRQHandler+0x468>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d101      	bne.n	8002180 <HAL_ADC_IRQHandler+0x3cc>
 800217c:	4b28      	ldr	r3, [pc, #160]	@ (8002220 <HAL_ADC_IRQHandler+0x46c>)
 800217e:	e000      	b.n	8002182 <HAL_ADC_IRQHandler+0x3ce>
 8002180:	4b28      	ldr	r3, [pc, #160]	@ (8002224 <HAL_ADC_IRQHandler+0x470>)
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fb78 	bl	8001878 <LL_ADC_GetMultiDMATransfer>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00b      	beq.n	80021a6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 800218e:	2301      	movs	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
 8002192:	e008      	b.n	80021a6 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	f003 0303 	and.w	r3, r3, #3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d001      	beq.n	80021a6 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80021a2:	2301      	movs	r3, #1
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d10e      	bne.n	80021ca <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021b0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021bc:	f043 0202 	orr.w	r2, r3, #2
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f839 	bl	800223c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2210      	movs	r2, #16
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d018      	beq.n	800220e <HAL_ADC_IRQHandler+0x45a>
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d013      	beq.n	800220e <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ea:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80021f6:	f043 0208 	orr.w	r2, r3, #8
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002206:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002208:	6878      	ldr	r0, [r7, #4]
 800220a:	f000 fded 	bl	8002de8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800220e:	bf00      	nop
 8002210:	3728      	adds	r7, #40	@ 0x28
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	40022000 	.word	0x40022000
 800221c:	40022100 	.word	0x40022100
 8002220:	40022300 	.word	0x40022300
 8002224:	58026300 	.word	0x58026300

08002228 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b0a5      	sub	sp, #148	@ 0x94
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800226a:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4aa4      	ldr	r2, [pc, #656]	@ (8002504 <HAL_ADC_ConfigChannel+0x2b4>)
 8002272:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800227a:	2b01      	cmp	r3, #1
 800227c:	d102      	bne.n	8002284 <HAL_ADC_ConfigChannel+0x34>
 800227e:	2302      	movs	r3, #2
 8002280:	f000 bca2 	b.w	8002bc8 <HAL_ADC_ConfigChannel+0x978>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2201      	movs	r2, #1
 8002288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff fb60 	bl	8001956 <LL_ADC_REG_IsConversionOngoing>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	f040 8486 	bne.w	8002baa <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	db31      	blt.n	800230a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a97      	ldr	r2, [pc, #604]	@ (8002508 <HAL_ADC_ConfigChannel+0x2b8>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d02c      	beq.n	800230a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d108      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x7e>
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	0e9b      	lsrs	r3, r3, #26
 80022c2:	f003 031f 	and.w	r3, r3, #31
 80022c6:	2201      	movs	r2, #1
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	e016      	b.n	80022fc <HAL_ADC_ConfigChannel+0xac>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022d6:	fa93 f3a3 	rbit	r3, r3
 80022da:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80022dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80022de:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80022e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80022e6:	2320      	movs	r3, #32
 80022e8:	e003      	b.n	80022f2 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80022ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022ec:	fab3 f383 	clz	r3, r3
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	f003 031f 	and.w	r3, r3, #31
 80022f6:	2201      	movs	r2, #1
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	69d1      	ldr	r1, [r2, #28]
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	430b      	orrs	r3, r1
 8002308:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6818      	ldr	r0, [r3, #0]
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	6859      	ldr	r1, [r3, #4]
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	461a      	mov	r2, r3
 8002318:	f7ff f9f5 	bl	8001706 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff fb18 	bl	8001956 <LL_ADC_REG_IsConversionOngoing>
 8002326:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4618      	mov	r0, r3
 8002330:	f7ff fb24 	bl	800197c <LL_ADC_INJ_IsConversionOngoing>
 8002334:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002338:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800233c:	2b00      	cmp	r3, #0
 800233e:	f040 824a 	bne.w	80027d6 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002342:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002346:	2b00      	cmp	r3, #0
 8002348:	f040 8245 	bne.w	80027d6 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6818      	ldr	r0, [r3, #0]
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	6819      	ldr	r1, [r3, #0]
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	461a      	mov	r2, r3
 800235a:	f7ff fa13 	bl	8001784 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a69      	ldr	r2, [pc, #420]	@ (8002508 <HAL_ADC_ConfigChannel+0x2b8>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d10d      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	695a      	ldr	r2, [r3, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	08db      	lsrs	r3, r3, #3
 8002374:	f003 0303 	and.w	r3, r3, #3
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002382:	e032      	b.n	80023ea <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002384:	4b61      	ldr	r3, [pc, #388]	@ (800250c <HAL_ADC_ConfigChannel+0x2bc>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800238c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002390:	d10b      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x15a>
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	695a      	ldr	r2, [r3, #20]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	089b      	lsrs	r3, r3, #2
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	e01d      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x196>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	f003 0310 	and.w	r3, r3, #16
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10b      	bne.n	80023d0 <HAL_ADC_ConfigChannel+0x180>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	695a      	ldr	r2, [r3, #20]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	089b      	lsrs	r3, r3, #2
 80023c4:	f003 0307 	and.w	r3, r3, #7
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	e00a      	b.n	80023e6 <HAL_ADC_ConfigChannel+0x196>
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	695a      	ldr	r2, [r3, #20]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	691b      	ldr	r3, [r3, #16]
 80023ee:	2b04      	cmp	r3, #4
 80023f0:	d048      	beq.n	8002484 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6818      	ldr	r0, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	6919      	ldr	r1, [r3, #16]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002402:	f7ff f87b 	bl	80014fc <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a3f      	ldr	r2, [pc, #252]	@ (8002508 <HAL_ADC_ConfigChannel+0x2b8>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d119      	bne.n	8002444 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	6919      	ldr	r1, [r3, #16]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	69db      	ldr	r3, [r3, #28]
 800241c:	461a      	mov	r2, r3
 800241e:	f7ff f913 	bl	8001648 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6818      	ldr	r0, [r3, #0]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6919      	ldr	r1, [r3, #16]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002430:	2b01      	cmp	r3, #1
 8002432:	d102      	bne.n	800243a <HAL_ADC_ConfigChannel+0x1ea>
 8002434:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002438:	e000      	b.n	800243c <HAL_ADC_ConfigChannel+0x1ec>
 800243a:	2300      	movs	r3, #0
 800243c:	461a      	mov	r2, r3
 800243e:	f7ff f8e1 	bl	8001604 <LL_ADC_SetOffsetSaturation>
 8002442:	e1c8      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6818      	ldr	r0, [r3, #0]
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	6919      	ldr	r1, [r3, #16]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002452:	2b01      	cmp	r3, #1
 8002454:	d102      	bne.n	800245c <HAL_ADC_ConfigChannel+0x20c>
 8002456:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800245a:	e000      	b.n	800245e <HAL_ADC_ConfigChannel+0x20e>
 800245c:	2300      	movs	r3, #0
 800245e:	461a      	mov	r2, r3
 8002460:	f7ff f8ae 	bl	80015c0 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6919      	ldr	r1, [r3, #16]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	7e1b      	ldrb	r3, [r3, #24]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d102      	bne.n	800247a <HAL_ADC_ConfigChannel+0x22a>
 8002474:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002478:	e000      	b.n	800247c <HAL_ADC_ConfigChannel+0x22c>
 800247a:	2300      	movs	r3, #0
 800247c:	461a      	mov	r2, r3
 800247e:	f7ff f885 	bl	800158c <LL_ADC_SetDataRightShift>
 8002482:	e1a8      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a1f      	ldr	r2, [pc, #124]	@ (8002508 <HAL_ADC_ConfigChannel+0x2b8>)
 800248a:	4293      	cmp	r3, r2
 800248c:	f040 815b 	bne.w	8002746 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2100      	movs	r1, #0
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff f862 	bl	8001560 <LL_ADC_GetOffsetChannel>
 800249c:	4603      	mov	r3, r0
 800249e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10a      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x26c>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff f857 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	0e9b      	lsrs	r3, r3, #26
 80024b6:	f003 021f 	and.w	r2, r3, #31
 80024ba:	e017      	b.n	80024ec <HAL_ADC_ConfigChannel+0x29c>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2100      	movs	r1, #0
 80024c2:	4618      	mov	r0, r3
 80024c4:	f7ff f84c 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80024c8:	4603      	mov	r3, r0
 80024ca:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80024ce:	fa93 f3a3 	rbit	r3, r3
 80024d2:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80024d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80024d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80024d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d101      	bne.n	80024e2 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80024de:	2320      	movs	r3, #32
 80024e0:	e003      	b.n	80024ea <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 80024e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80024e4:	fab3 f383 	clz	r3, r3
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	461a      	mov	r2, r3
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d10b      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x2c0>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	0e9b      	lsrs	r3, r3, #26
 80024fe:	f003 031f 	and.w	r3, r3, #31
 8002502:	e017      	b.n	8002534 <HAL_ADC_ConfigChannel+0x2e4>
 8002504:	47ff0000 	.word	0x47ff0000
 8002508:	58026000 	.word	0x58026000
 800250c:	5c001000 	.word	0x5c001000
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002518:	fa93 f3a3 	rbit	r3, r3
 800251c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800251e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002520:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002528:	2320      	movs	r3, #32
 800252a:	e003      	b.n	8002534 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800252c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800252e:	fab3 f383 	clz	r3, r3
 8002532:	b2db      	uxtb	r3, r3
 8002534:	429a      	cmp	r2, r3
 8002536:	d106      	bne.n	8002546 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	2200      	movs	r2, #0
 800253e:	2100      	movs	r1, #0
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff f8a3 	bl	800168c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2101      	movs	r1, #1
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff f807 	bl	8001560 <LL_ADC_GetOffsetChannel>
 8002552:	4603      	mov	r3, r0
 8002554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10a      	bne.n	8002572 <HAL_ADC_ConfigChannel+0x322>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2101      	movs	r1, #1
 8002562:	4618      	mov	r0, r3
 8002564:	f7fe fffc 	bl	8001560 <LL_ADC_GetOffsetChannel>
 8002568:	4603      	mov	r3, r0
 800256a:	0e9b      	lsrs	r3, r3, #26
 800256c:	f003 021f 	and.w	r2, r3, #31
 8002570:	e017      	b.n	80025a2 <HAL_ADC_ConfigChannel+0x352>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2101      	movs	r1, #1
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe fff1 	bl	8001560 <LL_ADC_GetOffsetChannel>
 800257e:	4603      	mov	r3, r0
 8002580:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002584:	fa93 f3a3 	rbit	r3, r3
 8002588:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800258a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800258c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800258e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002590:	2b00      	cmp	r3, #0
 8002592:	d101      	bne.n	8002598 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002594:	2320      	movs	r3, #32
 8002596:	e003      	b.n	80025a0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800259a:	fab3 f383 	clz	r3, r3
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	461a      	mov	r2, r3
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d105      	bne.n	80025ba <HAL_ADC_ConfigChannel+0x36a>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	0e9b      	lsrs	r3, r3, #26
 80025b4:	f003 031f 	and.w	r3, r3, #31
 80025b8:	e011      	b.n	80025de <HAL_ADC_ConfigChannel+0x38e>
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c2:	fa93 f3a3 	rbit	r3, r3
 80025c6:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80025c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80025ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80025cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80025d2:	2320      	movs	r3, #32
 80025d4:	e003      	b.n	80025de <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80025d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025d8:	fab3 f383 	clz	r3, r3
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	429a      	cmp	r2, r3
 80025e0:	d106      	bne.n	80025f0 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2200      	movs	r2, #0
 80025e8:	2101      	movs	r1, #1
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff f84e 	bl	800168c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2102      	movs	r1, #2
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fe ffb2 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10a      	bne.n	800261c <HAL_ADC_ConfigChannel+0x3cc>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2102      	movs	r1, #2
 800260c:	4618      	mov	r0, r3
 800260e:	f7fe ffa7 	bl	8001560 <LL_ADC_GetOffsetChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	0e9b      	lsrs	r3, r3, #26
 8002616:	f003 021f 	and.w	r2, r3, #31
 800261a:	e017      	b.n	800264c <HAL_ADC_ConfigChannel+0x3fc>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2102      	movs	r1, #2
 8002622:	4618      	mov	r0, r3
 8002624:	f7fe ff9c 	bl	8001560 <LL_ADC_GetOffsetChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800262e:	fa93 f3a3 	rbit	r3, r3
 8002632:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002636:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002638:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800263e:	2320      	movs	r3, #32
 8002640:	e003      	b.n	800264a <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002644:	fab3 f383 	clz	r3, r3
 8002648:	b2db      	uxtb	r3, r3
 800264a:	461a      	mov	r2, r3
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002654:	2b00      	cmp	r3, #0
 8002656:	d105      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x414>
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	0e9b      	lsrs	r3, r3, #26
 800265e:	f003 031f 	and.w	r3, r3, #31
 8002662:	e011      	b.n	8002688 <HAL_ADC_ConfigChannel+0x438>
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800266c:	fa93 f3a3 	rbit	r3, r3
 8002670:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002674:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002678:	2b00      	cmp	r3, #0
 800267a:	d101      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800267c:	2320      	movs	r3, #32
 800267e:	e003      	b.n	8002688 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002682:	fab3 f383 	clz	r3, r3
 8002686:	b2db      	uxtb	r3, r3
 8002688:	429a      	cmp	r2, r3
 800268a:	d106      	bne.n	800269a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2200      	movs	r2, #0
 8002692:	2102      	movs	r1, #2
 8002694:	4618      	mov	r0, r3
 8002696:	f7fe fff9 	bl	800168c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2103      	movs	r1, #3
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7fe ff5d 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80026a6:	4603      	mov	r3, r0
 80026a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d10a      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0x476>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2103      	movs	r1, #3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe ff52 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80026bc:	4603      	mov	r3, r0
 80026be:	0e9b      	lsrs	r3, r3, #26
 80026c0:	f003 021f 	and.w	r2, r3, #31
 80026c4:	e017      	b.n	80026f6 <HAL_ADC_ConfigChannel+0x4a6>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2103      	movs	r1, #3
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe ff47 	bl	8001560 <LL_ADC_GetOffsetChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	6a3b      	ldr	r3, [r7, #32]
 80026d8:	fa93 f3a3 	rbit	r3, r3
 80026dc:	61fb      	str	r3, [r7, #28]
  return result;
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80026e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d101      	bne.n	80026ec <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80026e8:	2320      	movs	r3, #32
 80026ea:	e003      	b.n	80026f4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80026ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ee:	fab3 f383 	clz	r3, r3
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	461a      	mov	r2, r3
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d105      	bne.n	800270e <HAL_ADC_ConfigChannel+0x4be>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	0e9b      	lsrs	r3, r3, #26
 8002708:	f003 031f 	and.w	r3, r3, #31
 800270c:	e011      	b.n	8002732 <HAL_ADC_ConfigChannel+0x4e2>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	fa93 f3a3 	rbit	r3, r3
 800271a:	613b      	str	r3, [r7, #16]
  return result;
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002726:	2320      	movs	r3, #32
 8002728:	e003      	b.n	8002732 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	b2db      	uxtb	r3, r3
 8002732:	429a      	cmp	r2, r3
 8002734:	d14f      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2200      	movs	r2, #0
 800273c:	2103      	movs	r1, #3
 800273e:	4618      	mov	r0, r3
 8002740:	f7fe ffa4 	bl	800168c <LL_ADC_SetOffsetState>
 8002744:	e047      	b.n	80027d6 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800274c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	069b      	lsls	r3, r3, #26
 8002756:	429a      	cmp	r2, r3
 8002758:	d107      	bne.n	800276a <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002768:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002770:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	069b      	lsls	r3, r3, #26
 800277a:	429a      	cmp	r2, r3
 800277c:	d107      	bne.n	800278e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800278c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002794:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	069b      	lsls	r3, r3, #26
 800279e:	429a      	cmp	r2, r3
 80027a0:	d107      	bne.n	80027b2 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027b0:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80027b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	069b      	lsls	r3, r3, #26
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d107      	bne.n	80027d6 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80027d4:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff f8a8 	bl	8001930 <LL_ADC_IsEnabled>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f040 81ea 	bne.w	8002bbc <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6818      	ldr	r0, [r3, #0]
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	6819      	ldr	r1, [r3, #0]
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	461a      	mov	r2, r3
 80027f6:	f7fe fff1 	bl	80017dc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	4a7a      	ldr	r2, [pc, #488]	@ (80029e8 <HAL_ADC_ConfigChannel+0x798>)
 8002800:	4293      	cmp	r3, r2
 8002802:	f040 80e0 	bne.w	80029c6 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4977      	ldr	r1, [pc, #476]	@ (80029ec <HAL_ADC_ConfigChannel+0x79c>)
 8002810:	428b      	cmp	r3, r1
 8002812:	d147      	bne.n	80028a4 <HAL_ADC_ConfigChannel+0x654>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4975      	ldr	r1, [pc, #468]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7a0>)
 800281a:	428b      	cmp	r3, r1
 800281c:	d040      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x650>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4974      	ldr	r1, [pc, #464]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7a4>)
 8002824:	428b      	cmp	r3, r1
 8002826:	d039      	beq.n	800289c <HAL_ADC_ConfigChannel+0x64c>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4972      	ldr	r1, [pc, #456]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7a8>)
 800282e:	428b      	cmp	r3, r1
 8002830:	d032      	beq.n	8002898 <HAL_ADC_ConfigChannel+0x648>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4971      	ldr	r1, [pc, #452]	@ (80029fc <HAL_ADC_ConfigChannel+0x7ac>)
 8002838:	428b      	cmp	r3, r1
 800283a:	d02b      	beq.n	8002894 <HAL_ADC_ConfigChannel+0x644>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	496f      	ldr	r1, [pc, #444]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7b0>)
 8002842:	428b      	cmp	r3, r1
 8002844:	d024      	beq.n	8002890 <HAL_ADC_ConfigChannel+0x640>
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	496e      	ldr	r1, [pc, #440]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7b4>)
 800284c:	428b      	cmp	r3, r1
 800284e:	d01d      	beq.n	800288c <HAL_ADC_ConfigChannel+0x63c>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	496c      	ldr	r1, [pc, #432]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 8002856:	428b      	cmp	r3, r1
 8002858:	d016      	beq.n	8002888 <HAL_ADC_ConfigChannel+0x638>
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	496b      	ldr	r1, [pc, #428]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7bc>)
 8002860:	428b      	cmp	r3, r1
 8002862:	d00f      	beq.n	8002884 <HAL_ADC_ConfigChannel+0x634>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4969      	ldr	r1, [pc, #420]	@ (8002a10 <HAL_ADC_ConfigChannel+0x7c0>)
 800286a:	428b      	cmp	r3, r1
 800286c:	d008      	beq.n	8002880 <HAL_ADC_ConfigChannel+0x630>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4968      	ldr	r1, [pc, #416]	@ (8002a14 <HAL_ADC_ConfigChannel+0x7c4>)
 8002874:	428b      	cmp	r3, r1
 8002876:	d101      	bne.n	800287c <HAL_ADC_ConfigChannel+0x62c>
 8002878:	4b67      	ldr	r3, [pc, #412]	@ (8002a18 <HAL_ADC_ConfigChannel+0x7c8>)
 800287a:	e0a0      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800287c:	2300      	movs	r3, #0
 800287e:	e09e      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002880:	4b66      	ldr	r3, [pc, #408]	@ (8002a1c <HAL_ADC_ConfigChannel+0x7cc>)
 8002882:	e09c      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002884:	4b66      	ldr	r3, [pc, #408]	@ (8002a20 <HAL_ADC_ConfigChannel+0x7d0>)
 8002886:	e09a      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002888:	4b60      	ldr	r3, [pc, #384]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7bc>)
 800288a:	e098      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800288c:	4b5e      	ldr	r3, [pc, #376]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 800288e:	e096      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002890:	4b64      	ldr	r3, [pc, #400]	@ (8002a24 <HAL_ADC_ConfigChannel+0x7d4>)
 8002892:	e094      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002894:	4b64      	ldr	r3, [pc, #400]	@ (8002a28 <HAL_ADC_ConfigChannel+0x7d8>)
 8002896:	e092      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002898:	4b64      	ldr	r3, [pc, #400]	@ (8002a2c <HAL_ADC_ConfigChannel+0x7dc>)
 800289a:	e090      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800289c:	4b64      	ldr	r3, [pc, #400]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7e0>)
 800289e:	e08e      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80028a0:	2301      	movs	r3, #1
 80028a2:	e08c      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4962      	ldr	r1, [pc, #392]	@ (8002a34 <HAL_ADC_ConfigChannel+0x7e4>)
 80028aa:	428b      	cmp	r3, r1
 80028ac:	d140      	bne.n	8002930 <HAL_ADC_ConfigChannel+0x6e0>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	494f      	ldr	r1, [pc, #316]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7a0>)
 80028b4:	428b      	cmp	r3, r1
 80028b6:	d039      	beq.n	800292c <HAL_ADC_ConfigChannel+0x6dc>
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	494d      	ldr	r1, [pc, #308]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7a4>)
 80028be:	428b      	cmp	r3, r1
 80028c0:	d032      	beq.n	8002928 <HAL_ADC_ConfigChannel+0x6d8>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	494c      	ldr	r1, [pc, #304]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7a8>)
 80028c8:	428b      	cmp	r3, r1
 80028ca:	d02b      	beq.n	8002924 <HAL_ADC_ConfigChannel+0x6d4>
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	494a      	ldr	r1, [pc, #296]	@ (80029fc <HAL_ADC_ConfigChannel+0x7ac>)
 80028d2:	428b      	cmp	r3, r1
 80028d4:	d024      	beq.n	8002920 <HAL_ADC_ConfigChannel+0x6d0>
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4949      	ldr	r1, [pc, #292]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7b0>)
 80028dc:	428b      	cmp	r3, r1
 80028de:	d01d      	beq.n	800291c <HAL_ADC_ConfigChannel+0x6cc>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4947      	ldr	r1, [pc, #284]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7b4>)
 80028e6:	428b      	cmp	r3, r1
 80028e8:	d016      	beq.n	8002918 <HAL_ADC_ConfigChannel+0x6c8>
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4946      	ldr	r1, [pc, #280]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 80028f0:	428b      	cmp	r3, r1
 80028f2:	d00f      	beq.n	8002914 <HAL_ADC_ConfigChannel+0x6c4>
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4944      	ldr	r1, [pc, #272]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7bc>)
 80028fa:	428b      	cmp	r3, r1
 80028fc:	d008      	beq.n	8002910 <HAL_ADC_ConfigChannel+0x6c0>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4944      	ldr	r1, [pc, #272]	@ (8002a14 <HAL_ADC_ConfigChannel+0x7c4>)
 8002904:	428b      	cmp	r3, r1
 8002906:	d101      	bne.n	800290c <HAL_ADC_ConfigChannel+0x6bc>
 8002908:	4b43      	ldr	r3, [pc, #268]	@ (8002a18 <HAL_ADC_ConfigChannel+0x7c8>)
 800290a:	e058      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800290c:	2300      	movs	r3, #0
 800290e:	e056      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002910:	4b43      	ldr	r3, [pc, #268]	@ (8002a20 <HAL_ADC_ConfigChannel+0x7d0>)
 8002912:	e054      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002914:	4b3d      	ldr	r3, [pc, #244]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7bc>)
 8002916:	e052      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002918:	4b3b      	ldr	r3, [pc, #236]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 800291a:	e050      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800291c:	4b41      	ldr	r3, [pc, #260]	@ (8002a24 <HAL_ADC_ConfigChannel+0x7d4>)
 800291e:	e04e      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002920:	4b41      	ldr	r3, [pc, #260]	@ (8002a28 <HAL_ADC_ConfigChannel+0x7d8>)
 8002922:	e04c      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002924:	4b41      	ldr	r3, [pc, #260]	@ (8002a2c <HAL_ADC_ConfigChannel+0x7dc>)
 8002926:	e04a      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002928:	4b41      	ldr	r3, [pc, #260]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7e0>)
 800292a:	e048      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800292c:	2301      	movs	r3, #1
 800292e:	e046      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4940      	ldr	r1, [pc, #256]	@ (8002a38 <HAL_ADC_ConfigChannel+0x7e8>)
 8002936:	428b      	cmp	r3, r1
 8002938:	d140      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x76c>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	492c      	ldr	r1, [pc, #176]	@ (80029f0 <HAL_ADC_ConfigChannel+0x7a0>)
 8002940:	428b      	cmp	r3, r1
 8002942:	d039      	beq.n	80029b8 <HAL_ADC_ConfigChannel+0x768>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	492a      	ldr	r1, [pc, #168]	@ (80029f4 <HAL_ADC_ConfigChannel+0x7a4>)
 800294a:	428b      	cmp	r3, r1
 800294c:	d032      	beq.n	80029b4 <HAL_ADC_ConfigChannel+0x764>
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4929      	ldr	r1, [pc, #164]	@ (80029f8 <HAL_ADC_ConfigChannel+0x7a8>)
 8002954:	428b      	cmp	r3, r1
 8002956:	d02b      	beq.n	80029b0 <HAL_ADC_ConfigChannel+0x760>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4927      	ldr	r1, [pc, #156]	@ (80029fc <HAL_ADC_ConfigChannel+0x7ac>)
 800295e:	428b      	cmp	r3, r1
 8002960:	d024      	beq.n	80029ac <HAL_ADC_ConfigChannel+0x75c>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4926      	ldr	r1, [pc, #152]	@ (8002a00 <HAL_ADC_ConfigChannel+0x7b0>)
 8002968:	428b      	cmp	r3, r1
 800296a:	d01d      	beq.n	80029a8 <HAL_ADC_ConfigChannel+0x758>
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4924      	ldr	r1, [pc, #144]	@ (8002a04 <HAL_ADC_ConfigChannel+0x7b4>)
 8002972:	428b      	cmp	r3, r1
 8002974:	d016      	beq.n	80029a4 <HAL_ADC_ConfigChannel+0x754>
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4923      	ldr	r1, [pc, #140]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 800297c:	428b      	cmp	r3, r1
 800297e:	d00f      	beq.n	80029a0 <HAL_ADC_ConfigChannel+0x750>
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4926      	ldr	r1, [pc, #152]	@ (8002a20 <HAL_ADC_ConfigChannel+0x7d0>)
 8002986:	428b      	cmp	r3, r1
 8002988:	d008      	beq.n	800299c <HAL_ADC_ConfigChannel+0x74c>
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	492b      	ldr	r1, [pc, #172]	@ (8002a3c <HAL_ADC_ConfigChannel+0x7ec>)
 8002990:	428b      	cmp	r3, r1
 8002992:	d101      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x748>
 8002994:	4b2a      	ldr	r3, [pc, #168]	@ (8002a40 <HAL_ADC_ConfigChannel+0x7f0>)
 8002996:	e012      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 8002998:	2300      	movs	r3, #0
 800299a:	e010      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 800299c:	4b27      	ldr	r3, [pc, #156]	@ (8002a3c <HAL_ADC_ConfigChannel+0x7ec>)
 800299e:	e00e      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029a0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a0c <HAL_ADC_ConfigChannel+0x7bc>)
 80029a2:	e00c      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029a4:	4b18      	ldr	r3, [pc, #96]	@ (8002a08 <HAL_ADC_ConfigChannel+0x7b8>)
 80029a6:	e00a      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029a8:	4b1e      	ldr	r3, [pc, #120]	@ (8002a24 <HAL_ADC_ConfigChannel+0x7d4>)
 80029aa:	e008      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029ac:	4b1e      	ldr	r3, [pc, #120]	@ (8002a28 <HAL_ADC_ConfigChannel+0x7d8>)
 80029ae:	e006      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029b0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a2c <HAL_ADC_ConfigChannel+0x7dc>)
 80029b2:	e004      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002a30 <HAL_ADC_ConfigChannel+0x7e0>)
 80029b6:	e002      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029b8:	2301      	movs	r3, #1
 80029ba:	e000      	b.n	80029be <HAL_ADC_ConfigChannel+0x76e>
 80029bc:	2300      	movs	r3, #0
 80029be:	4619      	mov	r1, r3
 80029c0:	4610      	mov	r0, r2
 80029c2:	f7fe fd61 	bl	8001488 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f280 80f6 	bge.w	8002bbc <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a05      	ldr	r2, [pc, #20]	@ (80029ec <HAL_ADC_ConfigChannel+0x79c>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d004      	beq.n	80029e4 <HAL_ADC_ConfigChannel+0x794>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a15      	ldr	r2, [pc, #84]	@ (8002a34 <HAL_ADC_ConfigChannel+0x7e4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d131      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x7f8>
 80029e4:	4b17      	ldr	r3, [pc, #92]	@ (8002a44 <HAL_ADC_ConfigChannel+0x7f4>)
 80029e6:	e030      	b.n	8002a4a <HAL_ADC_ConfigChannel+0x7fa>
 80029e8:	47ff0000 	.word	0x47ff0000
 80029ec:	40022000 	.word	0x40022000
 80029f0:	04300002 	.word	0x04300002
 80029f4:	08600004 	.word	0x08600004
 80029f8:	0c900008 	.word	0x0c900008
 80029fc:	10c00010 	.word	0x10c00010
 8002a00:	14f00020 	.word	0x14f00020
 8002a04:	2a000400 	.word	0x2a000400
 8002a08:	2e300800 	.word	0x2e300800
 8002a0c:	32601000 	.word	0x32601000
 8002a10:	43210000 	.word	0x43210000
 8002a14:	4b840000 	.word	0x4b840000
 8002a18:	4fb80000 	.word	0x4fb80000
 8002a1c:	47520000 	.word	0x47520000
 8002a20:	36902000 	.word	0x36902000
 8002a24:	25b00200 	.word	0x25b00200
 8002a28:	21800100 	.word	0x21800100
 8002a2c:	1d500080 	.word	0x1d500080
 8002a30:	19200040 	.word	0x19200040
 8002a34:	40022100 	.word	0x40022100
 8002a38:	58026000 	.word	0x58026000
 8002a3c:	3ac04000 	.word	0x3ac04000
 8002a40:	3ef08000 	.word	0x3ef08000
 8002a44:	40022300 	.word	0x40022300
 8002a48:	4b61      	ldr	r3, [pc, #388]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x980>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe fd0e 	bl	800146c <LL_ADC_GetCommonPathInternalCh>
 8002a50:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a5f      	ldr	r2, [pc, #380]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x984>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d004      	beq.n	8002a66 <HAL_ADC_ConfigChannel+0x816>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a5d      	ldr	r2, [pc, #372]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x988>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d10e      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x834>
 8002a66:	485b      	ldr	r0, [pc, #364]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x984>)
 8002a68:	f7fe ff62 	bl	8001930 <LL_ADC_IsEnabled>
 8002a6c:	4604      	mov	r4, r0
 8002a6e:	485a      	ldr	r0, [pc, #360]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x988>)
 8002a70:	f7fe ff5e 	bl	8001930 <LL_ADC_IsEnabled>
 8002a74:	4603      	mov	r3, r0
 8002a76:	4323      	orrs	r3, r4
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	bf0c      	ite	eq
 8002a7c:	2301      	moveq	r3, #1
 8002a7e:	2300      	movne	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	e008      	b.n	8002a96 <HAL_ADC_ConfigChannel+0x846>
 8002a84:	4855      	ldr	r0, [pc, #340]	@ (8002bdc <HAL_ADC_ConfigChannel+0x98c>)
 8002a86:	f7fe ff53 	bl	8001930 <LL_ADC_IsEnabled>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	bf0c      	ite	eq
 8002a90:	2301      	moveq	r3, #1
 8002a92:	2300      	movne	r3, #0
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d07d      	beq.n	8002b96 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a50      	ldr	r2, [pc, #320]	@ (8002be0 <HAL_ADC_ConfigChannel+0x990>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d130      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x8b6>
 8002aa4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002aa6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d12b      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a4a      	ldr	r2, [pc, #296]	@ (8002bdc <HAL_ADC_ConfigChannel+0x98c>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	f040 8081 	bne.w	8002bbc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a45      	ldr	r2, [pc, #276]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x984>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d004      	beq.n	8002ace <HAL_ADC_ConfigChannel+0x87e>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a43      	ldr	r2, [pc, #268]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x988>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d101      	bne.n	8002ad2 <HAL_ADC_ConfigChannel+0x882>
 8002ace:	4a45      	ldr	r2, [pc, #276]	@ (8002be4 <HAL_ADC_ConfigChannel+0x994>)
 8002ad0:	e000      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x884>
 8002ad2:	4a3f      	ldr	r2, [pc, #252]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x980>)
 8002ad4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ad6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002ada:	4619      	mov	r1, r3
 8002adc:	4610      	mov	r0, r2
 8002ade:	f7fe fcb2 	bl	8001446 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ae2:	4b41      	ldr	r3, [pc, #260]	@ (8002be8 <HAL_ADC_ConfigChannel+0x998>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	099b      	lsrs	r3, r3, #6
 8002ae8:	4a40      	ldr	r2, [pc, #256]	@ (8002bec <HAL_ADC_ConfigChannel+0x99c>)
 8002aea:	fba2 2303 	umull	r2, r3, r2, r3
 8002aee:	099b      	lsrs	r3, r3, #6
 8002af0:	3301      	adds	r3, #1
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002af6:	e002      	b.n	8002afe <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1f9      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002b04:	e05a      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a39      	ldr	r2, [pc, #228]	@ (8002bf0 <HAL_ADC_ConfigChannel+0x9a0>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d11e      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x8fe>
 8002b10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b12:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d119      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a2f      	ldr	r2, [pc, #188]	@ (8002bdc <HAL_ADC_ConfigChannel+0x98c>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d14b      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a2a      	ldr	r2, [pc, #168]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x984>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d004      	beq.n	8002b38 <HAL_ADC_ConfigChannel+0x8e8>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a29      	ldr	r2, [pc, #164]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x988>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d101      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x8ec>
 8002b38:	4a2a      	ldr	r2, [pc, #168]	@ (8002be4 <HAL_ADC_ConfigChannel+0x994>)
 8002b3a:	e000      	b.n	8002b3e <HAL_ADC_ConfigChannel+0x8ee>
 8002b3c:	4a24      	ldr	r2, [pc, #144]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x980>)
 8002b3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002b44:	4619      	mov	r1, r3
 8002b46:	4610      	mov	r0, r2
 8002b48:	f7fe fc7d 	bl	8001446 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002b4c:	e036      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a28      	ldr	r2, [pc, #160]	@ (8002bf4 <HAL_ADC_ConfigChannel+0x9a4>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d131      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
 8002b58:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d12c      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a1d      	ldr	r2, [pc, #116]	@ (8002bdc <HAL_ADC_ConfigChannel+0x98c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d127      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a18      	ldr	r2, [pc, #96]	@ (8002bd4 <HAL_ADC_ConfigChannel+0x984>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d004      	beq.n	8002b80 <HAL_ADC_ConfigChannel+0x930>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a17      	ldr	r2, [pc, #92]	@ (8002bd8 <HAL_ADC_ConfigChannel+0x988>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d101      	bne.n	8002b84 <HAL_ADC_ConfigChannel+0x934>
 8002b80:	4a18      	ldr	r2, [pc, #96]	@ (8002be4 <HAL_ADC_ConfigChannel+0x994>)
 8002b82:	e000      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x936>
 8002b84:	4a12      	ldr	r2, [pc, #72]	@ (8002bd0 <HAL_ADC_ConfigChannel+0x980>)
 8002b86:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4610      	mov	r0, r2
 8002b90:	f7fe fc59 	bl	8001446 <LL_ADC_SetCommonPathInternalCh>
 8002b94:	e012      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b9a:	f043 0220 	orr.w	r2, r3, #32
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002ba8:	e008      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bae:	f043 0220 	orr.w	r2, r3, #32
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002bc4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3794      	adds	r7, #148	@ 0x94
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd90      	pop	{r4, r7, pc}
 8002bd0:	58026300 	.word	0x58026300
 8002bd4:	40022000 	.word	0x40022000
 8002bd8:	40022100 	.word	0x40022100
 8002bdc:	58026000 	.word	0x58026000
 8002be0:	c7520000 	.word	0xc7520000
 8002be4:	40022300 	.word	0x40022300
 8002be8:	24000020 	.word	0x24000020
 8002bec:	053e2d63 	.word	0x053e2d63
 8002bf0:	c3210000 	.word	0xc3210000
 8002bf4:	cb840000 	.word	0xcb840000

08002bf8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a6c      	ldr	r2, [pc, #432]	@ (8002db8 <ADC_ConfigureBoostMode+0x1c0>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d004      	beq.n	8002c14 <ADC_ConfigureBoostMode+0x1c>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a6b      	ldr	r2, [pc, #428]	@ (8002dbc <ADC_ConfigureBoostMode+0x1c4>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d109      	bne.n	8002c28 <ADC_ConfigureBoostMode+0x30>
 8002c14:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc0 <ADC_ConfigureBoostMode+0x1c8>)
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	bf14      	ite	ne
 8002c20:	2301      	movne	r3, #1
 8002c22:	2300      	moveq	r3, #0
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	e008      	b.n	8002c3a <ADC_ConfigureBoostMode+0x42>
 8002c28:	4b66      	ldr	r3, [pc, #408]	@ (8002dc4 <ADC_ConfigureBoostMode+0x1cc>)
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	bf14      	ite	ne
 8002c34:	2301      	movne	r3, #1
 8002c36:	2300      	moveq	r3, #0
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d01c      	beq.n	8002c78 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002c3e:	f004 fa1d 	bl	800707c <HAL_RCC_GetHCLKFreq>
 8002c42:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c4c:	d010      	beq.n	8002c70 <ADC_ConfigureBoostMode+0x78>
 8002c4e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c52:	d873      	bhi.n	8002d3c <ADC_ConfigureBoostMode+0x144>
 8002c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c58:	d002      	beq.n	8002c60 <ADC_ConfigureBoostMode+0x68>
 8002c5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c5e:	d16d      	bne.n	8002d3c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	0c1b      	lsrs	r3, r3, #16
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6c:	60fb      	str	r3, [r7, #12]
        break;
 8002c6e:	e068      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	60fb      	str	r3, [r7, #12]
        break;
 8002c76:	e064      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002c78:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002c7c:	f04f 0100 	mov.w	r1, #0
 8002c80:	f005 fbe2 	bl	8008448 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c84:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c8e:	d051      	beq.n	8002d34 <ADC_ConfigureBoostMode+0x13c>
 8002c90:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c94:	d854      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002c96:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c9a:	d047      	beq.n	8002d2c <ADC_ConfigureBoostMode+0x134>
 8002c9c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002ca0:	d84e      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002ca2:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002ca6:	d03d      	beq.n	8002d24 <ADC_ConfigureBoostMode+0x12c>
 8002ca8:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002cac:	d848      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cb2:	d033      	beq.n	8002d1c <ADC_ConfigureBoostMode+0x124>
 8002cb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002cb8:	d842      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cba:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002cbe:	d029      	beq.n	8002d14 <ADC_ConfigureBoostMode+0x11c>
 8002cc0:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002cc4:	d83c      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cc6:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002cca:	d01a      	beq.n	8002d02 <ADC_ConfigureBoostMode+0x10a>
 8002ccc:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002cd0:	d836      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cd2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002cd6:	d014      	beq.n	8002d02 <ADC_ConfigureBoostMode+0x10a>
 8002cd8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002cdc:	d830      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ce2:	d00e      	beq.n	8002d02 <ADC_ConfigureBoostMode+0x10a>
 8002ce4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002ce8:	d82a      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cea:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cee:	d008      	beq.n	8002d02 <ADC_ConfigureBoostMode+0x10a>
 8002cf0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cf4:	d824      	bhi.n	8002d40 <ADC_ConfigureBoostMode+0x148>
 8002cf6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cfa:	d002      	beq.n	8002d02 <ADC_ConfigureBoostMode+0x10a>
 8002cfc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002d00:	d11e      	bne.n	8002d40 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	0c9b      	lsrs	r3, r3, #18
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d10:	60fb      	str	r3, [r7, #12]
        break;
 8002d12:	e016      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	091b      	lsrs	r3, r3, #4
 8002d18:	60fb      	str	r3, [r7, #12]
        break;
 8002d1a:	e012      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	095b      	lsrs	r3, r3, #5
 8002d20:	60fb      	str	r3, [r7, #12]
        break;
 8002d22:	e00e      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	099b      	lsrs	r3, r3, #6
 8002d28:	60fb      	str	r3, [r7, #12]
        break;
 8002d2a:	e00a      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	09db      	lsrs	r3, r3, #7
 8002d30:	60fb      	str	r3, [r7, #12]
        break;
 8002d32:	e006      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	0a1b      	lsrs	r3, r3, #8
 8002d38:	60fb      	str	r3, [r7, #12]
        break;
 8002d3a:	e002      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002d3c:	bf00      	nop
 8002d3e:	e000      	b.n	8002d42 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002d40:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	4a1f      	ldr	r2, [pc, #124]	@ (8002dc8 <ADC_ConfigureBoostMode+0x1d0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d808      	bhi.n	8002d62 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d5e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002d60:	e025      	b.n	8002dae <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4a19      	ldr	r2, [pc, #100]	@ (8002dcc <ADC_ConfigureBoostMode+0x1d4>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d80a      	bhi.n	8002d80 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d7c:	609a      	str	r2, [r3, #8]
}
 8002d7e:	e016      	b.n	8002dae <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a13      	ldr	r2, [pc, #76]	@ (8002dd0 <ADC_ConfigureBoostMode+0x1d8>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d80a      	bhi.n	8002d9e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d9a:	609a      	str	r2, [r3, #8]
}
 8002d9c:	e007      	b.n	8002dae <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689a      	ldr	r2, [r3, #8]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002dac:	609a      	str	r2, [r3, #8]
}
 8002dae:	bf00      	nop
 8002db0:	3710      	adds	r7, #16
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40022000 	.word	0x40022000
 8002dbc:	40022100 	.word	0x40022100
 8002dc0:	40022300 	.word	0x40022300
 8002dc4:	58026300 	.word	0x58026300
 8002dc8:	005f5e10 	.word	0x005f5e10
 8002dcc:	00bebc20 	.word	0x00bebc20
 8002dd0:	017d7840 	.word	0x017d7840

08002dd4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	b083      	sub	sp, #12
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002ddc:	bf00      	nop
 8002dde:	370c      	adds	r7, #12
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002df0:	bf00      	nop
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002e10:	b480      	push	{r7}
 8002e12:	b083      	sub	sp, #12
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e48:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <__NVIC_SetPriorityGrouping+0x40>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002e54:	4013      	ands	r3, r2
 8002e56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002e60:	4b06      	ldr	r3, [pc, #24]	@ (8002e7c <__NVIC_SetPriorityGrouping+0x44>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e66:	4a04      	ldr	r2, [pc, #16]	@ (8002e78 <__NVIC_SetPriorityGrouping+0x40>)
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	60d3      	str	r3, [r2, #12]
}
 8002e6c:	bf00      	nop
 8002e6e:	3714      	adds	r7, #20
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000ed00 	.word	0xe000ed00
 8002e7c:	05fa0000 	.word	0x05fa0000

08002e80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e84:	4b04      	ldr	r3, [pc, #16]	@ (8002e98 <__NVIC_GetPriorityGrouping+0x18>)
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	0a1b      	lsrs	r3, r3, #8
 8002e8a:	f003 0307 	and.w	r3, r3, #7
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	e000ed00 	.word	0xe000ed00

08002e9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ea6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	db0b      	blt.n	8002ec6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002eae:	88fb      	ldrh	r3, [r7, #6]
 8002eb0:	f003 021f 	and.w	r2, r3, #31
 8002eb4:	4907      	ldr	r1, [pc, #28]	@ (8002ed4 <__NVIC_EnableIRQ+0x38>)
 8002eb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002eba:	095b      	lsrs	r3, r3, #5
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	e000e100 	.word	0xe000e100

08002ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	6039      	str	r1, [r7, #0]
 8002ee2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ee4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	db0a      	blt.n	8002f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	b2da      	uxtb	r2, r3
 8002ef0:	490c      	ldr	r1, [pc, #48]	@ (8002f24 <__NVIC_SetPriority+0x4c>)
 8002ef2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ef6:	0112      	lsls	r2, r2, #4
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	440b      	add	r3, r1
 8002efc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f00:	e00a      	b.n	8002f18 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	4908      	ldr	r1, [pc, #32]	@ (8002f28 <__NVIC_SetPriority+0x50>)
 8002f08:	88fb      	ldrh	r3, [r7, #6]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	3b04      	subs	r3, #4
 8002f10:	0112      	lsls	r2, r2, #4
 8002f12:	b2d2      	uxtb	r2, r2
 8002f14:	440b      	add	r3, r1
 8002f16:	761a      	strb	r2, [r3, #24]
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000e100 	.word	0xe000e100
 8002f28:	e000ed00 	.word	0xe000ed00

08002f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	@ 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f003 0307 	and.w	r3, r3, #7
 8002f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	f1c3 0307 	rsb	r3, r3, #7
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	bf28      	it	cs
 8002f4a:	2304      	movcs	r3, #4
 8002f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	3304      	adds	r3, #4
 8002f52:	2b06      	cmp	r3, #6
 8002f54:	d902      	bls.n	8002f5c <NVIC_EncodePriority+0x30>
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	3b03      	subs	r3, #3
 8002f5a:	e000      	b.n	8002f5e <NVIC_EncodePriority+0x32>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f60:	f04f 32ff 	mov.w	r2, #4294967295
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43da      	mvns	r2, r3
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	401a      	ands	r2, r3
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f74:	f04f 31ff 	mov.w	r1, #4294967295
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f7e:	43d9      	mvns	r1, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f84:	4313      	orrs	r3, r2
         );
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3724      	adds	r7, #36	@ 0x24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f90:	4770      	bx	lr
	...

08002f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002fa4:	d301      	bcc.n	8002faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e00f      	b.n	8002fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002faa:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fb2:	210f      	movs	r1, #15
 8002fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fb8:	f7ff ff8e 	bl	8002ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fc2:	4b04      	ldr	r3, [pc, #16]	@ (8002fd4 <SysTick_Config+0x40>)
 8002fc4:	2207      	movs	r2, #7
 8002fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	e000e010 	.word	0xe000e010

08002fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f7ff ff29 	bl	8002e38 <__NVIC_SetPriorityGrouping>
}
 8002fe6:	bf00      	nop
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	607a      	str	r2, [r7, #4]
 8002ffa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ffc:	f7ff ff40 	bl	8002e80 <__NVIC_GetPriorityGrouping>
 8003000:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	68b9      	ldr	r1, [r7, #8]
 8003006:	6978      	ldr	r0, [r7, #20]
 8003008:	f7ff ff90 	bl	8002f2c <NVIC_EncodePriority>
 800300c:	4602      	mov	r2, r0
 800300e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003012:	4611      	mov	r1, r2
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff ff5f 	bl	8002ed8 <__NVIC_SetPriority>
}
 800301a:	bf00      	nop
 800301c:	3718      	adds	r7, #24
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b082      	sub	sp, #8
 8003026:	af00      	add	r7, sp, #0
 8003028:	4603      	mov	r3, r0
 800302a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800302c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff ff33 	bl	8002e9c <__NVIC_EnableIRQ>
}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff ffa4 	bl	8002f94 <SysTick_Config>
 800304c:	4603      	mov	r3, r0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800305c:	f3bf 8f5f 	dmb	sy
}
 8003060:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003062:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <HAL_MPU_Disable+0x28>)
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	4a06      	ldr	r2, [pc, #24]	@ (8003080 <HAL_MPU_Disable+0x28>)
 8003068:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800306c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800306e:	4b05      	ldr	r3, [pc, #20]	@ (8003084 <HAL_MPU_Disable+0x2c>)
 8003070:	2200      	movs	r2, #0
 8003072:	605a      	str	r2, [r3, #4]
}
 8003074:	bf00      	nop
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000ed00 	.word	0xe000ed00
 8003084:	e000ed90 	.word	0xe000ed90

08003088 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003090:	4a0b      	ldr	r2, [pc, #44]	@ (80030c0 <HAL_MPU_Enable+0x38>)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800309a:	4b0a      	ldr	r3, [pc, #40]	@ (80030c4 <HAL_MPU_Enable+0x3c>)
 800309c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309e:	4a09      	ldr	r2, [pc, #36]	@ (80030c4 <HAL_MPU_Enable+0x3c>)
 80030a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030a4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80030a6:	f3bf 8f4f 	dsb	sy
}
 80030aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80030ac:	f3bf 8f6f 	isb	sy
}
 80030b0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000ed90 	.word	0xe000ed90
 80030c4:	e000ed00 	.word	0xe000ed00

080030c8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b083      	sub	sp, #12
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	785a      	ldrb	r2, [r3, #1]
 80030d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003144 <HAL_MPU_ConfigRegion+0x7c>)
 80030d6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80030d8:	4b1a      	ldr	r3, [pc, #104]	@ (8003144 <HAL_MPU_ConfigRegion+0x7c>)
 80030da:	691b      	ldr	r3, [r3, #16]
 80030dc:	4a19      	ldr	r2, [pc, #100]	@ (8003144 <HAL_MPU_ConfigRegion+0x7c>)
 80030de:	f023 0301 	bic.w	r3, r3, #1
 80030e2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80030e4:	4a17      	ldr	r2, [pc, #92]	@ (8003144 <HAL_MPU_ConfigRegion+0x7c>)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7b1b      	ldrb	r3, [r3, #12]
 80030f0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7adb      	ldrb	r3, [r3, #11]
 80030f6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80030f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7a9b      	ldrb	r3, [r3, #10]
 80030fe:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003100:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7b5b      	ldrb	r3, [r3, #13]
 8003106:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003108:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7b9b      	ldrb	r3, [r3, #14]
 800310e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003110:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7bdb      	ldrb	r3, [r3, #15]
 8003116:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003118:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	7a5b      	ldrb	r3, [r3, #9]
 800311e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003120:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7a1b      	ldrb	r3, [r3, #8]
 8003126:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003128:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	7812      	ldrb	r2, [r2, #0]
 800312e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003130:	4a04      	ldr	r2, [pc, #16]	@ (8003144 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003132:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003134:	6113      	str	r3, [r2, #16]
}
 8003136:	bf00      	nop
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	e000ed90 	.word	0xe000ed90

08003148 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b086      	sub	sp, #24
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003150:	f7fe f920 	bl	8001394 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d101      	bne.n	8003160 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	e312      	b.n	8003786 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a66      	ldr	r2, [pc, #408]	@ (8003300 <HAL_DMA_Init+0x1b8>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d04a      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a65      	ldr	r2, [pc, #404]	@ (8003304 <HAL_DMA_Init+0x1bc>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d045      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a63      	ldr	r2, [pc, #396]	@ (8003308 <HAL_DMA_Init+0x1c0>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d040      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a62      	ldr	r2, [pc, #392]	@ (800330c <HAL_DMA_Init+0x1c4>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d03b      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a60      	ldr	r2, [pc, #384]	@ (8003310 <HAL_DMA_Init+0x1c8>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d036      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a5f      	ldr	r2, [pc, #380]	@ (8003314 <HAL_DMA_Init+0x1cc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d031      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a5d      	ldr	r2, [pc, #372]	@ (8003318 <HAL_DMA_Init+0x1d0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d02c      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a5c      	ldr	r2, [pc, #368]	@ (800331c <HAL_DMA_Init+0x1d4>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d027      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003320 <HAL_DMA_Init+0x1d8>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d022      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a59      	ldr	r2, [pc, #356]	@ (8003324 <HAL_DMA_Init+0x1dc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d01d      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a57      	ldr	r2, [pc, #348]	@ (8003328 <HAL_DMA_Init+0x1e0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d018      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a56      	ldr	r2, [pc, #344]	@ (800332c <HAL_DMA_Init+0x1e4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d013      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a54      	ldr	r2, [pc, #336]	@ (8003330 <HAL_DMA_Init+0x1e8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00e      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a53      	ldr	r2, [pc, #332]	@ (8003334 <HAL_DMA_Init+0x1ec>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d009      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a51      	ldr	r2, [pc, #324]	@ (8003338 <HAL_DMA_Init+0x1f0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d004      	beq.n	8003200 <HAL_DMA_Init+0xb8>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a50      	ldr	r2, [pc, #320]	@ (800333c <HAL_DMA_Init+0x1f4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d101      	bne.n	8003204 <HAL_DMA_Init+0xbc>
 8003200:	2301      	movs	r3, #1
 8003202:	e000      	b.n	8003206 <HAL_DMA_Init+0xbe>
 8003204:	2300      	movs	r3, #0
 8003206:	2b00      	cmp	r3, #0
 8003208:	f000 813c 	beq.w	8003484 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2202      	movs	r2, #2
 8003210:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a37      	ldr	r2, [pc, #220]	@ (8003300 <HAL_DMA_Init+0x1b8>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d04a      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a36      	ldr	r2, [pc, #216]	@ (8003304 <HAL_DMA_Init+0x1bc>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d045      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a34      	ldr	r2, [pc, #208]	@ (8003308 <HAL_DMA_Init+0x1c0>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d040      	beq.n	80032bc <HAL_DMA_Init+0x174>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a33      	ldr	r2, [pc, #204]	@ (800330c <HAL_DMA_Init+0x1c4>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d03b      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a31      	ldr	r2, [pc, #196]	@ (8003310 <HAL_DMA_Init+0x1c8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d036      	beq.n	80032bc <HAL_DMA_Init+0x174>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a30      	ldr	r2, [pc, #192]	@ (8003314 <HAL_DMA_Init+0x1cc>)
 8003254:	4293      	cmp	r3, r2
 8003256:	d031      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a2e      	ldr	r2, [pc, #184]	@ (8003318 <HAL_DMA_Init+0x1d0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d02c      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a2d      	ldr	r2, [pc, #180]	@ (800331c <HAL_DMA_Init+0x1d4>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d027      	beq.n	80032bc <HAL_DMA_Init+0x174>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a2b      	ldr	r2, [pc, #172]	@ (8003320 <HAL_DMA_Init+0x1d8>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d022      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a2a      	ldr	r2, [pc, #168]	@ (8003324 <HAL_DMA_Init+0x1dc>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d01d      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a28      	ldr	r2, [pc, #160]	@ (8003328 <HAL_DMA_Init+0x1e0>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d018      	beq.n	80032bc <HAL_DMA_Init+0x174>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a27      	ldr	r2, [pc, #156]	@ (800332c <HAL_DMA_Init+0x1e4>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d013      	beq.n	80032bc <HAL_DMA_Init+0x174>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a25      	ldr	r2, [pc, #148]	@ (8003330 <HAL_DMA_Init+0x1e8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d00e      	beq.n	80032bc <HAL_DMA_Init+0x174>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a24      	ldr	r2, [pc, #144]	@ (8003334 <HAL_DMA_Init+0x1ec>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d009      	beq.n	80032bc <HAL_DMA_Init+0x174>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a22      	ldr	r2, [pc, #136]	@ (8003338 <HAL_DMA_Init+0x1f0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d004      	beq.n	80032bc <HAL_DMA_Init+0x174>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a21      	ldr	r2, [pc, #132]	@ (800333c <HAL_DMA_Init+0x1f4>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d108      	bne.n	80032ce <HAL_DMA_Init+0x186>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0201 	bic.w	r2, r2, #1
 80032ca:	601a      	str	r2, [r3, #0]
 80032cc:	e007      	b.n	80032de <HAL_DMA_Init+0x196>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 0201 	bic.w	r2, r2, #1
 80032dc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032de:	e02f      	b.n	8003340 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032e0:	f7fe f858 	bl	8001394 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b05      	cmp	r3, #5
 80032ec:	d928      	bls.n	8003340 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2220      	movs	r2, #32
 80032f2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2203      	movs	r2, #3
 80032f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e242      	b.n	8003786 <HAL_DMA_Init+0x63e>
 8003300:	40020010 	.word	0x40020010
 8003304:	40020028 	.word	0x40020028
 8003308:	40020040 	.word	0x40020040
 800330c:	40020058 	.word	0x40020058
 8003310:	40020070 	.word	0x40020070
 8003314:	40020088 	.word	0x40020088
 8003318:	400200a0 	.word	0x400200a0
 800331c:	400200b8 	.word	0x400200b8
 8003320:	40020410 	.word	0x40020410
 8003324:	40020428 	.word	0x40020428
 8003328:	40020440 	.word	0x40020440
 800332c:	40020458 	.word	0x40020458
 8003330:	40020470 	.word	0x40020470
 8003334:	40020488 	.word	0x40020488
 8003338:	400204a0 	.word	0x400204a0
 800333c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1c8      	bne.n	80032e0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4b83      	ldr	r3, [pc, #524]	@ (8003568 <HAL_DMA_Init+0x420>)
 800335a:	4013      	ands	r3, r2
 800335c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003366:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003372:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800337e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003386:	697a      	ldr	r2, [r7, #20]
 8003388:	4313      	orrs	r3, r2
 800338a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	2b04      	cmp	r3, #4
 8003392:	d107      	bne.n	80033a4 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339c:	4313      	orrs	r3, r2
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	2b28      	cmp	r3, #40	@ 0x28
 80033aa:	d903      	bls.n	80033b4 <HAL_DMA_Init+0x26c>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	2b2e      	cmp	r3, #46	@ 0x2e
 80033b2:	d91f      	bls.n	80033f4 <HAL_DMA_Init+0x2ac>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	2b3e      	cmp	r3, #62	@ 0x3e
 80033ba:	d903      	bls.n	80033c4 <HAL_DMA_Init+0x27c>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	2b42      	cmp	r3, #66	@ 0x42
 80033c2:	d917      	bls.n	80033f4 <HAL_DMA_Init+0x2ac>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b46      	cmp	r3, #70	@ 0x46
 80033ca:	d903      	bls.n	80033d4 <HAL_DMA_Init+0x28c>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b48      	cmp	r3, #72	@ 0x48
 80033d2:	d90f      	bls.n	80033f4 <HAL_DMA_Init+0x2ac>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b4e      	cmp	r3, #78	@ 0x4e
 80033da:	d903      	bls.n	80033e4 <HAL_DMA_Init+0x29c>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b52      	cmp	r3, #82	@ 0x52
 80033e2:	d907      	bls.n	80033f4 <HAL_DMA_Init+0x2ac>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b73      	cmp	r3, #115	@ 0x73
 80033ea:	d905      	bls.n	80033f8 <HAL_DMA_Init+0x2b0>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b77      	cmp	r3, #119	@ 0x77
 80033f2:	d801      	bhi.n	80033f8 <HAL_DMA_Init+0x2b0>
 80033f4:	2301      	movs	r3, #1
 80033f6:	e000      	b.n	80033fa <HAL_DMA_Init+0x2b2>
 80033f8:	2300      	movs	r3, #0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003404:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	695b      	ldr	r3, [r3, #20]
 8003414:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f023 0307 	bic.w	r3, r3, #7
 800341c:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003422:	697a      	ldr	r2, [r7, #20]
 8003424:	4313      	orrs	r3, r2
 8003426:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	2b04      	cmp	r3, #4
 800342e:	d117      	bne.n	8003460 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	4313      	orrs	r3, r2
 8003438:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00e      	beq.n	8003460 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f001 f9b4 	bl	80047b0 <DMA_CheckFifoParam>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d008      	beq.n	8003460 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2240      	movs	r2, #64	@ 0x40
 8003452:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e192      	b.n	8003786 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f001 f8ef 	bl	800464c <DMA_CalcBaseAndBitshift>
 800346e:	4603      	mov	r3, r0
 8003470:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003476:	f003 031f 	and.w	r3, r3, #31
 800347a:	223f      	movs	r2, #63	@ 0x3f
 800347c:	409a      	lsls	r2, r3
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	609a      	str	r2, [r3, #8]
 8003482:	e0c8      	b.n	8003616 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a38      	ldr	r2, [pc, #224]	@ (800356c <HAL_DMA_Init+0x424>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d022      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a37      	ldr	r2, [pc, #220]	@ (8003570 <HAL_DMA_Init+0x428>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d01d      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a35      	ldr	r2, [pc, #212]	@ (8003574 <HAL_DMA_Init+0x42c>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d018      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a34      	ldr	r2, [pc, #208]	@ (8003578 <HAL_DMA_Init+0x430>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d013      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a32      	ldr	r2, [pc, #200]	@ (800357c <HAL_DMA_Init+0x434>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00e      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4a31      	ldr	r2, [pc, #196]	@ (8003580 <HAL_DMA_Init+0x438>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d009      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a2f      	ldr	r2, [pc, #188]	@ (8003584 <HAL_DMA_Init+0x43c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d004      	beq.n	80034d4 <HAL_DMA_Init+0x38c>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a2e      	ldr	r2, [pc, #184]	@ (8003588 <HAL_DMA_Init+0x440>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d101      	bne.n	80034d8 <HAL_DMA_Init+0x390>
 80034d4:	2301      	movs	r3, #1
 80034d6:	e000      	b.n	80034da <HAL_DMA_Init+0x392>
 80034d8:	2300      	movs	r3, #0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8092 	beq.w	8003604 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a21      	ldr	r2, [pc, #132]	@ (800356c <HAL_DMA_Init+0x424>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d021      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a20      	ldr	r2, [pc, #128]	@ (8003570 <HAL_DMA_Init+0x428>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d01c      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003574 <HAL_DMA_Init+0x42c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d017      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a1d      	ldr	r2, [pc, #116]	@ (8003578 <HAL_DMA_Init+0x430>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d012      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a1b      	ldr	r2, [pc, #108]	@ (800357c <HAL_DMA_Init+0x434>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d00d      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a1a      	ldr	r2, [pc, #104]	@ (8003580 <HAL_DMA_Init+0x438>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d008      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a18      	ldr	r2, [pc, #96]	@ (8003584 <HAL_DMA_Init+0x43c>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d003      	beq.n	800352e <HAL_DMA_Init+0x3e6>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <HAL_DMA_Init+0x440>)
 800352c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2202      	movs	r2, #2
 8003532:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003546:	697a      	ldr	r2, [r7, #20]
 8003548:	4b10      	ldr	r3, [pc, #64]	@ (800358c <HAL_DMA_Init+0x444>)
 800354a:	4013      	ands	r3, r2
 800354c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2b40      	cmp	r3, #64	@ 0x40
 8003554:	d01c      	beq.n	8003590 <HAL_DMA_Init+0x448>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	2b80      	cmp	r3, #128	@ 0x80
 800355c:	d102      	bne.n	8003564 <HAL_DMA_Init+0x41c>
 800355e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003562:	e016      	b.n	8003592 <HAL_DMA_Init+0x44a>
 8003564:	2300      	movs	r3, #0
 8003566:	e014      	b.n	8003592 <HAL_DMA_Init+0x44a>
 8003568:	fe10803f 	.word	0xfe10803f
 800356c:	58025408 	.word	0x58025408
 8003570:	5802541c 	.word	0x5802541c
 8003574:	58025430 	.word	0x58025430
 8003578:	58025444 	.word	0x58025444
 800357c:	58025458 	.word	0x58025458
 8003580:	5802546c 	.word	0x5802546c
 8003584:	58025480 	.word	0x58025480
 8003588:	58025494 	.word	0x58025494
 800358c:	fffe000f 	.word	0xfffe000f
 8003590:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	68d2      	ldr	r2, [r2, #12]
 8003596:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003598:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80035a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80035a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69db      	ldr	r3, [r3, #28]
 80035b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035c0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	461a      	mov	r2, r3
 80035d6:	4b6e      	ldr	r3, [pc, #440]	@ (8003790 <HAL_DMA_Init+0x648>)
 80035d8:	4413      	add	r3, r2
 80035da:	4a6e      	ldr	r2, [pc, #440]	@ (8003794 <HAL_DMA_Init+0x64c>)
 80035dc:	fba2 2303 	umull	r2, r3, r2, r3
 80035e0:	091b      	lsrs	r3, r3, #4
 80035e2:	009a      	lsls	r2, r3, #2
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035e8:	6878      	ldr	r0, [r7, #4]
 80035ea:	f001 f82f 	bl	800464c <DMA_CalcBaseAndBitshift>
 80035ee:	4603      	mov	r3, r0
 80035f0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f6:	f003 031f 	and.w	r3, r3, #31
 80035fa:	2201      	movs	r2, #1
 80035fc:	409a      	lsls	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	605a      	str	r2, [r3, #4]
 8003602:	e008      	b.n	8003616 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2240      	movs	r2, #64	@ 0x40
 8003608:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2203      	movs	r2, #3
 800360e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e0b7      	b.n	8003786 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a5f      	ldr	r2, [pc, #380]	@ (8003798 <HAL_DMA_Init+0x650>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d072      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a5d      	ldr	r2, [pc, #372]	@ (800379c <HAL_DMA_Init+0x654>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d06d      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a5c      	ldr	r2, [pc, #368]	@ (80037a0 <HAL_DMA_Init+0x658>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d068      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a5a      	ldr	r2, [pc, #360]	@ (80037a4 <HAL_DMA_Init+0x65c>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d063      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a59      	ldr	r2, [pc, #356]	@ (80037a8 <HAL_DMA_Init+0x660>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d05e      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a57      	ldr	r2, [pc, #348]	@ (80037ac <HAL_DMA_Init+0x664>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d059      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a56      	ldr	r2, [pc, #344]	@ (80037b0 <HAL_DMA_Init+0x668>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d054      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a54      	ldr	r2, [pc, #336]	@ (80037b4 <HAL_DMA_Init+0x66c>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d04f      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a53      	ldr	r2, [pc, #332]	@ (80037b8 <HAL_DMA_Init+0x670>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d04a      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a51      	ldr	r2, [pc, #324]	@ (80037bc <HAL_DMA_Init+0x674>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d045      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a50      	ldr	r2, [pc, #320]	@ (80037c0 <HAL_DMA_Init+0x678>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d040      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a4e      	ldr	r2, [pc, #312]	@ (80037c4 <HAL_DMA_Init+0x67c>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d03b      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a4d      	ldr	r2, [pc, #308]	@ (80037c8 <HAL_DMA_Init+0x680>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d036      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a4b      	ldr	r2, [pc, #300]	@ (80037cc <HAL_DMA_Init+0x684>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d031      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a4a      	ldr	r2, [pc, #296]	@ (80037d0 <HAL_DMA_Init+0x688>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d02c      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a48      	ldr	r2, [pc, #288]	@ (80037d4 <HAL_DMA_Init+0x68c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d027      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a47      	ldr	r2, [pc, #284]	@ (80037d8 <HAL_DMA_Init+0x690>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d022      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a45      	ldr	r2, [pc, #276]	@ (80037dc <HAL_DMA_Init+0x694>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d01d      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4a44      	ldr	r2, [pc, #272]	@ (80037e0 <HAL_DMA_Init+0x698>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d018      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a42      	ldr	r2, [pc, #264]	@ (80037e4 <HAL_DMA_Init+0x69c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d013      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a41      	ldr	r2, [pc, #260]	@ (80037e8 <HAL_DMA_Init+0x6a0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d00e      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a3f      	ldr	r2, [pc, #252]	@ (80037ec <HAL_DMA_Init+0x6a4>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d009      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a3e      	ldr	r2, [pc, #248]	@ (80037f0 <HAL_DMA_Init+0x6a8>)
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d004      	beq.n	8003706 <HAL_DMA_Init+0x5be>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a3c      	ldr	r2, [pc, #240]	@ (80037f4 <HAL_DMA_Init+0x6ac>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d101      	bne.n	800370a <HAL_DMA_Init+0x5c2>
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <HAL_DMA_Init+0x5c4>
 800370a:	2300      	movs	r3, #0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d032      	beq.n	8003776 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003710:	6878      	ldr	r0, [r7, #4]
 8003712:	f001 f8c9 	bl	80048a8 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	2b80      	cmp	r3, #128	@ 0x80
 800371c:	d102      	bne.n	8003724 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2200      	movs	r2, #0
 8003722:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003738:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d010      	beq.n	8003764 <HAL_DMA_Init+0x61c>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	2b08      	cmp	r3, #8
 8003748:	d80c      	bhi.n	8003764 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800374a:	6878      	ldr	r0, [r7, #4]
 800374c:	f001 f946 	bl	80049dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003754:	2200      	movs	r2, #0
 8003756:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003760:	605a      	str	r2, [r3, #4]
 8003762:	e008      	b.n	8003776 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2200      	movs	r2, #0
 800377a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3718      	adds	r7, #24
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	a7fdabf8 	.word	0xa7fdabf8
 8003794:	cccccccd 	.word	0xcccccccd
 8003798:	40020010 	.word	0x40020010
 800379c:	40020028 	.word	0x40020028
 80037a0:	40020040 	.word	0x40020040
 80037a4:	40020058 	.word	0x40020058
 80037a8:	40020070 	.word	0x40020070
 80037ac:	40020088 	.word	0x40020088
 80037b0:	400200a0 	.word	0x400200a0
 80037b4:	400200b8 	.word	0x400200b8
 80037b8:	40020410 	.word	0x40020410
 80037bc:	40020428 	.word	0x40020428
 80037c0:	40020440 	.word	0x40020440
 80037c4:	40020458 	.word	0x40020458
 80037c8:	40020470 	.word	0x40020470
 80037cc:	40020488 	.word	0x40020488
 80037d0:	400204a0 	.word	0x400204a0
 80037d4:	400204b8 	.word	0x400204b8
 80037d8:	58025408 	.word	0x58025408
 80037dc:	5802541c 	.word	0x5802541c
 80037e0:	58025430 	.word	0x58025430
 80037e4:	58025444 	.word	0x58025444
 80037e8:	58025458 	.word	0x58025458
 80037ec:	5802546c 	.word	0x5802546c
 80037f0:	58025480 	.word	0x58025480
 80037f4:	58025494 	.word	0x58025494

080037f8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b08a      	sub	sp, #40	@ 0x28
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003800:	2300      	movs	r3, #0
 8003802:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003804:	4b67      	ldr	r3, [pc, #412]	@ (80039a4 <HAL_DMA_IRQHandler+0x1ac>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a67      	ldr	r2, [pc, #412]	@ (80039a8 <HAL_DMA_IRQHandler+0x1b0>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	0a9b      	lsrs	r3, r3, #10
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003816:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800381c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800381e:	6a3b      	ldr	r3, [r7, #32]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a5f      	ldr	r2, [pc, #380]	@ (80039ac <HAL_DMA_IRQHandler+0x1b4>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d04a      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a5d      	ldr	r2, [pc, #372]	@ (80039b0 <HAL_DMA_IRQHandler+0x1b8>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d045      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a5c      	ldr	r2, [pc, #368]	@ (80039b4 <HAL_DMA_IRQHandler+0x1bc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d040      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a5a      	ldr	r2, [pc, #360]	@ (80039b8 <HAL_DMA_IRQHandler+0x1c0>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d03b      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a59      	ldr	r2, [pc, #356]	@ (80039bc <HAL_DMA_IRQHandler+0x1c4>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d036      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a57      	ldr	r2, [pc, #348]	@ (80039c0 <HAL_DMA_IRQHandler+0x1c8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d031      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a56      	ldr	r2, [pc, #344]	@ (80039c4 <HAL_DMA_IRQHandler+0x1cc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d02c      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a54      	ldr	r2, [pc, #336]	@ (80039c8 <HAL_DMA_IRQHandler+0x1d0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d027      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a53      	ldr	r2, [pc, #332]	@ (80039cc <HAL_DMA_IRQHandler+0x1d4>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d022      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a51      	ldr	r2, [pc, #324]	@ (80039d0 <HAL_DMA_IRQHandler+0x1d8>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d01d      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a50      	ldr	r2, [pc, #320]	@ (80039d4 <HAL_DMA_IRQHandler+0x1dc>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d018      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a4e      	ldr	r2, [pc, #312]	@ (80039d8 <HAL_DMA_IRQHandler+0x1e0>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d013      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a4d      	ldr	r2, [pc, #308]	@ (80039dc <HAL_DMA_IRQHandler+0x1e4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00e      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a4b      	ldr	r2, [pc, #300]	@ (80039e0 <HAL_DMA_IRQHandler+0x1e8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d009      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a4a      	ldr	r2, [pc, #296]	@ (80039e4 <HAL_DMA_IRQHandler+0x1ec>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d004      	beq.n	80038ca <HAL_DMA_IRQHandler+0xd2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a48      	ldr	r2, [pc, #288]	@ (80039e8 <HAL_DMA_IRQHandler+0x1f0>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d101      	bne.n	80038ce <HAL_DMA_IRQHandler+0xd6>
 80038ca:	2301      	movs	r3, #1
 80038cc:	e000      	b.n	80038d0 <HAL_DMA_IRQHandler+0xd8>
 80038ce:	2300      	movs	r3, #0
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 842b 	beq.w	800412c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038da:	f003 031f 	and.w	r3, r3, #31
 80038de:	2208      	movs	r2, #8
 80038e0:	409a      	lsls	r2, r3
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	4013      	ands	r3, r2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	f000 80a2 	beq.w	8003a30 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a2e      	ldr	r2, [pc, #184]	@ (80039ac <HAL_DMA_IRQHandler+0x1b4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d04a      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a2d      	ldr	r2, [pc, #180]	@ (80039b0 <HAL_DMA_IRQHandler+0x1b8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d045      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a2b      	ldr	r2, [pc, #172]	@ (80039b4 <HAL_DMA_IRQHandler+0x1bc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d040      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a2a      	ldr	r2, [pc, #168]	@ (80039b8 <HAL_DMA_IRQHandler+0x1c0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d03b      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a28      	ldr	r2, [pc, #160]	@ (80039bc <HAL_DMA_IRQHandler+0x1c4>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d036      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a27      	ldr	r2, [pc, #156]	@ (80039c0 <HAL_DMA_IRQHandler+0x1c8>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d031      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a25      	ldr	r2, [pc, #148]	@ (80039c4 <HAL_DMA_IRQHandler+0x1cc>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02c      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a24      	ldr	r2, [pc, #144]	@ (80039c8 <HAL_DMA_IRQHandler+0x1d0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d027      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a22      	ldr	r2, [pc, #136]	@ (80039cc <HAL_DMA_IRQHandler+0x1d4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d022      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a21      	ldr	r2, [pc, #132]	@ (80039d0 <HAL_DMA_IRQHandler+0x1d8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d01d      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a1f      	ldr	r2, [pc, #124]	@ (80039d4 <HAL_DMA_IRQHandler+0x1dc>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d018      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a1e      	ldr	r2, [pc, #120]	@ (80039d8 <HAL_DMA_IRQHandler+0x1e0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d013      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a1c      	ldr	r2, [pc, #112]	@ (80039dc <HAL_DMA_IRQHandler+0x1e4>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d00e      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a1b      	ldr	r2, [pc, #108]	@ (80039e0 <HAL_DMA_IRQHandler+0x1e8>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d009      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4a19      	ldr	r2, [pc, #100]	@ (80039e4 <HAL_DMA_IRQHandler+0x1ec>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d004      	beq.n	800398c <HAL_DMA_IRQHandler+0x194>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a18      	ldr	r2, [pc, #96]	@ (80039e8 <HAL_DMA_IRQHandler+0x1f0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d12f      	bne.n	80039ec <HAL_DMA_IRQHandler+0x1f4>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b00      	cmp	r3, #0
 8003998:	bf14      	ite	ne
 800399a:	2301      	movne	r3, #1
 800399c:	2300      	moveq	r3, #0
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	e02e      	b.n	8003a00 <HAL_DMA_IRQHandler+0x208>
 80039a2:	bf00      	nop
 80039a4:	24000020 	.word	0x24000020
 80039a8:	1b4e81b5 	.word	0x1b4e81b5
 80039ac:	40020010 	.word	0x40020010
 80039b0:	40020028 	.word	0x40020028
 80039b4:	40020040 	.word	0x40020040
 80039b8:	40020058 	.word	0x40020058
 80039bc:	40020070 	.word	0x40020070
 80039c0:	40020088 	.word	0x40020088
 80039c4:	400200a0 	.word	0x400200a0
 80039c8:	400200b8 	.word	0x400200b8
 80039cc:	40020410 	.word	0x40020410
 80039d0:	40020428 	.word	0x40020428
 80039d4:	40020440 	.word	0x40020440
 80039d8:	40020458 	.word	0x40020458
 80039dc:	40020470 	.word	0x40020470
 80039e0:	40020488 	.word	0x40020488
 80039e4:	400204a0 	.word	0x400204a0
 80039e8:	400204b8 	.word	0x400204b8
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0308 	and.w	r3, r3, #8
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bf14      	ite	ne
 80039fa:	2301      	movne	r3, #1
 80039fc:	2300      	moveq	r3, #0
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d015      	beq.n	8003a30 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0204 	bic.w	r2, r2, #4
 8003a12:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a18:	f003 031f 	and.w	r3, r3, #31
 8003a1c:	2208      	movs	r2, #8
 8003a1e:	409a      	lsls	r2, r3
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a28:	f043 0201 	orr.w	r2, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a34:	f003 031f 	and.w	r3, r3, #31
 8003a38:	69ba      	ldr	r2, [r7, #24]
 8003a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d06e      	beq.n	8003b24 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a69      	ldr	r2, [pc, #420]	@ (8003bf0 <HAL_DMA_IRQHandler+0x3f8>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d04a      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a67      	ldr	r2, [pc, #412]	@ (8003bf4 <HAL_DMA_IRQHandler+0x3fc>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d045      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a66      	ldr	r2, [pc, #408]	@ (8003bf8 <HAL_DMA_IRQHandler+0x400>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d040      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a64      	ldr	r2, [pc, #400]	@ (8003bfc <HAL_DMA_IRQHandler+0x404>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d03b      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a63      	ldr	r2, [pc, #396]	@ (8003c00 <HAL_DMA_IRQHandler+0x408>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d036      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a61      	ldr	r2, [pc, #388]	@ (8003c04 <HAL_DMA_IRQHandler+0x40c>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d031      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a60      	ldr	r2, [pc, #384]	@ (8003c08 <HAL_DMA_IRQHandler+0x410>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d02c      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a5e      	ldr	r2, [pc, #376]	@ (8003c0c <HAL_DMA_IRQHandler+0x414>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d027      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a5d      	ldr	r2, [pc, #372]	@ (8003c10 <HAL_DMA_IRQHandler+0x418>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d022      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a5b      	ldr	r2, [pc, #364]	@ (8003c14 <HAL_DMA_IRQHandler+0x41c>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d01d      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a5a      	ldr	r2, [pc, #360]	@ (8003c18 <HAL_DMA_IRQHandler+0x420>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d018      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a58      	ldr	r2, [pc, #352]	@ (8003c1c <HAL_DMA_IRQHandler+0x424>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a57      	ldr	r2, [pc, #348]	@ (8003c20 <HAL_DMA_IRQHandler+0x428>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d00e      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a55      	ldr	r2, [pc, #340]	@ (8003c24 <HAL_DMA_IRQHandler+0x42c>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d009      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a54      	ldr	r2, [pc, #336]	@ (8003c28 <HAL_DMA_IRQHandler+0x430>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d004      	beq.n	8003ae6 <HAL_DMA_IRQHandler+0x2ee>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a52      	ldr	r2, [pc, #328]	@ (8003c2c <HAL_DMA_IRQHandler+0x434>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d10a      	bne.n	8003afc <HAL_DMA_IRQHandler+0x304>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	bf14      	ite	ne
 8003af4:	2301      	movne	r3, #1
 8003af6:	2300      	moveq	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	e003      	b.n	8003b04 <HAL_DMA_IRQHandler+0x30c>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2300      	movs	r3, #0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00d      	beq.n	8003b24 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0c:	f003 031f 	and.w	r3, r3, #31
 8003b10:	2201      	movs	r2, #1
 8003b12:	409a      	lsls	r2, r3
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b1c:	f043 0202 	orr.w	r2, r3, #2
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b28:	f003 031f 	and.w	r3, r3, #31
 8003b2c:	2204      	movs	r2, #4
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	69bb      	ldr	r3, [r7, #24]
 8003b32:	4013      	ands	r3, r2
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	f000 808f 	beq.w	8003c58 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8003bf0 <HAL_DMA_IRQHandler+0x3f8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d04a      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a2a      	ldr	r2, [pc, #168]	@ (8003bf4 <HAL_DMA_IRQHandler+0x3fc>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d045      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a29      	ldr	r2, [pc, #164]	@ (8003bf8 <HAL_DMA_IRQHandler+0x400>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d040      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a27      	ldr	r2, [pc, #156]	@ (8003bfc <HAL_DMA_IRQHandler+0x404>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d03b      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a26      	ldr	r2, [pc, #152]	@ (8003c00 <HAL_DMA_IRQHandler+0x408>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d036      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a24      	ldr	r2, [pc, #144]	@ (8003c04 <HAL_DMA_IRQHandler+0x40c>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d031      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a23      	ldr	r2, [pc, #140]	@ (8003c08 <HAL_DMA_IRQHandler+0x410>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d02c      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a21      	ldr	r2, [pc, #132]	@ (8003c0c <HAL_DMA_IRQHandler+0x414>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d027      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a20      	ldr	r2, [pc, #128]	@ (8003c10 <HAL_DMA_IRQHandler+0x418>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d022      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a1e      	ldr	r2, [pc, #120]	@ (8003c14 <HAL_DMA_IRQHandler+0x41c>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d01d      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a1d      	ldr	r2, [pc, #116]	@ (8003c18 <HAL_DMA_IRQHandler+0x420>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d018      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a1b      	ldr	r2, [pc, #108]	@ (8003c1c <HAL_DMA_IRQHandler+0x424>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d013      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a1a      	ldr	r2, [pc, #104]	@ (8003c20 <HAL_DMA_IRQHandler+0x428>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d00e      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a18      	ldr	r2, [pc, #96]	@ (8003c24 <HAL_DMA_IRQHandler+0x42c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d009      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a17      	ldr	r2, [pc, #92]	@ (8003c28 <HAL_DMA_IRQHandler+0x430>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d004      	beq.n	8003bda <HAL_DMA_IRQHandler+0x3e2>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a15      	ldr	r2, [pc, #84]	@ (8003c2c <HAL_DMA_IRQHandler+0x434>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d12a      	bne.n	8003c30 <HAL_DMA_IRQHandler+0x438>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bf14      	ite	ne
 8003be8:	2301      	movne	r3, #1
 8003bea:	2300      	moveq	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	e023      	b.n	8003c38 <HAL_DMA_IRQHandler+0x440>
 8003bf0:	40020010 	.word	0x40020010
 8003bf4:	40020028 	.word	0x40020028
 8003bf8:	40020040 	.word	0x40020040
 8003bfc:	40020058 	.word	0x40020058
 8003c00:	40020070 	.word	0x40020070
 8003c04:	40020088 	.word	0x40020088
 8003c08:	400200a0 	.word	0x400200a0
 8003c0c:	400200b8 	.word	0x400200b8
 8003c10:	40020410 	.word	0x40020410
 8003c14:	40020428 	.word	0x40020428
 8003c18:	40020440 	.word	0x40020440
 8003c1c:	40020458 	.word	0x40020458
 8003c20:	40020470 	.word	0x40020470
 8003c24:	40020488 	.word	0x40020488
 8003c28:	400204a0 	.word	0x400204a0
 8003c2c:	400204b8 	.word	0x400204b8
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2300      	movs	r3, #0
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00d      	beq.n	8003c58 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c40:	f003 031f 	and.w	r3, r3, #31
 8003c44:	2204      	movs	r2, #4
 8003c46:	409a      	lsls	r2, r3
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c50:	f043 0204 	orr.w	r2, r3, #4
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c5c:	f003 031f 	and.w	r3, r3, #31
 8003c60:	2210      	movs	r2, #16
 8003c62:	409a      	lsls	r2, r3
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	4013      	ands	r3, r2
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 80a6 	beq.w	8003dba <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4a85      	ldr	r2, [pc, #532]	@ (8003e88 <HAL_DMA_IRQHandler+0x690>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d04a      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a83      	ldr	r2, [pc, #524]	@ (8003e8c <HAL_DMA_IRQHandler+0x694>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d045      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	4a82      	ldr	r2, [pc, #520]	@ (8003e90 <HAL_DMA_IRQHandler+0x698>)
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d040      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a80      	ldr	r2, [pc, #512]	@ (8003e94 <HAL_DMA_IRQHandler+0x69c>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d03b      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a7f      	ldr	r2, [pc, #508]	@ (8003e98 <HAL_DMA_IRQHandler+0x6a0>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d036      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a7d      	ldr	r2, [pc, #500]	@ (8003e9c <HAL_DMA_IRQHandler+0x6a4>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d031      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a7c      	ldr	r2, [pc, #496]	@ (8003ea0 <HAL_DMA_IRQHandler+0x6a8>)
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d02c      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a7a      	ldr	r2, [pc, #488]	@ (8003ea4 <HAL_DMA_IRQHandler+0x6ac>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d027      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a79      	ldr	r2, [pc, #484]	@ (8003ea8 <HAL_DMA_IRQHandler+0x6b0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d022      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a77      	ldr	r2, [pc, #476]	@ (8003eac <HAL_DMA_IRQHandler+0x6b4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d01d      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a76      	ldr	r2, [pc, #472]	@ (8003eb0 <HAL_DMA_IRQHandler+0x6b8>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d018      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a74      	ldr	r2, [pc, #464]	@ (8003eb4 <HAL_DMA_IRQHandler+0x6bc>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d013      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a73      	ldr	r2, [pc, #460]	@ (8003eb8 <HAL_DMA_IRQHandler+0x6c0>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d00e      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a71      	ldr	r2, [pc, #452]	@ (8003ebc <HAL_DMA_IRQHandler+0x6c4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d009      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a70      	ldr	r2, [pc, #448]	@ (8003ec0 <HAL_DMA_IRQHandler+0x6c8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d004      	beq.n	8003d0e <HAL_DMA_IRQHandler+0x516>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec4 <HAL_DMA_IRQHandler+0x6cc>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d10a      	bne.n	8003d24 <HAL_DMA_IRQHandler+0x52c>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	bf14      	ite	ne
 8003d1c:	2301      	movne	r3, #1
 8003d1e:	2300      	moveq	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	e009      	b.n	8003d38 <HAL_DMA_IRQHandler+0x540>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 0304 	and.w	r3, r3, #4
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	bf14      	ite	ne
 8003d32:	2301      	movne	r3, #1
 8003d34:	2300      	moveq	r3, #0
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d03e      	beq.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d40:	f003 031f 	and.w	r3, r3, #31
 8003d44:	2210      	movs	r2, #16
 8003d46:	409a      	lsls	r2, r3
 8003d48:	6a3b      	ldr	r3, [r7, #32]
 8003d4a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d018      	beq.n	8003d8c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d108      	bne.n	8003d7a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d024      	beq.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4798      	blx	r3
 8003d78:	e01f      	b.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d01b      	beq.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	4798      	blx	r3
 8003d8a:	e016      	b.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d107      	bne.n	8003daa <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 0208 	bic.w	r2, r2, #8
 8003da8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db6:	6878      	ldr	r0, [r7, #4]
 8003db8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	409a      	lsls	r2, r3
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 8110 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e88 <HAL_DMA_IRQHandler+0x690>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d04a      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a2b      	ldr	r2, [pc, #172]	@ (8003e8c <HAL_DMA_IRQHandler+0x694>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d045      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a29      	ldr	r2, [pc, #164]	@ (8003e90 <HAL_DMA_IRQHandler+0x698>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d040      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a28      	ldr	r2, [pc, #160]	@ (8003e94 <HAL_DMA_IRQHandler+0x69c>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d03b      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a26      	ldr	r2, [pc, #152]	@ (8003e98 <HAL_DMA_IRQHandler+0x6a0>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d036      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a25      	ldr	r2, [pc, #148]	@ (8003e9c <HAL_DMA_IRQHandler+0x6a4>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d031      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a23      	ldr	r2, [pc, #140]	@ (8003ea0 <HAL_DMA_IRQHandler+0x6a8>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d02c      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a22      	ldr	r2, [pc, #136]	@ (8003ea4 <HAL_DMA_IRQHandler+0x6ac>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d027      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a20      	ldr	r2, [pc, #128]	@ (8003ea8 <HAL_DMA_IRQHandler+0x6b0>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d022      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a1f      	ldr	r2, [pc, #124]	@ (8003eac <HAL_DMA_IRQHandler+0x6b4>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01d      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1d      	ldr	r2, [pc, #116]	@ (8003eb0 <HAL_DMA_IRQHandler+0x6b8>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d018      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1c      	ldr	r2, [pc, #112]	@ (8003eb4 <HAL_DMA_IRQHandler+0x6bc>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d013      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8003eb8 <HAL_DMA_IRQHandler+0x6c0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00e      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a19      	ldr	r2, [pc, #100]	@ (8003ebc <HAL_DMA_IRQHandler+0x6c4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a17      	ldr	r2, [pc, #92]	@ (8003ec0 <HAL_DMA_IRQHandler+0x6c8>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x678>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a16      	ldr	r2, [pc, #88]	@ (8003ec4 <HAL_DMA_IRQHandler+0x6cc>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d12b      	bne.n	8003ec8 <HAL_DMA_IRQHandler+0x6d0>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0310 	and.w	r3, r3, #16
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	bf14      	ite	ne
 8003e7e:	2301      	movne	r3, #1
 8003e80:	2300      	moveq	r3, #0
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	e02a      	b.n	8003edc <HAL_DMA_IRQHandler+0x6e4>
 8003e86:	bf00      	nop
 8003e88:	40020010 	.word	0x40020010
 8003e8c:	40020028 	.word	0x40020028
 8003e90:	40020040 	.word	0x40020040
 8003e94:	40020058 	.word	0x40020058
 8003e98:	40020070 	.word	0x40020070
 8003e9c:	40020088 	.word	0x40020088
 8003ea0:	400200a0 	.word	0x400200a0
 8003ea4:	400200b8 	.word	0x400200b8
 8003ea8:	40020410 	.word	0x40020410
 8003eac:	40020428 	.word	0x40020428
 8003eb0:	40020440 	.word	0x40020440
 8003eb4:	40020458 	.word	0x40020458
 8003eb8:	40020470 	.word	0x40020470
 8003ebc:	40020488 	.word	0x40020488
 8003ec0:	400204a0 	.word	0x400204a0
 8003ec4:	400204b8 	.word	0x400204b8
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	bf14      	ite	ne
 8003ed6:	2301      	movne	r3, #1
 8003ed8:	2300      	moveq	r3, #0
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	f000 8087 	beq.w	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2220      	movs	r2, #32
 8003eec:	409a      	lsls	r2, r3
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	2b04      	cmp	r3, #4
 8003efc:	d139      	bne.n	8003f72 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f022 0216 	bic.w	r2, r2, #22
 8003f0c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	695a      	ldr	r2, [r3, #20]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f1c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d103      	bne.n	8003f2e <HAL_DMA_IRQHandler+0x736>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d007      	beq.n	8003f3e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f022 0208 	bic.w	r2, r2, #8
 8003f3c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f42:	f003 031f 	and.w	r3, r3, #31
 8003f46:	223f      	movs	r2, #63	@ 0x3f
 8003f48:	409a      	lsls	r2, r3
 8003f4a:	6a3b      	ldr	r3, [r7, #32]
 8003f4c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2201      	movs	r2, #1
 8003f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	f000 834a 	beq.w	80045fc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	4798      	blx	r3
          }
          return;
 8003f70:	e344      	b.n	80045fc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d018      	beq.n	8003fb2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d108      	bne.n	8003fa0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d02c      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e027      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d023      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	4798      	blx	r3
 8003fb0:	e01e      	b.n	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10f      	bne.n	8003fe0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f022 0210 	bic.w	r2, r2, #16
 8003fce:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 8306 	beq.w	8004606 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	f000 8088 	beq.w	8004118 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2204      	movs	r2, #4
 800400c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a7a      	ldr	r2, [pc, #488]	@ (8004200 <HAL_DMA_IRQHandler+0xa08>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d04a      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a79      	ldr	r2, [pc, #484]	@ (8004204 <HAL_DMA_IRQHandler+0xa0c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d045      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a77      	ldr	r2, [pc, #476]	@ (8004208 <HAL_DMA_IRQHandler+0xa10>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d040      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a76      	ldr	r2, [pc, #472]	@ (800420c <HAL_DMA_IRQHandler+0xa14>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d03b      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a74      	ldr	r2, [pc, #464]	@ (8004210 <HAL_DMA_IRQHandler+0xa18>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d036      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a73      	ldr	r2, [pc, #460]	@ (8004214 <HAL_DMA_IRQHandler+0xa1c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d031      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a71      	ldr	r2, [pc, #452]	@ (8004218 <HAL_DMA_IRQHandler+0xa20>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d02c      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a70      	ldr	r2, [pc, #448]	@ (800421c <HAL_DMA_IRQHandler+0xa24>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d027      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a6e      	ldr	r2, [pc, #440]	@ (8004220 <HAL_DMA_IRQHandler+0xa28>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d022      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a6d      	ldr	r2, [pc, #436]	@ (8004224 <HAL_DMA_IRQHandler+0xa2c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d01d      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a6b      	ldr	r2, [pc, #428]	@ (8004228 <HAL_DMA_IRQHandler+0xa30>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d018      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a6a      	ldr	r2, [pc, #424]	@ (800422c <HAL_DMA_IRQHandler+0xa34>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d013      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a68      	ldr	r2, [pc, #416]	@ (8004230 <HAL_DMA_IRQHandler+0xa38>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d00e      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a67      	ldr	r2, [pc, #412]	@ (8004234 <HAL_DMA_IRQHandler+0xa3c>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d009      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a65      	ldr	r2, [pc, #404]	@ (8004238 <HAL_DMA_IRQHandler+0xa40>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d004      	beq.n	80040b0 <HAL_DMA_IRQHandler+0x8b8>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a64      	ldr	r2, [pc, #400]	@ (800423c <HAL_DMA_IRQHandler+0xa44>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d108      	bne.n	80040c2 <HAL_DMA_IRQHandler+0x8ca>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 0201 	bic.w	r2, r2, #1
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	e007      	b.n	80040d2 <HAL_DMA_IRQHandler+0x8da>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0201 	bic.w	r2, r2, #1
 80040d0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	3301      	adds	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040da:	429a      	cmp	r2, r3
 80040dc:	d307      	bcc.n	80040ee <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f2      	bne.n	80040d2 <HAL_DMA_IRQHandler+0x8da>
 80040ec:	e000      	b.n	80040f0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80040ee:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d004      	beq.n	8004108 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2203      	movs	r2, #3
 8004102:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8004106:	e003      	b.n	8004110 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2201      	movs	r2, #1
 800410c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800411c:	2b00      	cmp	r3, #0
 800411e:	f000 8272 	beq.w	8004606 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	4798      	blx	r3
 800412a:	e26c      	b.n	8004606 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a43      	ldr	r2, [pc, #268]	@ (8004240 <HAL_DMA_IRQHandler+0xa48>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d022      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a42      	ldr	r2, [pc, #264]	@ (8004244 <HAL_DMA_IRQHandler+0xa4c>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d01d      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a40      	ldr	r2, [pc, #256]	@ (8004248 <HAL_DMA_IRQHandler+0xa50>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d018      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a3f      	ldr	r2, [pc, #252]	@ (800424c <HAL_DMA_IRQHandler+0xa54>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d013      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a3d      	ldr	r2, [pc, #244]	@ (8004250 <HAL_DMA_IRQHandler+0xa58>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00e      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a3c      	ldr	r2, [pc, #240]	@ (8004254 <HAL_DMA_IRQHandler+0xa5c>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d009      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a3a      	ldr	r2, [pc, #232]	@ (8004258 <HAL_DMA_IRQHandler+0xa60>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d004      	beq.n	800417c <HAL_DMA_IRQHandler+0x984>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a39      	ldr	r2, [pc, #228]	@ (800425c <HAL_DMA_IRQHandler+0xa64>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d101      	bne.n	8004180 <HAL_DMA_IRQHandler+0x988>
 800417c:	2301      	movs	r3, #1
 800417e:	e000      	b.n	8004182 <HAL_DMA_IRQHandler+0x98a>
 8004180:	2300      	movs	r3, #0
 8004182:	2b00      	cmp	r3, #0
 8004184:	f000 823f 	beq.w	8004606 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004194:	f003 031f 	and.w	r3, r3, #31
 8004198:	2204      	movs	r2, #4
 800419a:	409a      	lsls	r2, r3
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	4013      	ands	r3, r2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f000 80cd 	beq.w	8004340 <HAL_DMA_IRQHandler+0xb48>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f003 0304 	and.w	r3, r3, #4
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f000 80c7 	beq.w	8004340 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041b6:	f003 031f 	and.w	r3, r3, #31
 80041ba:	2204      	movs	r2, #4
 80041bc:	409a      	lsls	r2, r3
 80041be:	69fb      	ldr	r3, [r7, #28]
 80041c0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d049      	beq.n	8004260 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d109      	bne.n	80041ea <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041da:	2b00      	cmp	r3, #0
 80041dc:	f000 8210 	beq.w	8004600 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041e8:	e20a      	b.n	8004600 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	f000 8206 	beq.w	8004600 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041fc:	e200      	b.n	8004600 <HAL_DMA_IRQHandler+0xe08>
 80041fe:	bf00      	nop
 8004200:	40020010 	.word	0x40020010
 8004204:	40020028 	.word	0x40020028
 8004208:	40020040 	.word	0x40020040
 800420c:	40020058 	.word	0x40020058
 8004210:	40020070 	.word	0x40020070
 8004214:	40020088 	.word	0x40020088
 8004218:	400200a0 	.word	0x400200a0
 800421c:	400200b8 	.word	0x400200b8
 8004220:	40020410 	.word	0x40020410
 8004224:	40020428 	.word	0x40020428
 8004228:	40020440 	.word	0x40020440
 800422c:	40020458 	.word	0x40020458
 8004230:	40020470 	.word	0x40020470
 8004234:	40020488 	.word	0x40020488
 8004238:	400204a0 	.word	0x400204a0
 800423c:	400204b8 	.word	0x400204b8
 8004240:	58025408 	.word	0x58025408
 8004244:	5802541c 	.word	0x5802541c
 8004248:	58025430 	.word	0x58025430
 800424c:	58025444 	.word	0x58025444
 8004250:	58025458 	.word	0x58025458
 8004254:	5802546c 	.word	0x5802546c
 8004258:	58025480 	.word	0x58025480
 800425c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	f003 0320 	and.w	r3, r3, #32
 8004266:	2b00      	cmp	r3, #0
 8004268:	d160      	bne.n	800432c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a7f      	ldr	r2, [pc, #508]	@ (800446c <HAL_DMA_IRQHandler+0xc74>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d04a      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a7d      	ldr	r2, [pc, #500]	@ (8004470 <HAL_DMA_IRQHandler+0xc78>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d045      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a7c      	ldr	r2, [pc, #496]	@ (8004474 <HAL_DMA_IRQHandler+0xc7c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d040      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a7a      	ldr	r2, [pc, #488]	@ (8004478 <HAL_DMA_IRQHandler+0xc80>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d03b      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a79      	ldr	r2, [pc, #484]	@ (800447c <HAL_DMA_IRQHandler+0xc84>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d036      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a77      	ldr	r2, [pc, #476]	@ (8004480 <HAL_DMA_IRQHandler+0xc88>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d031      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a76      	ldr	r2, [pc, #472]	@ (8004484 <HAL_DMA_IRQHandler+0xc8c>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d02c      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a74      	ldr	r2, [pc, #464]	@ (8004488 <HAL_DMA_IRQHandler+0xc90>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d027      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a73      	ldr	r2, [pc, #460]	@ (800448c <HAL_DMA_IRQHandler+0xc94>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d022      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a71      	ldr	r2, [pc, #452]	@ (8004490 <HAL_DMA_IRQHandler+0xc98>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d01d      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a70      	ldr	r2, [pc, #448]	@ (8004494 <HAL_DMA_IRQHandler+0xc9c>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d018      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a6e      	ldr	r2, [pc, #440]	@ (8004498 <HAL_DMA_IRQHandler+0xca0>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d013      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a6d      	ldr	r2, [pc, #436]	@ (800449c <HAL_DMA_IRQHandler+0xca4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d00e      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a6b      	ldr	r2, [pc, #428]	@ (80044a0 <HAL_DMA_IRQHandler+0xca8>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d009      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a6a      	ldr	r2, [pc, #424]	@ (80044a4 <HAL_DMA_IRQHandler+0xcac>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d004      	beq.n	800430a <HAL_DMA_IRQHandler+0xb12>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a68      	ldr	r2, [pc, #416]	@ (80044a8 <HAL_DMA_IRQHandler+0xcb0>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d108      	bne.n	800431c <HAL_DMA_IRQHandler+0xb24>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f022 0208 	bic.w	r2, r2, #8
 8004318:	601a      	str	r2, [r3, #0]
 800431a:	e007      	b.n	800432c <HAL_DMA_IRQHandler+0xb34>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0204 	bic.w	r2, r2, #4
 800432a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004330:	2b00      	cmp	r3, #0
 8004332:	f000 8165 	beq.w	8004600 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800433e:	e15f      	b.n	8004600 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004344:	f003 031f 	and.w	r3, r3, #31
 8004348:	2202      	movs	r2, #2
 800434a:	409a      	lsls	r2, r3
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	4013      	ands	r3, r2
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 80c5 	beq.w	80044e0 <HAL_DMA_IRQHandler+0xce8>
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 80bf 	beq.w	80044e0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004366:	f003 031f 	and.w	r3, r3, #31
 800436a:	2202      	movs	r2, #2
 800436c:	409a      	lsls	r2, r3
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d018      	beq.n	80043ae <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d109      	bne.n	800439a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 813a 	beq.w	8004604 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004398:	e134      	b.n	8004604 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 8130 	beq.w	8004604 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80043ac:	e12a      	b.n	8004604 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f040 8089 	bne.w	80044cc <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a2b      	ldr	r2, [pc, #172]	@ (800446c <HAL_DMA_IRQHandler+0xc74>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d04a      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a29      	ldr	r2, [pc, #164]	@ (8004470 <HAL_DMA_IRQHandler+0xc78>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d045      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a28      	ldr	r2, [pc, #160]	@ (8004474 <HAL_DMA_IRQHandler+0xc7c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d040      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a26      	ldr	r2, [pc, #152]	@ (8004478 <HAL_DMA_IRQHandler+0xc80>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d03b      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a25      	ldr	r2, [pc, #148]	@ (800447c <HAL_DMA_IRQHandler+0xc84>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d036      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a23      	ldr	r2, [pc, #140]	@ (8004480 <HAL_DMA_IRQHandler+0xc88>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d031      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a22      	ldr	r2, [pc, #136]	@ (8004484 <HAL_DMA_IRQHandler+0xc8c>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d02c      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a20      	ldr	r2, [pc, #128]	@ (8004488 <HAL_DMA_IRQHandler+0xc90>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d027      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a1f      	ldr	r2, [pc, #124]	@ (800448c <HAL_DMA_IRQHandler+0xc94>)
 8004410:	4293      	cmp	r3, r2
 8004412:	d022      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a1d      	ldr	r2, [pc, #116]	@ (8004490 <HAL_DMA_IRQHandler+0xc98>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d01d      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	4a1c      	ldr	r2, [pc, #112]	@ (8004494 <HAL_DMA_IRQHandler+0xc9c>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d018      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4a1a      	ldr	r2, [pc, #104]	@ (8004498 <HAL_DMA_IRQHandler+0xca0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d013      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a19      	ldr	r2, [pc, #100]	@ (800449c <HAL_DMA_IRQHandler+0xca4>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00e      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a17      	ldr	r2, [pc, #92]	@ (80044a0 <HAL_DMA_IRQHandler+0xca8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d009      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a16      	ldr	r2, [pc, #88]	@ (80044a4 <HAL_DMA_IRQHandler+0xcac>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d004      	beq.n	800445a <HAL_DMA_IRQHandler+0xc62>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a14      	ldr	r2, [pc, #80]	@ (80044a8 <HAL_DMA_IRQHandler+0xcb0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d128      	bne.n	80044ac <HAL_DMA_IRQHandler+0xcb4>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f022 0214 	bic.w	r2, r2, #20
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	e027      	b.n	80044bc <HAL_DMA_IRQHandler+0xcc4>
 800446c:	40020010 	.word	0x40020010
 8004470:	40020028 	.word	0x40020028
 8004474:	40020040 	.word	0x40020040
 8004478:	40020058 	.word	0x40020058
 800447c:	40020070 	.word	0x40020070
 8004480:	40020088 	.word	0x40020088
 8004484:	400200a0 	.word	0x400200a0
 8004488:	400200b8 	.word	0x400200b8
 800448c:	40020410 	.word	0x40020410
 8004490:	40020428 	.word	0x40020428
 8004494:	40020440 	.word	0x40020440
 8004498:	40020458 	.word	0x40020458
 800449c:	40020470 	.word	0x40020470
 80044a0:	40020488 	.word	0x40020488
 80044a4:	400204a0 	.word	0x400204a0
 80044a8:	400204b8 	.word	0x400204b8
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 020a 	bic.w	r2, r2, #10
 80044ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 8097 	beq.w	8004604 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80044de:	e091      	b.n	8004604 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e4:	f003 031f 	and.w	r3, r3, #31
 80044e8:	2208      	movs	r2, #8
 80044ea:	409a      	lsls	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	f000 8088 	beq.w	8004606 <HAL_DMA_IRQHandler+0xe0e>
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f000 8082 	beq.w	8004606 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a41      	ldr	r2, [pc, #260]	@ (800460c <HAL_DMA_IRQHandler+0xe14>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d04a      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a3f      	ldr	r2, [pc, #252]	@ (8004610 <HAL_DMA_IRQHandler+0xe18>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d045      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a3e      	ldr	r2, [pc, #248]	@ (8004614 <HAL_DMA_IRQHandler+0xe1c>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d040      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a3c      	ldr	r2, [pc, #240]	@ (8004618 <HAL_DMA_IRQHandler+0xe20>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d03b      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a3b      	ldr	r2, [pc, #236]	@ (800461c <HAL_DMA_IRQHandler+0xe24>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d036      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a39      	ldr	r2, [pc, #228]	@ (8004620 <HAL_DMA_IRQHandler+0xe28>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d031      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a38      	ldr	r2, [pc, #224]	@ (8004624 <HAL_DMA_IRQHandler+0xe2c>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d02c      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a36      	ldr	r2, [pc, #216]	@ (8004628 <HAL_DMA_IRQHandler+0xe30>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d027      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a35      	ldr	r2, [pc, #212]	@ (800462c <HAL_DMA_IRQHandler+0xe34>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d022      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a33      	ldr	r2, [pc, #204]	@ (8004630 <HAL_DMA_IRQHandler+0xe38>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d01d      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a32      	ldr	r2, [pc, #200]	@ (8004634 <HAL_DMA_IRQHandler+0xe3c>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d018      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a30      	ldr	r2, [pc, #192]	@ (8004638 <HAL_DMA_IRQHandler+0xe40>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2f      	ldr	r2, [pc, #188]	@ (800463c <HAL_DMA_IRQHandler+0xe44>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d00e      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a2d      	ldr	r2, [pc, #180]	@ (8004640 <HAL_DMA_IRQHandler+0xe48>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d009      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a2c      	ldr	r2, [pc, #176]	@ (8004644 <HAL_DMA_IRQHandler+0xe4c>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d004      	beq.n	80045a2 <HAL_DMA_IRQHandler+0xdaa>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a2a      	ldr	r2, [pc, #168]	@ (8004648 <HAL_DMA_IRQHandler+0xe50>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d108      	bne.n	80045b4 <HAL_DMA_IRQHandler+0xdbc>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f022 021c 	bic.w	r2, r2, #28
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	e007      	b.n	80045c4 <HAL_DMA_IRQHandler+0xdcc>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 020e 	bic.w	r2, r2, #14
 80045c2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045c8:	f003 031f 	and.w	r3, r3, #31
 80045cc:	2201      	movs	r2, #1
 80045ce:	409a      	lsls	r2, r3
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2201      	movs	r2, #1
 80045de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d009      	beq.n	8004606 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	4798      	blx	r3
 80045fa:	e004      	b.n	8004606 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80045fc:	bf00      	nop
 80045fe:	e002      	b.n	8004606 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004600:	bf00      	nop
 8004602:	e000      	b.n	8004606 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004604:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004606:	3728      	adds	r7, #40	@ 0x28
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	40020010 	.word	0x40020010
 8004610:	40020028 	.word	0x40020028
 8004614:	40020040 	.word	0x40020040
 8004618:	40020058 	.word	0x40020058
 800461c:	40020070 	.word	0x40020070
 8004620:	40020088 	.word	0x40020088
 8004624:	400200a0 	.word	0x400200a0
 8004628:	400200b8 	.word	0x400200b8
 800462c:	40020410 	.word	0x40020410
 8004630:	40020428 	.word	0x40020428
 8004634:	40020440 	.word	0x40020440
 8004638:	40020458 	.word	0x40020458
 800463c:	40020470 	.word	0x40020470
 8004640:	40020488 	.word	0x40020488
 8004644:	400204a0 	.word	0x400204a0
 8004648:	400204b8 	.word	0x400204b8

0800464c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a42      	ldr	r2, [pc, #264]	@ (8004764 <DMA_CalcBaseAndBitshift+0x118>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d04a      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a41      	ldr	r2, [pc, #260]	@ (8004768 <DMA_CalcBaseAndBitshift+0x11c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d045      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a3f      	ldr	r2, [pc, #252]	@ (800476c <DMA_CalcBaseAndBitshift+0x120>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d040      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a3e      	ldr	r2, [pc, #248]	@ (8004770 <DMA_CalcBaseAndBitshift+0x124>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d03b      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a3c      	ldr	r2, [pc, #240]	@ (8004774 <DMA_CalcBaseAndBitshift+0x128>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d036      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a3b      	ldr	r2, [pc, #236]	@ (8004778 <DMA_CalcBaseAndBitshift+0x12c>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d031      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a39      	ldr	r2, [pc, #228]	@ (800477c <DMA_CalcBaseAndBitshift+0x130>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d02c      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a38      	ldr	r2, [pc, #224]	@ (8004780 <DMA_CalcBaseAndBitshift+0x134>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d027      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4a36      	ldr	r2, [pc, #216]	@ (8004784 <DMA_CalcBaseAndBitshift+0x138>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d022      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a35      	ldr	r2, [pc, #212]	@ (8004788 <DMA_CalcBaseAndBitshift+0x13c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d01d      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a33      	ldr	r2, [pc, #204]	@ (800478c <DMA_CalcBaseAndBitshift+0x140>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d018      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a32      	ldr	r2, [pc, #200]	@ (8004790 <DMA_CalcBaseAndBitshift+0x144>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d013      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a30      	ldr	r2, [pc, #192]	@ (8004794 <DMA_CalcBaseAndBitshift+0x148>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d00e      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a2f      	ldr	r2, [pc, #188]	@ (8004798 <DMA_CalcBaseAndBitshift+0x14c>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d009      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a2d      	ldr	r2, [pc, #180]	@ (800479c <DMA_CalcBaseAndBitshift+0x150>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d004      	beq.n	80046f4 <DMA_CalcBaseAndBitshift+0xa8>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a2c      	ldr	r2, [pc, #176]	@ (80047a0 <DMA_CalcBaseAndBitshift+0x154>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d101      	bne.n	80046f8 <DMA_CalcBaseAndBitshift+0xac>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <DMA_CalcBaseAndBitshift+0xae>
 80046f8:	2300      	movs	r3, #0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d024      	beq.n	8004748 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	b2db      	uxtb	r3, r3
 8004704:	3b10      	subs	r3, #16
 8004706:	4a27      	ldr	r2, [pc, #156]	@ (80047a4 <DMA_CalcBaseAndBitshift+0x158>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	091b      	lsrs	r3, r3, #4
 800470e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	f003 0307 	and.w	r3, r3, #7
 8004716:	4a24      	ldr	r2, [pc, #144]	@ (80047a8 <DMA_CalcBaseAndBitshift+0x15c>)
 8004718:	5cd3      	ldrb	r3, [r2, r3]
 800471a:	461a      	mov	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b03      	cmp	r3, #3
 8004724:	d908      	bls.n	8004738 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	4b1f      	ldr	r3, [pc, #124]	@ (80047ac <DMA_CalcBaseAndBitshift+0x160>)
 800472e:	4013      	ands	r3, r2
 8004730:	1d1a      	adds	r2, r3, #4
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	659a      	str	r2, [r3, #88]	@ 0x58
 8004736:	e00d      	b.n	8004754 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	461a      	mov	r2, r3
 800473e:	4b1b      	ldr	r3, [pc, #108]	@ (80047ac <DMA_CalcBaseAndBitshift+0x160>)
 8004740:	4013      	ands	r3, r2
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	6593      	str	r3, [r2, #88]	@ 0x58
 8004746:	e005      	b.n	8004754 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004758:	4618      	mov	r0, r3
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	40020010 	.word	0x40020010
 8004768:	40020028 	.word	0x40020028
 800476c:	40020040 	.word	0x40020040
 8004770:	40020058 	.word	0x40020058
 8004774:	40020070 	.word	0x40020070
 8004778:	40020088 	.word	0x40020088
 800477c:	400200a0 	.word	0x400200a0
 8004780:	400200b8 	.word	0x400200b8
 8004784:	40020410 	.word	0x40020410
 8004788:	40020428 	.word	0x40020428
 800478c:	40020440 	.word	0x40020440
 8004790:	40020458 	.word	0x40020458
 8004794:	40020470 	.word	0x40020470
 8004798:	40020488 	.word	0x40020488
 800479c:	400204a0 	.word	0x400204a0
 80047a0:	400204b8 	.word	0x400204b8
 80047a4:	aaaaaaab 	.word	0xaaaaaaab
 80047a8:	0800a294 	.word	0x0800a294
 80047ac:	fffffc00 	.word	0xfffffc00

080047b0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047b8:	2300      	movs	r3, #0
 80047ba:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	699b      	ldr	r3, [r3, #24]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d120      	bne.n	8004806 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d858      	bhi.n	800487e <DMA_CheckFifoParam+0xce>
 80047cc:	a201      	add	r2, pc, #4	@ (adr r2, 80047d4 <DMA_CheckFifoParam+0x24>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047f7 	.word	0x080047f7
 80047dc:	080047e5 	.word	0x080047e5
 80047e0:	0800487f 	.word	0x0800487f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d048      	beq.n	8004882 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80047f4:	e045      	b.n	8004882 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047fa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047fe:	d142      	bne.n	8004886 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004804:	e03f      	b.n	8004886 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	699b      	ldr	r3, [r3, #24]
 800480a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800480e:	d123      	bne.n	8004858 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	2b03      	cmp	r3, #3
 8004816:	d838      	bhi.n	800488a <DMA_CheckFifoParam+0xda>
 8004818:	a201      	add	r2, pc, #4	@ (adr r2, 8004820 <DMA_CheckFifoParam+0x70>)
 800481a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800481e:	bf00      	nop
 8004820:	08004831 	.word	0x08004831
 8004824:	08004837 	.word	0x08004837
 8004828:	08004831 	.word	0x08004831
 800482c:	08004849 	.word	0x08004849
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	73fb      	strb	r3, [r7, #15]
        break;
 8004834:	e030      	b.n	8004898 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800483a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d025      	beq.n	800488e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004846:	e022      	b.n	800488e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004850:	d11f      	bne.n	8004892 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004856:	e01c      	b.n	8004892 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800485c:	2b02      	cmp	r3, #2
 800485e:	d902      	bls.n	8004866 <DMA_CheckFifoParam+0xb6>
 8004860:	2b03      	cmp	r3, #3
 8004862:	d003      	beq.n	800486c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004864:	e018      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	73fb      	strb	r3, [r7, #15]
        break;
 800486a:	e015      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004870:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00e      	beq.n	8004896 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
    break;
 800487c:	e00b      	b.n	8004896 <DMA_CheckFifoParam+0xe6>
        break;
 800487e:	bf00      	nop
 8004880:	e00a      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        break;
 8004882:	bf00      	nop
 8004884:	e008      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        break;
 8004886:	bf00      	nop
 8004888:	e006      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        break;
 800488a:	bf00      	nop
 800488c:	e004      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        break;
 800488e:	bf00      	nop
 8004890:	e002      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
        break;
 8004892:	bf00      	nop
 8004894:	e000      	b.n	8004898 <DMA_CheckFifoParam+0xe8>
    break;
 8004896:	bf00      	nop
    }
  }

  return status;
 8004898:	7bfb      	ldrb	r3, [r7, #15]
}
 800489a:	4618      	mov	r0, r3
 800489c:	3714      	adds	r7, #20
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop

080048a8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a38      	ldr	r2, [pc, #224]	@ (800499c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d022      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a36      	ldr	r2, [pc, #216]	@ (80049a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d01d      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a35      	ldr	r2, [pc, #212]	@ (80049a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d018      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a33      	ldr	r2, [pc, #204]	@ (80049a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d013      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a32      	ldr	r2, [pc, #200]	@ (80049ac <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d00e      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a30      	ldr	r2, [pc, #192]	@ (80049b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d009      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a2f      	ldr	r2, [pc, #188]	@ (80049b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d004      	beq.n	8004906 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a2d      	ldr	r2, [pc, #180]	@ (80049b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d101      	bne.n	800490a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800490a:	2300      	movs	r3, #0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01a      	beq.n	8004946 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	b2db      	uxtb	r3, r3
 8004916:	3b08      	subs	r3, #8
 8004918:	4a28      	ldr	r2, [pc, #160]	@ (80049bc <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800491a:	fba2 2303 	umull	r2, r3, r2, r3
 800491e:	091b      	lsrs	r3, r3, #4
 8004920:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	4b26      	ldr	r3, [pc, #152]	@ (80049c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004926:	4413      	add	r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	461a      	mov	r2, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a24      	ldr	r2, [pc, #144]	@ (80049c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004934:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	2201      	movs	r2, #1
 800493e:	409a      	lsls	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004944:	e024      	b.n	8004990 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	b2db      	uxtb	r3, r3
 800494c:	3b10      	subs	r3, #16
 800494e:	4a1e      	ldr	r2, [pc, #120]	@ (80049c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004950:	fba2 2303 	umull	r2, r3, r2, r3
 8004954:	091b      	lsrs	r3, r3, #4
 8004956:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	4a1c      	ldr	r2, [pc, #112]	@ (80049cc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d806      	bhi.n	800496e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	4a1b      	ldr	r2, [pc, #108]	@ (80049d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d902      	bls.n	800496e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	3308      	adds	r3, #8
 800496c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800496e:	68fa      	ldr	r2, [r7, #12]
 8004970:	4b18      	ldr	r3, [pc, #96]	@ (80049d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004972:	4413      	add	r3, r2
 8004974:	009b      	lsls	r3, r3, #2
 8004976:	461a      	mov	r2, r3
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a16      	ldr	r2, [pc, #88]	@ (80049d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004980:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f003 031f 	and.w	r3, r3, #31
 8004988:	2201      	movs	r2, #1
 800498a:	409a      	lsls	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004990:	bf00      	nop
 8004992:	3714      	adds	r7, #20
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	58025408 	.word	0x58025408
 80049a0:	5802541c 	.word	0x5802541c
 80049a4:	58025430 	.word	0x58025430
 80049a8:	58025444 	.word	0x58025444
 80049ac:	58025458 	.word	0x58025458
 80049b0:	5802546c 	.word	0x5802546c
 80049b4:	58025480 	.word	0x58025480
 80049b8:	58025494 	.word	0x58025494
 80049bc:	cccccccd 	.word	0xcccccccd
 80049c0:	16009600 	.word	0x16009600
 80049c4:	58025880 	.word	0x58025880
 80049c8:	aaaaaaab 	.word	0xaaaaaaab
 80049cc:	400204b8 	.word	0x400204b8
 80049d0:	4002040f 	.word	0x4002040f
 80049d4:	10008200 	.word	0x10008200
 80049d8:	40020880 	.word	0x40020880

080049dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d04a      	beq.n	8004a88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d847      	bhi.n	8004a88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a25      	ldr	r2, [pc, #148]	@ (8004a94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d022      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a24      	ldr	r2, [pc, #144]	@ (8004a98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d01d      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a22      	ldr	r2, [pc, #136]	@ (8004a9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d018      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	4a21      	ldr	r2, [pc, #132]	@ (8004aa0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d013      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d00e      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a1e      	ldr	r2, [pc, #120]	@ (8004aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d009      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a1c      	ldr	r2, [pc, #112]	@ (8004aac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d004      	beq.n	8004a48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d101      	bne.n	8004a4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a52:	68fa      	ldr	r2, [r7, #12]
 8004a54:	4b17      	ldr	r3, [pc, #92]	@ (8004ab4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a15      	ldr	r2, [pc, #84]	@ (8004ab8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004a64:	671a      	str	r2, [r3, #112]	@ 0x70
 8004a66:	e009      	b.n	8004a7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4b14      	ldr	r3, [pc, #80]	@ (8004abc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	461a      	mov	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a11      	ldr	r2, [pc, #68]	@ (8004ac0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004a7a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3b01      	subs	r3, #1
 8004a80:	2201      	movs	r2, #1
 8004a82:	409a      	lsls	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	58025408 	.word	0x58025408
 8004a98:	5802541c 	.word	0x5802541c
 8004a9c:	58025430 	.word	0x58025430
 8004aa0:	58025444 	.word	0x58025444
 8004aa4:	58025458 	.word	0x58025458
 8004aa8:	5802546c 	.word	0x5802546c
 8004aac:	58025480 	.word	0x58025480
 8004ab0:	58025494 	.word	0x58025494
 8004ab4:	1600963f 	.word	0x1600963f
 8004ab8:	58025940 	.word	0x58025940
 8004abc:	1000823f 	.word	0x1000823f
 8004ac0:	40020940 	.word	0x40020940

08004ac4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b098      	sub	sp, #96	@ 0x60
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8004acc:	4a84      	ldr	r2, [pc, #528]	@ (8004ce0 <HAL_FDCAN_Init+0x21c>)
 8004ace:	f107 030c 	add.w	r3, r7, #12
 8004ad2:	4611      	mov	r1, r2
 8004ad4:	224c      	movs	r2, #76	@ 0x4c
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f004 ff52 	bl	8009980 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e1c6      	b.n	8004e74 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a7e      	ldr	r2, [pc, #504]	@ (8004ce4 <HAL_FDCAN_Init+0x220>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d106      	bne.n	8004afe <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004af8:	461a      	mov	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d106      	bne.n	8004b18 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7fb fe8a 	bl	800082c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699a      	ldr	r2, [r3, #24]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 0210 	bic.w	r2, r2, #16
 8004b26:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b28:	f7fc fc34 	bl	8001394 <HAL_GetTick>
 8004b2c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b2e:	e014      	b.n	8004b5a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b30:	f7fc fc30 	bl	8001394 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	2b0a      	cmp	r3, #10
 8004b3c:	d90d      	bls.n	8004b5a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b44:	f043 0201 	orr.w	r2, r3, #1
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2203      	movs	r2, #3
 8004b52:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e18c      	b.n	8004e74 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	f003 0308 	and.w	r3, r3, #8
 8004b64:	2b08      	cmp	r3, #8
 8004b66:	d0e3      	beq.n	8004b30 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699a      	ldr	r2, [r3, #24]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b78:	f7fc fc0c 	bl	8001394 <HAL_GetTick>
 8004b7c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004b7e:	e014      	b.n	8004baa <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004b80:	f7fc fc08 	bl	8001394 <HAL_GetTick>
 8004b84:	4602      	mov	r2, r0
 8004b86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b88:	1ad3      	subs	r3, r2, r3
 8004b8a:	2b0a      	cmp	r3, #10
 8004b8c:	d90d      	bls.n	8004baa <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b94:	f043 0201 	orr.w	r2, r3, #1
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2203      	movs	r2, #3
 8004ba2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e164      	b.n	8004e74 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d0e3      	beq.n	8004b80 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	699a      	ldr	r2, [r3, #24]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f042 0202 	orr.w	r2, r2, #2
 8004bc6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	7c1b      	ldrb	r3, [r3, #16]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d108      	bne.n	8004be2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699a      	ldr	r2, [r3, #24]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bde:	619a      	str	r2, [r3, #24]
 8004be0:	e007      	b.n	8004bf2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	699a      	ldr	r2, [r3, #24]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bf0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	7c5b      	ldrb	r3, [r3, #17]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d108      	bne.n	8004c0c <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	699a      	ldr	r2, [r3, #24]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c08:	619a      	str	r2, [r3, #24]
 8004c0a:	e007      	b.n	8004c1c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699a      	ldr	r2, [r3, #24]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c1a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	7c9b      	ldrb	r3, [r3, #18]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d108      	bne.n	8004c36 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699a      	ldr	r2, [r3, #24]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c32:	619a      	str	r2, [r3, #24]
 8004c34:	e007      	b.n	8004c46 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	699a      	ldr	r2, [r3, #24]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c44:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	430a      	orrs	r2, r1
 8004c5a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	699a      	ldr	r2, [r3, #24]
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004c6a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	691a      	ldr	r2, [r3, #16]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f022 0210 	bic.w	r2, r2, #16
 8004c7a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d108      	bne.n	8004c96 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f042 0204 	orr.w	r2, r2, #4
 8004c92:	619a      	str	r2, [r3, #24]
 8004c94:	e030      	b.n	8004cf8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d02c      	beq.n	8004cf8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d020      	beq.n	8004ce8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	699a      	ldr	r2, [r3, #24]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004cb4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	691a      	ldr	r2, [r3, #16]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f042 0210 	orr.w	r2, r2, #16
 8004cc4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	2b03      	cmp	r3, #3
 8004ccc:	d114      	bne.n	8004cf8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	699a      	ldr	r2, [r3, #24]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f042 0220 	orr.w	r2, r2, #32
 8004cdc:	619a      	str	r2, [r3, #24]
 8004cde:	e00b      	b.n	8004cf8 <HAL_FDCAN_Init+0x234>
 8004ce0:	0800a238 	.word	0x0800a238
 8004ce4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699a      	ldr	r2, [r3, #24]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 0220 	orr.w	r2, r2, #32
 8004cf6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	3b01      	subs	r3, #1
 8004cfe:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	3b01      	subs	r3, #1
 8004d06:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d08:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d10:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	3b01      	subs	r3, #1
 8004d1a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004d20:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d22:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d2c:	d115      	bne.n	8004d5a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d3c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d42:	3b01      	subs	r3, #1
 8004d44:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004d46:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004d56:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004d58:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00a      	beq.n	8004d78 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	430a      	orrs	r2, r1
 8004d74:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d80:	4413      	add	r3, r2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d011      	beq.n	8004daa <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8004d8e:	f023 0107 	bic.w	r1, r3, #7
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	3360      	adds	r3, #96	@ 0x60
 8004d9a:	443b      	add	r3, r7
 8004d9c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d011      	beq.n	8004dd6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004dba:	f023 0107 	bic.w	r1, r3, #7
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	3360      	adds	r3, #96	@ 0x60
 8004dc6:	443b      	add	r3, r7
 8004dc8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d012      	beq.n	8004e04 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004de6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	3360      	adds	r3, #96	@ 0x60
 8004df2:	443b      	add	r3, r7
 8004df4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004df8:	011a      	lsls	r2, r3, #4
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	430a      	orrs	r2, r1
 8004e00:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d012      	beq.n	8004e32 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004e14:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	3360      	adds	r3, #96	@ 0x60
 8004e20:	443b      	add	r3, r7
 8004e22:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004e26:	021a      	lsls	r2, r3, #8
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	430a      	orrs	r2, r1
 8004e2e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a11      	ldr	r2, [pc, #68]	@ (8004e7c <HAL_FDCAN_Init+0x3b8>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d107      	bne.n	8004e4c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	f022 0203 	bic.w	r2, r2, #3
 8004e4a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 fe19 	bl	8005a9c <FDCAN_CalcultateRamBlockAddresses>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004e70:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3760      	adds	r7, #96	@ 0x60
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	4000a000 	.word	0x4000a000

08004e80 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b087      	sub	sp, #28
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004e90:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d002      	beq.n	8004e9e <HAL_FDCAN_ConfigFilter+0x1e>
 8004e98:	7bfb      	ldrb	r3, [r7, #15]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d157      	bne.n	8004f4e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d12b      	bne.n	8004efe <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	2b07      	cmp	r3, #7
 8004eac:	d10d      	bne.n	8004eca <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8004eba:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8004ec0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8004ec2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	e00e      	b.n	8004ee8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004ed6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	691b      	ldr	r3, [r3, #16]
 8004edc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8004ede:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	4413      	add	r3, r2
 8004ef4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	697a      	ldr	r2, [r7, #20]
 8004efa:	601a      	str	r2, [r3, #0]
 8004efc:	e025      	b.n	8004f4a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	075a      	lsls	r2, r3, #29
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	2b07      	cmp	r3, #7
 8004f12:	d103      	bne.n	8004f1c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	613b      	str	r3, [r7, #16]
 8004f1a:	e006      	b.n	8004f2a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	079a      	lsls	r2, r3, #30
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	695b      	ldr	r3, [r3, #20]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	00db      	lsls	r3, r3, #3
 8004f34:	4413      	add	r3, r2
 8004f36:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	697a      	ldr	r2, [r7, #20]
 8004f3c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	3304      	adds	r3, #4
 8004f42:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e008      	b.n	8004f60 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004f54:	f043 0202 	orr.w	r2, r3, #2
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004f5e:	2301      	movs	r3, #1
  }
}
 8004f60:	4618      	mov	r0, r3
 8004f62:	371c      	adds	r7, #28
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b085      	sub	sp, #20
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	607a      	str	r2, [r7, #4]
 8004f78:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d110      	bne.n	8004fa8 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f8e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8004f94:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8004fa0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	e008      	b.n	8004fba <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fae:	f043 0204 	orr.w	r2, r3, #4
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
  }
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3714      	adds	r7, #20
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr

08004fc6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b083      	sub	sp, #12
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d111      	bne.n	8004ffe <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2202      	movs	r2, #2
 8004fde:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	699a      	ldr	r2, [r3, #24]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 0201 	bic.w	r2, r2, #1
 8004ff0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e008      	b.n	8005010 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005004:	f043 0204 	orr.w	r2, r3, #4
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
  }
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d141      	bne.n	80050b8 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800503c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8005040:	2b00      	cmp	r3, #0
 8005042:	d109      	bne.n	8005058 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800504a:	f043 0220 	orr.w	r2, r3, #32
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e038      	b.n	80050ca <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d009      	beq.n	800507c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800506e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e026      	b.n	80050ca <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005084:	0c1b      	lsrs	r3, r3, #16
 8005086:	f003 031f 	and.w	r3, r3, #31
 800508a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	68b9      	ldr	r1, [r7, #8]
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f000 fe88 	bl	8005da8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2101      	movs	r1, #1
 800509e:	697a      	ldr	r2, [r7, #20]
 80050a0:	fa01 f202 	lsl.w	r2, r1, r2
 80050a4:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 80050a8:	2201      	movs	r2, #1
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	409a      	lsls	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 80050b4:	2300      	movs	r3, #0
 80050b6:	e008      	b.n	80050ca <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050be:	f043 0208 	orr.w	r2, r3, #8
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
  }
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3718      	adds	r7, #24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
	...

080050d4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b08b      	sub	sp, #44	@ 0x2c
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	607a      	str	r2, [r7, #4]
 80050e0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80050e2:	2300      	movs	r3, #0
 80050e4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80050ec:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 80050ee:	7efb      	ldrb	r3, [r7, #27]
 80050f0:	2b02      	cmp	r3, #2
 80050f2:	f040 8149 	bne.w	8005388 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	2b40      	cmp	r3, #64	@ 0x40
 80050fa:	d14c      	bne.n	8005196 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005104:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d109      	bne.n	8005120 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005112:	f043 0220 	orr.w	r2, r3, #32
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e13c      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005128:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800512c:	2b00      	cmp	r3, #0
 800512e:	d109      	bne.n	8005144 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005136:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e12a      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800514c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005150:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005154:	d10a      	bne.n	800516c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800515e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005162:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005166:	d101      	bne.n	800516c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005168:	2301      	movs	r3, #1
 800516a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005174:	0a1b      	lsrs	r3, r3, #8
 8005176:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800517a:	69fa      	ldr	r2, [r7, #28]
 800517c:	4413      	add	r3, r2
 800517e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005188:	69f9      	ldr	r1, [r7, #28]
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
 8005194:	e068      	b.n	8005268 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b41      	cmp	r3, #65	@ 0x41
 800519a:	d14c      	bne.n	8005236 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051a4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d109      	bne.n	80051c0 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051b2:	f043 0220 	orr.w	r2, r3, #32
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e0ec      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d109      	bne.n	80051e4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80051d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e0da      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051f4:	d10a      	bne.n	800520c <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005202:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005206:	d101      	bne.n	800520c <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005208:	2301      	movs	r3, #1
 800520a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005214:	0a1b      	lsrs	r3, r3, #8
 8005216:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800521a:	69fa      	ldr	r2, [r7, #28]
 800521c:	4413      	add	r3, r2
 800521e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005228:	69f9      	ldr	r1, [r7, #28]
 800522a:	fb01 f303 	mul.w	r3, r1, r3
 800522e:	009b      	lsls	r3, r3, #2
 8005230:	4413      	add	r3, r2
 8005232:	627b      	str	r3, [r7, #36]	@ 0x24
 8005234:	e018      	b.n	8005268 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800523a:	68ba      	ldr	r2, [r7, #8]
 800523c:	429a      	cmp	r2, r3
 800523e:	d309      	bcc.n	8005254 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005246:	f043 0220 	orr.w	r2, r3, #32
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e0a2      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800525c:	68b9      	ldr	r1, [r7, #8]
 800525e:	fb01 f303 	mul.w	r3, r1, r3
 8005262:	009b      	lsls	r3, r3, #2
 8005264:	4413      	add	r3, r2
 8005266:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d107      	bne.n	800528c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	0c9b      	lsrs	r3, r3, #18
 8005282:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	e005      	b.n	8005298 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80052b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b2:	3304      	adds	r3, #4
 80052b4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80052b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80052c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	0c1b      	lsrs	r3, r3, #16
 80052c6:	f003 020f 	and.w	r2, r3, #15
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80052ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80052e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	0e1b      	lsrs	r3, r3, #24
 80052ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80052f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	0fda      	lsrs	r2, r3, #31
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005300:	3304      	adds	r3, #4
 8005302:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8005304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005306:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8005308:	2300      	movs	r3, #0
 800530a:	623b      	str	r3, [r7, #32]
 800530c:	e00a      	b.n	8005324 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	6a3b      	ldr	r3, [r7, #32]
 8005312:	441a      	add	r2, r3
 8005314:	6839      	ldr	r1, [r7, #0]
 8005316:	6a3b      	ldr	r3, [r7, #32]
 8005318:	440b      	add	r3, r1
 800531a:	7812      	ldrb	r2, [r2, #0]
 800531c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	3301      	adds	r3, #1
 8005322:	623b      	str	r3, [r7, #32]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	4a1f      	ldr	r2, [pc, #124]	@ (80053a8 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800532a:	5cd3      	ldrb	r3, [r2, r3]
 800532c:	461a      	mov	r2, r3
 800532e:	6a3b      	ldr	r3, [r7, #32]
 8005330:	4293      	cmp	r3, r2
 8005332:	d3ec      	bcc.n	800530e <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	2b40      	cmp	r3, #64	@ 0x40
 8005338:	d105      	bne.n	8005346 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	69fa      	ldr	r2, [r7, #28]
 8005340:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005344:	e01e      	b.n	8005384 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	2b41      	cmp	r3, #65	@ 0x41
 800534a:	d105      	bne.n	8005358 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	69fa      	ldr	r2, [r7, #28]
 8005352:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8005356:	e015      	b.n	8005384 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b1f      	cmp	r3, #31
 800535c:	d808      	bhi.n	8005370 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2101      	movs	r1, #1
 8005364:	68ba      	ldr	r2, [r7, #8]
 8005366:	fa01 f202 	lsl.w	r2, r1, r2
 800536a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800536e:	e009      	b.n	8005384 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f003 021f 	and.w	r2, r3, #31
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2101      	movs	r1, #1
 800537c:	fa01 f202 	lsl.w	r2, r1, r2
 8005380:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8005384:	2300      	movs	r3, #0
 8005386:	e008      	b.n	800539a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800538e:	f043 0208 	orr.w	r2, r3, #8
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
  }
}
 800539a:	4618      	mov	r0, r3
 800539c:	372c      	adds	r7, #44	@ 0x2c
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	0800a29c 	.word	0x0800a29c

080053ac <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	60f8      	str	r0, [r7, #12]
 80053b4:	60b9      	str	r1, [r7, #8]
 80053b6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80053be:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80053c0:	7dfb      	ldrb	r3, [r7, #23]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d002      	beq.n	80053cc <HAL_FDCAN_ActivateNotification+0x20>
 80053c6:	7dfb      	ldrb	r3, [r7, #23]
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d155      	bne.n	8005478 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4013      	ands	r3, r2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d108      	bne.n	80053ec <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f042 0201 	orr.w	r2, r2, #1
 80053e8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80053ea:	e014      	b.n	8005416 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	4013      	ands	r3, r2
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d108      	bne.n	800540e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0202 	orr.w	r2, r2, #2
 800540a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800540c:	e003      	b.n	8005416 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	2203      	movs	r2, #3
 8005414:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800541c:	2b00      	cmp	r3, #0
 800541e:	d009      	beq.n	8005434 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	430a      	orrs	r2, r1
 8005430:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800543a:	2b00      	cmp	r3, #0
 800543c:	d009      	beq.n	8005452 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	430a      	orrs	r2, r1
 800544e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	4b0f      	ldr	r3, [pc, #60]	@ (8005498 <HAL_FDCAN_ActivateNotification+0xec>)
 800545c:	4013      	ands	r3, r2
 800545e:	68fa      	ldr	r2, [r7, #12]
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	430b      	orrs	r3, r1
 8005464:	6553      	str	r3, [r2, #84]	@ 0x54
 8005466:	4b0d      	ldr	r3, [pc, #52]	@ (800549c <HAL_FDCAN_ActivateNotification+0xf0>)
 8005468:	695a      	ldr	r2, [r3, #20]
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	0f9b      	lsrs	r3, r3, #30
 800546e:	490b      	ldr	r1, [pc, #44]	@ (800549c <HAL_FDCAN_ActivateNotification+0xf0>)
 8005470:	4313      	orrs	r3, r2
 8005472:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8005474:	2300      	movs	r3, #0
 8005476:	e008      	b.n	800548a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800547e:	f043 0202 	orr.w	r2, r3, #2
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
  }
}
 800548a:	4618      	mov	r0, r3
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	3fcfffff 	.word	0x3fcfffff
 800549c:	4000a800 	.word	0x4000a800

080054a0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b096      	sub	sp, #88	@ 0x58
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80054a8:	4b9a      	ldr	r3, [pc, #616]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	079b      	lsls	r3, r3, #30
 80054ae:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80054b0:	4b98      	ldr	r3, [pc, #608]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	079b      	lsls	r3, r3, #30
 80054b6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80054b8:	4013      	ands	r3, r2
 80054ba:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80054c6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80054d0:	4013      	ands	r3, r2
 80054d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054da:	f003 030f 	and.w	r3, r3, #15
 80054de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054e6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80054e8:	4013      	ands	r3, r2
 80054ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005500:	4013      	ands	r3, r2
 8005502:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800550a:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 800550e:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005516:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005518:	4013      	ands	r3, r2
 800551a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005522:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8005526:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005530:	4013      	ands	r3, r2
 8005532:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800553a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005542:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005546:	0a1b      	lsrs	r3, r3, #8
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d010      	beq.n	8005572 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005552:	0a1b      	lsrs	r3, r3, #8
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00a      	beq.n	8005572 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005564:	651a      	str	r2, [r3, #80]	@ 0x50
 8005566:	4b6b      	ldr	r3, [pc, #428]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 8005568:	2200      	movs	r2, #0
 800556a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 fa49 	bl	8005a04 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005574:	0a9b      	lsrs	r3, r3, #10
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d01d      	beq.n	80055ba <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800557e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005580:	0a9b      	lsrs	r3, r3, #10
 8005582:	f003 0301 	and.w	r3, r3, #1
 8005586:	2b00      	cmp	r3, #0
 8005588:	d017      	beq.n	80055ba <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005592:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800559c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800559e:	4013      	ands	r3, r2
 80055a0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055aa:	651a      	str	r2, [r3, #80]	@ 0x50
 80055ac:	4b59      	ldr	r3, [pc, #356]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80055ae:	2200      	movs	r2, #0
 80055b0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80055b2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f000 f9fc 	bl	80059b2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80055ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00d      	beq.n	80055dc <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055c6:	4b54      	ldr	r3, [pc, #336]	@ (8005718 <HAL_FDCAN_IRQHandler+0x278>)
 80055c8:	400b      	ands	r3, r1
 80055ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80055cc:	4a51      	ldr	r2, [pc, #324]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80055ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055d0:	0f9b      	lsrs	r3, r3, #30
 80055d2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80055d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f9c0 	bl	800595c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80055dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00d      	beq.n	80055fe <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055e8:	4b4b      	ldr	r3, [pc, #300]	@ (8005718 <HAL_FDCAN_IRQHandler+0x278>)
 80055ea:	400b      	ands	r3, r1
 80055ec:	6513      	str	r3, [r2, #80]	@ 0x50
 80055ee:	4a49      	ldr	r2, [pc, #292]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80055f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055f2:	0f9b      	lsrs	r3, r3, #30
 80055f4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80055f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f9ba 	bl	8005972 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80055fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00d      	beq.n	8005620 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800560a:	4b43      	ldr	r3, [pc, #268]	@ (8005718 <HAL_FDCAN_IRQHandler+0x278>)
 800560c:	400b      	ands	r3, r1
 800560e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005610:	4a40      	ldr	r2, [pc, #256]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 8005612:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005614:	0f9b      	lsrs	r3, r3, #30
 8005616:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005618:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800561a:	6878      	ldr	r0, [r7, #4]
 800561c:	f7fb fac8 	bl	8000bb0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005620:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00d      	beq.n	8005642 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681a      	ldr	r2, [r3, #0]
 800562a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800562c:	4b3a      	ldr	r3, [pc, #232]	@ (8005718 <HAL_FDCAN_IRQHandler+0x278>)
 800562e:	400b      	ands	r3, r1
 8005630:	6513      	str	r3, [r2, #80]	@ 0x50
 8005632:	4a38      	ldr	r2, [pc, #224]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 8005634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005636:	0f9b      	lsrs	r3, r3, #30
 8005638:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800563a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800563c:	6878      	ldr	r0, [r7, #4]
 800563e:	f7fb fae1 	bl	8000c04 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005644:	0adb      	lsrs	r3, r3, #11
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b00      	cmp	r3, #0
 800564c:	d010      	beq.n	8005670 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	0adb      	lsrs	r3, r3, #11
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005662:	651a      	str	r2, [r3, #80]	@ 0x50
 8005664:	4b2b      	ldr	r3, [pc, #172]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 8005666:	2200      	movs	r2, #0
 8005668:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 f98c 	bl	8005988 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8005670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005672:	0a5b      	lsrs	r3, r3, #9
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b00      	cmp	r3, #0
 800567a:	d01d      	beq.n	80056b8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800567c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800567e:	0a5b      	lsrs	r3, r3, #9
 8005680:	f003 0301 	and.w	r3, r3, #1
 8005684:	2b00      	cmp	r3, #0
 8005686:	d017      	beq.n	80056b8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005690:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800569a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800569c:	4013      	ands	r3, r2
 800569e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056a8:	651a      	str	r2, [r3, #80]	@ 0x50
 80056aa:	4b1a      	ldr	r3, [pc, #104]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80056b0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f972 	bl	800599c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80056b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056ba:	0cdb      	lsrs	r3, r3, #19
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d010      	beq.n	80056e6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80056c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c6:	0cdb      	lsrs	r3, r3, #19
 80056c8:	f003 0301 	and.w	r3, r3, #1
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00a      	beq.n	80056e6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80056d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80056da:	4b0e      	ldr	r3, [pc, #56]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 80056dc:	2200      	movs	r2, #0
 80056de:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f000 f971 	bl	80059c8 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80056e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056e8:	0c1b      	lsrs	r3, r3, #16
 80056ea:	f003 0301 	and.w	r3, r3, #1
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d016      	beq.n	8005720 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80056f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f4:	0c1b      	lsrs	r3, r3, #16
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d010      	beq.n	8005720 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005706:	651a      	str	r2, [r3, #80]	@ 0x50
 8005708:	4b02      	ldr	r3, [pc, #8]	@ (8005714 <HAL_FDCAN_IRQHandler+0x274>)
 800570a:	2200      	movs	r2, #0
 800570c:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	e004      	b.n	800571c <HAL_FDCAN_IRQHandler+0x27c>
 8005712:	bf00      	nop
 8005714:	4000a800 	.word	0x4000a800
 8005718:	3fcfffff 	.word	0x3fcfffff
 800571c:	f000 f95e 	bl	80059dc <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005722:	0c9b      	lsrs	r3, r3, #18
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d010      	beq.n	800574e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800572c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572e:	0c9b      	lsrs	r3, r3, #18
 8005730:	f003 0301 	and.w	r3, r3, #1
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00a      	beq.n	800574e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005740:	651a      	str	r2, [r3, #80]	@ 0x50
 8005742:	4b83      	ldr	r3, [pc, #524]	@ (8005950 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005744:	2200      	movs	r2, #0
 8005746:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 f951 	bl	80059f0 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800574e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005750:	0c5b      	lsrs	r3, r3, #17
 8005752:	f003 0301 	and.w	r3, r3, #1
 8005756:	2b00      	cmp	r3, #0
 8005758:	d015      	beq.n	8005786 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800575a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800575c:	0c5b      	lsrs	r3, r3, #17
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00f      	beq.n	8005786 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800576e:	651a      	str	r2, [r3, #80]	@ 0x50
 8005770:	4b77      	ldr	r3, [pc, #476]	@ (8005950 <HAL_FDCAN_IRQHandler+0x4b0>)
 8005772:	2200      	movs	r2, #0
 8005774:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800577c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005786:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00d      	beq.n	80057a8 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005792:	4b70      	ldr	r3, [pc, #448]	@ (8005954 <HAL_FDCAN_IRQHandler+0x4b4>)
 8005794:	400b      	ands	r3, r1
 8005796:	6513      	str	r3, [r2, #80]	@ 0x50
 8005798:	4a6d      	ldr	r2, [pc, #436]	@ (8005950 <HAL_FDCAN_IRQHandler+0x4b0>)
 800579a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800579c:	0f9b      	lsrs	r3, r3, #30
 800579e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80057a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057a2:	6878      	ldr	r0, [r7, #4]
 80057a4:	f000 f942 	bl	8005a2c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80057a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d011      	beq.n	80057d2 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80057b4:	4b67      	ldr	r3, [pc, #412]	@ (8005954 <HAL_FDCAN_IRQHandler+0x4b4>)
 80057b6:	400b      	ands	r3, r1
 80057b8:	6513      	str	r3, [r2, #80]	@ 0x50
 80057ba:	4a65      	ldr	r2, [pc, #404]	@ (8005950 <HAL_FDCAN_IRQHandler+0x4b0>)
 80057bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057be:	0f9b      	lsrs	r3, r3, #30
 80057c0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80057c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ca:	431a      	orrs	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a60      	ldr	r2, [pc, #384]	@ (8005958 <HAL_FDCAN_IRQHandler+0x4b8>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	f040 80ac 	bne.w	8005936 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	f003 0303 	and.w	r3, r3, #3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 80a4 	beq.w	8005936 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	685b      	ldr	r3, [r3, #4]
 80057f2:	6a1b      	ldr	r3, [r3, #32]
 80057f4:	f003 030f 	and.w	r3, r3, #15
 80057f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005802:	4013      	ands	r3, r2
 8005804:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	6a1b      	ldr	r3, [r3, #32]
 800580c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005810:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800581a:	4013      	ands	r3, r2
 800581c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005832:	4013      	ands	r3, r2
 8005834:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	6a1b      	ldr	r3, [r3, #32]
 800583c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8005840:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005848:	6a3a      	ldr	r2, [r7, #32]
 800584a:	4013      	ands	r3, r2
 800584c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8005858:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	685b      	ldr	r3, [r3, #4]
 800585e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005860:	69fa      	ldr	r2, [r7, #28]
 8005862:	4013      	ands	r3, r2
 8005864:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800586c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	6a1b      	ldr	r3, [r3, #32]
 8005874:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8005876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005882:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8005884:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 f8db 	bl	8005a42 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800588c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588e:	2b00      	cmp	r3, #0
 8005890:	d007      	beq.n	80058a2 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005898:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800589a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8db 	bl	8005a58 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	099b      	lsrs	r3, r3, #6
 80058a6:	f003 0301 	and.w	r3, r3, #1
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d01a      	beq.n	80058e4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	099b      	lsrs	r3, r3, #6
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d014      	beq.n	80058e4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058c0:	0c1b      	lsrs	r3, r3, #16
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80058d0:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	2240      	movs	r2, #64	@ 0x40
 80058d8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	6939      	ldr	r1, [r7, #16]
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f8c5 	bl	8005a6e <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80058e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d007      	beq.n	80058fa <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058f0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80058f2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f000 f8c6 	bl	8005a86 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80058fa:	6a3b      	ldr	r3, [r7, #32]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d00b      	beq.n	8005918 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	6a3a      	ldr	r2, [r7, #32]
 8005906:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800590e:	6a3b      	ldr	r3, [r7, #32]
 8005910:	431a      	orrs	r2, r3
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00b      	beq.n	8005936 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	69fa      	ldr	r2, [r7, #28]
 8005924:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f000 f869 	bl	8005a18 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005946:	bf00      	nop
 8005948:	3758      	adds	r7, #88	@ 0x58
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	4000a800 	.word	0x4000a800
 8005954:	3fcfffff 	.word	0x3fcfffff
 8005958:	4000a000 	.word	0x4000a000

0800595c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
 8005964:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8005966:	bf00      	nop
 8005968:	370c      	adds	r7, #12
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr

08005972 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005972:	b480      	push	{r7}
 8005974:	b083      	sub	sp, #12
 8005976:	af00      	add	r7, sp, #0
 8005978:	6078      	str	r0, [r7, #4]
 800597a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80059a6:	bf00      	nop
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b083      	sub	sp, #12
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80059bc:	bf00      	nop
 80059be:	370c      	adds	r7, #12
 80059c0:	46bd      	mov	sp, r7
 80059c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c6:	4770      	bx	lr

080059c8 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b083      	sub	sp, #12
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80059d0:	bf00      	nop
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059dc:	b480      	push	{r7}
 80059de:	b083      	sub	sp, #12
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr

08005a18 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005a36:	bf00      	nop
 8005a38:	370c      	adds	r7, #12
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b083      	sub	sp, #12
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a56:	4770      	bx	lr

08005a58 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8005a62:	bf00      	nop
 8005a64:	370c      	adds	r7, #12
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr

08005a6e <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8005a6e:	b480      	push	{r7}
 8005a70:	b085      	sub	sp, #20
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	60f8      	str	r0, [r7, #12]
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8005a7a:	bf00      	nop
 8005a7c:	3714      	adds	r7, #20
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
 8005a8e:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8005a90:	bf00      	nop
 8005a92:	370c      	adds	r7, #12
 8005a94:	46bd      	mov	sp, r7
 8005a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9a:	4770      	bx	lr

08005a9c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005aa8:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005ab2:	4ba7      	ldr	r3, [pc, #668]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005ab4:	4013      	ands	r3, r2
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	0091      	lsls	r1, r2, #2
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6812      	ldr	r2, [r2, #0]
 8005abe:	430b      	orrs	r3, r1
 8005ac0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005acc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ad4:	041a      	lsls	r2, r3, #16
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8005af2:	4b97      	ldr	r3, [pc, #604]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005af4:	4013      	ands	r3, r2
 8005af6:	68ba      	ldr	r2, [r7, #8]
 8005af8:	0091      	lsls	r1, r2, #2
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	6812      	ldr	r2, [r2, #0]
 8005afe:	430b      	orrs	r3, r1
 8005b00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	041a      	lsls	r2, r3, #16
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	430a      	orrs	r2, r1
 8005b1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	4413      	add	r3, r2
 8005b2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8005b34:	4b86      	ldr	r3, [pc, #536]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b36:	4013      	ands	r3, r2
 8005b38:	68ba      	ldr	r2, [r7, #8]
 8005b3a:	0091      	lsls	r1, r2, #2
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	6812      	ldr	r2, [r2, #0]
 8005b40:	430b      	orrs	r3, r1
 8005b42:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b4e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b56:	041a      	lsls	r2, r3, #16
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	430a      	orrs	r2, r1
 8005b5e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	4413      	add	r3, r2
 8005b72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005b7c:	4b74      	ldr	r3, [pc, #464]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005b7e:	4013      	ands	r3, r2
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	0091      	lsls	r1, r2, #2
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	430b      	orrs	r3, r1
 8005b8a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005b96:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b9e:	041a      	lsls	r2, r3, #16
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	430a      	orrs	r2, r1
 8005ba6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005bb2:	fb02 f303 	mul.w	r3, r2, r3
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	4413      	add	r3, r2
 8005bba:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8005bc4:	4b62      	ldr	r3, [pc, #392]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	0091      	lsls	r1, r2, #2
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	6812      	ldr	r2, [r2, #0]
 8005bd0:	430b      	orrs	r3, r1
 8005bd2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bda:	687a      	ldr	r2, [r7, #4]
 8005bdc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005bde:	fb02 f303 	mul.w	r3, r2, r3
 8005be2:	68ba      	ldr	r2, [r7, #8]
 8005be4:	4413      	add	r3, r2
 8005be6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8005bf0:	4b57      	ldr	r3, [pc, #348]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	68ba      	ldr	r2, [r7, #8]
 8005bf6:	0091      	lsls	r1, r2, #2
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005c0a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c12:	041a      	lsls	r2, r3, #16
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	430a      	orrs	r2, r1
 8005c1a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	68ba      	ldr	r2, [r7, #8]
 8005c26:	4413      	add	r3, r2
 8005c28:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005c32:	4b47      	ldr	r3, [pc, #284]	@ (8005d50 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8005c34:	4013      	ands	r3, r2
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	0091      	lsls	r1, r2, #2
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	6812      	ldr	r2, [r2, #0]
 8005c3e:	430b      	orrs	r3, r1
 8005c40:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c4c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c54:	041a      	lsls	r2, r3, #16
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8005c68:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c70:	061a      	lsls	r2, r3, #24
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	430a      	orrs	r2, r1
 8005c78:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c80:	4b34      	ldr	r3, [pc, #208]	@ (8005d54 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8005c82:	4413      	add	r3, r2
 8005c84:	009a      	lsls	r2, r3, #2
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	441a      	add	r2, r3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	441a      	add	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb2:	6879      	ldr	r1, [r7, #4]
 8005cb4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8005cb6:	fb01 f303 	mul.w	r3, r1, r3
 8005cba:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8005cbc:	441a      	add	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8005cce:	fb01 f303 	mul.w	r3, r1, r3
 8005cd2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8005cd4:	441a      	add	r2, r3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ce2:	6879      	ldr	r1, [r7, #4]
 8005ce4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8005ce6:	fb01 f303 	mul.w	r3, r1, r3
 8005cea:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8005cec:	441a      	add	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	441a      	add	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d12:	6879      	ldr	r1, [r7, #4]
 8005d14:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d16:	fb01 f303 	mul.w	r3, r1, r3
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	441a      	add	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d2e:	6879      	ldr	r1, [r7, #4]
 8005d30:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8005d32:	fb01 f303 	mul.w	r3, r1, r3
 8005d36:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8005d38:	441a      	add	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d46:	4a04      	ldr	r2, [pc, #16]	@ (8005d58 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d915      	bls.n	8005d78 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8005d4c:	e006      	b.n	8005d5c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8005d4e:	bf00      	nop
 8005d50:	ffff0003 	.word	0xffff0003
 8005d54:	10002b00 	.word	0x10002b00
 8005d58:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d62:	f043 0220 	orr.w	r2, r3, #32
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2203      	movs	r2, #3
 8005d70:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e010      	b.n	8005d9a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d7c:	60fb      	str	r3, [r7, #12]
 8005d7e:	e005      	b.n	8005d8c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2200      	movs	r2, #0
 8005d84:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	3304      	adds	r3, #4
 8005d8a:	60fb      	str	r3, [r7, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d92:	68fa      	ldr	r2, [r7, #12]
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d3f3      	bcc.n	8005d80 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop

08005da8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b089      	sub	sp, #36	@ 0x24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
 8005db4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d10a      	bne.n	8005dd4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005dc6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	61fb      	str	r3, [r7, #28]
 8005dd2:	e00a      	b.n	8005dea <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005ddc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005de2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005de4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005de8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005df4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005dfa:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005e00:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e16:	6839      	ldr	r1, [r7, #0]
 8005e18:	fb01 f303 	mul.w	r3, r1, r3
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	4413      	add	r3, r2
 8005e20:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	69fa      	ldr	r2, [r7, #28]
 8005e26:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	3304      	adds	r3, #4
 8005e2c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	3304      	adds	r3, #4
 8005e38:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	617b      	str	r3, [r7, #20]
 8005e3e:	e020      	b.n	8005e82 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	3303      	adds	r3, #3
 8005e44:	687a      	ldr	r2, [r7, #4]
 8005e46:	4413      	add	r3, r2
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	3302      	adds	r3, #2
 8005e50:	6879      	ldr	r1, [r7, #4]
 8005e52:	440b      	add	r3, r1
 8005e54:	781b      	ldrb	r3, [r3, #0]
 8005e56:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e58:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	6879      	ldr	r1, [r7, #4]
 8005e60:	440b      	add	r3, r1
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005e66:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005e68:	6879      	ldr	r1, [r7, #4]
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	440a      	add	r2, r1
 8005e6e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005e70:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005e76:	69bb      	ldr	r3, [r7, #24]
 8005e78:	3304      	adds	r3, #4
 8005e7a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	3304      	adds	r3, #4
 8005e80:	617b      	str	r3, [r7, #20]
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	4a06      	ldr	r2, [pc, #24]	@ (8005ea0 <FDCAN_CopyMessageToRAM+0xf8>)
 8005e88:	5cd3      	ldrb	r3, [r2, r3]
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d3d6      	bcc.n	8005e40 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8005e92:	bf00      	nop
 8005e94:	bf00      	nop
 8005e96:	3724      	adds	r7, #36	@ 0x24
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr
 8005ea0:	0800a29c 	.word	0x0800a29c

08005ea4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b089      	sub	sp, #36	@ 0x24
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005eb2:	4b86      	ldr	r3, [pc, #536]	@ (80060cc <HAL_GPIO_Init+0x228>)
 8005eb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005eb6:	e18c      	b.n	80061d2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	2101      	movs	r1, #1
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 817e 	beq.w	80061cc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	f003 0303 	and.w	r3, r3, #3
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d005      	beq.n	8005ee8 <HAL_GPIO_Init+0x44>
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	f003 0303 	and.w	r3, r3, #3
 8005ee4:	2b02      	cmp	r3, #2
 8005ee6:	d130      	bne.n	8005f4a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	005b      	lsls	r3, r3, #1
 8005ef2:	2203      	movs	r2, #3
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	43db      	mvns	r3, r3
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	4013      	ands	r3, r2
 8005efe:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68da      	ldr	r2, [r3, #12]
 8005f04:	69fb      	ldr	r3, [r7, #28]
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	fa02 f303 	lsl.w	r3, r2, r3
 8005f0c:	69ba      	ldr	r2, [r7, #24]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	69ba      	ldr	r2, [r7, #24]
 8005f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f1e:	2201      	movs	r2, #1
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	fa02 f303 	lsl.w	r3, r2, r3
 8005f26:	43db      	mvns	r3, r3
 8005f28:	69ba      	ldr	r2, [r7, #24]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	685b      	ldr	r3, [r3, #4]
 8005f32:	091b      	lsrs	r3, r3, #4
 8005f34:	f003 0201 	and.w	r2, r3, #1
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	69ba      	ldr	r2, [r7, #24]
 8005f48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f003 0303 	and.w	r3, r3, #3
 8005f52:	2b03      	cmp	r3, #3
 8005f54:	d017      	beq.n	8005f86 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	005b      	lsls	r3, r3, #1
 8005f60:	2203      	movs	r2, #3
 8005f62:	fa02 f303 	lsl.w	r3, r2, r3
 8005f66:	43db      	mvns	r3, r3
 8005f68:	69ba      	ldr	r2, [r7, #24]
 8005f6a:	4013      	ands	r3, r2
 8005f6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	689a      	ldr	r2, [r3, #8]
 8005f72:	69fb      	ldr	r3, [r7, #28]
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	fa02 f303 	lsl.w	r3, r2, r3
 8005f7a:	69ba      	ldr	r2, [r7, #24]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	69ba      	ldr	r2, [r7, #24]
 8005f84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	f003 0303 	and.w	r3, r3, #3
 8005f8e:	2b02      	cmp	r3, #2
 8005f90:	d123      	bne.n	8005fda <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	08da      	lsrs	r2, r3, #3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3208      	adds	r2, #8
 8005f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	f003 0307 	and.w	r3, r3, #7
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	220f      	movs	r2, #15
 8005faa:	fa02 f303 	lsl.w	r3, r2, r3
 8005fae:	43db      	mvns	r3, r3
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	691a      	ldr	r2, [r3, #16]
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	f003 0307 	and.w	r3, r3, #7
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	08da      	lsrs	r2, r3, #3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3208      	adds	r2, #8
 8005fd4:	69b9      	ldr	r1, [r7, #24]
 8005fd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	005b      	lsls	r3, r3, #1
 8005fe4:	2203      	movs	r2, #3
 8005fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fea:	43db      	mvns	r3, r3
 8005fec:	69ba      	ldr	r2, [r7, #24]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	f003 0203 	and.w	r2, r3, #3
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	005b      	lsls	r3, r3, #1
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	69ba      	ldr	r2, [r7, #24]
 8006004:	4313      	orrs	r3, r2
 8006006:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	69ba      	ldr	r2, [r7, #24]
 800600c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006016:	2b00      	cmp	r3, #0
 8006018:	f000 80d8 	beq.w	80061cc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800601c:	4b2c      	ldr	r3, [pc, #176]	@ (80060d0 <HAL_GPIO_Init+0x22c>)
 800601e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006022:	4a2b      	ldr	r2, [pc, #172]	@ (80060d0 <HAL_GPIO_Init+0x22c>)
 8006024:	f043 0302 	orr.w	r3, r3, #2
 8006028:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800602c:	4b28      	ldr	r3, [pc, #160]	@ (80060d0 <HAL_GPIO_Init+0x22c>)
 800602e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006032:	f003 0302 	and.w	r3, r3, #2
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800603a:	4a26      	ldr	r2, [pc, #152]	@ (80060d4 <HAL_GPIO_Init+0x230>)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	089b      	lsrs	r3, r3, #2
 8006040:	3302      	adds	r3, #2
 8006042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006046:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	220f      	movs	r2, #15
 8006052:	fa02 f303 	lsl.w	r3, r2, r3
 8006056:	43db      	mvns	r3, r3
 8006058:	69ba      	ldr	r2, [r7, #24]
 800605a:	4013      	ands	r3, r2
 800605c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	4a1d      	ldr	r2, [pc, #116]	@ (80060d8 <HAL_GPIO_Init+0x234>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d04a      	beq.n	80060fc <HAL_GPIO_Init+0x258>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	4a1c      	ldr	r2, [pc, #112]	@ (80060dc <HAL_GPIO_Init+0x238>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d02b      	beq.n	80060c6 <HAL_GPIO_Init+0x222>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a1b      	ldr	r2, [pc, #108]	@ (80060e0 <HAL_GPIO_Init+0x23c>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d025      	beq.n	80060c2 <HAL_GPIO_Init+0x21e>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a1a      	ldr	r2, [pc, #104]	@ (80060e4 <HAL_GPIO_Init+0x240>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d01f      	beq.n	80060be <HAL_GPIO_Init+0x21a>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a19      	ldr	r2, [pc, #100]	@ (80060e8 <HAL_GPIO_Init+0x244>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d019      	beq.n	80060ba <HAL_GPIO_Init+0x216>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a18      	ldr	r2, [pc, #96]	@ (80060ec <HAL_GPIO_Init+0x248>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d013      	beq.n	80060b6 <HAL_GPIO_Init+0x212>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a17      	ldr	r2, [pc, #92]	@ (80060f0 <HAL_GPIO_Init+0x24c>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d00d      	beq.n	80060b2 <HAL_GPIO_Init+0x20e>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a16      	ldr	r2, [pc, #88]	@ (80060f4 <HAL_GPIO_Init+0x250>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d007      	beq.n	80060ae <HAL_GPIO_Init+0x20a>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a15      	ldr	r2, [pc, #84]	@ (80060f8 <HAL_GPIO_Init+0x254>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d101      	bne.n	80060aa <HAL_GPIO_Init+0x206>
 80060a6:	2309      	movs	r3, #9
 80060a8:	e029      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060aa:	230a      	movs	r3, #10
 80060ac:	e027      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060ae:	2307      	movs	r3, #7
 80060b0:	e025      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060b2:	2306      	movs	r3, #6
 80060b4:	e023      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060b6:	2305      	movs	r3, #5
 80060b8:	e021      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060ba:	2304      	movs	r3, #4
 80060bc:	e01f      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060be:	2303      	movs	r3, #3
 80060c0:	e01d      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060c2:	2302      	movs	r3, #2
 80060c4:	e01b      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060c6:	2301      	movs	r3, #1
 80060c8:	e019      	b.n	80060fe <HAL_GPIO_Init+0x25a>
 80060ca:	bf00      	nop
 80060cc:	58000080 	.word	0x58000080
 80060d0:	58024400 	.word	0x58024400
 80060d4:	58000400 	.word	0x58000400
 80060d8:	58020000 	.word	0x58020000
 80060dc:	58020400 	.word	0x58020400
 80060e0:	58020800 	.word	0x58020800
 80060e4:	58020c00 	.word	0x58020c00
 80060e8:	58021000 	.word	0x58021000
 80060ec:	58021400 	.word	0x58021400
 80060f0:	58021800 	.word	0x58021800
 80060f4:	58021c00 	.word	0x58021c00
 80060f8:	58022400 	.word	0x58022400
 80060fc:	2300      	movs	r3, #0
 80060fe:	69fa      	ldr	r2, [r7, #28]
 8006100:	f002 0203 	and.w	r2, r2, #3
 8006104:	0092      	lsls	r2, r2, #2
 8006106:	4093      	lsls	r3, r2
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4313      	orrs	r3, r2
 800610c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800610e:	4938      	ldr	r1, [pc, #224]	@ (80061f0 <HAL_GPIO_Init+0x34c>)
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	089b      	lsrs	r3, r3, #2
 8006114:	3302      	adds	r3, #2
 8006116:	69ba      	ldr	r2, [r7, #24]
 8006118:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800611c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	43db      	mvns	r3, r3
 8006128:	69ba      	ldr	r2, [r7, #24]
 800612a:	4013      	ands	r3, r2
 800612c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d003      	beq.n	8006142 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	693b      	ldr	r3, [r7, #16]
 800613e:	4313      	orrs	r3, r2
 8006140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006142:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800614a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	43db      	mvns	r3, r3
 8006156:	69ba      	ldr	r2, [r7, #24]
 8006158:	4013      	ands	r3, r2
 800615a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006164:	2b00      	cmp	r3, #0
 8006166:	d003      	beq.n	8006170 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006168:	69ba      	ldr	r2, [r7, #24]
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	4313      	orrs	r3, r2
 800616e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006170:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006174:	69bb      	ldr	r3, [r7, #24]
 8006176:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	43db      	mvns	r3, r3
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	4013      	ands	r3, r2
 8006186:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006190:	2b00      	cmp	r3, #0
 8006192:	d003      	beq.n	800619c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006194:	69ba      	ldr	r2, [r7, #24]
 8006196:	693b      	ldr	r3, [r7, #16]
 8006198:	4313      	orrs	r3, r2
 800619a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	43db      	mvns	r3, r3
 80061ac:	69ba      	ldr	r2, [r7, #24]
 80061ae:	4013      	ands	r3, r2
 80061b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80061be:	69ba      	ldr	r2, [r7, #24]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	4313      	orrs	r3, r2
 80061c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	69ba      	ldr	r2, [r7, #24]
 80061ca:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	3301      	adds	r3, #1
 80061d0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	fa22 f303 	lsr.w	r3, r2, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f47f ae6b 	bne.w	8005eb8 <HAL_GPIO_Init+0x14>
  }
}
 80061e2:	bf00      	nop
 80061e4:	bf00      	nop
 80061e6:	3724      	adds	r7, #36	@ 0x24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	58000400 	.word	0x58000400

080061f4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80061fc:	4b19      	ldr	r3, [pc, #100]	@ (8006264 <HAL_PWREx_ConfigSupply+0x70>)
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	f003 0304 	and.w	r3, r3, #4
 8006204:	2b04      	cmp	r3, #4
 8006206:	d00a      	beq.n	800621e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006208:	4b16      	ldr	r3, [pc, #88]	@ (8006264 <HAL_PWREx_ConfigSupply+0x70>)
 800620a:	68db      	ldr	r3, [r3, #12]
 800620c:	f003 0307 	and.w	r3, r3, #7
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	429a      	cmp	r2, r3
 8006214:	d001      	beq.n	800621a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e01f      	b.n	800625a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800621a:	2300      	movs	r3, #0
 800621c:	e01d      	b.n	800625a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800621e:	4b11      	ldr	r3, [pc, #68]	@ (8006264 <HAL_PWREx_ConfigSupply+0x70>)
 8006220:	68db      	ldr	r3, [r3, #12]
 8006222:	f023 0207 	bic.w	r2, r3, #7
 8006226:	490f      	ldr	r1, [pc, #60]	@ (8006264 <HAL_PWREx_ConfigSupply+0x70>)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4313      	orrs	r3, r2
 800622c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800622e:	f7fb f8b1 	bl	8001394 <HAL_GetTick>
 8006232:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006234:	e009      	b.n	800624a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006236:	f7fb f8ad 	bl	8001394 <HAL_GetTick>
 800623a:	4602      	mov	r2, r0
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	1ad3      	subs	r3, r2, r3
 8006240:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006244:	d901      	bls.n	800624a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e007      	b.n	800625a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800624a:	4b06      	ldr	r3, [pc, #24]	@ (8006264 <HAL_PWREx_ConfigSupply+0x70>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006256:	d1ee      	bne.n	8006236 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3710      	adds	r7, #16
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	58024800 	.word	0x58024800

08006268 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b08c      	sub	sp, #48	@ 0x30
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e3c8      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	f000 8087 	beq.w	8006396 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006288:	4b88      	ldr	r3, [pc, #544]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006290:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006292:	4b86      	ldr	r3, [pc, #536]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800629a:	2b10      	cmp	r3, #16
 800629c:	d007      	beq.n	80062ae <HAL_RCC_OscConfig+0x46>
 800629e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062a0:	2b18      	cmp	r3, #24
 80062a2:	d110      	bne.n	80062c6 <HAL_RCC_OscConfig+0x5e>
 80062a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d10b      	bne.n	80062c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062ae:	4b7f      	ldr	r3, [pc, #508]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d06c      	beq.n	8006394 <HAL_RCC_OscConfig+0x12c>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d168      	bne.n	8006394 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e3a2      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062ce:	d106      	bne.n	80062de <HAL_RCC_OscConfig+0x76>
 80062d0:	4b76      	ldr	r3, [pc, #472]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a75      	ldr	r2, [pc, #468]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062da:	6013      	str	r3, [r2, #0]
 80062dc:	e02e      	b.n	800633c <HAL_RCC_OscConfig+0xd4>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10c      	bne.n	8006300 <HAL_RCC_OscConfig+0x98>
 80062e6:	4b71      	ldr	r3, [pc, #452]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a70      	ldr	r2, [pc, #448]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062f0:	6013      	str	r3, [r2, #0]
 80062f2:	4b6e      	ldr	r3, [pc, #440]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4a6d      	ldr	r2, [pc, #436]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80062f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	e01d      	b.n	800633c <HAL_RCC_OscConfig+0xd4>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006308:	d10c      	bne.n	8006324 <HAL_RCC_OscConfig+0xbc>
 800630a:	4b68      	ldr	r3, [pc, #416]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a67      	ldr	r2, [pc, #412]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006314:	6013      	str	r3, [r2, #0]
 8006316:	4b65      	ldr	r3, [pc, #404]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a64      	ldr	r2, [pc, #400]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800631c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006320:	6013      	str	r3, [r2, #0]
 8006322:	e00b      	b.n	800633c <HAL_RCC_OscConfig+0xd4>
 8006324:	4b61      	ldr	r3, [pc, #388]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a60      	ldr	r2, [pc, #384]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800632a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800632e:	6013      	str	r3, [r2, #0]
 8006330:	4b5e      	ldr	r3, [pc, #376]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a5d      	ldr	r2, [pc, #372]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800633a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d013      	beq.n	800636c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006344:	f7fb f826 	bl	8001394 <HAL_GetTick>
 8006348:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800634a:	e008      	b.n	800635e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800634c:	f7fb f822 	bl	8001394 <HAL_GetTick>
 8006350:	4602      	mov	r2, r0
 8006352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006354:	1ad3      	subs	r3, r2, r3
 8006356:	2b64      	cmp	r3, #100	@ 0x64
 8006358:	d901      	bls.n	800635e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800635a:	2303      	movs	r3, #3
 800635c:	e356      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800635e:	4b53      	ldr	r3, [pc, #332]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0f0      	beq.n	800634c <HAL_RCC_OscConfig+0xe4>
 800636a:	e014      	b.n	8006396 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636c:	f7fb f812 	bl	8001394 <HAL_GetTick>
 8006370:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006372:	e008      	b.n	8006386 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006374:	f7fb f80e 	bl	8001394 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	1ad3      	subs	r3, r2, r3
 800637e:	2b64      	cmp	r3, #100	@ 0x64
 8006380:	d901      	bls.n	8006386 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	e342      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006386:	4b49      	ldr	r3, [pc, #292]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1f0      	bne.n	8006374 <HAL_RCC_OscConfig+0x10c>
 8006392:	e000      	b.n	8006396 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0302 	and.w	r3, r3, #2
 800639e:	2b00      	cmp	r3, #0
 80063a0:	f000 808c 	beq.w	80064bc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063a4:	4b41      	ldr	r3, [pc, #260]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80063ac:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80063ae:	4b3f      	ldr	r3, [pc, #252]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80063b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d007      	beq.n	80063ca <HAL_RCC_OscConfig+0x162>
 80063ba:	6a3b      	ldr	r3, [r7, #32]
 80063bc:	2b18      	cmp	r3, #24
 80063be:	d137      	bne.n	8006430 <HAL_RCC_OscConfig+0x1c8>
 80063c0:	69fb      	ldr	r3, [r7, #28]
 80063c2:	f003 0303 	and.w	r3, r3, #3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d132      	bne.n	8006430 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80063ca:	4b38      	ldr	r3, [pc, #224]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0304 	and.w	r3, r3, #4
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d005      	beq.n	80063e2 <HAL_RCC_OscConfig+0x17a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d101      	bne.n	80063e2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e314      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80063e2:	4b32      	ldr	r3, [pc, #200]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f023 0219 	bic.w	r2, r3, #25
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	492f      	ldr	r1, [pc, #188]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 80063f0:	4313      	orrs	r3, r2
 80063f2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f4:	f7fa ffce 	bl	8001394 <HAL_GetTick>
 80063f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80063fa:	e008      	b.n	800640e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063fc:	f7fa ffca 	bl	8001394 <HAL_GetTick>
 8006400:	4602      	mov	r2, r0
 8006402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006404:	1ad3      	subs	r3, r2, r3
 8006406:	2b02      	cmp	r3, #2
 8006408:	d901      	bls.n	800640e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800640a:	2303      	movs	r3, #3
 800640c:	e2fe      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800640e:	4b27      	ldr	r3, [pc, #156]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f003 0304 	and.w	r3, r3, #4
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f0      	beq.n	80063fc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800641a:	4b24      	ldr	r3, [pc, #144]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800641c:	685b      	ldr	r3, [r3, #4]
 800641e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	061b      	lsls	r3, r3, #24
 8006428:	4920      	ldr	r1, [pc, #128]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800642a:	4313      	orrs	r3, r2
 800642c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800642e:	e045      	b.n	80064bc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d026      	beq.n	8006486 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006438:	4b1c      	ldr	r3, [pc, #112]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f023 0219 	bic.w	r2, r3, #25
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	4919      	ldr	r1, [pc, #100]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006446:	4313      	orrs	r3, r2
 8006448:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800644a:	f7fa ffa3 	bl	8001394 <HAL_GetTick>
 800644e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006450:	e008      	b.n	8006464 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006452:	f7fa ff9f 	bl	8001394 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	2b02      	cmp	r3, #2
 800645e:	d901      	bls.n	8006464 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e2d3      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006464:	4b11      	ldr	r3, [pc, #68]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 0304 	and.w	r3, r3, #4
 800646c:	2b00      	cmp	r3, #0
 800646e:	d0f0      	beq.n	8006452 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006470:	4b0e      	ldr	r3, [pc, #56]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	691b      	ldr	r3, [r3, #16]
 800647c:	061b      	lsls	r3, r3, #24
 800647e:	490b      	ldr	r1, [pc, #44]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006480:	4313      	orrs	r3, r2
 8006482:	604b      	str	r3, [r1, #4]
 8006484:	e01a      	b.n	80064bc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006486:	4b09      	ldr	r3, [pc, #36]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a08      	ldr	r2, [pc, #32]	@ (80064ac <HAL_RCC_OscConfig+0x244>)
 800648c:	f023 0301 	bic.w	r3, r3, #1
 8006490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006492:	f7fa ff7f 	bl	8001394 <HAL_GetTick>
 8006496:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006498:	e00a      	b.n	80064b0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800649a:	f7fa ff7b 	bl	8001394 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d903      	bls.n	80064b0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e2af      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
 80064ac:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80064b0:	4b96      	ldr	r3, [pc, #600]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0304 	and.w	r3, r3, #4
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d1ee      	bne.n	800649a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f003 0310 	and.w	r3, r3, #16
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d06a      	beq.n	800659e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064c8:	4b90      	ldr	r3, [pc, #576]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80064d0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80064d2:	4b8e      	ldr	r3, [pc, #568]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d007      	beq.n	80064ee <HAL_RCC_OscConfig+0x286>
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	2b18      	cmp	r3, #24
 80064e2:	d11b      	bne.n	800651c <HAL_RCC_OscConfig+0x2b4>
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	f003 0303 	and.w	r3, r3, #3
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d116      	bne.n	800651c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064ee:	4b87      	ldr	r3, [pc, #540]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d005      	beq.n	8006506 <HAL_RCC_OscConfig+0x29e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	69db      	ldr	r3, [r3, #28]
 80064fe:	2b80      	cmp	r3, #128	@ 0x80
 8006500:	d001      	beq.n	8006506 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e282      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006506:	4b81      	ldr	r3, [pc, #516]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	061b      	lsls	r3, r3, #24
 8006514:	497d      	ldr	r1, [pc, #500]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006516:	4313      	orrs	r3, r2
 8006518:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800651a:	e040      	b.n	800659e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	69db      	ldr	r3, [r3, #28]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d023      	beq.n	800656c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006524:	4b79      	ldr	r3, [pc, #484]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a78      	ldr	r2, [pc, #480]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 800652a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800652e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006530:	f7fa ff30 	bl	8001394 <HAL_GetTick>
 8006534:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006536:	e008      	b.n	800654a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006538:	f7fa ff2c 	bl	8001394 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b02      	cmp	r3, #2
 8006544:	d901      	bls.n	800654a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e260      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800654a:	4b70      	ldr	r3, [pc, #448]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0f0      	beq.n	8006538 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006556:	4b6d      	ldr	r3, [pc, #436]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a1b      	ldr	r3, [r3, #32]
 8006562:	061b      	lsls	r3, r3, #24
 8006564:	4969      	ldr	r1, [pc, #420]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006566:	4313      	orrs	r3, r2
 8006568:	60cb      	str	r3, [r1, #12]
 800656a:	e018      	b.n	800659e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800656c:	4b67      	ldr	r3, [pc, #412]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a66      	ldr	r2, [pc, #408]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006572:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006576:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006578:	f7fa ff0c 	bl	8001394 <HAL_GetTick>
 800657c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800657e:	e008      	b.n	8006592 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006580:	f7fa ff08 	bl	8001394 <HAL_GetTick>
 8006584:	4602      	mov	r2, r0
 8006586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	2b02      	cmp	r3, #2
 800658c:	d901      	bls.n	8006592 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800658e:	2303      	movs	r3, #3
 8006590:	e23c      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006592:	4b5e      	ldr	r3, [pc, #376]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800659a:	2b00      	cmp	r3, #0
 800659c:	d1f0      	bne.n	8006580 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d036      	beq.n	8006618 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d019      	beq.n	80065e6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065b2:	4b56      	ldr	r3, [pc, #344]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80065b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065b6:	4a55      	ldr	r2, [pc, #340]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065be:	f7fa fee9 	bl	8001394 <HAL_GetTick>
 80065c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065c4:	e008      	b.n	80065d8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065c6:	f7fa fee5 	bl	8001394 <HAL_GetTick>
 80065ca:	4602      	mov	r2, r0
 80065cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ce:	1ad3      	subs	r3, r2, r3
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d901      	bls.n	80065d8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e219      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065d8:	4b4c      	ldr	r3, [pc, #304]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80065da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065dc:	f003 0302 	and.w	r3, r3, #2
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d0f0      	beq.n	80065c6 <HAL_RCC_OscConfig+0x35e>
 80065e4:	e018      	b.n	8006618 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e6:	4b49      	ldr	r3, [pc, #292]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80065e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ea:	4a48      	ldr	r2, [pc, #288]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80065ec:	f023 0301 	bic.w	r3, r3, #1
 80065f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065f2:	f7fa fecf 	bl	8001394 <HAL_GetTick>
 80065f6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065f8:	e008      	b.n	800660c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065fa:	f7fa fecb 	bl	8001394 <HAL_GetTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e1ff      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800660c:	4b3f      	ldr	r3, [pc, #252]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 800660e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006610:	f003 0302 	and.w	r3, r3, #2
 8006614:	2b00      	cmp	r3, #0
 8006616:	d1f0      	bne.n	80065fa <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0320 	and.w	r3, r3, #32
 8006620:	2b00      	cmp	r3, #0
 8006622:	d036      	beq.n	8006692 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d019      	beq.n	8006660 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800662c:	4b37      	ldr	r3, [pc, #220]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a36      	ldr	r2, [pc, #216]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006632:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006636:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006638:	f7fa feac 	bl	8001394 <HAL_GetTick>
 800663c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006640:	f7fa fea8 	bl	8001394 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e1dc      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006652:	4b2e      	ldr	r3, [pc, #184]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0f0      	beq.n	8006640 <HAL_RCC_OscConfig+0x3d8>
 800665e:	e018      	b.n	8006692 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006660:	4b2a      	ldr	r3, [pc, #168]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a29      	ldr	r2, [pc, #164]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006666:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800666a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800666c:	f7fa fe92 	bl	8001394 <HAL_GetTick>
 8006670:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006674:	f7fa fe8e 	bl	8001394 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e1c2      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006686:	4b21      	ldr	r3, [pc, #132]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1f0      	bne.n	8006674 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f003 0304 	and.w	r3, r3, #4
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 8086 	beq.w	80067ac <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80066a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006710 <HAL_RCC_OscConfig+0x4a8>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006710 <HAL_RCC_OscConfig+0x4a8>)
 80066a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80066aa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80066ac:	f7fa fe72 	bl	8001394 <HAL_GetTick>
 80066b0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066b2:	e008      	b.n	80066c6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066b4:	f7fa fe6e 	bl	8001394 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b64      	cmp	r3, #100	@ 0x64
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e1a2      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066c6:	4b12      	ldr	r3, [pc, #72]	@ (8006710 <HAL_RCC_OscConfig+0x4a8>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d0f0      	beq.n	80066b4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d106      	bne.n	80066e8 <HAL_RCC_OscConfig+0x480>
 80066da:	4b0c      	ldr	r3, [pc, #48]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80066dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066de:	4a0b      	ldr	r2, [pc, #44]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80066e0:	f043 0301 	orr.w	r3, r3, #1
 80066e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80066e6:	e032      	b.n	800674e <HAL_RCC_OscConfig+0x4e6>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	689b      	ldr	r3, [r3, #8]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d111      	bne.n	8006714 <HAL_RCC_OscConfig+0x4ac>
 80066f0:	4b06      	ldr	r3, [pc, #24]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80066f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f4:	4a05      	ldr	r2, [pc, #20]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80066f6:	f023 0301 	bic.w	r3, r3, #1
 80066fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80066fc:	4b03      	ldr	r3, [pc, #12]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 80066fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006700:	4a02      	ldr	r2, [pc, #8]	@ (800670c <HAL_RCC_OscConfig+0x4a4>)
 8006702:	f023 0304 	bic.w	r3, r3, #4
 8006706:	6713      	str	r3, [r2, #112]	@ 0x70
 8006708:	e021      	b.n	800674e <HAL_RCC_OscConfig+0x4e6>
 800670a:	bf00      	nop
 800670c:	58024400 	.word	0x58024400
 8006710:	58024800 	.word	0x58024800
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2b05      	cmp	r3, #5
 800671a:	d10c      	bne.n	8006736 <HAL_RCC_OscConfig+0x4ce>
 800671c:	4b83      	ldr	r3, [pc, #524]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800671e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006720:	4a82      	ldr	r2, [pc, #520]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006722:	f043 0304 	orr.w	r3, r3, #4
 8006726:	6713      	str	r3, [r2, #112]	@ 0x70
 8006728:	4b80      	ldr	r3, [pc, #512]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800672a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800672c:	4a7f      	ldr	r2, [pc, #508]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800672e:	f043 0301 	orr.w	r3, r3, #1
 8006732:	6713      	str	r3, [r2, #112]	@ 0x70
 8006734:	e00b      	b.n	800674e <HAL_RCC_OscConfig+0x4e6>
 8006736:	4b7d      	ldr	r3, [pc, #500]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800673a:	4a7c      	ldr	r2, [pc, #496]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800673c:	f023 0301 	bic.w	r3, r3, #1
 8006740:	6713      	str	r3, [r2, #112]	@ 0x70
 8006742:	4b7a      	ldr	r3, [pc, #488]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006746:	4a79      	ldr	r2, [pc, #484]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006748:	f023 0304 	bic.w	r3, r3, #4
 800674c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d015      	beq.n	8006782 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006756:	f7fa fe1d 	bl	8001394 <HAL_GetTick>
 800675a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800675c:	e00a      	b.n	8006774 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800675e:	f7fa fe19 	bl	8001394 <HAL_GetTick>
 8006762:	4602      	mov	r2, r0
 8006764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006766:	1ad3      	subs	r3, r2, r3
 8006768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800676c:	4293      	cmp	r3, r2
 800676e:	d901      	bls.n	8006774 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e14b      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006774:	4b6d      	ldr	r3, [pc, #436]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006776:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d0ee      	beq.n	800675e <HAL_RCC_OscConfig+0x4f6>
 8006780:	e014      	b.n	80067ac <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006782:	f7fa fe07 	bl	8001394 <HAL_GetTick>
 8006786:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006788:	e00a      	b.n	80067a0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800678a:	f7fa fe03 	bl	8001394 <HAL_GetTick>
 800678e:	4602      	mov	r2, r0
 8006790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006792:	1ad3      	subs	r3, r2, r3
 8006794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006798:	4293      	cmp	r3, r2
 800679a:	d901      	bls.n	80067a0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e135      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80067a0:	4b62      	ldr	r3, [pc, #392]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80067a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a4:	f003 0302 	and.w	r3, r3, #2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d1ee      	bne.n	800678a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f000 812a 	beq.w	8006a0a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80067b6:	4b5d      	ldr	r3, [pc, #372]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80067be:	2b18      	cmp	r3, #24
 80067c0:	f000 80ba 	beq.w	8006938 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c8:	2b02      	cmp	r3, #2
 80067ca:	f040 8095 	bne.w	80068f8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067ce:	4b57      	ldr	r3, [pc, #348]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a56      	ldr	r2, [pc, #344]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80067d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067da:	f7fa fddb 	bl	8001394 <HAL_GetTick>
 80067de:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067e0:	e008      	b.n	80067f4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067e2:	f7fa fdd7 	bl	8001394 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e10b      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067f4:	4b4d      	ldr	r3, [pc, #308]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1f0      	bne.n	80067e2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006800:	4b4a      	ldr	r3, [pc, #296]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006802:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006804:	4b4a      	ldr	r3, [pc, #296]	@ (8006930 <HAL_RCC_OscConfig+0x6c8>)
 8006806:	4013      	ands	r3, r2
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006810:	0112      	lsls	r2, r2, #4
 8006812:	430a      	orrs	r2, r1
 8006814:	4945      	ldr	r1, [pc, #276]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006816:	4313      	orrs	r3, r2
 8006818:	628b      	str	r3, [r1, #40]	@ 0x28
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800681e:	3b01      	subs	r3, #1
 8006820:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006828:	3b01      	subs	r3, #1
 800682a:	025b      	lsls	r3, r3, #9
 800682c:	b29b      	uxth	r3, r3
 800682e:	431a      	orrs	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006834:	3b01      	subs	r3, #1
 8006836:	041b      	lsls	r3, r3, #16
 8006838:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800683c:	431a      	orrs	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006842:	3b01      	subs	r3, #1
 8006844:	061b      	lsls	r3, r3, #24
 8006846:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800684a:	4938      	ldr	r1, [pc, #224]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800684c:	4313      	orrs	r3, r2
 800684e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006850:	4b36      	ldr	r3, [pc, #216]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006854:	4a35      	ldr	r2, [pc, #212]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006856:	f023 0301 	bic.w	r3, r3, #1
 800685a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800685c:	4b33      	ldr	r3, [pc, #204]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800685e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006860:	4b34      	ldr	r3, [pc, #208]	@ (8006934 <HAL_RCC_OscConfig+0x6cc>)
 8006862:	4013      	ands	r3, r2
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006868:	00d2      	lsls	r2, r2, #3
 800686a:	4930      	ldr	r1, [pc, #192]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800686c:	4313      	orrs	r3, r2
 800686e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006870:	4b2e      	ldr	r3, [pc, #184]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006874:	f023 020c 	bic.w	r2, r3, #12
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687c:	492b      	ldr	r1, [pc, #172]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800687e:	4313      	orrs	r3, r2
 8006880:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006882:	4b2a      	ldr	r3, [pc, #168]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006886:	f023 0202 	bic.w	r2, r3, #2
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800688e:	4927      	ldr	r1, [pc, #156]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006890:	4313      	orrs	r3, r2
 8006892:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006894:	4b25      	ldr	r3, [pc, #148]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006898:	4a24      	ldr	r2, [pc, #144]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 800689a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800689e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80068a0:	4b22      	ldr	r3, [pc, #136]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	4a21      	ldr	r2, [pc, #132]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80068ac:	4b1f      	ldr	r3, [pc, #124]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b0:	4a1e      	ldr	r2, [pc, #120]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80068b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80068b8:	4b1c      	ldr	r3, [pc, #112]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068bc:	4a1b      	ldr	r2, [pc, #108]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068be:	f043 0301 	orr.w	r3, r3, #1
 80068c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068c4:	4b19      	ldr	r3, [pc, #100]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a18      	ldr	r2, [pc, #96]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068d0:	f7fa fd60 	bl	8001394 <HAL_GetTick>
 80068d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068d6:	e008      	b.n	80068ea <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068d8:	f7fa fd5c 	bl	8001394 <HAL_GetTick>
 80068dc:	4602      	mov	r2, r0
 80068de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e090      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068ea:	4b10      	ldr	r3, [pc, #64]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d0f0      	beq.n	80068d8 <HAL_RCC_OscConfig+0x670>
 80068f6:	e088      	b.n	8006a0a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068f8:	4b0c      	ldr	r3, [pc, #48]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	4a0b      	ldr	r2, [pc, #44]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 80068fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006902:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006904:	f7fa fd46 	bl	8001394 <HAL_GetTick>
 8006908:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800690a:	e008      	b.n	800691e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800690c:	f7fa fd42 	bl	8001394 <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b02      	cmp	r3, #2
 8006918:	d901      	bls.n	800691e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e076      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800691e:	4b03      	ldr	r3, [pc, #12]	@ (800692c <HAL_RCC_OscConfig+0x6c4>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1f0      	bne.n	800690c <HAL_RCC_OscConfig+0x6a4>
 800692a:	e06e      	b.n	8006a0a <HAL_RCC_OscConfig+0x7a2>
 800692c:	58024400 	.word	0x58024400
 8006930:	fffffc0c 	.word	0xfffffc0c
 8006934:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006938:	4b36      	ldr	r3, [pc, #216]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 800693a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800693c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800693e:	4b35      	ldr	r3, [pc, #212]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 8006940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006942:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006948:	2b01      	cmp	r3, #1
 800694a:	d031      	beq.n	80069b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	f003 0203 	and.w	r2, r3, #3
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006956:	429a      	cmp	r2, r3
 8006958:	d12a      	bne.n	80069b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	091b      	lsrs	r3, r3, #4
 800695e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006966:	429a      	cmp	r2, r3
 8006968:	d122      	bne.n	80069b0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006974:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006976:	429a      	cmp	r2, r3
 8006978:	d11a      	bne.n	80069b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	0a5b      	lsrs	r3, r3, #9
 800697e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006986:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006988:	429a      	cmp	r2, r3
 800698a:	d111      	bne.n	80069b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	0c1b      	lsrs	r3, r3, #16
 8006990:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006998:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800699a:	429a      	cmp	r2, r3
 800699c:	d108      	bne.n	80069b0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	0e1b      	lsrs	r3, r3, #24
 80069a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069aa:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80069ac:	429a      	cmp	r2, r3
 80069ae:	d001      	beq.n	80069b4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e02b      	b.n	8006a0c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80069b4:	4b17      	ldr	r3, [pc, #92]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 80069b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069b8:	08db      	lsrs	r3, r3, #3
 80069ba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80069be:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d01f      	beq.n	8006a0a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80069ca:	4b12      	ldr	r3, [pc, #72]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 80069cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ce:	4a11      	ldr	r2, [pc, #68]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 80069d0:	f023 0301 	bic.w	r3, r3, #1
 80069d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80069d6:	f7fa fcdd 	bl	8001394 <HAL_GetTick>
 80069da:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80069dc:	bf00      	nop
 80069de:	f7fa fcd9 	bl	8001394 <HAL_GetTick>
 80069e2:	4602      	mov	r2, r0
 80069e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e6:	4293      	cmp	r3, r2
 80069e8:	d0f9      	beq.n	80069de <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80069ea:	4b0a      	ldr	r3, [pc, #40]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 80069ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006a18 <HAL_RCC_OscConfig+0x7b0>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80069f6:	00d2      	lsls	r2, r2, #3
 80069f8:	4906      	ldr	r1, [pc, #24]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80069fe:	4b05      	ldr	r3, [pc, #20]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 8006a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a02:	4a04      	ldr	r2, [pc, #16]	@ (8006a14 <HAL_RCC_OscConfig+0x7ac>)
 8006a04:	f043 0301 	orr.w	r3, r3, #1
 8006a08:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3730      	adds	r7, #48	@ 0x30
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	58024400 	.word	0x58024400
 8006a18:	ffff0007 	.word	0xffff0007

08006a1c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e19c      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a30:	4b8a      	ldr	r3, [pc, #552]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 030f 	and.w	r3, r3, #15
 8006a38:	683a      	ldr	r2, [r7, #0]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d910      	bls.n	8006a60 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a3e:	4b87      	ldr	r3, [pc, #540]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f023 020f 	bic.w	r2, r3, #15
 8006a46:	4985      	ldr	r1, [pc, #532]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a4e:	4b83      	ldr	r3, [pc, #524]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f003 030f 	and.w	r3, r3, #15
 8006a56:	683a      	ldr	r2, [r7, #0]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d001      	beq.n	8006a60 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e184      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 0304 	and.w	r3, r3, #4
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d010      	beq.n	8006a8e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	691a      	ldr	r2, [r3, #16]
 8006a70:	4b7b      	ldr	r3, [pc, #492]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d908      	bls.n	8006a8e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a7c:	4b78      	ldr	r3, [pc, #480]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006a7e:	699b      	ldr	r3, [r3, #24]
 8006a80:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	4975      	ldr	r1, [pc, #468]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d010      	beq.n	8006abc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	695a      	ldr	r2, [r3, #20]
 8006a9e:	4b70      	ldr	r3, [pc, #448]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	d908      	bls.n	8006abc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	695b      	ldr	r3, [r3, #20]
 8006ab6:	496a      	ldr	r1, [pc, #424]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f003 0310 	and.w	r3, r3, #16
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d010      	beq.n	8006aea <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	699a      	ldr	r2, [r3, #24]
 8006acc:	4b64      	ldr	r3, [pc, #400]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ad4:	429a      	cmp	r2, r3
 8006ad6:	d908      	bls.n	8006aea <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006ad8:	4b61      	ldr	r3, [pc, #388]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	495e      	ldr	r1, [pc, #376]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0320 	and.w	r3, r3, #32
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d010      	beq.n	8006b18 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	69da      	ldr	r2, [r3, #28]
 8006afa:	4b59      	ldr	r3, [pc, #356]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d908      	bls.n	8006b18 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006b06:	4b56      	ldr	r3, [pc, #344]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	4953      	ldr	r1, [pc, #332]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0302 	and.w	r3, r3, #2
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d010      	beq.n	8006b46 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	68da      	ldr	r2, [r3, #12]
 8006b28:	4b4d      	ldr	r3, [pc, #308]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b2a:	699b      	ldr	r3, [r3, #24]
 8006b2c:	f003 030f 	and.w	r3, r3, #15
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d908      	bls.n	8006b46 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b34:	4b4a      	ldr	r3, [pc, #296]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	f023 020f 	bic.w	r2, r3, #15
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	4947      	ldr	r1, [pc, #284]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	f003 0301 	and.w	r3, r3, #1
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d055      	beq.n	8006bfe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006b52:	4b43      	ldr	r3, [pc, #268]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	4940      	ldr	r1, [pc, #256]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	d107      	bne.n	8006b7c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006b6c:	4b3c      	ldr	r3, [pc, #240]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d121      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e0f6      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	2b03      	cmp	r3, #3
 8006b82:	d107      	bne.n	8006b94 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006b84:	4b36      	ldr	r3, [pc, #216]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d115      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b90:	2301      	movs	r3, #1
 8006b92:	e0ea      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	2b01      	cmp	r3, #1
 8006b9a:	d107      	bne.n	8006bac <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006b9c:	4b30      	ldr	r3, [pc, #192]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d109      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e0de      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006bac:	4b2c      	ldr	r3, [pc, #176]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0304 	and.w	r3, r3, #4
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e0d6      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bbc:	4b28      	ldr	r3, [pc, #160]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006bbe:	691b      	ldr	r3, [r3, #16]
 8006bc0:	f023 0207 	bic.w	r2, r3, #7
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	4925      	ldr	r1, [pc, #148]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bce:	f7fa fbe1 	bl	8001394 <HAL_GetTick>
 8006bd2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bd4:	e00a      	b.n	8006bec <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bd6:	f7fa fbdd 	bl	8001394 <HAL_GetTick>
 8006bda:	4602      	mov	r2, r0
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	1ad3      	subs	r3, r2, r3
 8006be0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d901      	bls.n	8006bec <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e0be      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bec:	4b1c      	ldr	r3, [pc, #112]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006bee:	691b      	ldr	r3, [r3, #16]
 8006bf0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	685b      	ldr	r3, [r3, #4]
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d1eb      	bne.n	8006bd6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d010      	beq.n	8006c2c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	4b14      	ldr	r3, [pc, #80]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	429a      	cmp	r2, r3
 8006c18:	d208      	bcs.n	8006c2c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c1a:	4b11      	ldr	r3, [pc, #68]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	f023 020f 	bic.w	r2, r3, #15
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	490e      	ldr	r1, [pc, #56]	@ (8006c60 <HAL_RCC_ClockConfig+0x244>)
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 030f 	and.w	r3, r3, #15
 8006c34:	683a      	ldr	r2, [r7, #0]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d214      	bcs.n	8006c64 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c3a:	4b08      	ldr	r3, [pc, #32]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f023 020f 	bic.w	r2, r3, #15
 8006c42:	4906      	ldr	r1, [pc, #24]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	4313      	orrs	r3, r2
 8006c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c4a:	4b04      	ldr	r3, [pc, #16]	@ (8006c5c <HAL_RCC_ClockConfig+0x240>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f003 030f 	and.w	r3, r3, #15
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d005      	beq.n	8006c64 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e086      	b.n	8006d6a <HAL_RCC_ClockConfig+0x34e>
 8006c5c:	52002000 	.word	0x52002000
 8006c60:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0304 	and.w	r3, r3, #4
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d010      	beq.n	8006c92 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	691a      	ldr	r2, [r3, #16]
 8006c74:	4b3f      	ldr	r3, [pc, #252]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006c76:	699b      	ldr	r3, [r3, #24]
 8006c78:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c7c:	429a      	cmp	r2, r3
 8006c7e:	d208      	bcs.n	8006c92 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c80:	4b3c      	ldr	r3, [pc, #240]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006c82:	699b      	ldr	r3, [r3, #24]
 8006c84:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	4939      	ldr	r1, [pc, #228]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f003 0308 	and.w	r3, r3, #8
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d010      	beq.n	8006cc0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	695a      	ldr	r2, [r3, #20]
 8006ca2:	4b34      	ldr	r3, [pc, #208]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006ca4:	69db      	ldr	r3, [r3, #28]
 8006ca6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d208      	bcs.n	8006cc0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006cae:	4b31      	ldr	r3, [pc, #196]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006cb0:	69db      	ldr	r3, [r3, #28]
 8006cb2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	492e      	ldr	r1, [pc, #184]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006cbc:	4313      	orrs	r3, r2
 8006cbe:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0310 	and.w	r3, r3, #16
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d010      	beq.n	8006cee <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	699a      	ldr	r2, [r3, #24]
 8006cd0:	4b28      	ldr	r3, [pc, #160]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006cd2:	69db      	ldr	r3, [r3, #28]
 8006cd4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	d208      	bcs.n	8006cee <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006cdc:	4b25      	ldr	r3, [pc, #148]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	4922      	ldr	r1, [pc, #136]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006cea:	4313      	orrs	r3, r2
 8006cec:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0320 	and.w	r3, r3, #32
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d010      	beq.n	8006d1c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	69da      	ldr	r2, [r3, #28]
 8006cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006d00:	6a1b      	ldr	r3, [r3, #32]
 8006d02:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d208      	bcs.n	8006d1c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	4917      	ldr	r1, [pc, #92]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006d1c:	f000 f834 	bl	8006d88 <HAL_RCC_GetSysClockFreq>
 8006d20:	4602      	mov	r2, r0
 8006d22:	4b14      	ldr	r3, [pc, #80]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	0a1b      	lsrs	r3, r3, #8
 8006d28:	f003 030f 	and.w	r3, r3, #15
 8006d2c:	4912      	ldr	r1, [pc, #72]	@ (8006d78 <HAL_RCC_ClockConfig+0x35c>)
 8006d2e:	5ccb      	ldrb	r3, [r1, r3]
 8006d30:	f003 031f 	and.w	r3, r3, #31
 8006d34:	fa22 f303 	lsr.w	r3, r2, r3
 8006d38:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006d74 <HAL_RCC_ClockConfig+0x358>)
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	4a0d      	ldr	r2, [pc, #52]	@ (8006d78 <HAL_RCC_ClockConfig+0x35c>)
 8006d44:	5cd3      	ldrb	r3, [r2, r3]
 8006d46:	f003 031f 	and.w	r3, r3, #31
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006d50:	4a0a      	ldr	r2, [pc, #40]	@ (8006d7c <HAL_RCC_ClockConfig+0x360>)
 8006d52:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d54:	4a0a      	ldr	r2, [pc, #40]	@ (8006d80 <HAL_RCC_ClockConfig+0x364>)
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d84 <HAL_RCC_ClockConfig+0x368>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f7fa face 	bl	8001300 <HAL_InitTick>
 8006d64:	4603      	mov	r3, r0
 8006d66:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3718      	adds	r7, #24
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	58024400 	.word	0x58024400
 8006d78:	0800a284 	.word	0x0800a284
 8006d7c:	24000024 	.word	0x24000024
 8006d80:	24000020 	.word	0x24000020
 8006d84:	24000028 	.word	0x24000028

08006d88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b089      	sub	sp, #36	@ 0x24
 8006d8c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d8e:	4bb3      	ldr	r3, [pc, #716]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d90:	691b      	ldr	r3, [r3, #16]
 8006d92:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d96:	2b18      	cmp	r3, #24
 8006d98:	f200 8155 	bhi.w	8007046 <HAL_RCC_GetSysClockFreq+0x2be>
 8006d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8006da4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da2:	bf00      	nop
 8006da4:	08006e09 	.word	0x08006e09
 8006da8:	08007047 	.word	0x08007047
 8006dac:	08007047 	.word	0x08007047
 8006db0:	08007047 	.word	0x08007047
 8006db4:	08007047 	.word	0x08007047
 8006db8:	08007047 	.word	0x08007047
 8006dbc:	08007047 	.word	0x08007047
 8006dc0:	08007047 	.word	0x08007047
 8006dc4:	08006e2f 	.word	0x08006e2f
 8006dc8:	08007047 	.word	0x08007047
 8006dcc:	08007047 	.word	0x08007047
 8006dd0:	08007047 	.word	0x08007047
 8006dd4:	08007047 	.word	0x08007047
 8006dd8:	08007047 	.word	0x08007047
 8006ddc:	08007047 	.word	0x08007047
 8006de0:	08007047 	.word	0x08007047
 8006de4:	08006e35 	.word	0x08006e35
 8006de8:	08007047 	.word	0x08007047
 8006dec:	08007047 	.word	0x08007047
 8006df0:	08007047 	.word	0x08007047
 8006df4:	08007047 	.word	0x08007047
 8006df8:	08007047 	.word	0x08007047
 8006dfc:	08007047 	.word	0x08007047
 8006e00:	08007047 	.word	0x08007047
 8006e04:	08006e3b 	.word	0x08006e3b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e08:	4b94      	ldr	r3, [pc, #592]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0320 	and.w	r3, r3, #32
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d009      	beq.n	8006e28 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e14:	4b91      	ldr	r3, [pc, #580]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	08db      	lsrs	r3, r3, #3
 8006e1a:	f003 0303 	and.w	r3, r3, #3
 8006e1e:	4a90      	ldr	r2, [pc, #576]	@ (8007060 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e20:	fa22 f303 	lsr.w	r3, r2, r3
 8006e24:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006e26:	e111      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e28:	4b8d      	ldr	r3, [pc, #564]	@ (8007060 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e2a:	61bb      	str	r3, [r7, #24]
      break;
 8006e2c:	e10e      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e2e:	4b8d      	ldr	r3, [pc, #564]	@ (8007064 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e30:	61bb      	str	r3, [r7, #24]
      break;
 8006e32:	e10b      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e34:	4b8c      	ldr	r3, [pc, #560]	@ (8007068 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e36:	61bb      	str	r3, [r7, #24]
      break;
 8006e38:	e108      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e3a:	4b88      	ldr	r3, [pc, #544]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e3e:	f003 0303 	and.w	r3, r3, #3
 8006e42:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e44:	4b85      	ldr	r3, [pc, #532]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e48:	091b      	lsrs	r3, r3, #4
 8006e4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e4e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006e50:	4b82      	ldr	r3, [pc, #520]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e54:	f003 0301 	and.w	r3, r3, #1
 8006e58:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006e5a:	4b80      	ldr	r3, [pc, #512]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e5e:	08db      	lsrs	r3, r3, #3
 8006e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e64:	68fa      	ldr	r2, [r7, #12]
 8006e66:	fb02 f303 	mul.w	r3, r2, r3
 8006e6a:	ee07 3a90 	vmov	s15, r3
 8006e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e72:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	f000 80e1 	beq.w	8007040 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2b02      	cmp	r3, #2
 8006e82:	f000 8083 	beq.w	8006f8c <HAL_RCC_GetSysClockFreq+0x204>
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	2b02      	cmp	r3, #2
 8006e8a:	f200 80a1 	bhi.w	8006fd0 <HAL_RCC_GetSysClockFreq+0x248>
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d003      	beq.n	8006e9c <HAL_RCC_GetSysClockFreq+0x114>
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	d056      	beq.n	8006f48 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006e9a:	e099      	b.n	8006fd0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e9c:	4b6f      	ldr	r3, [pc, #444]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 0320 	and.w	r3, r3, #32
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d02d      	beq.n	8006f04 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ea8:	4b6c      	ldr	r3, [pc, #432]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	08db      	lsrs	r3, r3, #3
 8006eae:	f003 0303 	and.w	r3, r3, #3
 8006eb2:	4a6b      	ldr	r2, [pc, #428]	@ (8007060 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	ee07 3a90 	vmov	s15, r3
 8006ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	ee07 3a90 	vmov	s15, r3
 8006eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ed2:	4b62      	ldr	r3, [pc, #392]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eda:	ee07 3a90 	vmov	s15, r3
 8006ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ee2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ee6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800706c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006efe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006f02:	e087      	b.n	8007014 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	ee07 3a90 	vmov	s15, r3
 8006f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f0e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007070 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f16:	4b51      	ldr	r3, [pc, #324]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f1e:	ee07 3a90 	vmov	s15, r3
 8006f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f26:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f2a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800706c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f42:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f46:	e065      	b.n	8007014 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	ee07 3a90 	vmov	s15, r3
 8006f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f52:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007074 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f5a:	4b40      	ldr	r3, [pc, #256]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f62:	ee07 3a90 	vmov	s15, r3
 8006f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f6a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f6e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800706c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f86:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f8a:	e043      	b.n	8007014 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	ee07 3a90 	vmov	s15, r3
 8006f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f96:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007078 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f9e:	4b2f      	ldr	r3, [pc, #188]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fa6:	ee07 3a90 	vmov	s15, r3
 8006faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fae:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fb2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800706c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fce:	e021      	b.n	8007014 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fd0:	693b      	ldr	r3, [r7, #16]
 8006fd2:	ee07 3a90 	vmov	s15, r3
 8006fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fda:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007074 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fea:	ee07 3a90 	vmov	s15, r3
 8006fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ff2:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ff6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800706c <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800700a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800700e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007012:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007014:	4b11      	ldr	r3, [pc, #68]	@ (800705c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007018:	0a5b      	lsrs	r3, r3, #9
 800701a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800701e:	3301      	adds	r3, #1
 8007020:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	ee07 3a90 	vmov	s15, r3
 8007028:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800702c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007034:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007038:	ee17 3a90 	vmov	r3, s15
 800703c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800703e:	e005      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	61bb      	str	r3, [r7, #24]
      break;
 8007044:	e002      	b.n	800704c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007046:	4b07      	ldr	r3, [pc, #28]	@ (8007064 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007048:	61bb      	str	r3, [r7, #24]
      break;
 800704a:	bf00      	nop
  }

  return sysclockfreq;
 800704c:	69bb      	ldr	r3, [r7, #24]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3724      	adds	r7, #36	@ 0x24
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	58024400 	.word	0x58024400
 8007060:	03d09000 	.word	0x03d09000
 8007064:	003d0900 	.word	0x003d0900
 8007068:	00f42400 	.word	0x00f42400
 800706c:	46000000 	.word	0x46000000
 8007070:	4c742400 	.word	0x4c742400
 8007074:	4a742400 	.word	0x4a742400
 8007078:	4b742400 	.word	0x4b742400

0800707c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b082      	sub	sp, #8
 8007080:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007082:	f7ff fe81 	bl	8006d88 <HAL_RCC_GetSysClockFreq>
 8007086:	4602      	mov	r2, r0
 8007088:	4b10      	ldr	r3, [pc, #64]	@ (80070cc <HAL_RCC_GetHCLKFreq+0x50>)
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	0a1b      	lsrs	r3, r3, #8
 800708e:	f003 030f 	and.w	r3, r3, #15
 8007092:	490f      	ldr	r1, [pc, #60]	@ (80070d0 <HAL_RCC_GetHCLKFreq+0x54>)
 8007094:	5ccb      	ldrb	r3, [r1, r3]
 8007096:	f003 031f 	and.w	r3, r3, #31
 800709a:	fa22 f303 	lsr.w	r3, r2, r3
 800709e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80070a0:	4b0a      	ldr	r3, [pc, #40]	@ (80070cc <HAL_RCC_GetHCLKFreq+0x50>)
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	f003 030f 	and.w	r3, r3, #15
 80070a8:	4a09      	ldr	r2, [pc, #36]	@ (80070d0 <HAL_RCC_GetHCLKFreq+0x54>)
 80070aa:	5cd3      	ldrb	r3, [r2, r3]
 80070ac:	f003 031f 	and.w	r3, r3, #31
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	fa22 f303 	lsr.w	r3, r2, r3
 80070b6:	4a07      	ldr	r2, [pc, #28]	@ (80070d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80070b8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80070ba:	4a07      	ldr	r2, [pc, #28]	@ (80070d8 <HAL_RCC_GetHCLKFreq+0x5c>)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80070c0:	4b04      	ldr	r3, [pc, #16]	@ (80070d4 <HAL_RCC_GetHCLKFreq+0x58>)
 80070c2:	681b      	ldr	r3, [r3, #0]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	58024400 	.word	0x58024400
 80070d0:	0800a284 	.word	0x0800a284
 80070d4:	24000024 	.word	0x24000024
 80070d8:	24000020 	.word	0x24000020

080070dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80070e0:	f7ff ffcc 	bl	800707c <HAL_RCC_GetHCLKFreq>
 80070e4:	4602      	mov	r2, r0
 80070e6:	4b06      	ldr	r3, [pc, #24]	@ (8007100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070e8:	69db      	ldr	r3, [r3, #28]
 80070ea:	091b      	lsrs	r3, r3, #4
 80070ec:	f003 0307 	and.w	r3, r3, #7
 80070f0:	4904      	ldr	r1, [pc, #16]	@ (8007104 <HAL_RCC_GetPCLK1Freq+0x28>)
 80070f2:	5ccb      	ldrb	r3, [r1, r3]
 80070f4:	f003 031f 	and.w	r3, r3, #31
 80070f8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	58024400 	.word	0x58024400
 8007104:	0800a284 	.word	0x0800a284

08007108 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800710c:	b0c6      	sub	sp, #280	@ 0x118
 800710e:	af00      	add	r7, sp, #0
 8007110:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007114:	2300      	movs	r3, #0
 8007116:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800711a:	2300      	movs	r3, #0
 800711c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007128:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800712c:	2500      	movs	r5, #0
 800712e:	ea54 0305 	orrs.w	r3, r4, r5
 8007132:	d049      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007134:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007138:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800713a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800713e:	d02f      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007140:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007144:	d828      	bhi.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007146:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800714a:	d01a      	beq.n	8007182 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800714c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007150:	d822      	bhi.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007156:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800715a:	d007      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800715c:	e01c      	b.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800715e:	4bab      	ldr	r3, [pc, #684]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007162:	4aaa      	ldr	r2, [pc, #680]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007168:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800716a:	e01a      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800716c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007170:	3308      	adds	r3, #8
 8007172:	2102      	movs	r1, #2
 8007174:	4618      	mov	r0, r3
 8007176:	f002 fa49 	bl	800960c <RCCEx_PLL2_Config>
 800717a:	4603      	mov	r3, r0
 800717c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007180:	e00f      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007186:	3328      	adds	r3, #40	@ 0x28
 8007188:	2102      	movs	r1, #2
 800718a:	4618      	mov	r0, r3
 800718c:	f002 faf0 	bl	8009770 <RCCEx_PLL3_Config>
 8007190:	4603      	mov	r3, r0
 8007192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007196:	e004      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800719e:	e000      	b.n	80071a2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80071a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071a2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d10a      	bne.n	80071c0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80071aa:	4b98      	ldr	r3, [pc, #608]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80071b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071b8:	4a94      	ldr	r2, [pc, #592]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80071ba:	430b      	orrs	r3, r1
 80071bc:	6513      	str	r3, [r2, #80]	@ 0x50
 80071be:	e003      	b.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80071c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80071d4:	f04f 0900 	mov.w	r9, #0
 80071d8:	ea58 0309 	orrs.w	r3, r8, r9
 80071dc:	d047      	beq.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80071de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071e4:	2b04      	cmp	r3, #4
 80071e6:	d82a      	bhi.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x136>
 80071e8:	a201      	add	r2, pc, #4	@ (adr r2, 80071f0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80071ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ee:	bf00      	nop
 80071f0:	08007205 	.word	0x08007205
 80071f4:	08007213 	.word	0x08007213
 80071f8:	08007229 	.word	0x08007229
 80071fc:	08007247 	.word	0x08007247
 8007200:	08007247 	.word	0x08007247
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007204:	4b81      	ldr	r3, [pc, #516]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007208:	4a80      	ldr	r2, [pc, #512]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800720a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800720e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007210:	e01a      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007212:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007216:	3308      	adds	r3, #8
 8007218:	2100      	movs	r1, #0
 800721a:	4618      	mov	r0, r3
 800721c:	f002 f9f6 	bl	800960c <RCCEx_PLL2_Config>
 8007220:	4603      	mov	r3, r0
 8007222:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007226:	e00f      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007228:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800722c:	3328      	adds	r3, #40	@ 0x28
 800722e:	2100      	movs	r1, #0
 8007230:	4618      	mov	r0, r3
 8007232:	f002 fa9d 	bl	8009770 <RCCEx_PLL3_Config>
 8007236:	4603      	mov	r3, r0
 8007238:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800723c:	e004      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007244:	e000      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007248:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10a      	bne.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007250:	4b6e      	ldr	r3, [pc, #440]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007252:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007254:	f023 0107 	bic.w	r1, r3, #7
 8007258:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800725c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800725e:	4a6b      	ldr	r2, [pc, #428]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007260:	430b      	orrs	r3, r1
 8007262:	6513      	str	r3, [r2, #80]	@ 0x50
 8007264:	e003      	b.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007266:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800726a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800726e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007276:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800727a:	f04f 0b00 	mov.w	fp, #0
 800727e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007282:	d05b      	beq.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007288:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800728c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007290:	d03b      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007292:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007296:	d834      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007298:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800729c:	d037      	beq.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800729e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80072a2:	d82e      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80072a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80072a8:	d033      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80072aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80072ae:	d828      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80072b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072b4:	d01a      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80072b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80072ba:	d822      	bhi.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d003      	beq.n	80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 80072c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072c4:	d007      	beq.n	80072d6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 80072c6:	e01c      	b.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072c8:	4b50      	ldr	r3, [pc, #320]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072cc:	4a4f      	ldr	r2, [pc, #316]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80072ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80072d4:	e01e      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072da:	3308      	adds	r3, #8
 80072dc:	2100      	movs	r1, #0
 80072de:	4618      	mov	r0, r3
 80072e0:	f002 f994 	bl	800960c <RCCEx_PLL2_Config>
 80072e4:	4603      	mov	r3, r0
 80072e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80072ea:	e013      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072f0:	3328      	adds	r3, #40	@ 0x28
 80072f2:	2100      	movs	r1, #0
 80072f4:	4618      	mov	r0, r3
 80072f6:	f002 fa3b 	bl	8009770 <RCCEx_PLL3_Config>
 80072fa:	4603      	mov	r3, r0
 80072fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007300:	e008      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007302:	2301      	movs	r3, #1
 8007304:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007308:	e004      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800730a:	bf00      	nop
 800730c:	e002      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800730e:	bf00      	nop
 8007310:	e000      	b.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007312:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007314:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007318:	2b00      	cmp	r3, #0
 800731a:	d10b      	bne.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800731c:	4b3b      	ldr	r3, [pc, #236]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800731e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007320:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007324:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007328:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800732c:	4a37      	ldr	r2, [pc, #220]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800732e:	430b      	orrs	r3, r1
 8007330:	6593      	str	r3, [r2, #88]	@ 0x58
 8007332:	e003      	b.n	800733c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007338:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800733c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007340:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007344:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007348:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800734c:	2300      	movs	r3, #0
 800734e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007352:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007356:	460b      	mov	r3, r1
 8007358:	4313      	orrs	r3, r2
 800735a:	d05d      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800735c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007360:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007364:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007368:	d03b      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800736a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800736e:	d834      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007370:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007374:	d037      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007376:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800737a:	d82e      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800737c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007380:	d033      	beq.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8007382:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007386:	d828      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007388:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800738c:	d01a      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800738e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007392:	d822      	bhi.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007398:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800739c:	d007      	beq.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800739e:	e01c      	b.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073a0:	4b1a      	ldr	r3, [pc, #104]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a4:	4a19      	ldr	r2, [pc, #100]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073ac:	e01e      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073b2:	3308      	adds	r3, #8
 80073b4:	2100      	movs	r1, #0
 80073b6:	4618      	mov	r0, r3
 80073b8:	f002 f928 	bl	800960c <RCCEx_PLL2_Config>
 80073bc:	4603      	mov	r3, r0
 80073be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80073c2:	e013      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c8:	3328      	adds	r3, #40	@ 0x28
 80073ca:	2100      	movs	r1, #0
 80073cc:	4618      	mov	r0, r3
 80073ce:	f002 f9cf 	bl	8009770 <RCCEx_PLL3_Config>
 80073d2:	4603      	mov	r3, r0
 80073d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073d8:	e008      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80073da:	2301      	movs	r3, #1
 80073dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80073e0:	e004      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073e2:	bf00      	nop
 80073e4:	e002      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073e6:	bf00      	nop
 80073e8:	e000      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 80073ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d10d      	bne.n	8007410 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80073f4:	4b05      	ldr	r3, [pc, #20]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80073f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80073fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007400:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007404:	4a01      	ldr	r2, [pc, #4]	@ (800740c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007406:	430b      	orrs	r3, r1
 8007408:	6593      	str	r3, [r2, #88]	@ 0x58
 800740a:	e005      	b.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800740c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007410:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007414:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800741c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007420:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007424:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007428:	2300      	movs	r3, #0
 800742a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800742e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007432:	460b      	mov	r3, r1
 8007434:	4313      	orrs	r3, r2
 8007436:	d03a      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007438:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800743c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800743e:	2b30      	cmp	r3, #48	@ 0x30
 8007440:	d01f      	beq.n	8007482 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007442:	2b30      	cmp	r3, #48	@ 0x30
 8007444:	d819      	bhi.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007446:	2b20      	cmp	r3, #32
 8007448:	d00c      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800744a:	2b20      	cmp	r3, #32
 800744c:	d815      	bhi.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x372>
 800744e:	2b00      	cmp	r3, #0
 8007450:	d019      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007452:	2b10      	cmp	r3, #16
 8007454:	d111      	bne.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007456:	4baa      	ldr	r3, [pc, #680]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007458:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745a:	4aa9      	ldr	r2, [pc, #676]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800745c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007460:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007462:	e011      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007468:	3308      	adds	r3, #8
 800746a:	2102      	movs	r1, #2
 800746c:	4618      	mov	r0, r3
 800746e:	f002 f8cd 	bl	800960c <RCCEx_PLL2_Config>
 8007472:	4603      	mov	r3, r0
 8007474:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007478:	e006      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800747a:	2301      	movs	r3, #1
 800747c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007480:	e002      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007482:	bf00      	nop
 8007484:	e000      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007486:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007488:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800748c:	2b00      	cmp	r3, #0
 800748e:	d10a      	bne.n	80074a6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007490:	4b9b      	ldr	r3, [pc, #620]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007492:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007494:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007498:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800749c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749e:	4a98      	ldr	r2, [pc, #608]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80074a0:	430b      	orrs	r3, r1
 80074a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074a4:	e003      	b.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80074aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80074ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80074ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80074be:	2300      	movs	r3, #0
 80074c0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80074c4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80074c8:	460b      	mov	r3, r1
 80074ca:	4313      	orrs	r3, r2
 80074cc:	d051      	beq.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80074ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074d8:	d035      	beq.n	8007546 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 80074da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80074de:	d82e      	bhi.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074e4:	d031      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x442>
 80074e6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80074ea:	d828      	bhi.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f0:	d01a      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x420>
 80074f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074f6:	d822      	bhi.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x436>
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d003      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 80074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007500:	d007      	beq.n	8007512 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007502:	e01c      	b.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007504:	4b7e      	ldr	r3, [pc, #504]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007508:	4a7d      	ldr	r2, [pc, #500]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800750a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800750e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007510:	e01c      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007516:	3308      	adds	r3, #8
 8007518:	2100      	movs	r1, #0
 800751a:	4618      	mov	r0, r3
 800751c:	f002 f876 	bl	800960c <RCCEx_PLL2_Config>
 8007520:	4603      	mov	r3, r0
 8007522:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007526:	e011      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007528:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800752c:	3328      	adds	r3, #40	@ 0x28
 800752e:	2100      	movs	r1, #0
 8007530:	4618      	mov	r0, r3
 8007532:	f002 f91d 	bl	8009770 <RCCEx_PLL3_Config>
 8007536:	4603      	mov	r3, r0
 8007538:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800753c:	e006      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007544:	e002      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007546:	bf00      	nop
 8007548:	e000      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800754a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800754c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10a      	bne.n	800756a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007554:	4b6a      	ldr	r3, [pc, #424]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007558:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800755c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007562:	4a67      	ldr	r2, [pc, #412]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007564:	430b      	orrs	r3, r1
 8007566:	6513      	str	r3, [r2, #80]	@ 0x50
 8007568:	e003      	b.n	8007572 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800756a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800756e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007572:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800757e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007582:	2300      	movs	r3, #0
 8007584:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007588:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800758c:	460b      	mov	r3, r1
 800758e:	4313      	orrs	r3, r2
 8007590:	d053      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007598:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800759c:	d033      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800759e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80075a2:	d82c      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80075a8:	d02f      	beq.n	800760a <HAL_RCCEx_PeriphCLKConfig+0x502>
 80075aa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80075ae:	d826      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075b0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075b4:	d02b      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x506>
 80075b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80075ba:	d820      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c0:	d012      	beq.n	80075e8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 80075c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075c6:	d81a      	bhi.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d022      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 80075cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075d0:	d115      	bne.n	80075fe <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075d6:	3308      	adds	r3, #8
 80075d8:	2101      	movs	r1, #1
 80075da:	4618      	mov	r0, r3
 80075dc:	f002 f816 	bl	800960c <RCCEx_PLL2_Config>
 80075e0:	4603      	mov	r3, r0
 80075e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075e6:	e015      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075ec:	3328      	adds	r3, #40	@ 0x28
 80075ee:	2101      	movs	r1, #1
 80075f0:	4618      	mov	r0, r3
 80075f2:	f002 f8bd 	bl	8009770 <RCCEx_PLL3_Config>
 80075f6:	4603      	mov	r3, r0
 80075f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80075fc:	e00a      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007604:	e006      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007606:	bf00      	nop
 8007608:	e004      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800760a:	bf00      	nop
 800760c:	e002      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800760e:	bf00      	nop
 8007610:	e000      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007612:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007614:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10a      	bne.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800761c:	4b38      	ldr	r3, [pc, #224]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800761e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007620:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007624:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007628:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800762a:	4a35      	ldr	r2, [pc, #212]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800762c:	430b      	orrs	r3, r1
 800762e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007630:	e003      	b.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007632:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007636:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800763a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007642:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007646:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800764a:	2300      	movs	r3, #0
 800764c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007650:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007654:	460b      	mov	r3, r1
 8007656:	4313      	orrs	r3, r2
 8007658:	d058      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800765a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800765e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007662:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007666:	d033      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007668:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800766c:	d82c      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800766e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007672:	d02f      	beq.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007674:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007678:	d826      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800767a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800767e:	d02b      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007680:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007684:	d820      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800768a:	d012      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800768c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007690:	d81a      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007692:	2b00      	cmp	r3, #0
 8007694:	d022      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007696:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800769a:	d115      	bne.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800769c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076a0:	3308      	adds	r3, #8
 80076a2:	2101      	movs	r1, #1
 80076a4:	4618      	mov	r0, r3
 80076a6:	f001 ffb1 	bl	800960c <RCCEx_PLL2_Config>
 80076aa:	4603      	mov	r3, r0
 80076ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80076b0:	e015      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80076b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076b6:	3328      	adds	r3, #40	@ 0x28
 80076b8:	2101      	movs	r1, #1
 80076ba:	4618      	mov	r0, r3
 80076bc:	f002 f858 	bl	8009770 <RCCEx_PLL3_Config>
 80076c0:	4603      	mov	r3, r0
 80076c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80076c6:	e00a      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80076ce:	e006      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076d0:	bf00      	nop
 80076d2:	e004      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076d4:	bf00      	nop
 80076d6:	e002      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076d8:	bf00      	nop
 80076da:	e000      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80076dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10e      	bne.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80076e6:	4b06      	ldr	r3, [pc, #24]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076ea:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80076ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80076f6:	4a02      	ldr	r2, [pc, #8]	@ (8007700 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80076f8:	430b      	orrs	r3, r1
 80076fa:	6593      	str	r3, [r2, #88]	@ 0x58
 80076fc:	e006      	b.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x604>
 80076fe:	bf00      	nop
 8007700:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007704:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007708:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800770c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007714:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007718:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800771c:	2300      	movs	r3, #0
 800771e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007722:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007726:	460b      	mov	r3, r1
 8007728:	4313      	orrs	r3, r2
 800772a:	d037      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800772c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007730:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007732:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007736:	d00e      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007738:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800773c:	d816      	bhi.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800773e:	2b00      	cmp	r3, #0
 8007740:	d018      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007742:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007746:	d111      	bne.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007748:	4bc4      	ldr	r3, [pc, #784]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800774a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774c:	4ac3      	ldr	r2, [pc, #780]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800774e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007752:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007754:	e00f      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800775a:	3308      	adds	r3, #8
 800775c:	2101      	movs	r1, #1
 800775e:	4618      	mov	r0, r3
 8007760:	f001 ff54 	bl	800960c <RCCEx_PLL2_Config>
 8007764:	4603      	mov	r3, r0
 8007766:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800776a:	e004      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800776c:	2301      	movs	r3, #1
 800776e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007772:	e000      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007774:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007776:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10a      	bne.n	8007794 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800777e:	4bb7      	ldr	r3, [pc, #732]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007780:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007782:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007786:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800778a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800778c:	4ab3      	ldr	r2, [pc, #716]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800778e:	430b      	orrs	r3, r1
 8007790:	6513      	str	r3, [r2, #80]	@ 0x50
 8007792:	e003      	b.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007794:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007798:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800779c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a4:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80077a8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80077ac:	2300      	movs	r3, #0
 80077ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80077b2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80077b6:	460b      	mov	r3, r1
 80077b8:	4313      	orrs	r3, r2
 80077ba:	d039      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80077bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80077c2:	2b03      	cmp	r3, #3
 80077c4:	d81c      	bhi.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80077c6:	a201      	add	r2, pc, #4	@ (adr r2, 80077cc <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80077c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077cc:	08007809 	.word	0x08007809
 80077d0:	080077dd 	.word	0x080077dd
 80077d4:	080077eb 	.word	0x080077eb
 80077d8:	08007809 	.word	0x08007809
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077dc:	4b9f      	ldr	r3, [pc, #636]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e0:	4a9e      	ldr	r2, [pc, #632]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80077e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077e8:	e00f      	b.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80077ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ee:	3308      	adds	r3, #8
 80077f0:	2102      	movs	r1, #2
 80077f2:	4618      	mov	r0, r3
 80077f4:	f001 ff0a 	bl	800960c <RCCEx_PLL2_Config>
 80077f8:	4603      	mov	r3, r0
 80077fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80077fe:	e004      	b.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007806:	e000      	b.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007808:	bf00      	nop
    }

    if (ret == HAL_OK)
 800780a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800780e:	2b00      	cmp	r3, #0
 8007810:	d10a      	bne.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007812:	4b92      	ldr	r3, [pc, #584]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007816:	f023 0103 	bic.w	r1, r3, #3
 800781a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800781e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007820:	4a8e      	ldr	r2, [pc, #568]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007822:	430b      	orrs	r3, r1
 8007824:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007826:	e003      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800782c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007838:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800783c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007840:	2300      	movs	r3, #0
 8007842:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007846:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800784a:	460b      	mov	r3, r1
 800784c:	4313      	orrs	r3, r2
 800784e:	f000 8099 	beq.w	8007984 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007852:	4b83      	ldr	r3, [pc, #524]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a82      	ldr	r2, [pc, #520]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007858:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800785c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800785e:	f7f9 fd99 	bl	8001394 <HAL_GetTick>
 8007862:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007866:	e00b      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007868:	f7f9 fd94 	bl	8001394 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	2b64      	cmp	r3, #100	@ 0x64
 8007876:	d903      	bls.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800787e:	e005      	b.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007880:	4b77      	ldr	r3, [pc, #476]	@ (8007a60 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007888:	2b00      	cmp	r3, #0
 800788a:	d0ed      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800788c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007890:	2b00      	cmp	r3, #0
 8007892:	d173      	bne.n	800797c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007894:	4b71      	ldr	r3, [pc, #452]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007896:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007898:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800789c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078a0:	4053      	eors	r3, r2
 80078a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d015      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80078aa:	4b6c      	ldr	r3, [pc, #432]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078b2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078b6:	4b69      	ldr	r3, [pc, #420]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ba:	4a68      	ldr	r2, [pc, #416]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078c0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80078c2:	4b66      	ldr	r3, [pc, #408]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078c6:	4a65      	ldr	r2, [pc, #404]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078cc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80078ce:	4a63      	ldr	r2, [pc, #396]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80078d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80078d4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80078d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078e2:	d118      	bne.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078e4:	f7f9 fd56 	bl	8001394 <HAL_GetTick>
 80078e8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80078ec:	e00d      	b.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80078ee:	f7f9 fd51 	bl	8001394 <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80078f8:	1ad2      	subs	r2, r2, r3
 80078fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80078fe:	429a      	cmp	r2, r3
 8007900:	d903      	bls.n	800790a <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007908:	e005      	b.n	8007916 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800790a:	4b54      	ldr	r3, [pc, #336]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800790c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800790e:	f003 0302 	and.w	r3, r3, #2
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0eb      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007916:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800791a:	2b00      	cmp	r3, #0
 800791c:	d129      	bne.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800791e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007922:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007926:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800792a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800792e:	d10e      	bne.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007930:	4b4a      	ldr	r3, [pc, #296]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007932:	691b      	ldr	r3, [r3, #16]
 8007934:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800793c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007940:	091a      	lsrs	r2, r3, #4
 8007942:	4b48      	ldr	r3, [pc, #288]	@ (8007a64 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007944:	4013      	ands	r3, r2
 8007946:	4a45      	ldr	r2, [pc, #276]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007948:	430b      	orrs	r3, r1
 800794a:	6113      	str	r3, [r2, #16]
 800794c:	e005      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800794e:	4b43      	ldr	r3, [pc, #268]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007950:	691b      	ldr	r3, [r3, #16]
 8007952:	4a42      	ldr	r2, [pc, #264]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007954:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007958:	6113      	str	r3, [r2, #16]
 800795a:	4b40      	ldr	r3, [pc, #256]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800795c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800795e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007962:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800796a:	4a3c      	ldr	r2, [pc, #240]	@ (8007a5c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800796c:	430b      	orrs	r3, r1
 800796e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007970:	e008      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007972:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007976:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800797a:	e003      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800797c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007980:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798c:	f002 0301 	and.w	r3, r2, #1
 8007990:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007994:	2300      	movs	r3, #0
 8007996:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800799a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800799e:	460b      	mov	r3, r1
 80079a0:	4313      	orrs	r3, r2
 80079a2:	f000 808f 	beq.w	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80079a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80079ac:	2b28      	cmp	r3, #40	@ 0x28
 80079ae:	d871      	bhi.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80079b0:	a201      	add	r2, pc, #4	@ (adr r2, 80079b8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80079b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b6:	bf00      	nop
 80079b8:	08007a9d 	.word	0x08007a9d
 80079bc:	08007a95 	.word	0x08007a95
 80079c0:	08007a95 	.word	0x08007a95
 80079c4:	08007a95 	.word	0x08007a95
 80079c8:	08007a95 	.word	0x08007a95
 80079cc:	08007a95 	.word	0x08007a95
 80079d0:	08007a95 	.word	0x08007a95
 80079d4:	08007a95 	.word	0x08007a95
 80079d8:	08007a69 	.word	0x08007a69
 80079dc:	08007a95 	.word	0x08007a95
 80079e0:	08007a95 	.word	0x08007a95
 80079e4:	08007a95 	.word	0x08007a95
 80079e8:	08007a95 	.word	0x08007a95
 80079ec:	08007a95 	.word	0x08007a95
 80079f0:	08007a95 	.word	0x08007a95
 80079f4:	08007a95 	.word	0x08007a95
 80079f8:	08007a7f 	.word	0x08007a7f
 80079fc:	08007a95 	.word	0x08007a95
 8007a00:	08007a95 	.word	0x08007a95
 8007a04:	08007a95 	.word	0x08007a95
 8007a08:	08007a95 	.word	0x08007a95
 8007a0c:	08007a95 	.word	0x08007a95
 8007a10:	08007a95 	.word	0x08007a95
 8007a14:	08007a95 	.word	0x08007a95
 8007a18:	08007a9d 	.word	0x08007a9d
 8007a1c:	08007a95 	.word	0x08007a95
 8007a20:	08007a95 	.word	0x08007a95
 8007a24:	08007a95 	.word	0x08007a95
 8007a28:	08007a95 	.word	0x08007a95
 8007a2c:	08007a95 	.word	0x08007a95
 8007a30:	08007a95 	.word	0x08007a95
 8007a34:	08007a95 	.word	0x08007a95
 8007a38:	08007a9d 	.word	0x08007a9d
 8007a3c:	08007a95 	.word	0x08007a95
 8007a40:	08007a95 	.word	0x08007a95
 8007a44:	08007a95 	.word	0x08007a95
 8007a48:	08007a95 	.word	0x08007a95
 8007a4c:	08007a95 	.word	0x08007a95
 8007a50:	08007a95 	.word	0x08007a95
 8007a54:	08007a95 	.word	0x08007a95
 8007a58:	08007a9d 	.word	0x08007a9d
 8007a5c:	58024400 	.word	0x58024400
 8007a60:	58024800 	.word	0x58024800
 8007a64:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007a68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	2101      	movs	r1, #1
 8007a70:	4618      	mov	r0, r3
 8007a72:	f001 fdcb 	bl	800960c <RCCEx_PLL2_Config>
 8007a76:	4603      	mov	r3, r0
 8007a78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a7c:	e00f      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007a7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a82:	3328      	adds	r3, #40	@ 0x28
 8007a84:	2101      	movs	r1, #1
 8007a86:	4618      	mov	r0, r3
 8007a88:	f001 fe72 	bl	8009770 <RCCEx_PLL3_Config>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007a92:	e004      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a94:	2301      	movs	r3, #1
 8007a96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a9a:	e000      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8007a9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007aa6:	4bbf      	ldr	r3, [pc, #764]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aaa:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ab2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ab4:	4abb      	ldr	r2, [pc, #748]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007ab6:	430b      	orrs	r3, r1
 8007ab8:	6553      	str	r3, [r2, #84]	@ 0x54
 8007aba:	e003      	b.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007abc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ac0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007acc:	f002 0302 	and.w	r3, r2, #2
 8007ad0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ada:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	d041      	beq.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007ae4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ae8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007aea:	2b05      	cmp	r3, #5
 8007aec:	d824      	bhi.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8007aee:	a201      	add	r2, pc, #4	@ (adr r2, 8007af4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8007af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007af4:	08007b41 	.word	0x08007b41
 8007af8:	08007b0d 	.word	0x08007b0d
 8007afc:	08007b23 	.word	0x08007b23
 8007b00:	08007b41 	.word	0x08007b41
 8007b04:	08007b41 	.word	0x08007b41
 8007b08:	08007b41 	.word	0x08007b41
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b10:	3308      	adds	r3, #8
 8007b12:	2101      	movs	r1, #1
 8007b14:	4618      	mov	r0, r3
 8007b16:	f001 fd79 	bl	800960c <RCCEx_PLL2_Config>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b20:	e00f      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b26:	3328      	adds	r3, #40	@ 0x28
 8007b28:	2101      	movs	r1, #1
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f001 fe20 	bl	8009770 <RCCEx_PLL3_Config>
 8007b30:	4603      	mov	r3, r0
 8007b32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007b36:	e004      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007b3e:	e000      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8007b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b42:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007b4a:	4b96      	ldr	r3, [pc, #600]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4e:	f023 0107 	bic.w	r1, r3, #7
 8007b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b58:	4a92      	ldr	r2, [pc, #584]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007b5a:	430b      	orrs	r3, r1
 8007b5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b5e:	e003      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b70:	f002 0304 	and.w	r3, r2, #4
 8007b74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b78:	2300      	movs	r3, #0
 8007b7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007b7e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b82:	460b      	mov	r3, r1
 8007b84:	4313      	orrs	r3, r2
 8007b86:	d044      	beq.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007b88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b90:	2b05      	cmp	r3, #5
 8007b92:	d825      	bhi.n	8007be0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8007b94:	a201      	add	r2, pc, #4	@ (adr r2, 8007b9c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8007b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b9a:	bf00      	nop
 8007b9c:	08007be9 	.word	0x08007be9
 8007ba0:	08007bb5 	.word	0x08007bb5
 8007ba4:	08007bcb 	.word	0x08007bcb
 8007ba8:	08007be9 	.word	0x08007be9
 8007bac:	08007be9 	.word	0x08007be9
 8007bb0:	08007be9 	.word	0x08007be9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bb8:	3308      	adds	r3, #8
 8007bba:	2101      	movs	r1, #1
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	f001 fd25 	bl	800960c <RCCEx_PLL2_Config>
 8007bc2:	4603      	mov	r3, r0
 8007bc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007bc8:	e00f      	b.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bce:	3328      	adds	r3, #40	@ 0x28
 8007bd0:	2101      	movs	r1, #1
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f001 fdcc 	bl	8009770 <RCCEx_PLL3_Config>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007bde:	e004      	b.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007be0:	2301      	movs	r3, #1
 8007be2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007be6:	e000      	b.n	8007bea <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8007be8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10b      	bne.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bf2:	4b6c      	ldr	r3, [pc, #432]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf6:	f023 0107 	bic.w	r1, r3, #7
 8007bfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c02:	4a68      	ldr	r2, [pc, #416]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007c04:	430b      	orrs	r3, r1
 8007c06:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c08:	e003      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c0e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007c12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1a:	f002 0320 	and.w	r3, r2, #32
 8007c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c22:	2300      	movs	r3, #0
 8007c24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007c28:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	d055      	beq.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007c32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c3e:	d033      	beq.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8007c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c44:	d82c      	bhi.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c4a:	d02f      	beq.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8007c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c50:	d826      	bhi.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c56:	d02b      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8007c58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c5c:	d820      	bhi.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c62:	d012      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8007c64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c68:	d81a      	bhi.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d022      	beq.n	8007cb4 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8007c6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c72:	d115      	bne.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c78:	3308      	adds	r3, #8
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f001 fcc5 	bl	800960c <RCCEx_PLL2_Config>
 8007c82:	4603      	mov	r3, r0
 8007c84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c88:	e015      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007c8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c8e:	3328      	adds	r3, #40	@ 0x28
 8007c90:	2102      	movs	r1, #2
 8007c92:	4618      	mov	r0, r3
 8007c94:	f001 fd6c 	bl	8009770 <RCCEx_PLL3_Config>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007c9e:	e00a      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ca6:	e006      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007ca8:	bf00      	nop
 8007caa:	e004      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007cac:	bf00      	nop
 8007cae:	e002      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007cb0:	bf00      	nop
 8007cb2:	e000      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8007cb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d10b      	bne.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007cbe:	4b39      	ldr	r3, [pc, #228]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cc2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cce:	4a35      	ldr	r2, [pc, #212]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007cd0:	430b      	orrs	r3, r1
 8007cd2:	6553      	str	r3, [r2, #84]	@ 0x54
 8007cd4:	e003      	b.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ce6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007cea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007cee:	2300      	movs	r3, #0
 8007cf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007cf4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	d058      	beq.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007cfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d06:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d0a:	d033      	beq.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8007d0c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007d10:	d82c      	bhi.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d16:	d02f      	beq.n	8007d78 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8007d18:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d1c:	d826      	bhi.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d22:	d02b      	beq.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8007d24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007d28:	d820      	bhi.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d2e:	d012      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8007d30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d34:	d81a      	bhi.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d022      	beq.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8007d3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007d3e:	d115      	bne.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d44:	3308      	adds	r3, #8
 8007d46:	2100      	movs	r1, #0
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f001 fc5f 	bl	800960c <RCCEx_PLL2_Config>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d54:	e015      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d5a:	3328      	adds	r3, #40	@ 0x28
 8007d5c:	2102      	movs	r1, #2
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f001 fd06 	bl	8009770 <RCCEx_PLL3_Config>
 8007d64:	4603      	mov	r3, r0
 8007d66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007d6a:	e00a      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d72:	e006      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d74:	bf00      	nop
 8007d76:	e004      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d78:	bf00      	nop
 8007d7a:	e002      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d7c:	bf00      	nop
 8007d7e:	e000      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8007d80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d10e      	bne.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007d8a:	4b06      	ldr	r3, [pc, #24]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d8e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007d92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d9a:	4a02      	ldr	r2, [pc, #8]	@ (8007da4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8007d9c:	430b      	orrs	r3, r1
 8007d9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007da0:	e006      	b.n	8007db0 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8007da2:	bf00      	nop
 8007da4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007da8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007dbc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007dc6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	d055      	beq.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dd8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007ddc:	d033      	beq.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8007dde:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007de2:	d82c      	bhi.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007de4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007de8:	d02f      	beq.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8007dea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007dee:	d826      	bhi.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007df0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007df4:	d02b      	beq.n	8007e4e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8007df6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007dfa:	d820      	bhi.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007dfc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e00:	d012      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8007e02:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007e06:	d81a      	bhi.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d022      	beq.n	8007e52 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007e10:	d115      	bne.n	8007e3e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e16:	3308      	adds	r3, #8
 8007e18:	2100      	movs	r1, #0
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 fbf6 	bl	800960c <RCCEx_PLL2_Config>
 8007e20:	4603      	mov	r3, r0
 8007e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e26:	e015      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e2c:	3328      	adds	r3, #40	@ 0x28
 8007e2e:	2102      	movs	r1, #2
 8007e30:	4618      	mov	r0, r3
 8007e32:	f001 fc9d 	bl	8009770 <RCCEx_PLL3_Config>
 8007e36:	4603      	mov	r3, r0
 8007e38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007e3c:	e00a      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e44:	e006      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e46:	bf00      	nop
 8007e48:	e004      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e4a:	bf00      	nop
 8007e4c:	e002      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e4e:	bf00      	nop
 8007e50:	e000      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8007e52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d10b      	bne.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007e5c:	4ba0      	ldr	r3, [pc, #640]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e60:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e68:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e6c:	4a9c      	ldr	r2, [pc, #624]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007e6e:	430b      	orrs	r3, r1
 8007e70:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e72:	e003      	b.n	8007e7c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8007e7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e84:	f002 0308 	and.w	r3, r2, #8
 8007e88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e92:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007e96:	460b      	mov	r3, r1
 8007e98:	4313      	orrs	r3, r2
 8007e9a:	d01e      	beq.n	8007eda <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8007e9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ea0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ea8:	d10c      	bne.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eae:	3328      	adds	r3, #40	@ 0x28
 8007eb0:	2102      	movs	r1, #2
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f001 fc5c 	bl	8009770 <RCCEx_PLL3_Config>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d002      	beq.n	8007ec4 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8007ec4:	4b86      	ldr	r3, [pc, #536]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ec8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ed4:	4a82      	ldr	r2, [pc, #520]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007ed6:	430b      	orrs	r3, r1
 8007ed8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee2:	f002 0310 	and.w	r3, r2, #16
 8007ee6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007eea:	2300      	movs	r3, #0
 8007eec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ef0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	d01e      	beq.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007efe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f06:	d10c      	bne.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0c:	3328      	adds	r3, #40	@ 0x28
 8007f0e:	2102      	movs	r1, #2
 8007f10:	4618      	mov	r0, r3
 8007f12:	f001 fc2d 	bl	8009770 <RCCEx_PLL3_Config>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d002      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007f22:	4b6f      	ldr	r3, [pc, #444]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f26:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007f2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007f32:	4a6b      	ldr	r2, [pc, #428]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007f34:	430b      	orrs	r3, r1
 8007f36:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007f38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f40:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007f44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f46:	2300      	movs	r3, #0
 8007f48:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007f4a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007f4e:	460b      	mov	r3, r1
 8007f50:	4313      	orrs	r3, r2
 8007f52:	d03e      	beq.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007f54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f60:	d022      	beq.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8007f62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007f66:	d81b      	bhi.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d003      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8007f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f70:	d00b      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8007f72:	e015      	b.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f78:	3308      	adds	r3, #8
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f001 fb45 	bl	800960c <RCCEx_PLL2_Config>
 8007f82:	4603      	mov	r3, r0
 8007f84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f88:	e00f      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f8e:	3328      	adds	r3, #40	@ 0x28
 8007f90:	2102      	movs	r1, #2
 8007f92:	4618      	mov	r0, r3
 8007f94:	f001 fbec 	bl	8009770 <RCCEx_PLL3_Config>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007f9e:	e004      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007fa6:	e000      	b.n	8007faa <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8007fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007faa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d10b      	bne.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007fb2:	4b4b      	ldr	r3, [pc, #300]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fb6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fbe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007fc2:	4a47      	ldr	r2, [pc, #284]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8007fc4:	430b      	orrs	r3, r1
 8007fc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fc8:	e003      	b.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fce:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fda:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007fde:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	677b      	str	r3, [r7, #116]	@ 0x74
 8007fe4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4313      	orrs	r3, r2
 8007fec:	d03b      	beq.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007fee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ff2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ff6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007ffa:	d01f      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8007ffc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008000:	d818      	bhi.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008006:	d003      	beq.n	8008010 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008008:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800800c:	d007      	beq.n	800801e <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800800e:	e011      	b.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008010:	4b33      	ldr	r3, [pc, #204]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008014:	4a32      	ldr	r2, [pc, #200]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008016:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800801a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800801c:	e00f      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800801e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008022:	3328      	adds	r3, #40	@ 0x28
 8008024:	2101      	movs	r1, #1
 8008026:	4618      	mov	r0, r3
 8008028:	f001 fba2 	bl	8009770 <RCCEx_PLL3_Config>
 800802c:	4603      	mov	r3, r0
 800802e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008032:	e004      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008034:	2301      	movs	r3, #1
 8008036:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800803a:	e000      	b.n	800803e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800803c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800803e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008042:	2b00      	cmp	r3, #0
 8008044:	d10b      	bne.n	800805e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008046:	4b26      	ldr	r3, [pc, #152]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800804e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008052:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008056:	4a22      	ldr	r2, [pc, #136]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008058:	430b      	orrs	r3, r1
 800805a:	6553      	str	r3, [r2, #84]	@ 0x54
 800805c:	e003      	b.n	8008066 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800805e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008062:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008072:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008074:	2300      	movs	r3, #0
 8008076:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008078:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800807c:	460b      	mov	r3, r1
 800807e:	4313      	orrs	r3, r2
 8008080:	d034      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008086:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008088:	2b00      	cmp	r3, #0
 800808a:	d003      	beq.n	8008094 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800808c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008090:	d007      	beq.n	80080a2 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008092:	e011      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008094:	4b12      	ldr	r3, [pc, #72]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008098:	4a11      	ldr	r2, [pc, #68]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800809a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800809e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80080a0:	e00e      	b.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80080a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080a6:	3308      	adds	r3, #8
 80080a8:	2102      	movs	r1, #2
 80080aa:	4618      	mov	r0, r3
 80080ac:	f001 faae 	bl	800960c <RCCEx_PLL2_Config>
 80080b0:	4603      	mov	r3, r0
 80080b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80080b6:	e003      	b.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80080b8:	2301      	movs	r3, #1
 80080ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d10d      	bne.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80080c8:	4b05      	ldr	r3, [pc, #20]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080cc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080d6:	4a02      	ldr	r2, [pc, #8]	@ (80080e0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80080d8:	430b      	orrs	r3, r1
 80080da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80080dc:	e006      	b.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80080de:	bf00      	nop
 80080e0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080e8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80080ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80080f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80080fa:	2300      	movs	r3, #0
 80080fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80080fe:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008102:	460b      	mov	r3, r1
 8008104:	4313      	orrs	r3, r2
 8008106:	d00c      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008108:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800810c:	3328      	adds	r3, #40	@ 0x28
 800810e:	2102      	movs	r1, #2
 8008110:	4618      	mov	r0, r3
 8008112:	f001 fb2d 	bl	8009770 <RCCEx_PLL3_Config>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800811c:	2301      	movs	r3, #1
 800811e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800812a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800812e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008130:	2300      	movs	r3, #0
 8008132:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008134:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008138:	460b      	mov	r3, r1
 800813a:	4313      	orrs	r3, r2
 800813c:	d036      	beq.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800813e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008142:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008144:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008148:	d018      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800814a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800814e:	d811      	bhi.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008154:	d014      	beq.n	8008180 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008156:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800815a:	d80b      	bhi.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800815c:	2b00      	cmp	r3, #0
 800815e:	d011      	beq.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008160:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008164:	d106      	bne.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008166:	4bb7      	ldr	r3, [pc, #732]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800816a:	4ab6      	ldr	r2, [pc, #728]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800816c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008170:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008172:	e008      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800817a:	e004      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800817c:	bf00      	nop
 800817e:	e002      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008180:	bf00      	nop
 8008182:	e000      	b.n	8008186 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008184:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008186:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800818a:	2b00      	cmp	r3, #0
 800818c:	d10a      	bne.n	80081a4 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800818e:	4bad      	ldr	r3, [pc, #692]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008190:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008192:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008196:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800819a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800819c:	4aa9      	ldr	r2, [pc, #676]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800819e:	430b      	orrs	r3, r1
 80081a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80081a2:	e003      	b.n	80081ac <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081a8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80081ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80081b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80081ba:	2300      	movs	r3, #0
 80081bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80081be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80081c2:	460b      	mov	r3, r1
 80081c4:	4313      	orrs	r3, r2
 80081c6:	d009      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80081c8:	4b9e      	ldr	r3, [pc, #632]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80081d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80081d6:	4a9b      	ldr	r2, [pc, #620]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081d8:	430b      	orrs	r3, r1
 80081da:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80081dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80081e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80081ea:	2300      	movs	r3, #0
 80081ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80081ee:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80081f2:	460b      	mov	r3, r1
 80081f4:	4313      	orrs	r3, r2
 80081f6:	d009      	beq.n	800820c <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80081f8:	4b92      	ldr	r3, [pc, #584]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80081fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081fc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008200:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008204:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008206:	4a8f      	ldr	r2, [pc, #572]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008208:	430b      	orrs	r3, r1
 800820a:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800820c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008214:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008218:	643b      	str	r3, [r7, #64]	@ 0x40
 800821a:	2300      	movs	r3, #0
 800821c:	647b      	str	r3, [r7, #68]	@ 0x44
 800821e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008222:	460b      	mov	r3, r1
 8008224:	4313      	orrs	r3, r2
 8008226:	d00e      	beq.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008228:	4b86      	ldr	r3, [pc, #536]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800822a:	691b      	ldr	r3, [r3, #16]
 800822c:	4a85      	ldr	r2, [pc, #532]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800822e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008232:	6113      	str	r3, [r2, #16]
 8008234:	4b83      	ldr	r3, [pc, #524]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008236:	6919      	ldr	r1, [r3, #16]
 8008238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008240:	4a80      	ldr	r2, [pc, #512]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008242:	430b      	orrs	r3, r1
 8008244:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800824a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008252:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008254:	2300      	movs	r3, #0
 8008256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008258:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800825c:	460b      	mov	r3, r1
 800825e:	4313      	orrs	r3, r2
 8008260:	d009      	beq.n	8008276 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008262:	4b78      	ldr	r3, [pc, #480]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008266:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800826a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800826e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008270:	4a74      	ldr	r2, [pc, #464]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008272:	430b      	orrs	r3, r1
 8008274:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008282:	633b      	str	r3, [r7, #48]	@ 0x30
 8008284:	2300      	movs	r3, #0
 8008286:	637b      	str	r3, [r7, #52]	@ 0x34
 8008288:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800828c:	460b      	mov	r3, r1
 800828e:	4313      	orrs	r3, r2
 8008290:	d00a      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008292:	4b6c      	ldr	r3, [pc, #432]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008294:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008296:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800829a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082a2:	4a68      	ldr	r2, [pc, #416]	@ (8008444 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80082a4:	430b      	orrs	r3, r1
 80082a6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80082a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b0:	2100      	movs	r1, #0
 80082b2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80082b4:	f003 0301 	and.w	r3, r3, #1
 80082b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80082be:	460b      	mov	r3, r1
 80082c0:	4313      	orrs	r3, r2
 80082c2:	d011      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c8:	3308      	adds	r3, #8
 80082ca:	2100      	movs	r1, #0
 80082cc:	4618      	mov	r0, r3
 80082ce:	f001 f99d 	bl	800960c <RCCEx_PLL2_Config>
 80082d2:	4603      	mov	r3, r0
 80082d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80082d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d003      	beq.n	80082e8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80082e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f0:	2100      	movs	r1, #0
 80082f2:	6239      	str	r1, [r7, #32]
 80082f4:	f003 0302 	and.w	r3, r3, #2
 80082f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80082fa:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80082fe:	460b      	mov	r3, r1
 8008300:	4313      	orrs	r3, r2
 8008302:	d011      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008308:	3308      	adds	r3, #8
 800830a:	2101      	movs	r1, #1
 800830c:	4618      	mov	r0, r3
 800830e:	f001 f97d 	bl	800960c <RCCEx_PLL2_Config>
 8008312:	4603      	mov	r3, r0
 8008314:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800831c:	2b00      	cmp	r3, #0
 800831e:	d003      	beq.n	8008328 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008320:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008324:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800832c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008330:	2100      	movs	r1, #0
 8008332:	61b9      	str	r1, [r7, #24]
 8008334:	f003 0304 	and.w	r3, r3, #4
 8008338:	61fb      	str	r3, [r7, #28]
 800833a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800833e:	460b      	mov	r3, r1
 8008340:	4313      	orrs	r3, r2
 8008342:	d011      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008348:	3308      	adds	r3, #8
 800834a:	2102      	movs	r1, #2
 800834c:	4618      	mov	r0, r3
 800834e:	f001 f95d 	bl	800960c <RCCEx_PLL2_Config>
 8008352:	4603      	mov	r3, r0
 8008354:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008358:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800835c:	2b00      	cmp	r3, #0
 800835e:	d003      	beq.n	8008368 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008360:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008364:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800836c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008370:	2100      	movs	r1, #0
 8008372:	6139      	str	r1, [r7, #16]
 8008374:	f003 0308 	and.w	r3, r3, #8
 8008378:	617b      	str	r3, [r7, #20]
 800837a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800837e:	460b      	mov	r3, r1
 8008380:	4313      	orrs	r3, r2
 8008382:	d011      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008388:	3328      	adds	r3, #40	@ 0x28
 800838a:	2100      	movs	r1, #0
 800838c:	4618      	mov	r0, r3
 800838e:	f001 f9ef 	bl	8009770 <RCCEx_PLL3_Config>
 8008392:	4603      	mov	r3, r0
 8008394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008398:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800839c:	2b00      	cmp	r3, #0
 800839e:	d003      	beq.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80083a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b0:	2100      	movs	r1, #0
 80083b2:	60b9      	str	r1, [r7, #8]
 80083b4:	f003 0310 	and.w	r3, r3, #16
 80083b8:	60fb      	str	r3, [r7, #12]
 80083ba:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80083be:	460b      	mov	r3, r1
 80083c0:	4313      	orrs	r3, r2
 80083c2:	d011      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80083c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083c8:	3328      	adds	r3, #40	@ 0x28
 80083ca:	2101      	movs	r1, #1
 80083cc:	4618      	mov	r0, r3
 80083ce:	f001 f9cf 	bl	8009770 <RCCEx_PLL3_Config>
 80083d2:	4603      	mov	r3, r0
 80083d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80083d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d003      	beq.n	80083e8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80083e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f0:	2100      	movs	r1, #0
 80083f2:	6039      	str	r1, [r7, #0]
 80083f4:	f003 0320 	and.w	r3, r3, #32
 80083f8:	607b      	str	r3, [r7, #4]
 80083fa:	e9d7 1200 	ldrd	r1, r2, [r7]
 80083fe:	460b      	mov	r3, r1
 8008400:	4313      	orrs	r3, r2
 8008402:	d011      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008408:	3328      	adds	r3, #40	@ 0x28
 800840a:	2102      	movs	r1, #2
 800840c:	4618      	mov	r0, r3
 800840e:	f001 f9af 	bl	8009770 <RCCEx_PLL3_Config>
 8008412:	4603      	mov	r3, r0
 8008414:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800841c:	2b00      	cmp	r3, #0
 800841e:	d003      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008420:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008424:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008428:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800842c:	2b00      	cmp	r3, #0
 800842e:	d101      	bne.n	8008434 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008430:	2300      	movs	r3, #0
 8008432:	e000      	b.n	8008436 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008434:	2301      	movs	r3, #1
}
 8008436:	4618      	mov	r0, r3
 8008438:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800843c:	46bd      	mov	sp, r7
 800843e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008442:	bf00      	nop
 8008444:	58024400 	.word	0x58024400

08008448 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b090      	sub	sp, #64	@ 0x40
 800844c:	af00      	add	r7, sp, #0
 800844e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008452:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008456:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800845a:	430b      	orrs	r3, r1
 800845c:	f040 8094 	bne.w	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008460:	4b9b      	ldr	r3, [pc, #620]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008462:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008464:	f003 0307 	and.w	r3, r3, #7
 8008468:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800846a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846c:	2b04      	cmp	r3, #4
 800846e:	f200 8087 	bhi.w	8008580 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008472:	a201      	add	r2, pc, #4	@ (adr r2, 8008478 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008478:	0800848d 	.word	0x0800848d
 800847c:	080084b5 	.word	0x080084b5
 8008480:	080084dd 	.word	0x080084dd
 8008484:	08008579 	.word	0x08008579
 8008488:	08008505 	.word	0x08008505
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800848c:	4b90      	ldr	r3, [pc, #576]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008498:	d108      	bne.n	80084ac <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800849a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800849e:	4618      	mov	r0, r3
 80084a0:	f000 ff62 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80084a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084a8:	f000 bc93 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084ac:	2300      	movs	r3, #0
 80084ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084b0:	f000 bc8f 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80084b4:	4b86      	ldr	r3, [pc, #536]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084c0:	d108      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80084c2:	f107 0318 	add.w	r3, r7, #24
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 fca6 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80084cc:	69bb      	ldr	r3, [r7, #24]
 80084ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084d0:	f000 bc7f 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084d8:	f000 bc7b 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80084dc:	4b7c      	ldr	r3, [pc, #496]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084e8:	d108      	bne.n	80084fc <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80084ea:	f107 030c 	add.w	r3, r7, #12
 80084ee:	4618      	mov	r0, r3
 80084f0:	f000 fde6 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80084f8:	f000 bc6b 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008500:	f000 bc67 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008504:	4b72      	ldr	r3, [pc, #456]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008508:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800850c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800850e:	4b70      	ldr	r3, [pc, #448]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f003 0304 	and.w	r3, r3, #4
 8008516:	2b04      	cmp	r3, #4
 8008518:	d10c      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800851a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800851c:	2b00      	cmp	r3, #0
 800851e:	d109      	bne.n	8008534 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008520:	4b6b      	ldr	r3, [pc, #428]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	08db      	lsrs	r3, r3, #3
 8008526:	f003 0303 	and.w	r3, r3, #3
 800852a:	4a6a      	ldr	r2, [pc, #424]	@ (80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800852c:	fa22 f303 	lsr.w	r3, r2, r3
 8008530:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008532:	e01f      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008534:	4b66      	ldr	r3, [pc, #408]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800853c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008540:	d106      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008542:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008544:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008548:	d102      	bne.n	8008550 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800854a:	4b63      	ldr	r3, [pc, #396]	@ (80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800854c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800854e:	e011      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008550:	4b5f      	ldr	r3, [pc, #380]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008558:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800855c:	d106      	bne.n	800856c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800855e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008560:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008564:	d102      	bne.n	800856c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008566:	4b5d      	ldr	r3, [pc, #372]	@ (80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008568:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800856a:	e003      	b.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800856c:	2300      	movs	r3, #0
 800856e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008570:	f000 bc2f 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008574:	f000 bc2d 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008578:	4b59      	ldr	r3, [pc, #356]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800857a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800857c:	f000 bc29 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008580:	2300      	movs	r3, #0
 8008582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008584:	f000 bc25 	b.w	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008588:	e9d7 2300 	ldrd	r2, r3, [r7]
 800858c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008590:	430b      	orrs	r3, r1
 8008592:	f040 80a7 	bne.w	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008596:	4b4e      	ldr	r3, [pc, #312]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008598:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800859a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800859e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80085a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085a6:	d054      	beq.n	8008652 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80085a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085aa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80085ae:	f200 808b 	bhi.w	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80085b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085b8:	f000 8083 	beq.w	80086c2 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80085bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80085c2:	f200 8081 	bhi.w	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085cc:	d02f      	beq.n	800862e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80085ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80085d4:	d878      	bhi.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 80085d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d004      	beq.n	80085e6 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 80085dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085e2:	d012      	beq.n	800860a <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 80085e4:	e070      	b.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80085e6:	4b3a      	ldr	r3, [pc, #232]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80085f2:	d107      	bne.n	8008604 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80085f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 feb5 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008600:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008602:	e3e6      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008604:	2300      	movs	r3, #0
 8008606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008608:	e3e3      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800860a:	4b31      	ldr	r3, [pc, #196]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008612:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008616:	d107      	bne.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008618:	f107 0318 	add.w	r3, r7, #24
 800861c:	4618      	mov	r0, r3
 800861e:	f000 fbfb 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008622:	69bb      	ldr	r3, [r7, #24]
 8008624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008626:	e3d4      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008628:	2300      	movs	r3, #0
 800862a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800862c:	e3d1      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800862e:	4b28      	ldr	r3, [pc, #160]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800863a:	d107      	bne.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800863c:	f107 030c 	add.w	r3, r7, #12
 8008640:	4618      	mov	r0, r3
 8008642:	f000 fd3d 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800864a:	e3c2      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800864c:	2300      	movs	r3, #0
 800864e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008650:	e3bf      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008652:	4b1f      	ldr	r3, [pc, #124]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008656:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800865a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800865c:	4b1c      	ldr	r3, [pc, #112]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b04      	cmp	r3, #4
 8008666:	d10c      	bne.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8008668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866a:	2b00      	cmp	r3, #0
 800866c:	d109      	bne.n	8008682 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800866e:	4b18      	ldr	r3, [pc, #96]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	08db      	lsrs	r3, r3, #3
 8008674:	f003 0303 	and.w	r3, r3, #3
 8008678:	4a16      	ldr	r2, [pc, #88]	@ (80086d4 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800867a:	fa22 f303 	lsr.w	r3, r2, r3
 800867e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008680:	e01e      	b.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008682:	4b13      	ldr	r3, [pc, #76]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800868a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800868e:	d106      	bne.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008696:	d102      	bne.n	800869e <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008698:	4b0f      	ldr	r3, [pc, #60]	@ (80086d8 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800869a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800869c:	e010      	b.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800869e:	4b0c      	ldr	r3, [pc, #48]	@ (80086d0 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80086a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086aa:	d106      	bne.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80086ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086b2:	d102      	bne.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80086b4:	4b09      	ldr	r3, [pc, #36]	@ (80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086b8:	e002      	b.n	80086c0 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80086ba:	2300      	movs	r3, #0
 80086bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80086be:	e388      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80086c0:	e387      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80086c2:	4b07      	ldr	r3, [pc, #28]	@ (80086e0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80086c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086c6:	e384      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80086c8:	2300      	movs	r3, #0
 80086ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086cc:	e381      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80086ce:	bf00      	nop
 80086d0:	58024400 	.word	0x58024400
 80086d4:	03d09000 	.word	0x03d09000
 80086d8:	003d0900 	.word	0x003d0900
 80086dc:	00f42400 	.word	0x00f42400
 80086e0:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80086e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086e8:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80086ec:	430b      	orrs	r3, r1
 80086ee:	f040 809c 	bne.w	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80086f2:	4b9e      	ldr	r3, [pc, #632]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80086f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086f6:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80086fa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008702:	d054      	beq.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008706:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800870a:	f200 808b 	bhi.w	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800870e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008710:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008714:	f000 8083 	beq.w	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800871a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800871e:	f200 8081 	bhi.w	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008724:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008728:	d02f      	beq.n	800878a <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800872a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008730:	d878      	bhi.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008734:	2b00      	cmp	r3, #0
 8008736:	d004      	beq.n	8008742 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800873a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800873e:	d012      	beq.n	8008766 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008740:	e070      	b.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008742:	4b8a      	ldr	r3, [pc, #552]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800874a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800874e:	d107      	bne.n	8008760 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008750:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008754:	4618      	mov	r0, r3
 8008756:	f000 fe07 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800875a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800875c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800875e:	e338      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008760:	2300      	movs	r3, #0
 8008762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008764:	e335      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008766:	4b81      	ldr	r3, [pc, #516]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800876e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008772:	d107      	bne.n	8008784 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008774:	f107 0318 	add.w	r3, r7, #24
 8008778:	4618      	mov	r0, r3
 800877a:	f000 fb4d 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800877e:	69bb      	ldr	r3, [r7, #24]
 8008780:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008782:	e326      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008784:	2300      	movs	r3, #0
 8008786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008788:	e323      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800878a:	4b78      	ldr	r3, [pc, #480]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008792:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008796:	d107      	bne.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008798:	f107 030c 	add.w	r3, r7, #12
 800879c:	4618      	mov	r0, r3
 800879e:	f000 fc8f 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087a6:	e314      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80087a8:	2300      	movs	r3, #0
 80087aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087ac:	e311      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80087ae:	4b6f      	ldr	r3, [pc, #444]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80087b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80087b8:	4b6c      	ldr	r3, [pc, #432]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	f003 0304 	and.w	r3, r3, #4
 80087c0:	2b04      	cmp	r3, #4
 80087c2:	d10c      	bne.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80087c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d109      	bne.n	80087de <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80087ca:	4b68      	ldr	r3, [pc, #416]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	08db      	lsrs	r3, r3, #3
 80087d0:	f003 0303 	and.w	r3, r3, #3
 80087d4:	4a66      	ldr	r2, [pc, #408]	@ (8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80087d6:	fa22 f303 	lsr.w	r3, r2, r3
 80087da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087dc:	e01e      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087de:	4b63      	ldr	r3, [pc, #396]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087ea:	d106      	bne.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 80087ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087f2:	d102      	bne.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80087f4:	4b5f      	ldr	r3, [pc, #380]	@ (8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 80087f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087f8:	e010      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087fa:	4b5c      	ldr	r3, [pc, #368]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008802:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008806:	d106      	bne.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008808:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800880a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800880e:	d102      	bne.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008810:	4b59      	ldr	r3, [pc, #356]	@ (8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008812:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008814:	e002      	b.n	800881c <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008816:	2300      	movs	r3, #0
 8008818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800881a:	e2da      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800881c:	e2d9      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800881e:	4b57      	ldr	r3, [pc, #348]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008822:	e2d6      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008824:	2300      	movs	r3, #0
 8008826:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008828:	e2d3      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800882a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800882e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008832:	430b      	orrs	r3, r1
 8008834:	f040 80a7 	bne.w	8008986 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008838:	4b4c      	ldr	r3, [pc, #304]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800883a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800883c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008840:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008844:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008848:	d055      	beq.n	80088f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800884a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800884c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008850:	f200 8096 	bhi.w	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008856:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800885a:	f000 8084 	beq.w	8008966 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800885e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008860:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008864:	f200 808c 	bhi.w	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800886a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800886e:	d030      	beq.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008872:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008876:	f200 8083 	bhi.w	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800887a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800887c:	2b00      	cmp	r3, #0
 800887e:	d004      	beq.n	800888a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008886:	d012      	beq.n	80088ae <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008888:	e07a      	b.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800888a:	4b38      	ldr	r3, [pc, #224]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008892:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008896:	d107      	bne.n	80088a8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008898:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800889c:	4618      	mov	r0, r3
 800889e:	f000 fd63 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088a6:	e294      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088a8:	2300      	movs	r3, #0
 80088aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088ac:	e291      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088ae:	4b2f      	ldr	r3, [pc, #188]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ba:	d107      	bne.n	80088cc <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088bc:	f107 0318 	add.w	r3, r7, #24
 80088c0:	4618      	mov	r0, r3
 80088c2:	f000 faa9 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088ca:	e282      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088cc:	2300      	movs	r3, #0
 80088ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088d0:	e27f      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088d2:	4b26      	ldr	r3, [pc, #152]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088de:	d107      	bne.n	80088f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088e0:	f107 030c 	add.w	r3, r7, #12
 80088e4:	4618      	mov	r0, r3
 80088e6:	f000 fbeb 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088ee:	e270      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80088f0:	2300      	movs	r3, #0
 80088f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088f4:	e26d      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088f6:	4b1d      	ldr	r3, [pc, #116]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80088f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80088fe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008900:	4b1a      	ldr	r3, [pc, #104]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	f003 0304 	and.w	r3, r3, #4
 8008908:	2b04      	cmp	r3, #4
 800890a:	d10c      	bne.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800890c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800890e:	2b00      	cmp	r3, #0
 8008910:	d109      	bne.n	8008926 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008912:	4b16      	ldr	r3, [pc, #88]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	08db      	lsrs	r3, r3, #3
 8008918:	f003 0303 	and.w	r3, r3, #3
 800891c:	4a14      	ldr	r2, [pc, #80]	@ (8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800891e:	fa22 f303 	lsr.w	r3, r2, r3
 8008922:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008924:	e01e      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008926:	4b11      	ldr	r3, [pc, #68]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800892e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008932:	d106      	bne.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008934:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800893a:	d102      	bne.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800893c:	4b0d      	ldr	r3, [pc, #52]	@ (8008974 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800893e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008940:	e010      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008942:	4b0a      	ldr	r3, [pc, #40]	@ (800896c <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800894a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800894e:	d106      	bne.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008956:	d102      	bne.n	800895e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008958:	4b07      	ldr	r3, [pc, #28]	@ (8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800895a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800895c:	e002      	b.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800895e:	2300      	movs	r3, #0
 8008960:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008962:	e236      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008964:	e235      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008966:	4b05      	ldr	r3, [pc, #20]	@ (800897c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008968:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800896a:	e232      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800896c:	58024400 	.word	0x58024400
 8008970:	03d09000 	.word	0x03d09000
 8008974:	003d0900 	.word	0x003d0900
 8008978:	00f42400 	.word	0x00f42400
 800897c:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008980:	2300      	movs	r3, #0
 8008982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008984:	e225      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800898a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800898e:	430b      	orrs	r3, r1
 8008990:	f040 8085 	bne.w	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008994:	4b9c      	ldr	r3, [pc, #624]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008998:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800899c:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800899e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089a4:	d06b      	beq.n	8008a7e <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80089a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80089ac:	d874      	bhi.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089b4:	d056      	beq.n	8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80089b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089bc:	d86c      	bhi.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089c4:	d03b      	beq.n	8008a3e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80089c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089cc:	d864      	bhi.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089d4:	d021      	beq.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80089d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089dc:	d85c      	bhi.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80089de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d004      	beq.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80089e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089ea:	d004      	beq.n	80089f6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 80089ec:	e054      	b.n	8008a98 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80089ee:	f7fe fb75 	bl	80070dc <HAL_RCC_GetPCLK1Freq>
 80089f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80089f4:	e1ed      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089f6:	4b84      	ldr	r3, [pc, #528]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a02:	d107      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a04:	f107 0318 	add.w	r3, r7, #24
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fa05 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008a0e:	69fb      	ldr	r3, [r7, #28]
 8008a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a12:	e1de      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a18:	e1db      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a1a:	4b7b      	ldr	r3, [pc, #492]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a26:	d107      	bne.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a28:	f107 030c 	add.w	r3, r7, #12
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f000 fb47 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a36:	e1cc      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a3c:	e1c9      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a3e:	4b72      	ldr	r3, [pc, #456]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f003 0304 	and.w	r3, r3, #4
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	d109      	bne.n	8008a5e <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a4a:	4b6f      	ldr	r3, [pc, #444]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	08db      	lsrs	r3, r3, #3
 8008a50:	f003 0303 	and.w	r3, r3, #3
 8008a54:	4a6d      	ldr	r2, [pc, #436]	@ (8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008a56:	fa22 f303 	lsr.w	r3, r2, r3
 8008a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a5c:	e1b9      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a62:	e1b6      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008a64:	4b68      	ldr	r3, [pc, #416]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a70:	d102      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8008a72:	4b67      	ldr	r3, [pc, #412]	@ (8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a76:	e1ac      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a7c:	e1a9      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a7e:	4b62      	ldr	r3, [pc, #392]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a8a:	d102      	bne.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8008a8c:	4b61      	ldr	r3, [pc, #388]	@ (8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a90:	e19f      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a92:	2300      	movs	r3, #0
 8008a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a96:	e19c      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a9c:	e199      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008a9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aa2:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008aa6:	430b      	orrs	r3, r1
 8008aa8:	d173      	bne.n	8008b92 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008aaa:	4b57      	ldr	r3, [pc, #348]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008aac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008aae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008ab2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008aba:	d02f      	beq.n	8008b1c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8008abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008abe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ac2:	d863      	bhi.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8008ac4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d004      	beq.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8008aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ad0:	d012      	beq.n	8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8008ad2:	e05b      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ad4:	4b4c      	ldr	r3, [pc, #304]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008adc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ae0:	d107      	bne.n	8008af2 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ae2:	f107 0318 	add.w	r3, r7, #24
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f000 f996 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008aec:	69bb      	ldr	r3, [r7, #24]
 8008aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af0:	e16f      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008af2:	2300      	movs	r3, #0
 8008af4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008af6:	e16c      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008af8:	4b43      	ldr	r3, [pc, #268]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b04:	d107      	bne.n	8008b16 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b06:	f107 030c 	add.w	r3, r7, #12
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f000 fad8 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b14:	e15d      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008b16:	2300      	movs	r3, #0
 8008b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b1a:	e15a      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b24:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b26:	4b38      	ldr	r3, [pc, #224]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f003 0304 	and.w	r3, r3, #4
 8008b2e:	2b04      	cmp	r3, #4
 8008b30:	d10c      	bne.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8008b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d109      	bne.n	8008b4c <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b38:	4b33      	ldr	r3, [pc, #204]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	08db      	lsrs	r3, r3, #3
 8008b3e:	f003 0303 	and.w	r3, r3, #3
 8008b42:	4a32      	ldr	r2, [pc, #200]	@ (8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008b44:	fa22 f303 	lsr.w	r3, r2, r3
 8008b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b4a:	e01e      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b58:	d106      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8008b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b60:	d102      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b62:	4b2b      	ldr	r3, [pc, #172]	@ (8008c10 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	e010      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b68:	4b27      	ldr	r3, [pc, #156]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b74:	d106      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 8008b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b7c:	d102      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b7e:	4b25      	ldr	r3, [pc, #148]	@ (8008c14 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8008b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b82:	e002      	b.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b84:	2300      	movs	r3, #0
 8008b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008b88:	e123      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008b8a:	e122      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b90:	e11f      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008b92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b96:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008b9a:	430b      	orrs	r3, r1
 8008b9c:	d13c      	bne.n	8008c18 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ba2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008ba6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008ba8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d004      	beq.n	8008bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bb4:	d012      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8008bb6:	e023      	b.n	8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008bb8:	4b13      	ldr	r3, [pc, #76]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008bc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bc4:	d107      	bne.n	8008bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f000 fbcc 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bd4:	e0fd      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bda:	e0fa      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008be8:	d107      	bne.n	8008bfa <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bea:	f107 0318 	add.w	r3, r7, #24
 8008bee:	4618      	mov	r0, r3
 8008bf0:	f000 f912 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008bf4:	6a3b      	ldr	r3, [r7, #32]
 8008bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bf8:	e0eb      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bfe:	e0e8      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c00:	2300      	movs	r3, #0
 8008c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c04:	e0e5      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c06:	bf00      	nop
 8008c08:	58024400 	.word	0x58024400
 8008c0c:	03d09000 	.word	0x03d09000
 8008c10:	003d0900 	.word	0x003d0900
 8008c14:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c1c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008c20:	430b      	orrs	r3, r1
 8008c22:	f040 8085 	bne.w	8008d30 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008c26:	4b6d      	ldr	r3, [pc, #436]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c2a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008c2e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c36:	d06b      	beq.n	8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c3e:	d874      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c46:	d056      	beq.n	8008cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8008c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c4e:	d86c      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c56:	d03b      	beq.n	8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8008c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008c5e:	d864      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c66:	d021      	beq.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8008c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c6e:	d85c      	bhi.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8008c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d004      	beq.n	8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 8008c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c7c:	d004      	beq.n	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8008c7e:	e054      	b.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008c80:	f000 f8b4 	bl	8008dec <HAL_RCCEx_GetD3PCLK1Freq>
 8008c84:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c86:	e0a4      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c88:	4b54      	ldr	r3, [pc, #336]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c94:	d107      	bne.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c96:	f107 0318 	add.w	r3, r7, #24
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f000 f8bc 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ca0:	69fb      	ldr	r3, [r7, #28]
 8008ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ca4:	e095      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008caa:	e092      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cac:	4b4b      	ldr	r3, [pc, #300]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cb4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cb8:	d107      	bne.n	8008cca <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cba:	f107 030c 	add.w	r3, r7, #12
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f000 f9fe 	bl	80090c0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cc8:	e083      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cce:	e080      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008cd0:	4b42      	ldr	r3, [pc, #264]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f003 0304 	and.w	r3, r3, #4
 8008cd8:	2b04      	cmp	r3, #4
 8008cda:	d109      	bne.n	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cdc:	4b3f      	ldr	r3, [pc, #252]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	08db      	lsrs	r3, r3, #3
 8008ce2:	f003 0303 	and.w	r3, r3, #3
 8008ce6:	4a3e      	ldr	r2, [pc, #248]	@ (8008de0 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8008ce8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cee:	e070      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cf4:	e06d      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008cf6:	4b39      	ldr	r3, [pc, #228]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d02:	d102      	bne.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8008d04:	4b37      	ldr	r3, [pc, #220]	@ (8008de4 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8008d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d08:	e063      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d0e:	e060      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d10:	4b32      	ldr	r3, [pc, #200]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d1c:	d102      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8008d1e:	4b32      	ldr	r3, [pc, #200]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d22:	e056      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d24:	2300      	movs	r3, #0
 8008d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d28:	e053      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d2e:	e050      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008d30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d34:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008d38:	430b      	orrs	r3, r1
 8008d3a:	d148      	bne.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008d3c:	4b27      	ldr	r3, [pc, #156]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d44:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008d46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d4c:	d02a      	beq.n	8008da4 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8008d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d54:	d838      	bhi.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 8008d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d004      	beq.n	8008d66 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d62:	d00d      	beq.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8008d64:	e030      	b.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008d66:	4b1d      	ldr	r3, [pc, #116]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d72:	d102      	bne.n	8008d7a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8008d74:	4b1c      	ldr	r3, [pc, #112]	@ (8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8008d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d78:	e02b      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d7e:	e028      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d80:	4b16      	ldr	r3, [pc, #88]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d8c:	d107      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d92:	4618      	mov	r0, r3
 8008d94:	f000 fae8 	bl	8009368 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d9c:	e019      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da2:	e016      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008da4:	4b0d      	ldr	r3, [pc, #52]	@ (8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008db0:	d107      	bne.n	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008db2:	f107 0318 	add.w	r3, r7, #24
 8008db6:	4618      	mov	r0, r3
 8008db8:	f000 f82e 	bl	8008e18 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dc0:	e007      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc6:	e004      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dcc:	e001      	b.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3740      	adds	r7, #64	@ 0x40
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}
 8008ddc:	58024400 	.word	0x58024400
 8008de0:	03d09000 	.word	0x03d09000
 8008de4:	003d0900 	.word	0x003d0900
 8008de8:	00f42400 	.word	0x00f42400

08008dec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008df0:	f7fe f944 	bl	800707c <HAL_RCC_GetHCLKFreq>
 8008df4:	4602      	mov	r2, r0
 8008df6:	4b06      	ldr	r3, [pc, #24]	@ (8008e10 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	091b      	lsrs	r3, r3, #4
 8008dfc:	f003 0307 	and.w	r3, r3, #7
 8008e00:	4904      	ldr	r1, [pc, #16]	@ (8008e14 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008e02:	5ccb      	ldrb	r3, [r1, r3]
 8008e04:	f003 031f 	and.w	r3, r3, #31
 8008e08:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	bd80      	pop	{r7, pc}
 8008e10:	58024400 	.word	0x58024400
 8008e14:	0800a284 	.word	0x0800a284

08008e18 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b089      	sub	sp, #36	@ 0x24
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008e20:	4ba1      	ldr	r3, [pc, #644]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e24:	f003 0303 	and.w	r3, r3, #3
 8008e28:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008e2a:	4b9f      	ldr	r3, [pc, #636]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e2e:	0b1b      	lsrs	r3, r3, #12
 8008e30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e34:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008e36:	4b9c      	ldr	r3, [pc, #624]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e3a:	091b      	lsrs	r3, r3, #4
 8008e3c:	f003 0301 	and.w	r3, r3, #1
 8008e40:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008e42:	4b99      	ldr	r3, [pc, #612]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e46:	08db      	lsrs	r3, r3, #3
 8008e48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e4c:	693a      	ldr	r2, [r7, #16]
 8008e4e:	fb02 f303 	mul.w	r3, r2, r3
 8008e52:	ee07 3a90 	vmov	s15, r3
 8008e56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e5a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f000 8111 	beq.w	8009088 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	2b02      	cmp	r3, #2
 8008e6a:	f000 8083 	beq.w	8008f74 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	f200 80a1 	bhi.w	8008fb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008e76:	69bb      	ldr	r3, [r7, #24]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d003      	beq.n	8008e84 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008e7c:	69bb      	ldr	r3, [r7, #24]
 8008e7e:	2b01      	cmp	r3, #1
 8008e80:	d056      	beq.n	8008f30 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008e82:	e099      	b.n	8008fb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e84:	4b88      	ldr	r3, [pc, #544]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f003 0320 	and.w	r3, r3, #32
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d02d      	beq.n	8008eec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e90:	4b85      	ldr	r3, [pc, #532]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	08db      	lsrs	r3, r3, #3
 8008e96:	f003 0303 	and.w	r3, r3, #3
 8008e9a:	4a84      	ldr	r2, [pc, #528]	@ (80090ac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8008ea0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008ea2:	68bb      	ldr	r3, [r7, #8]
 8008ea4:	ee07 3a90 	vmov	s15, r3
 8008ea8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	ee07 3a90 	vmov	s15, r3
 8008eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008eba:	4b7b      	ldr	r3, [pc, #492]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec2:	ee07 3a90 	vmov	s15, r3
 8008ec6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eca:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ece:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80090b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ed2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008ed6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008eda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ede:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ee2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ee6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008eea:	e087      	b.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	ee07 3a90 	vmov	s15, r3
 8008ef2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ef6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80090b4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008efa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008efe:	4b6a      	ldr	r3, [pc, #424]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f06:	ee07 3a90 	vmov	s15, r3
 8008f0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f12:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80090b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f1e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f2e:	e065      	b.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	ee07 3a90 	vmov	s15, r3
 8008f36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f3a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80090b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008f3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f42:	4b59      	ldr	r3, [pc, #356]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f4a:	ee07 3a90 	vmov	s15, r3
 8008f4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f52:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f56:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80090b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f62:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f72:	e043      	b.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	ee07 3a90 	vmov	s15, r3
 8008f7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f7e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80090bc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008f82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f86:	4b48      	ldr	r3, [pc, #288]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f8e:	ee07 3a90 	vmov	s15, r3
 8008f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f96:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f9a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80090b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008f9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fa2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fa6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008faa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008fae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008fb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008fb6:	e021      	b.n	8008ffc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	ee07 3a90 	vmov	s15, r3
 8008fbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fc2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80090b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008fc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008fca:	4b37      	ldr	r3, [pc, #220]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008fd2:	ee07 3a90 	vmov	s15, r3
 8008fd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008fda:	ed97 6a03 	vldr	s12, [r7, #12]
 8008fde:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80090b0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008fe2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008fe6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008fea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008fee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ff2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ff6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ffa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008ffc:	4b2a      	ldr	r3, [pc, #168]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ffe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009000:	0a5b      	lsrs	r3, r3, #9
 8009002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009006:	ee07 3a90 	vmov	s15, r3
 800900a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800900e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009012:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009016:	edd7 6a07 	vldr	s13, [r7, #28]
 800901a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800901e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009022:	ee17 2a90 	vmov	r2, s15
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800902a:	4b1f      	ldr	r3, [pc, #124]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800902c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800902e:	0c1b      	lsrs	r3, r3, #16
 8009030:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009034:	ee07 3a90 	vmov	s15, r3
 8009038:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800903c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009040:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009044:	edd7 6a07 	vldr	s13, [r7, #28]
 8009048:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800904c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009050:	ee17 2a90 	vmov	r2, s15
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009058:	4b13      	ldr	r3, [pc, #76]	@ (80090a8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800905a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800905c:	0e1b      	lsrs	r3, r3, #24
 800905e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009062:	ee07 3a90 	vmov	s15, r3
 8009066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800906a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800906e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009072:	edd7 6a07 	vldr	s13, [r7, #28]
 8009076:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800907a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800907e:	ee17 2a90 	vmov	r2, s15
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009086:	e008      	b.n	800909a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2200      	movs	r2, #0
 800908c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	2200      	movs	r2, #0
 8009092:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2200      	movs	r2, #0
 8009098:	609a      	str	r2, [r3, #8]
}
 800909a:	bf00      	nop
 800909c:	3724      	adds	r7, #36	@ 0x24
 800909e:	46bd      	mov	sp, r7
 80090a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a4:	4770      	bx	lr
 80090a6:	bf00      	nop
 80090a8:	58024400 	.word	0x58024400
 80090ac:	03d09000 	.word	0x03d09000
 80090b0:	46000000 	.word	0x46000000
 80090b4:	4c742400 	.word	0x4c742400
 80090b8:	4a742400 	.word	0x4a742400
 80090bc:	4b742400 	.word	0x4b742400

080090c0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b089      	sub	sp, #36	@ 0x24
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80090c8:	4ba1      	ldr	r3, [pc, #644]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090cc:	f003 0303 	and.w	r3, r3, #3
 80090d0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80090d2:	4b9f      	ldr	r3, [pc, #636]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090d6:	0d1b      	lsrs	r3, r3, #20
 80090d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090dc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80090de:	4b9c      	ldr	r3, [pc, #624]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e2:	0a1b      	lsrs	r3, r3, #8
 80090e4:	f003 0301 	and.w	r3, r3, #1
 80090e8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80090ea:	4b99      	ldr	r3, [pc, #612]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090ee:	08db      	lsrs	r3, r3, #3
 80090f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090f4:	693a      	ldr	r2, [r7, #16]
 80090f6:	fb02 f303 	mul.w	r3, r2, r3
 80090fa:	ee07 3a90 	vmov	s15, r3
 80090fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009102:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	2b00      	cmp	r3, #0
 800910a:	f000 8111 	beq.w	8009330 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800910e:	69bb      	ldr	r3, [r7, #24]
 8009110:	2b02      	cmp	r3, #2
 8009112:	f000 8083 	beq.w	800921c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	2b02      	cmp	r3, #2
 800911a:	f200 80a1 	bhi.w	8009260 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800911e:	69bb      	ldr	r3, [r7, #24]
 8009120:	2b00      	cmp	r3, #0
 8009122:	d003      	beq.n	800912c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009124:	69bb      	ldr	r3, [r7, #24]
 8009126:	2b01      	cmp	r3, #1
 8009128:	d056      	beq.n	80091d8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800912a:	e099      	b.n	8009260 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800912c:	4b88      	ldr	r3, [pc, #544]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0320 	and.w	r3, r3, #32
 8009134:	2b00      	cmp	r3, #0
 8009136:	d02d      	beq.n	8009194 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009138:	4b85      	ldr	r3, [pc, #532]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	08db      	lsrs	r3, r3, #3
 800913e:	f003 0303 	and.w	r3, r3, #3
 8009142:	4a84      	ldr	r2, [pc, #528]	@ (8009354 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009144:	fa22 f303 	lsr.w	r3, r2, r3
 8009148:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	ee07 3a90 	vmov	s15, r3
 8009150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	ee07 3a90 	vmov	s15, r3
 800915a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800915e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009162:	4b7b      	ldr	r3, [pc, #492]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800916a:	ee07 3a90 	vmov	s15, r3
 800916e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009172:	ed97 6a03 	vldr	s12, [r7, #12]
 8009176:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009358 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800917a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800917e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800918a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800918e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009192:	e087      	b.n	80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	ee07 3a90 	vmov	s15, r3
 800919a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800919e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800935c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80091a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091a6:	4b6a      	ldr	r3, [pc, #424]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80091ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009358 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80091be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091d6:	e065      	b.n	80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	ee07 3a90 	vmov	s15, r3
 80091de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009360 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80091e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091ea:	4b59      	ldr	r3, [pc, #356]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091f2:	ee07 3a90 	vmov	s15, r3
 80091f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80091fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009358 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800920a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800920e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800921a:	e043      	b.n	80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800921c:	697b      	ldr	r3, [r7, #20]
 800921e:	ee07 3a90 	vmov	s15, r3
 8009222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009226:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009364 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800922a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800922e:	4b48      	ldr	r3, [pc, #288]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009236:	ee07 3a90 	vmov	s15, r3
 800923a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800923e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009242:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009358 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800924a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800924e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800925a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800925e:	e021      	b.n	80092a4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009260:	697b      	ldr	r3, [r7, #20]
 8009262:	ee07 3a90 	vmov	s15, r3
 8009266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800926a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009360 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800926e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009272:	4b37      	ldr	r3, [pc, #220]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800927a:	ee07 3a90 	vmov	s15, r3
 800927e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009282:	ed97 6a03 	vldr	s12, [r7, #12]
 8009286:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009358 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800928a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800928e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800929a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800929e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092a2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80092a4:	4b2a      	ldr	r3, [pc, #168]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092a8:	0a5b      	lsrs	r3, r3, #9
 80092aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092ae:	ee07 3a90 	vmov	s15, r3
 80092b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092be:	edd7 6a07 	vldr	s13, [r7, #28]
 80092c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092ca:	ee17 2a90 	vmov	r2, s15
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80092d2:	4b1f      	ldr	r3, [pc, #124]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80092d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092d6:	0c1b      	lsrs	r3, r3, #16
 80092d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092dc:	ee07 3a90 	vmov	s15, r3
 80092e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80092f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092f8:	ee17 2a90 	vmov	r2, s15
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009300:	4b13      	ldr	r3, [pc, #76]	@ (8009350 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009304:	0e1b      	lsrs	r3, r3, #24
 8009306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800930a:	ee07 3a90 	vmov	s15, r3
 800930e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009316:	ee37 7a87 	vadd.f32	s14, s15, s14
 800931a:	edd7 6a07 	vldr	s13, [r7, #28]
 800931e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009326:	ee17 2a90 	vmov	r2, s15
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800932e:	e008      	b.n	8009342 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2200      	movs	r2, #0
 8009340:	609a      	str	r2, [r3, #8]
}
 8009342:	bf00      	nop
 8009344:	3724      	adds	r7, #36	@ 0x24
 8009346:	46bd      	mov	sp, r7
 8009348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop
 8009350:	58024400 	.word	0x58024400
 8009354:	03d09000 	.word	0x03d09000
 8009358:	46000000 	.word	0x46000000
 800935c:	4c742400 	.word	0x4c742400
 8009360:	4a742400 	.word	0x4a742400
 8009364:	4b742400 	.word	0x4b742400

08009368 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009368:	b480      	push	{r7}
 800936a:	b089      	sub	sp, #36	@ 0x24
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009370:	4ba0      	ldr	r3, [pc, #640]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009374:	f003 0303 	and.w	r3, r3, #3
 8009378:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800937a:	4b9e      	ldr	r3, [pc, #632]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800937c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800937e:	091b      	lsrs	r3, r3, #4
 8009380:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009384:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009386:	4b9b      	ldr	r3, [pc, #620]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800938a:	f003 0301 	and.w	r3, r3, #1
 800938e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009390:	4b98      	ldr	r3, [pc, #608]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009392:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009394:	08db      	lsrs	r3, r3, #3
 8009396:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	fb02 f303 	mul.w	r3, r2, r3
 80093a0:	ee07 3a90 	vmov	s15, r3
 80093a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093a8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f000 8111 	beq.w	80095d6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	2b02      	cmp	r3, #2
 80093b8:	f000 8083 	beq.w	80094c2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80093bc:	69bb      	ldr	r3, [r7, #24]
 80093be:	2b02      	cmp	r3, #2
 80093c0:	f200 80a1 	bhi.w	8009506 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d003      	beq.n	80093d2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d056      	beq.n	800947e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80093d0:	e099      	b.n	8009506 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80093d2:	4b88      	ldr	r3, [pc, #544]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f003 0320 	and.w	r3, r3, #32
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d02d      	beq.n	800943a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80093de:	4b85      	ldr	r3, [pc, #532]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	08db      	lsrs	r3, r3, #3
 80093e4:	f003 0303 	and.w	r3, r3, #3
 80093e8:	4a83      	ldr	r2, [pc, #524]	@ (80095f8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80093ea:	fa22 f303 	lsr.w	r3, r2, r3
 80093ee:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	ee07 3a90 	vmov	s15, r3
 80093f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	ee07 3a90 	vmov	s15, r3
 8009400:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009404:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009408:	4b7a      	ldr	r3, [pc, #488]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800940a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800940c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009410:	ee07 3a90 	vmov	s15, r3
 8009414:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009418:	ed97 6a03 	vldr	s12, [r7, #12]
 800941c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80095fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009420:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009424:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009428:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800942c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009430:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009434:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009438:	e087      	b.n	800954a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	ee07 3a90 	vmov	s15, r3
 8009440:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009444:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009600 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009448:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800944c:	4b69      	ldr	r3, [pc, #420]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800944e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009450:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009454:	ee07 3a90 	vmov	s15, r3
 8009458:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800945c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009460:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80095fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009464:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009468:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800946c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009470:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009474:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009478:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800947c:	e065      	b.n	800954a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	ee07 3a90 	vmov	s15, r3
 8009484:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009488:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009604 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800948c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009490:	4b58      	ldr	r3, [pc, #352]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009498:	ee07 3a90 	vmov	s15, r3
 800949c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80094a4:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80095fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094c0:	e043      	b.n	800954a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	ee07 3a90 	vmov	s15, r3
 80094c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094cc:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009608 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80094d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094d4:	4b47      	ldr	r3, [pc, #284]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80094d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094dc:	ee07 3a90 	vmov	s15, r3
 80094e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094e4:	ed97 6a03 	vldr	s12, [r7, #12]
 80094e8:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80095fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80094ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009500:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009504:	e021      	b.n	800954a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	ee07 3a90 	vmov	s15, r3
 800950c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009510:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009600 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009514:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009518:	4b36      	ldr	r3, [pc, #216]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800951a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800951c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009520:	ee07 3a90 	vmov	s15, r3
 8009524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009528:	ed97 6a03 	vldr	s12, [r7, #12]
 800952c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80095fc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009530:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009534:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009538:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800953c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009544:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009548:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800954a:	4b2a      	ldr	r3, [pc, #168]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800954c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800954e:	0a5b      	lsrs	r3, r3, #9
 8009550:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009554:	ee07 3a90 	vmov	s15, r3
 8009558:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800955c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009560:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009564:	edd7 6a07 	vldr	s13, [r7, #28]
 8009568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800956c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009570:	ee17 2a90 	vmov	r2, s15
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009578:	4b1e      	ldr	r3, [pc, #120]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800957a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800957c:	0c1b      	lsrs	r3, r3, #16
 800957e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009582:	ee07 3a90 	vmov	s15, r3
 8009586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800958a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800958e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009592:	edd7 6a07 	vldr	s13, [r7, #28]
 8009596:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800959a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800959e:	ee17 2a90 	vmov	r2, s15
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80095a6:	4b13      	ldr	r3, [pc, #76]	@ (80095f4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095aa:	0e1b      	lsrs	r3, r3, #24
 80095ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095b0:	ee07 3a90 	vmov	s15, r3
 80095b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80095c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095cc:	ee17 2a90 	vmov	r2, s15
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80095d4:	e008      	b.n	80095e8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	609a      	str	r2, [r3, #8]
}
 80095e8:	bf00      	nop
 80095ea:	3724      	adds	r7, #36	@ 0x24
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr
 80095f4:	58024400 	.word	0x58024400
 80095f8:	03d09000 	.word	0x03d09000
 80095fc:	46000000 	.word	0x46000000
 8009600:	4c742400 	.word	0x4c742400
 8009604:	4a742400 	.word	0x4a742400
 8009608:	4b742400 	.word	0x4b742400

0800960c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009616:	2300      	movs	r3, #0
 8009618:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800961a:	4b53      	ldr	r3, [pc, #332]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 800961c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800961e:	f003 0303 	and.w	r3, r3, #3
 8009622:	2b03      	cmp	r3, #3
 8009624:	d101      	bne.n	800962a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	e099      	b.n	800975e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800962a:	4b4f      	ldr	r3, [pc, #316]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	4a4e      	ldr	r2, [pc, #312]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009630:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009634:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009636:	f7f7 fead 	bl	8001394 <HAL_GetTick>
 800963a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800963c:	e008      	b.n	8009650 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800963e:	f7f7 fea9 	bl	8001394 <HAL_GetTick>
 8009642:	4602      	mov	r2, r0
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	1ad3      	subs	r3, r2, r3
 8009648:	2b02      	cmp	r3, #2
 800964a:	d901      	bls.n	8009650 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800964c:	2303      	movs	r3, #3
 800964e:	e086      	b.n	800975e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009650:	4b45      	ldr	r3, [pc, #276]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009658:	2b00      	cmp	r3, #0
 800965a:	d1f0      	bne.n	800963e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800965c:	4b42      	ldr	r3, [pc, #264]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 800965e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009660:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	031b      	lsls	r3, r3, #12
 800966a:	493f      	ldr	r1, [pc, #252]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 800966c:	4313      	orrs	r3, r2
 800966e:	628b      	str	r3, [r1, #40]	@ 0x28
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	3b01      	subs	r3, #1
 8009676:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	3b01      	subs	r3, #1
 8009680:	025b      	lsls	r3, r3, #9
 8009682:	b29b      	uxth	r3, r3
 8009684:	431a      	orrs	r2, r3
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	68db      	ldr	r3, [r3, #12]
 800968a:	3b01      	subs	r3, #1
 800968c:	041b      	lsls	r3, r3, #16
 800968e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009692:	431a      	orrs	r2, r3
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	691b      	ldr	r3, [r3, #16]
 8009698:	3b01      	subs	r3, #1
 800969a:	061b      	lsls	r3, r3, #24
 800969c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80096a0:	4931      	ldr	r1, [pc, #196]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096a2:	4313      	orrs	r3, r2
 80096a4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80096a6:	4b30      	ldr	r3, [pc, #192]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096aa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	695b      	ldr	r3, [r3, #20]
 80096b2:	492d      	ldr	r1, [pc, #180]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096b4:	4313      	orrs	r3, r2
 80096b6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80096b8:	4b2b      	ldr	r3, [pc, #172]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096bc:	f023 0220 	bic.w	r2, r3, #32
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	699b      	ldr	r3, [r3, #24]
 80096c4:	4928      	ldr	r1, [pc, #160]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096c6:	4313      	orrs	r3, r2
 80096c8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80096ca:	4b27      	ldr	r3, [pc, #156]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ce:	4a26      	ldr	r2, [pc, #152]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096d0:	f023 0310 	bic.w	r3, r3, #16
 80096d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80096d6:	4b24      	ldr	r3, [pc, #144]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80096da:	4b24      	ldr	r3, [pc, #144]	@ (800976c <RCCEx_PLL2_Config+0x160>)
 80096dc:	4013      	ands	r3, r2
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	69d2      	ldr	r2, [r2, #28]
 80096e2:	00d2      	lsls	r2, r2, #3
 80096e4:	4920      	ldr	r1, [pc, #128]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096e6:	4313      	orrs	r3, r2
 80096e8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80096ea:	4b1f      	ldr	r3, [pc, #124]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096ee:	4a1e      	ldr	r2, [pc, #120]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096f0:	f043 0310 	orr.w	r3, r3, #16
 80096f4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d106      	bne.n	800970a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80096fc:	4b1a      	ldr	r3, [pc, #104]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 80096fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009700:	4a19      	ldr	r2, [pc, #100]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009702:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009706:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009708:	e00f      	b.n	800972a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d106      	bne.n	800971e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009710:	4b15      	ldr	r3, [pc, #84]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009714:	4a14      	ldr	r2, [pc, #80]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009716:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800971a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800971c:	e005      	b.n	800972a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800971e:	4b12      	ldr	r3, [pc, #72]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009722:	4a11      	ldr	r2, [pc, #68]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009724:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009728:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800972a:	4b0f      	ldr	r3, [pc, #60]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a0e      	ldr	r2, [pc, #56]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009730:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009734:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009736:	f7f7 fe2d 	bl	8001394 <HAL_GetTick>
 800973a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800973c:	e008      	b.n	8009750 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800973e:	f7f7 fe29 	bl	8001394 <HAL_GetTick>
 8009742:	4602      	mov	r2, r0
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	1ad3      	subs	r3, r2, r3
 8009748:	2b02      	cmp	r3, #2
 800974a:	d901      	bls.n	8009750 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800974c:	2303      	movs	r3, #3
 800974e:	e006      	b.n	800975e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009750:	4b05      	ldr	r3, [pc, #20]	@ (8009768 <RCCEx_PLL2_Config+0x15c>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009758:	2b00      	cmp	r3, #0
 800975a:	d0f0      	beq.n	800973e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800975c:	7bfb      	ldrb	r3, [r7, #15]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	58024400 	.word	0x58024400
 800976c:	ffff0007 	.word	0xffff0007

08009770 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800977a:	2300      	movs	r3, #0
 800977c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800977e:	4b53      	ldr	r3, [pc, #332]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009780:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009782:	f003 0303 	and.w	r3, r3, #3
 8009786:	2b03      	cmp	r3, #3
 8009788:	d101      	bne.n	800978e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e099      	b.n	80098c2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800978e:	4b4f      	ldr	r3, [pc, #316]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a4e      	ldr	r2, [pc, #312]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009794:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009798:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800979a:	f7f7 fdfb 	bl	8001394 <HAL_GetTick>
 800979e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097a0:	e008      	b.n	80097b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80097a2:	f7f7 fdf7 	bl	8001394 <HAL_GetTick>
 80097a6:	4602      	mov	r2, r0
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	1ad3      	subs	r3, r2, r3
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d901      	bls.n	80097b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80097b0:	2303      	movs	r3, #3
 80097b2:	e086      	b.n	80098c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80097b4:	4b45      	ldr	r3, [pc, #276]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d1f0      	bne.n	80097a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80097c0:	4b42      	ldr	r3, [pc, #264]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 80097c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097c4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	051b      	lsls	r3, r3, #20
 80097ce:	493f      	ldr	r1, [pc, #252]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 80097d0:	4313      	orrs	r3, r2
 80097d2:	628b      	str	r3, [r1, #40]	@ 0x28
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	685b      	ldr	r3, [r3, #4]
 80097d8:	3b01      	subs	r3, #1
 80097da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	689b      	ldr	r3, [r3, #8]
 80097e2:	3b01      	subs	r3, #1
 80097e4:	025b      	lsls	r3, r3, #9
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	431a      	orrs	r2, r3
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	68db      	ldr	r3, [r3, #12]
 80097ee:	3b01      	subs	r3, #1
 80097f0:	041b      	lsls	r3, r3, #16
 80097f2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80097f6:	431a      	orrs	r2, r3
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	691b      	ldr	r3, [r3, #16]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	061b      	lsls	r3, r3, #24
 8009800:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009804:	4931      	ldr	r1, [pc, #196]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009806:	4313      	orrs	r3, r2
 8009808:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800980a:	4b30      	ldr	r3, [pc, #192]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800980c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800980e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	695b      	ldr	r3, [r3, #20]
 8009816:	492d      	ldr	r1, [pc, #180]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009818:	4313      	orrs	r3, r2
 800981a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800981c:	4b2b      	ldr	r3, [pc, #172]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800981e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009820:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	699b      	ldr	r3, [r3, #24]
 8009828:	4928      	ldr	r1, [pc, #160]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800982a:	4313      	orrs	r3, r2
 800982c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800982e:	4b27      	ldr	r3, [pc, #156]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009832:	4a26      	ldr	r2, [pc, #152]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009834:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009838:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800983a:	4b24      	ldr	r3, [pc, #144]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800983c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800983e:	4b24      	ldr	r3, [pc, #144]	@ (80098d0 <RCCEx_PLL3_Config+0x160>)
 8009840:	4013      	ands	r3, r2
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	69d2      	ldr	r2, [r2, #28]
 8009846:	00d2      	lsls	r2, r2, #3
 8009848:	4920      	ldr	r1, [pc, #128]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800984a:	4313      	orrs	r3, r2
 800984c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800984e:	4b1f      	ldr	r3, [pc, #124]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009852:	4a1e      	ldr	r2, [pc, #120]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009858:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d106      	bne.n	800986e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009860:	4b1a      	ldr	r3, [pc, #104]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009864:	4a19      	ldr	r2, [pc, #100]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009866:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800986a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800986c:	e00f      	b.n	800988e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d106      	bne.n	8009882 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009874:	4b15      	ldr	r3, [pc, #84]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009878:	4a14      	ldr	r2, [pc, #80]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 800987a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800987e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009880:	e005      	b.n	800988e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009882:	4b12      	ldr	r3, [pc, #72]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009886:	4a11      	ldr	r2, [pc, #68]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009888:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800988c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800988e:	4b0f      	ldr	r3, [pc, #60]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a0e      	ldr	r2, [pc, #56]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 8009894:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009898:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800989a:	f7f7 fd7b 	bl	8001394 <HAL_GetTick>
 800989e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80098a0:	e008      	b.n	80098b4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80098a2:	f7f7 fd77 	bl	8001394 <HAL_GetTick>
 80098a6:	4602      	mov	r2, r0
 80098a8:	68bb      	ldr	r3, [r7, #8]
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	2b02      	cmp	r3, #2
 80098ae:	d901      	bls.n	80098b4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80098b0:	2303      	movs	r3, #3
 80098b2:	e006      	b.n	80098c2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80098b4:	4b05      	ldr	r3, [pc, #20]	@ (80098cc <RCCEx_PLL3_Config+0x15c>)
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d0f0      	beq.n	80098a2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80098c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3710      	adds	r7, #16
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}
 80098ca:	bf00      	nop
 80098cc:	58024400 	.word	0x58024400
 80098d0:	ffff0007 	.word	0xffff0007

080098d4 <siprintf>:
 80098d4:	b40e      	push	{r1, r2, r3}
 80098d6:	b510      	push	{r4, lr}
 80098d8:	b09d      	sub	sp, #116	@ 0x74
 80098da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80098dc:	9002      	str	r0, [sp, #8]
 80098de:	9006      	str	r0, [sp, #24]
 80098e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80098e4:	480a      	ldr	r0, [pc, #40]	@ (8009910 <siprintf+0x3c>)
 80098e6:	9107      	str	r1, [sp, #28]
 80098e8:	9104      	str	r1, [sp, #16]
 80098ea:	490a      	ldr	r1, [pc, #40]	@ (8009914 <siprintf+0x40>)
 80098ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80098f0:	9105      	str	r1, [sp, #20]
 80098f2:	2400      	movs	r4, #0
 80098f4:	a902      	add	r1, sp, #8
 80098f6:	6800      	ldr	r0, [r0, #0]
 80098f8:	9301      	str	r3, [sp, #4]
 80098fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80098fc:	f000 f9a2 	bl	8009c44 <_svfiprintf_r>
 8009900:	9b02      	ldr	r3, [sp, #8]
 8009902:	701c      	strb	r4, [r3, #0]
 8009904:	b01d      	add	sp, #116	@ 0x74
 8009906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800990a:	b003      	add	sp, #12
 800990c:	4770      	bx	lr
 800990e:	bf00      	nop
 8009910:	24000030 	.word	0x24000030
 8009914:	ffff0208 	.word	0xffff0208

08009918 <memset>:
 8009918:	4402      	add	r2, r0
 800991a:	4603      	mov	r3, r0
 800991c:	4293      	cmp	r3, r2
 800991e:	d100      	bne.n	8009922 <memset+0xa>
 8009920:	4770      	bx	lr
 8009922:	f803 1b01 	strb.w	r1, [r3], #1
 8009926:	e7f9      	b.n	800991c <memset+0x4>

08009928 <__errno>:
 8009928:	4b01      	ldr	r3, [pc, #4]	@ (8009930 <__errno+0x8>)
 800992a:	6818      	ldr	r0, [r3, #0]
 800992c:	4770      	bx	lr
 800992e:	bf00      	nop
 8009930:	24000030 	.word	0x24000030

08009934 <__libc_init_array>:
 8009934:	b570      	push	{r4, r5, r6, lr}
 8009936:	4d0d      	ldr	r5, [pc, #52]	@ (800996c <__libc_init_array+0x38>)
 8009938:	4c0d      	ldr	r4, [pc, #52]	@ (8009970 <__libc_init_array+0x3c>)
 800993a:	1b64      	subs	r4, r4, r5
 800993c:	10a4      	asrs	r4, r4, #2
 800993e:	2600      	movs	r6, #0
 8009940:	42a6      	cmp	r6, r4
 8009942:	d109      	bne.n	8009958 <__libc_init_array+0x24>
 8009944:	4d0b      	ldr	r5, [pc, #44]	@ (8009974 <__libc_init_array+0x40>)
 8009946:	4c0c      	ldr	r4, [pc, #48]	@ (8009978 <__libc_init_array+0x44>)
 8009948:	f000 fc64 	bl	800a214 <_init>
 800994c:	1b64      	subs	r4, r4, r5
 800994e:	10a4      	asrs	r4, r4, #2
 8009950:	2600      	movs	r6, #0
 8009952:	42a6      	cmp	r6, r4
 8009954:	d105      	bne.n	8009962 <__libc_init_array+0x2e>
 8009956:	bd70      	pop	{r4, r5, r6, pc}
 8009958:	f855 3b04 	ldr.w	r3, [r5], #4
 800995c:	4798      	blx	r3
 800995e:	3601      	adds	r6, #1
 8009960:	e7ee      	b.n	8009940 <__libc_init_array+0xc>
 8009962:	f855 3b04 	ldr.w	r3, [r5], #4
 8009966:	4798      	blx	r3
 8009968:	3601      	adds	r6, #1
 800996a:	e7f2      	b.n	8009952 <__libc_init_array+0x1e>
 800996c:	0800a2e8 	.word	0x0800a2e8
 8009970:	0800a2e8 	.word	0x0800a2e8
 8009974:	0800a2e8 	.word	0x0800a2e8
 8009978:	0800a2ec 	.word	0x0800a2ec

0800997c <__retarget_lock_acquire_recursive>:
 800997c:	4770      	bx	lr

0800997e <__retarget_lock_release_recursive>:
 800997e:	4770      	bx	lr

08009980 <memcpy>:
 8009980:	440a      	add	r2, r1
 8009982:	4291      	cmp	r1, r2
 8009984:	f100 33ff 	add.w	r3, r0, #4294967295
 8009988:	d100      	bne.n	800998c <memcpy+0xc>
 800998a:	4770      	bx	lr
 800998c:	b510      	push	{r4, lr}
 800998e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009992:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009996:	4291      	cmp	r1, r2
 8009998:	d1f9      	bne.n	800998e <memcpy+0xe>
 800999a:	bd10      	pop	{r4, pc}

0800999c <_free_r>:
 800999c:	b538      	push	{r3, r4, r5, lr}
 800999e:	4605      	mov	r5, r0
 80099a0:	2900      	cmp	r1, #0
 80099a2:	d041      	beq.n	8009a28 <_free_r+0x8c>
 80099a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099a8:	1f0c      	subs	r4, r1, #4
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	bfb8      	it	lt
 80099ae:	18e4      	addlt	r4, r4, r3
 80099b0:	f000 f8e0 	bl	8009b74 <__malloc_lock>
 80099b4:	4a1d      	ldr	r2, [pc, #116]	@ (8009a2c <_free_r+0x90>)
 80099b6:	6813      	ldr	r3, [r2, #0]
 80099b8:	b933      	cbnz	r3, 80099c8 <_free_r+0x2c>
 80099ba:	6063      	str	r3, [r4, #4]
 80099bc:	6014      	str	r4, [r2, #0]
 80099be:	4628      	mov	r0, r5
 80099c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099c4:	f000 b8dc 	b.w	8009b80 <__malloc_unlock>
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	d908      	bls.n	80099de <_free_r+0x42>
 80099cc:	6820      	ldr	r0, [r4, #0]
 80099ce:	1821      	adds	r1, r4, r0
 80099d0:	428b      	cmp	r3, r1
 80099d2:	bf01      	itttt	eq
 80099d4:	6819      	ldreq	r1, [r3, #0]
 80099d6:	685b      	ldreq	r3, [r3, #4]
 80099d8:	1809      	addeq	r1, r1, r0
 80099da:	6021      	streq	r1, [r4, #0]
 80099dc:	e7ed      	b.n	80099ba <_free_r+0x1e>
 80099de:	461a      	mov	r2, r3
 80099e0:	685b      	ldr	r3, [r3, #4]
 80099e2:	b10b      	cbz	r3, 80099e8 <_free_r+0x4c>
 80099e4:	42a3      	cmp	r3, r4
 80099e6:	d9fa      	bls.n	80099de <_free_r+0x42>
 80099e8:	6811      	ldr	r1, [r2, #0]
 80099ea:	1850      	adds	r0, r2, r1
 80099ec:	42a0      	cmp	r0, r4
 80099ee:	d10b      	bne.n	8009a08 <_free_r+0x6c>
 80099f0:	6820      	ldr	r0, [r4, #0]
 80099f2:	4401      	add	r1, r0
 80099f4:	1850      	adds	r0, r2, r1
 80099f6:	4283      	cmp	r3, r0
 80099f8:	6011      	str	r1, [r2, #0]
 80099fa:	d1e0      	bne.n	80099be <_free_r+0x22>
 80099fc:	6818      	ldr	r0, [r3, #0]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	6053      	str	r3, [r2, #4]
 8009a02:	4408      	add	r0, r1
 8009a04:	6010      	str	r0, [r2, #0]
 8009a06:	e7da      	b.n	80099be <_free_r+0x22>
 8009a08:	d902      	bls.n	8009a10 <_free_r+0x74>
 8009a0a:	230c      	movs	r3, #12
 8009a0c:	602b      	str	r3, [r5, #0]
 8009a0e:	e7d6      	b.n	80099be <_free_r+0x22>
 8009a10:	6820      	ldr	r0, [r4, #0]
 8009a12:	1821      	adds	r1, r4, r0
 8009a14:	428b      	cmp	r3, r1
 8009a16:	bf04      	itt	eq
 8009a18:	6819      	ldreq	r1, [r3, #0]
 8009a1a:	685b      	ldreq	r3, [r3, #4]
 8009a1c:	6063      	str	r3, [r4, #4]
 8009a1e:	bf04      	itt	eq
 8009a20:	1809      	addeq	r1, r1, r0
 8009a22:	6021      	streq	r1, [r4, #0]
 8009a24:	6054      	str	r4, [r2, #4]
 8009a26:	e7ca      	b.n	80099be <_free_r+0x22>
 8009a28:	bd38      	pop	{r3, r4, r5, pc}
 8009a2a:	bf00      	nop
 8009a2c:	240004d4 	.word	0x240004d4

08009a30 <sbrk_aligned>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	4e0f      	ldr	r6, [pc, #60]	@ (8009a70 <sbrk_aligned+0x40>)
 8009a34:	460c      	mov	r4, r1
 8009a36:	6831      	ldr	r1, [r6, #0]
 8009a38:	4605      	mov	r5, r0
 8009a3a:	b911      	cbnz	r1, 8009a42 <sbrk_aligned+0x12>
 8009a3c:	f000 fba4 	bl	800a188 <_sbrk_r>
 8009a40:	6030      	str	r0, [r6, #0]
 8009a42:	4621      	mov	r1, r4
 8009a44:	4628      	mov	r0, r5
 8009a46:	f000 fb9f 	bl	800a188 <_sbrk_r>
 8009a4a:	1c43      	adds	r3, r0, #1
 8009a4c:	d103      	bne.n	8009a56 <sbrk_aligned+0x26>
 8009a4e:	f04f 34ff 	mov.w	r4, #4294967295
 8009a52:	4620      	mov	r0, r4
 8009a54:	bd70      	pop	{r4, r5, r6, pc}
 8009a56:	1cc4      	adds	r4, r0, #3
 8009a58:	f024 0403 	bic.w	r4, r4, #3
 8009a5c:	42a0      	cmp	r0, r4
 8009a5e:	d0f8      	beq.n	8009a52 <sbrk_aligned+0x22>
 8009a60:	1a21      	subs	r1, r4, r0
 8009a62:	4628      	mov	r0, r5
 8009a64:	f000 fb90 	bl	800a188 <_sbrk_r>
 8009a68:	3001      	adds	r0, #1
 8009a6a:	d1f2      	bne.n	8009a52 <sbrk_aligned+0x22>
 8009a6c:	e7ef      	b.n	8009a4e <sbrk_aligned+0x1e>
 8009a6e:	bf00      	nop
 8009a70:	240004d0 	.word	0x240004d0

08009a74 <_malloc_r>:
 8009a74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a78:	1ccd      	adds	r5, r1, #3
 8009a7a:	f025 0503 	bic.w	r5, r5, #3
 8009a7e:	3508      	adds	r5, #8
 8009a80:	2d0c      	cmp	r5, #12
 8009a82:	bf38      	it	cc
 8009a84:	250c      	movcc	r5, #12
 8009a86:	2d00      	cmp	r5, #0
 8009a88:	4606      	mov	r6, r0
 8009a8a:	db01      	blt.n	8009a90 <_malloc_r+0x1c>
 8009a8c:	42a9      	cmp	r1, r5
 8009a8e:	d904      	bls.n	8009a9a <_malloc_r+0x26>
 8009a90:	230c      	movs	r3, #12
 8009a92:	6033      	str	r3, [r6, #0]
 8009a94:	2000      	movs	r0, #0
 8009a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009b70 <_malloc_r+0xfc>
 8009a9e:	f000 f869 	bl	8009b74 <__malloc_lock>
 8009aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8009aa6:	461c      	mov	r4, r3
 8009aa8:	bb44      	cbnz	r4, 8009afc <_malloc_r+0x88>
 8009aaa:	4629      	mov	r1, r5
 8009aac:	4630      	mov	r0, r6
 8009aae:	f7ff ffbf 	bl	8009a30 <sbrk_aligned>
 8009ab2:	1c43      	adds	r3, r0, #1
 8009ab4:	4604      	mov	r4, r0
 8009ab6:	d158      	bne.n	8009b6a <_malloc_r+0xf6>
 8009ab8:	f8d8 4000 	ldr.w	r4, [r8]
 8009abc:	4627      	mov	r7, r4
 8009abe:	2f00      	cmp	r7, #0
 8009ac0:	d143      	bne.n	8009b4a <_malloc_r+0xd6>
 8009ac2:	2c00      	cmp	r4, #0
 8009ac4:	d04b      	beq.n	8009b5e <_malloc_r+0xea>
 8009ac6:	6823      	ldr	r3, [r4, #0]
 8009ac8:	4639      	mov	r1, r7
 8009aca:	4630      	mov	r0, r6
 8009acc:	eb04 0903 	add.w	r9, r4, r3
 8009ad0:	f000 fb5a 	bl	800a188 <_sbrk_r>
 8009ad4:	4581      	cmp	r9, r0
 8009ad6:	d142      	bne.n	8009b5e <_malloc_r+0xea>
 8009ad8:	6821      	ldr	r1, [r4, #0]
 8009ada:	1a6d      	subs	r5, r5, r1
 8009adc:	4629      	mov	r1, r5
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f7ff ffa6 	bl	8009a30 <sbrk_aligned>
 8009ae4:	3001      	adds	r0, #1
 8009ae6:	d03a      	beq.n	8009b5e <_malloc_r+0xea>
 8009ae8:	6823      	ldr	r3, [r4, #0]
 8009aea:	442b      	add	r3, r5
 8009aec:	6023      	str	r3, [r4, #0]
 8009aee:	f8d8 3000 	ldr.w	r3, [r8]
 8009af2:	685a      	ldr	r2, [r3, #4]
 8009af4:	bb62      	cbnz	r2, 8009b50 <_malloc_r+0xdc>
 8009af6:	f8c8 7000 	str.w	r7, [r8]
 8009afa:	e00f      	b.n	8009b1c <_malloc_r+0xa8>
 8009afc:	6822      	ldr	r2, [r4, #0]
 8009afe:	1b52      	subs	r2, r2, r5
 8009b00:	d420      	bmi.n	8009b44 <_malloc_r+0xd0>
 8009b02:	2a0b      	cmp	r2, #11
 8009b04:	d917      	bls.n	8009b36 <_malloc_r+0xc2>
 8009b06:	1961      	adds	r1, r4, r5
 8009b08:	42a3      	cmp	r3, r4
 8009b0a:	6025      	str	r5, [r4, #0]
 8009b0c:	bf18      	it	ne
 8009b0e:	6059      	strne	r1, [r3, #4]
 8009b10:	6863      	ldr	r3, [r4, #4]
 8009b12:	bf08      	it	eq
 8009b14:	f8c8 1000 	streq.w	r1, [r8]
 8009b18:	5162      	str	r2, [r4, r5]
 8009b1a:	604b      	str	r3, [r1, #4]
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	f000 f82f 	bl	8009b80 <__malloc_unlock>
 8009b22:	f104 000b 	add.w	r0, r4, #11
 8009b26:	1d23      	adds	r3, r4, #4
 8009b28:	f020 0007 	bic.w	r0, r0, #7
 8009b2c:	1ac2      	subs	r2, r0, r3
 8009b2e:	bf1c      	itt	ne
 8009b30:	1a1b      	subne	r3, r3, r0
 8009b32:	50a3      	strne	r3, [r4, r2]
 8009b34:	e7af      	b.n	8009a96 <_malloc_r+0x22>
 8009b36:	6862      	ldr	r2, [r4, #4]
 8009b38:	42a3      	cmp	r3, r4
 8009b3a:	bf0c      	ite	eq
 8009b3c:	f8c8 2000 	streq.w	r2, [r8]
 8009b40:	605a      	strne	r2, [r3, #4]
 8009b42:	e7eb      	b.n	8009b1c <_malloc_r+0xa8>
 8009b44:	4623      	mov	r3, r4
 8009b46:	6864      	ldr	r4, [r4, #4]
 8009b48:	e7ae      	b.n	8009aa8 <_malloc_r+0x34>
 8009b4a:	463c      	mov	r4, r7
 8009b4c:	687f      	ldr	r7, [r7, #4]
 8009b4e:	e7b6      	b.n	8009abe <_malloc_r+0x4a>
 8009b50:	461a      	mov	r2, r3
 8009b52:	685b      	ldr	r3, [r3, #4]
 8009b54:	42a3      	cmp	r3, r4
 8009b56:	d1fb      	bne.n	8009b50 <_malloc_r+0xdc>
 8009b58:	2300      	movs	r3, #0
 8009b5a:	6053      	str	r3, [r2, #4]
 8009b5c:	e7de      	b.n	8009b1c <_malloc_r+0xa8>
 8009b5e:	230c      	movs	r3, #12
 8009b60:	6033      	str	r3, [r6, #0]
 8009b62:	4630      	mov	r0, r6
 8009b64:	f000 f80c 	bl	8009b80 <__malloc_unlock>
 8009b68:	e794      	b.n	8009a94 <_malloc_r+0x20>
 8009b6a:	6005      	str	r5, [r0, #0]
 8009b6c:	e7d6      	b.n	8009b1c <_malloc_r+0xa8>
 8009b6e:	bf00      	nop
 8009b70:	240004d4 	.word	0x240004d4

08009b74 <__malloc_lock>:
 8009b74:	4801      	ldr	r0, [pc, #4]	@ (8009b7c <__malloc_lock+0x8>)
 8009b76:	f7ff bf01 	b.w	800997c <__retarget_lock_acquire_recursive>
 8009b7a:	bf00      	nop
 8009b7c:	240004cc 	.word	0x240004cc

08009b80 <__malloc_unlock>:
 8009b80:	4801      	ldr	r0, [pc, #4]	@ (8009b88 <__malloc_unlock+0x8>)
 8009b82:	f7ff befc 	b.w	800997e <__retarget_lock_release_recursive>
 8009b86:	bf00      	nop
 8009b88:	240004cc 	.word	0x240004cc

08009b8c <__ssputs_r>:
 8009b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b90:	688e      	ldr	r6, [r1, #8]
 8009b92:	461f      	mov	r7, r3
 8009b94:	42be      	cmp	r6, r7
 8009b96:	680b      	ldr	r3, [r1, #0]
 8009b98:	4682      	mov	sl, r0
 8009b9a:	460c      	mov	r4, r1
 8009b9c:	4690      	mov	r8, r2
 8009b9e:	d82d      	bhi.n	8009bfc <__ssputs_r+0x70>
 8009ba0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ba4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ba8:	d026      	beq.n	8009bf8 <__ssputs_r+0x6c>
 8009baa:	6965      	ldr	r5, [r4, #20]
 8009bac:	6909      	ldr	r1, [r1, #16]
 8009bae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bb2:	eba3 0901 	sub.w	r9, r3, r1
 8009bb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bba:	1c7b      	adds	r3, r7, #1
 8009bbc:	444b      	add	r3, r9
 8009bbe:	106d      	asrs	r5, r5, #1
 8009bc0:	429d      	cmp	r5, r3
 8009bc2:	bf38      	it	cc
 8009bc4:	461d      	movcc	r5, r3
 8009bc6:	0553      	lsls	r3, r2, #21
 8009bc8:	d527      	bpl.n	8009c1a <__ssputs_r+0x8e>
 8009bca:	4629      	mov	r1, r5
 8009bcc:	f7ff ff52 	bl	8009a74 <_malloc_r>
 8009bd0:	4606      	mov	r6, r0
 8009bd2:	b360      	cbz	r0, 8009c2e <__ssputs_r+0xa2>
 8009bd4:	6921      	ldr	r1, [r4, #16]
 8009bd6:	464a      	mov	r2, r9
 8009bd8:	f7ff fed2 	bl	8009980 <memcpy>
 8009bdc:	89a3      	ldrh	r3, [r4, #12]
 8009bde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009be2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009be6:	81a3      	strh	r3, [r4, #12]
 8009be8:	6126      	str	r6, [r4, #16]
 8009bea:	6165      	str	r5, [r4, #20]
 8009bec:	444e      	add	r6, r9
 8009bee:	eba5 0509 	sub.w	r5, r5, r9
 8009bf2:	6026      	str	r6, [r4, #0]
 8009bf4:	60a5      	str	r5, [r4, #8]
 8009bf6:	463e      	mov	r6, r7
 8009bf8:	42be      	cmp	r6, r7
 8009bfa:	d900      	bls.n	8009bfe <__ssputs_r+0x72>
 8009bfc:	463e      	mov	r6, r7
 8009bfe:	6820      	ldr	r0, [r4, #0]
 8009c00:	4632      	mov	r2, r6
 8009c02:	4641      	mov	r1, r8
 8009c04:	f000 faa6 	bl	800a154 <memmove>
 8009c08:	68a3      	ldr	r3, [r4, #8]
 8009c0a:	1b9b      	subs	r3, r3, r6
 8009c0c:	60a3      	str	r3, [r4, #8]
 8009c0e:	6823      	ldr	r3, [r4, #0]
 8009c10:	4433      	add	r3, r6
 8009c12:	6023      	str	r3, [r4, #0]
 8009c14:	2000      	movs	r0, #0
 8009c16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	f000 fac4 	bl	800a1a8 <_realloc_r>
 8009c20:	4606      	mov	r6, r0
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d1e0      	bne.n	8009be8 <__ssputs_r+0x5c>
 8009c26:	6921      	ldr	r1, [r4, #16]
 8009c28:	4650      	mov	r0, sl
 8009c2a:	f7ff feb7 	bl	800999c <_free_r>
 8009c2e:	230c      	movs	r3, #12
 8009c30:	f8ca 3000 	str.w	r3, [sl]
 8009c34:	89a3      	ldrh	r3, [r4, #12]
 8009c36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c3a:	81a3      	strh	r3, [r4, #12]
 8009c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c40:	e7e9      	b.n	8009c16 <__ssputs_r+0x8a>
	...

08009c44 <_svfiprintf_r>:
 8009c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c48:	4698      	mov	r8, r3
 8009c4a:	898b      	ldrh	r3, [r1, #12]
 8009c4c:	061b      	lsls	r3, r3, #24
 8009c4e:	b09d      	sub	sp, #116	@ 0x74
 8009c50:	4607      	mov	r7, r0
 8009c52:	460d      	mov	r5, r1
 8009c54:	4614      	mov	r4, r2
 8009c56:	d510      	bpl.n	8009c7a <_svfiprintf_r+0x36>
 8009c58:	690b      	ldr	r3, [r1, #16]
 8009c5a:	b973      	cbnz	r3, 8009c7a <_svfiprintf_r+0x36>
 8009c5c:	2140      	movs	r1, #64	@ 0x40
 8009c5e:	f7ff ff09 	bl	8009a74 <_malloc_r>
 8009c62:	6028      	str	r0, [r5, #0]
 8009c64:	6128      	str	r0, [r5, #16]
 8009c66:	b930      	cbnz	r0, 8009c76 <_svfiprintf_r+0x32>
 8009c68:	230c      	movs	r3, #12
 8009c6a:	603b      	str	r3, [r7, #0]
 8009c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c70:	b01d      	add	sp, #116	@ 0x74
 8009c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c76:	2340      	movs	r3, #64	@ 0x40
 8009c78:	616b      	str	r3, [r5, #20]
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c7e:	2320      	movs	r3, #32
 8009c80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c84:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c88:	2330      	movs	r3, #48	@ 0x30
 8009c8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009e28 <_svfiprintf_r+0x1e4>
 8009c8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c92:	f04f 0901 	mov.w	r9, #1
 8009c96:	4623      	mov	r3, r4
 8009c98:	469a      	mov	sl, r3
 8009c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c9e:	b10a      	cbz	r2, 8009ca4 <_svfiprintf_r+0x60>
 8009ca0:	2a25      	cmp	r2, #37	@ 0x25
 8009ca2:	d1f9      	bne.n	8009c98 <_svfiprintf_r+0x54>
 8009ca4:	ebba 0b04 	subs.w	fp, sl, r4
 8009ca8:	d00b      	beq.n	8009cc2 <_svfiprintf_r+0x7e>
 8009caa:	465b      	mov	r3, fp
 8009cac:	4622      	mov	r2, r4
 8009cae:	4629      	mov	r1, r5
 8009cb0:	4638      	mov	r0, r7
 8009cb2:	f7ff ff6b 	bl	8009b8c <__ssputs_r>
 8009cb6:	3001      	adds	r0, #1
 8009cb8:	f000 80a7 	beq.w	8009e0a <_svfiprintf_r+0x1c6>
 8009cbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cbe:	445a      	add	r2, fp
 8009cc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8009cc2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	f000 809f 	beq.w	8009e0a <_svfiprintf_r+0x1c6>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	f04f 32ff 	mov.w	r2, #4294967295
 8009cd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009cd6:	f10a 0a01 	add.w	sl, sl, #1
 8009cda:	9304      	str	r3, [sp, #16]
 8009cdc:	9307      	str	r3, [sp, #28]
 8009cde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ce2:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ce4:	4654      	mov	r4, sl
 8009ce6:	2205      	movs	r2, #5
 8009ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cec:	484e      	ldr	r0, [pc, #312]	@ (8009e28 <_svfiprintf_r+0x1e4>)
 8009cee:	f7f6 fb0f 	bl	8000310 <memchr>
 8009cf2:	9a04      	ldr	r2, [sp, #16]
 8009cf4:	b9d8      	cbnz	r0, 8009d2e <_svfiprintf_r+0xea>
 8009cf6:	06d0      	lsls	r0, r2, #27
 8009cf8:	bf44      	itt	mi
 8009cfa:	2320      	movmi	r3, #32
 8009cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d00:	0711      	lsls	r1, r2, #28
 8009d02:	bf44      	itt	mi
 8009d04:	232b      	movmi	r3, #43	@ 0x2b
 8009d06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d0a:	f89a 3000 	ldrb.w	r3, [sl]
 8009d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d10:	d015      	beq.n	8009d3e <_svfiprintf_r+0xfa>
 8009d12:	9a07      	ldr	r2, [sp, #28]
 8009d14:	4654      	mov	r4, sl
 8009d16:	2000      	movs	r0, #0
 8009d18:	f04f 0c0a 	mov.w	ip, #10
 8009d1c:	4621      	mov	r1, r4
 8009d1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d22:	3b30      	subs	r3, #48	@ 0x30
 8009d24:	2b09      	cmp	r3, #9
 8009d26:	d94b      	bls.n	8009dc0 <_svfiprintf_r+0x17c>
 8009d28:	b1b0      	cbz	r0, 8009d58 <_svfiprintf_r+0x114>
 8009d2a:	9207      	str	r2, [sp, #28]
 8009d2c:	e014      	b.n	8009d58 <_svfiprintf_r+0x114>
 8009d2e:	eba0 0308 	sub.w	r3, r0, r8
 8009d32:	fa09 f303 	lsl.w	r3, r9, r3
 8009d36:	4313      	orrs	r3, r2
 8009d38:	9304      	str	r3, [sp, #16]
 8009d3a:	46a2      	mov	sl, r4
 8009d3c:	e7d2      	b.n	8009ce4 <_svfiprintf_r+0xa0>
 8009d3e:	9b03      	ldr	r3, [sp, #12]
 8009d40:	1d19      	adds	r1, r3, #4
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	9103      	str	r1, [sp, #12]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	bfbb      	ittet	lt
 8009d4a:	425b      	neglt	r3, r3
 8009d4c:	f042 0202 	orrlt.w	r2, r2, #2
 8009d50:	9307      	strge	r3, [sp, #28]
 8009d52:	9307      	strlt	r3, [sp, #28]
 8009d54:	bfb8      	it	lt
 8009d56:	9204      	strlt	r2, [sp, #16]
 8009d58:	7823      	ldrb	r3, [r4, #0]
 8009d5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d5c:	d10a      	bne.n	8009d74 <_svfiprintf_r+0x130>
 8009d5e:	7863      	ldrb	r3, [r4, #1]
 8009d60:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d62:	d132      	bne.n	8009dca <_svfiprintf_r+0x186>
 8009d64:	9b03      	ldr	r3, [sp, #12]
 8009d66:	1d1a      	adds	r2, r3, #4
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	9203      	str	r2, [sp, #12]
 8009d6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d70:	3402      	adds	r4, #2
 8009d72:	9305      	str	r3, [sp, #20]
 8009d74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009e38 <_svfiprintf_r+0x1f4>
 8009d78:	7821      	ldrb	r1, [r4, #0]
 8009d7a:	2203      	movs	r2, #3
 8009d7c:	4650      	mov	r0, sl
 8009d7e:	f7f6 fac7 	bl	8000310 <memchr>
 8009d82:	b138      	cbz	r0, 8009d94 <_svfiprintf_r+0x150>
 8009d84:	9b04      	ldr	r3, [sp, #16]
 8009d86:	eba0 000a 	sub.w	r0, r0, sl
 8009d8a:	2240      	movs	r2, #64	@ 0x40
 8009d8c:	4082      	lsls	r2, r0
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	3401      	adds	r4, #1
 8009d92:	9304      	str	r3, [sp, #16]
 8009d94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d98:	4824      	ldr	r0, [pc, #144]	@ (8009e2c <_svfiprintf_r+0x1e8>)
 8009d9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d9e:	2206      	movs	r2, #6
 8009da0:	f7f6 fab6 	bl	8000310 <memchr>
 8009da4:	2800      	cmp	r0, #0
 8009da6:	d036      	beq.n	8009e16 <_svfiprintf_r+0x1d2>
 8009da8:	4b21      	ldr	r3, [pc, #132]	@ (8009e30 <_svfiprintf_r+0x1ec>)
 8009daa:	bb1b      	cbnz	r3, 8009df4 <_svfiprintf_r+0x1b0>
 8009dac:	9b03      	ldr	r3, [sp, #12]
 8009dae:	3307      	adds	r3, #7
 8009db0:	f023 0307 	bic.w	r3, r3, #7
 8009db4:	3308      	adds	r3, #8
 8009db6:	9303      	str	r3, [sp, #12]
 8009db8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dba:	4433      	add	r3, r6
 8009dbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009dbe:	e76a      	b.n	8009c96 <_svfiprintf_r+0x52>
 8009dc0:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dc4:	460c      	mov	r4, r1
 8009dc6:	2001      	movs	r0, #1
 8009dc8:	e7a8      	b.n	8009d1c <_svfiprintf_r+0xd8>
 8009dca:	2300      	movs	r3, #0
 8009dcc:	3401      	adds	r4, #1
 8009dce:	9305      	str	r3, [sp, #20]
 8009dd0:	4619      	mov	r1, r3
 8009dd2:	f04f 0c0a 	mov.w	ip, #10
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ddc:	3a30      	subs	r2, #48	@ 0x30
 8009dde:	2a09      	cmp	r2, #9
 8009de0:	d903      	bls.n	8009dea <_svfiprintf_r+0x1a6>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d0c6      	beq.n	8009d74 <_svfiprintf_r+0x130>
 8009de6:	9105      	str	r1, [sp, #20]
 8009de8:	e7c4      	b.n	8009d74 <_svfiprintf_r+0x130>
 8009dea:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dee:	4604      	mov	r4, r0
 8009df0:	2301      	movs	r3, #1
 8009df2:	e7f0      	b.n	8009dd6 <_svfiprintf_r+0x192>
 8009df4:	ab03      	add	r3, sp, #12
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	462a      	mov	r2, r5
 8009dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8009e34 <_svfiprintf_r+0x1f0>)
 8009dfc:	a904      	add	r1, sp, #16
 8009dfe:	4638      	mov	r0, r7
 8009e00:	f3af 8000 	nop.w
 8009e04:	1c42      	adds	r2, r0, #1
 8009e06:	4606      	mov	r6, r0
 8009e08:	d1d6      	bne.n	8009db8 <_svfiprintf_r+0x174>
 8009e0a:	89ab      	ldrh	r3, [r5, #12]
 8009e0c:	065b      	lsls	r3, r3, #25
 8009e0e:	f53f af2d 	bmi.w	8009c6c <_svfiprintf_r+0x28>
 8009e12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e14:	e72c      	b.n	8009c70 <_svfiprintf_r+0x2c>
 8009e16:	ab03      	add	r3, sp, #12
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	462a      	mov	r2, r5
 8009e1c:	4b05      	ldr	r3, [pc, #20]	@ (8009e34 <_svfiprintf_r+0x1f0>)
 8009e1e:	a904      	add	r1, sp, #16
 8009e20:	4638      	mov	r0, r7
 8009e22:	f000 f879 	bl	8009f18 <_printf_i>
 8009e26:	e7ed      	b.n	8009e04 <_svfiprintf_r+0x1c0>
 8009e28:	0800a2ac 	.word	0x0800a2ac
 8009e2c:	0800a2b6 	.word	0x0800a2b6
 8009e30:	00000000 	.word	0x00000000
 8009e34:	08009b8d 	.word	0x08009b8d
 8009e38:	0800a2b2 	.word	0x0800a2b2

08009e3c <_printf_common>:
 8009e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e40:	4616      	mov	r6, r2
 8009e42:	4698      	mov	r8, r3
 8009e44:	688a      	ldr	r2, [r1, #8]
 8009e46:	690b      	ldr	r3, [r1, #16]
 8009e48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	bfb8      	it	lt
 8009e50:	4613      	movlt	r3, r2
 8009e52:	6033      	str	r3, [r6, #0]
 8009e54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e58:	4607      	mov	r7, r0
 8009e5a:	460c      	mov	r4, r1
 8009e5c:	b10a      	cbz	r2, 8009e62 <_printf_common+0x26>
 8009e5e:	3301      	adds	r3, #1
 8009e60:	6033      	str	r3, [r6, #0]
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	0699      	lsls	r1, r3, #26
 8009e66:	bf42      	ittt	mi
 8009e68:	6833      	ldrmi	r3, [r6, #0]
 8009e6a:	3302      	addmi	r3, #2
 8009e6c:	6033      	strmi	r3, [r6, #0]
 8009e6e:	6825      	ldr	r5, [r4, #0]
 8009e70:	f015 0506 	ands.w	r5, r5, #6
 8009e74:	d106      	bne.n	8009e84 <_printf_common+0x48>
 8009e76:	f104 0a19 	add.w	sl, r4, #25
 8009e7a:	68e3      	ldr	r3, [r4, #12]
 8009e7c:	6832      	ldr	r2, [r6, #0]
 8009e7e:	1a9b      	subs	r3, r3, r2
 8009e80:	42ab      	cmp	r3, r5
 8009e82:	dc26      	bgt.n	8009ed2 <_printf_common+0x96>
 8009e84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009e88:	6822      	ldr	r2, [r4, #0]
 8009e8a:	3b00      	subs	r3, #0
 8009e8c:	bf18      	it	ne
 8009e8e:	2301      	movne	r3, #1
 8009e90:	0692      	lsls	r2, r2, #26
 8009e92:	d42b      	bmi.n	8009eec <_printf_common+0xb0>
 8009e94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009e98:	4641      	mov	r1, r8
 8009e9a:	4638      	mov	r0, r7
 8009e9c:	47c8      	blx	r9
 8009e9e:	3001      	adds	r0, #1
 8009ea0:	d01e      	beq.n	8009ee0 <_printf_common+0xa4>
 8009ea2:	6823      	ldr	r3, [r4, #0]
 8009ea4:	6922      	ldr	r2, [r4, #16]
 8009ea6:	f003 0306 	and.w	r3, r3, #6
 8009eaa:	2b04      	cmp	r3, #4
 8009eac:	bf02      	ittt	eq
 8009eae:	68e5      	ldreq	r5, [r4, #12]
 8009eb0:	6833      	ldreq	r3, [r6, #0]
 8009eb2:	1aed      	subeq	r5, r5, r3
 8009eb4:	68a3      	ldr	r3, [r4, #8]
 8009eb6:	bf0c      	ite	eq
 8009eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ebc:	2500      	movne	r5, #0
 8009ebe:	4293      	cmp	r3, r2
 8009ec0:	bfc4      	itt	gt
 8009ec2:	1a9b      	subgt	r3, r3, r2
 8009ec4:	18ed      	addgt	r5, r5, r3
 8009ec6:	2600      	movs	r6, #0
 8009ec8:	341a      	adds	r4, #26
 8009eca:	42b5      	cmp	r5, r6
 8009ecc:	d11a      	bne.n	8009f04 <_printf_common+0xc8>
 8009ece:	2000      	movs	r0, #0
 8009ed0:	e008      	b.n	8009ee4 <_printf_common+0xa8>
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	4652      	mov	r2, sl
 8009ed6:	4641      	mov	r1, r8
 8009ed8:	4638      	mov	r0, r7
 8009eda:	47c8      	blx	r9
 8009edc:	3001      	adds	r0, #1
 8009ede:	d103      	bne.n	8009ee8 <_printf_common+0xac>
 8009ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ee8:	3501      	adds	r5, #1
 8009eea:	e7c6      	b.n	8009e7a <_printf_common+0x3e>
 8009eec:	18e1      	adds	r1, r4, r3
 8009eee:	1c5a      	adds	r2, r3, #1
 8009ef0:	2030      	movs	r0, #48	@ 0x30
 8009ef2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009ef6:	4422      	add	r2, r4
 8009ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009efc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f00:	3302      	adds	r3, #2
 8009f02:	e7c7      	b.n	8009e94 <_printf_common+0x58>
 8009f04:	2301      	movs	r3, #1
 8009f06:	4622      	mov	r2, r4
 8009f08:	4641      	mov	r1, r8
 8009f0a:	4638      	mov	r0, r7
 8009f0c:	47c8      	blx	r9
 8009f0e:	3001      	adds	r0, #1
 8009f10:	d0e6      	beq.n	8009ee0 <_printf_common+0xa4>
 8009f12:	3601      	adds	r6, #1
 8009f14:	e7d9      	b.n	8009eca <_printf_common+0x8e>
	...

08009f18 <_printf_i>:
 8009f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f1c:	7e0f      	ldrb	r7, [r1, #24]
 8009f1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f20:	2f78      	cmp	r7, #120	@ 0x78
 8009f22:	4691      	mov	r9, r2
 8009f24:	4680      	mov	r8, r0
 8009f26:	460c      	mov	r4, r1
 8009f28:	469a      	mov	sl, r3
 8009f2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f2e:	d807      	bhi.n	8009f40 <_printf_i+0x28>
 8009f30:	2f62      	cmp	r7, #98	@ 0x62
 8009f32:	d80a      	bhi.n	8009f4a <_printf_i+0x32>
 8009f34:	2f00      	cmp	r7, #0
 8009f36:	f000 80d1 	beq.w	800a0dc <_printf_i+0x1c4>
 8009f3a:	2f58      	cmp	r7, #88	@ 0x58
 8009f3c:	f000 80b8 	beq.w	800a0b0 <_printf_i+0x198>
 8009f40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f48:	e03a      	b.n	8009fc0 <_printf_i+0xa8>
 8009f4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f4e:	2b15      	cmp	r3, #21
 8009f50:	d8f6      	bhi.n	8009f40 <_printf_i+0x28>
 8009f52:	a101      	add	r1, pc, #4	@ (adr r1, 8009f58 <_printf_i+0x40>)
 8009f54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f58:	08009fb1 	.word	0x08009fb1
 8009f5c:	08009fc5 	.word	0x08009fc5
 8009f60:	08009f41 	.word	0x08009f41
 8009f64:	08009f41 	.word	0x08009f41
 8009f68:	08009f41 	.word	0x08009f41
 8009f6c:	08009f41 	.word	0x08009f41
 8009f70:	08009fc5 	.word	0x08009fc5
 8009f74:	08009f41 	.word	0x08009f41
 8009f78:	08009f41 	.word	0x08009f41
 8009f7c:	08009f41 	.word	0x08009f41
 8009f80:	08009f41 	.word	0x08009f41
 8009f84:	0800a0c3 	.word	0x0800a0c3
 8009f88:	08009fef 	.word	0x08009fef
 8009f8c:	0800a07d 	.word	0x0800a07d
 8009f90:	08009f41 	.word	0x08009f41
 8009f94:	08009f41 	.word	0x08009f41
 8009f98:	0800a0e5 	.word	0x0800a0e5
 8009f9c:	08009f41 	.word	0x08009f41
 8009fa0:	08009fef 	.word	0x08009fef
 8009fa4:	08009f41 	.word	0x08009f41
 8009fa8:	08009f41 	.word	0x08009f41
 8009fac:	0800a085 	.word	0x0800a085
 8009fb0:	6833      	ldr	r3, [r6, #0]
 8009fb2:	1d1a      	adds	r2, r3, #4
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6032      	str	r2, [r6, #0]
 8009fb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	e09c      	b.n	800a0fe <_printf_i+0x1e6>
 8009fc4:	6833      	ldr	r3, [r6, #0]
 8009fc6:	6820      	ldr	r0, [r4, #0]
 8009fc8:	1d19      	adds	r1, r3, #4
 8009fca:	6031      	str	r1, [r6, #0]
 8009fcc:	0606      	lsls	r6, r0, #24
 8009fce:	d501      	bpl.n	8009fd4 <_printf_i+0xbc>
 8009fd0:	681d      	ldr	r5, [r3, #0]
 8009fd2:	e003      	b.n	8009fdc <_printf_i+0xc4>
 8009fd4:	0645      	lsls	r5, r0, #25
 8009fd6:	d5fb      	bpl.n	8009fd0 <_printf_i+0xb8>
 8009fd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009fdc:	2d00      	cmp	r5, #0
 8009fde:	da03      	bge.n	8009fe8 <_printf_i+0xd0>
 8009fe0:	232d      	movs	r3, #45	@ 0x2d
 8009fe2:	426d      	negs	r5, r5
 8009fe4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009fe8:	4858      	ldr	r0, [pc, #352]	@ (800a14c <_printf_i+0x234>)
 8009fea:	230a      	movs	r3, #10
 8009fec:	e011      	b.n	800a012 <_printf_i+0xfa>
 8009fee:	6821      	ldr	r1, [r4, #0]
 8009ff0:	6833      	ldr	r3, [r6, #0]
 8009ff2:	0608      	lsls	r0, r1, #24
 8009ff4:	f853 5b04 	ldr.w	r5, [r3], #4
 8009ff8:	d402      	bmi.n	800a000 <_printf_i+0xe8>
 8009ffa:	0649      	lsls	r1, r1, #25
 8009ffc:	bf48      	it	mi
 8009ffe:	b2ad      	uxthmi	r5, r5
 800a000:	2f6f      	cmp	r7, #111	@ 0x6f
 800a002:	4852      	ldr	r0, [pc, #328]	@ (800a14c <_printf_i+0x234>)
 800a004:	6033      	str	r3, [r6, #0]
 800a006:	bf14      	ite	ne
 800a008:	230a      	movne	r3, #10
 800a00a:	2308      	moveq	r3, #8
 800a00c:	2100      	movs	r1, #0
 800a00e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a012:	6866      	ldr	r6, [r4, #4]
 800a014:	60a6      	str	r6, [r4, #8]
 800a016:	2e00      	cmp	r6, #0
 800a018:	db05      	blt.n	800a026 <_printf_i+0x10e>
 800a01a:	6821      	ldr	r1, [r4, #0]
 800a01c:	432e      	orrs	r6, r5
 800a01e:	f021 0104 	bic.w	r1, r1, #4
 800a022:	6021      	str	r1, [r4, #0]
 800a024:	d04b      	beq.n	800a0be <_printf_i+0x1a6>
 800a026:	4616      	mov	r6, r2
 800a028:	fbb5 f1f3 	udiv	r1, r5, r3
 800a02c:	fb03 5711 	mls	r7, r3, r1, r5
 800a030:	5dc7      	ldrb	r7, [r0, r7]
 800a032:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a036:	462f      	mov	r7, r5
 800a038:	42bb      	cmp	r3, r7
 800a03a:	460d      	mov	r5, r1
 800a03c:	d9f4      	bls.n	800a028 <_printf_i+0x110>
 800a03e:	2b08      	cmp	r3, #8
 800a040:	d10b      	bne.n	800a05a <_printf_i+0x142>
 800a042:	6823      	ldr	r3, [r4, #0]
 800a044:	07df      	lsls	r7, r3, #31
 800a046:	d508      	bpl.n	800a05a <_printf_i+0x142>
 800a048:	6923      	ldr	r3, [r4, #16]
 800a04a:	6861      	ldr	r1, [r4, #4]
 800a04c:	4299      	cmp	r1, r3
 800a04e:	bfde      	ittt	le
 800a050:	2330      	movle	r3, #48	@ 0x30
 800a052:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a056:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a05a:	1b92      	subs	r2, r2, r6
 800a05c:	6122      	str	r2, [r4, #16]
 800a05e:	f8cd a000 	str.w	sl, [sp]
 800a062:	464b      	mov	r3, r9
 800a064:	aa03      	add	r2, sp, #12
 800a066:	4621      	mov	r1, r4
 800a068:	4640      	mov	r0, r8
 800a06a:	f7ff fee7 	bl	8009e3c <_printf_common>
 800a06e:	3001      	adds	r0, #1
 800a070:	d14a      	bne.n	800a108 <_printf_i+0x1f0>
 800a072:	f04f 30ff 	mov.w	r0, #4294967295
 800a076:	b004      	add	sp, #16
 800a078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	f043 0320 	orr.w	r3, r3, #32
 800a082:	6023      	str	r3, [r4, #0]
 800a084:	4832      	ldr	r0, [pc, #200]	@ (800a150 <_printf_i+0x238>)
 800a086:	2778      	movs	r7, #120	@ 0x78
 800a088:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a08c:	6823      	ldr	r3, [r4, #0]
 800a08e:	6831      	ldr	r1, [r6, #0]
 800a090:	061f      	lsls	r7, r3, #24
 800a092:	f851 5b04 	ldr.w	r5, [r1], #4
 800a096:	d402      	bmi.n	800a09e <_printf_i+0x186>
 800a098:	065f      	lsls	r7, r3, #25
 800a09a:	bf48      	it	mi
 800a09c:	b2ad      	uxthmi	r5, r5
 800a09e:	6031      	str	r1, [r6, #0]
 800a0a0:	07d9      	lsls	r1, r3, #31
 800a0a2:	bf44      	itt	mi
 800a0a4:	f043 0320 	orrmi.w	r3, r3, #32
 800a0a8:	6023      	strmi	r3, [r4, #0]
 800a0aa:	b11d      	cbz	r5, 800a0b4 <_printf_i+0x19c>
 800a0ac:	2310      	movs	r3, #16
 800a0ae:	e7ad      	b.n	800a00c <_printf_i+0xf4>
 800a0b0:	4826      	ldr	r0, [pc, #152]	@ (800a14c <_printf_i+0x234>)
 800a0b2:	e7e9      	b.n	800a088 <_printf_i+0x170>
 800a0b4:	6823      	ldr	r3, [r4, #0]
 800a0b6:	f023 0320 	bic.w	r3, r3, #32
 800a0ba:	6023      	str	r3, [r4, #0]
 800a0bc:	e7f6      	b.n	800a0ac <_printf_i+0x194>
 800a0be:	4616      	mov	r6, r2
 800a0c0:	e7bd      	b.n	800a03e <_printf_i+0x126>
 800a0c2:	6833      	ldr	r3, [r6, #0]
 800a0c4:	6825      	ldr	r5, [r4, #0]
 800a0c6:	6961      	ldr	r1, [r4, #20]
 800a0c8:	1d18      	adds	r0, r3, #4
 800a0ca:	6030      	str	r0, [r6, #0]
 800a0cc:	062e      	lsls	r6, r5, #24
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	d501      	bpl.n	800a0d6 <_printf_i+0x1be>
 800a0d2:	6019      	str	r1, [r3, #0]
 800a0d4:	e002      	b.n	800a0dc <_printf_i+0x1c4>
 800a0d6:	0668      	lsls	r0, r5, #25
 800a0d8:	d5fb      	bpl.n	800a0d2 <_printf_i+0x1ba>
 800a0da:	8019      	strh	r1, [r3, #0]
 800a0dc:	2300      	movs	r3, #0
 800a0de:	6123      	str	r3, [r4, #16]
 800a0e0:	4616      	mov	r6, r2
 800a0e2:	e7bc      	b.n	800a05e <_printf_i+0x146>
 800a0e4:	6833      	ldr	r3, [r6, #0]
 800a0e6:	1d1a      	adds	r2, r3, #4
 800a0e8:	6032      	str	r2, [r6, #0]
 800a0ea:	681e      	ldr	r6, [r3, #0]
 800a0ec:	6862      	ldr	r2, [r4, #4]
 800a0ee:	2100      	movs	r1, #0
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	f7f6 f90d 	bl	8000310 <memchr>
 800a0f6:	b108      	cbz	r0, 800a0fc <_printf_i+0x1e4>
 800a0f8:	1b80      	subs	r0, r0, r6
 800a0fa:	6060      	str	r0, [r4, #4]
 800a0fc:	6863      	ldr	r3, [r4, #4]
 800a0fe:	6123      	str	r3, [r4, #16]
 800a100:	2300      	movs	r3, #0
 800a102:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a106:	e7aa      	b.n	800a05e <_printf_i+0x146>
 800a108:	6923      	ldr	r3, [r4, #16]
 800a10a:	4632      	mov	r2, r6
 800a10c:	4649      	mov	r1, r9
 800a10e:	4640      	mov	r0, r8
 800a110:	47d0      	blx	sl
 800a112:	3001      	adds	r0, #1
 800a114:	d0ad      	beq.n	800a072 <_printf_i+0x15a>
 800a116:	6823      	ldr	r3, [r4, #0]
 800a118:	079b      	lsls	r3, r3, #30
 800a11a:	d413      	bmi.n	800a144 <_printf_i+0x22c>
 800a11c:	68e0      	ldr	r0, [r4, #12]
 800a11e:	9b03      	ldr	r3, [sp, #12]
 800a120:	4298      	cmp	r0, r3
 800a122:	bfb8      	it	lt
 800a124:	4618      	movlt	r0, r3
 800a126:	e7a6      	b.n	800a076 <_printf_i+0x15e>
 800a128:	2301      	movs	r3, #1
 800a12a:	4632      	mov	r2, r6
 800a12c:	4649      	mov	r1, r9
 800a12e:	4640      	mov	r0, r8
 800a130:	47d0      	blx	sl
 800a132:	3001      	adds	r0, #1
 800a134:	d09d      	beq.n	800a072 <_printf_i+0x15a>
 800a136:	3501      	adds	r5, #1
 800a138:	68e3      	ldr	r3, [r4, #12]
 800a13a:	9903      	ldr	r1, [sp, #12]
 800a13c:	1a5b      	subs	r3, r3, r1
 800a13e:	42ab      	cmp	r3, r5
 800a140:	dcf2      	bgt.n	800a128 <_printf_i+0x210>
 800a142:	e7eb      	b.n	800a11c <_printf_i+0x204>
 800a144:	2500      	movs	r5, #0
 800a146:	f104 0619 	add.w	r6, r4, #25
 800a14a:	e7f5      	b.n	800a138 <_printf_i+0x220>
 800a14c:	0800a2bd 	.word	0x0800a2bd
 800a150:	0800a2ce 	.word	0x0800a2ce

0800a154 <memmove>:
 800a154:	4288      	cmp	r0, r1
 800a156:	b510      	push	{r4, lr}
 800a158:	eb01 0402 	add.w	r4, r1, r2
 800a15c:	d902      	bls.n	800a164 <memmove+0x10>
 800a15e:	4284      	cmp	r4, r0
 800a160:	4623      	mov	r3, r4
 800a162:	d807      	bhi.n	800a174 <memmove+0x20>
 800a164:	1e43      	subs	r3, r0, #1
 800a166:	42a1      	cmp	r1, r4
 800a168:	d008      	beq.n	800a17c <memmove+0x28>
 800a16a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a16e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a172:	e7f8      	b.n	800a166 <memmove+0x12>
 800a174:	4402      	add	r2, r0
 800a176:	4601      	mov	r1, r0
 800a178:	428a      	cmp	r2, r1
 800a17a:	d100      	bne.n	800a17e <memmove+0x2a>
 800a17c:	bd10      	pop	{r4, pc}
 800a17e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a182:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a186:	e7f7      	b.n	800a178 <memmove+0x24>

0800a188 <_sbrk_r>:
 800a188:	b538      	push	{r3, r4, r5, lr}
 800a18a:	4d06      	ldr	r5, [pc, #24]	@ (800a1a4 <_sbrk_r+0x1c>)
 800a18c:	2300      	movs	r3, #0
 800a18e:	4604      	mov	r4, r0
 800a190:	4608      	mov	r0, r1
 800a192:	602b      	str	r3, [r5, #0]
 800a194:	f7f6 ff6e 	bl	8001074 <_sbrk>
 800a198:	1c43      	adds	r3, r0, #1
 800a19a:	d102      	bne.n	800a1a2 <_sbrk_r+0x1a>
 800a19c:	682b      	ldr	r3, [r5, #0]
 800a19e:	b103      	cbz	r3, 800a1a2 <_sbrk_r+0x1a>
 800a1a0:	6023      	str	r3, [r4, #0]
 800a1a2:	bd38      	pop	{r3, r4, r5, pc}
 800a1a4:	240004c8 	.word	0x240004c8

0800a1a8 <_realloc_r>:
 800a1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ac:	4607      	mov	r7, r0
 800a1ae:	4614      	mov	r4, r2
 800a1b0:	460d      	mov	r5, r1
 800a1b2:	b921      	cbnz	r1, 800a1be <_realloc_r+0x16>
 800a1b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1b8:	4611      	mov	r1, r2
 800a1ba:	f7ff bc5b 	b.w	8009a74 <_malloc_r>
 800a1be:	b92a      	cbnz	r2, 800a1cc <_realloc_r+0x24>
 800a1c0:	f7ff fbec 	bl	800999c <_free_r>
 800a1c4:	4625      	mov	r5, r4
 800a1c6:	4628      	mov	r0, r5
 800a1c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1cc:	f000 f81a 	bl	800a204 <_malloc_usable_size_r>
 800a1d0:	4284      	cmp	r4, r0
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	d802      	bhi.n	800a1dc <_realloc_r+0x34>
 800a1d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a1da:	d8f4      	bhi.n	800a1c6 <_realloc_r+0x1e>
 800a1dc:	4621      	mov	r1, r4
 800a1de:	4638      	mov	r0, r7
 800a1e0:	f7ff fc48 	bl	8009a74 <_malloc_r>
 800a1e4:	4680      	mov	r8, r0
 800a1e6:	b908      	cbnz	r0, 800a1ec <_realloc_r+0x44>
 800a1e8:	4645      	mov	r5, r8
 800a1ea:	e7ec      	b.n	800a1c6 <_realloc_r+0x1e>
 800a1ec:	42b4      	cmp	r4, r6
 800a1ee:	4622      	mov	r2, r4
 800a1f0:	4629      	mov	r1, r5
 800a1f2:	bf28      	it	cs
 800a1f4:	4632      	movcs	r2, r6
 800a1f6:	f7ff fbc3 	bl	8009980 <memcpy>
 800a1fa:	4629      	mov	r1, r5
 800a1fc:	4638      	mov	r0, r7
 800a1fe:	f7ff fbcd 	bl	800999c <_free_r>
 800a202:	e7f1      	b.n	800a1e8 <_realloc_r+0x40>

0800a204 <_malloc_usable_size_r>:
 800a204:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a208:	1f18      	subs	r0, r3, #4
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	bfbc      	itt	lt
 800a20e:	580b      	ldrlt	r3, [r1, r0]
 800a210:	18c0      	addlt	r0, r0, r3
 800a212:	4770      	bx	lr

0800a214 <_init>:
 800a214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a216:	bf00      	nop
 800a218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a21a:	bc08      	pop	{r3}
 800a21c:	469e      	mov	lr, r3
 800a21e:	4770      	bx	lr

0800a220 <_fini>:
 800a220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a222:	bf00      	nop
 800a224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a226:	bc08      	pop	{r3}
 800a228:	469e      	mov	lr, r3
 800a22a:	4770      	bx	lr
