
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000398                       # Number of seconds simulated
sim_ticks                                   397766500                       # Number of ticks simulated
final_tick                                  397766500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 261702                       # Simulator instruction rate (inst/s)
host_op_rate                                   263841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25089504                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656672                       # Number of bytes of host memory used
host_seconds                                    15.85                       # Real time elapsed on the host
sim_insts                                     4148995                       # Number of instructions simulated
sim_ops                                       4182910                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         114112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34176                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2322                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          82701786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         286881877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           3217968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            804492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             373606123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     82701786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      3217968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85919754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         82701786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        286881877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          3217968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           804492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            373606123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2322                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 148608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     397726500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.032028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.206678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.606121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           64     22.78%     22.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           46     16.37%     39.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26      9.25%     48.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      4.27%     52.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.27%     56.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      3.91%     60.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.42%     62.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.42%     63.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          102     36.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          281                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     15257000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                58794500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   11610000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      6570.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25320.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       373.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    373.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2038                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     171286.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1375920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   750750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9562800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             25936560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61965270                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            184059750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              283651050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            713.841208                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    305759000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78353500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   748440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   408375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8486400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             25936560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             64162620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            182134500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              281876895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            709.369644                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    302329500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      81786750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 157519                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           155408                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3126                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              155508                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 152331                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.957018                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    801                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  66                       # Number of system calls
system.cpu0.numCycles                          795534                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            304056                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       2224819                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     157519                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            153132                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       445838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   6365                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                   290045                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1434                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            753081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.999242                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.633792                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  436457     57.96%     57.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    4753      0.63%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    6216      0.83%     59.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                    1648      0.22%     59.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   10763      1.43%     61.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    1679      0.22%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    5437      0.72%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  136550     18.13%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  149578     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              753081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.198004                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.796636                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  267397                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               178300                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   285998                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                18509                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2877                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 868                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               2243713                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1159                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2877                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  275634                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   8330                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7904                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   295984                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               162352                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2232449                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                  7007                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 27910                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                121948                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            2908238                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             11037774                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         3695950                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              2802286                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  105952                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               132                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           133                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   108672                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              553440                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              52735                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             4732                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             514                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2212965                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2170663                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3219                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          65200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       253323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            87                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       753081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.882377                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.632629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             149764     19.89%     19.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              42454      5.64%     25.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              27213      3.61%     29.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              60817      8.08%     37.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             472833     62.79%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         753081                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9192    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              1171368     53.96%     53.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              401648     18.50%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.47% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              546205     25.16%     97.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              51439      2.37%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2170663                       # Type of FU issued
system.cpu0.iq.rate                          2.728561                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       9192                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004235                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           5106762                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2278464                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2160632                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2179827                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             146                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        17790                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1826                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2877                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   6741                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  550                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2213245                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              206                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               553440                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               52735                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               124                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    35                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  508                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            58                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2317                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          556                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2873                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2166222                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               542881                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4441                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      594192                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  148651                       # Number of branches executed
system.cpu0.iew.exec_stores                     51311                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.722979                       # Inst execution rate
system.cpu0.iew.wb_sent                       2161750                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2160660                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  1876174                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3065048                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.715987                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.612119                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          65206                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            186                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2821                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       744134                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.886628                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     3.150589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       237550     31.92%     31.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       192383     25.85%     57.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        26088      3.51%     61.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         8898      1.20%     62.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        15245      2.05%     64.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        75995     10.21%     74.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        27773      3.73%     78.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        12424      1.67%     80.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       147778     19.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       744134                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             2117631                       # Number of instructions committed
system.cpu0.commit.committedOps               2148038                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        586559                       # Number of memory references committed
system.cpu0.commit.loads                       535650                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                    147811                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2000718                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         1160044     54.00%     54.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         401432     18.69%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.69% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         535650     24.94%     97.63% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         50909      2.37%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2148038                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               147778                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     2809378                       # The number of ROB reads
system.cpu0.rob.rob_writes                    4435444                       # The number of ROB writes
system.cpu0.timesIdled                            417                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    2117631                       # Number of Instructions Simulated
system.cpu0.committedOps                      2148038                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.375672                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.375672                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.661899                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.661899                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 3567365                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1948798                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  8113890                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  868058                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 593390                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             7132                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          922.665135                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             525857                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             8156                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            64.474865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         66991250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   922.665135                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.901040                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.901040                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1194747                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1194747                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       518594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         518594                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         7071                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7071                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       525665                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          525665                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       525670                       # number of overall hits
system.cpu0.dcache.overall_hits::total         525670                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        23829                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        23829                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        43686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        43686                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        67515                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67515                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        67515                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67515                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    241979722                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    241979722                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   2087233801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2087233801                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2329213523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2329213523                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2329213523                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2329213523                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       542423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       542423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        50757                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50757                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       593180                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       593180                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       593185                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       593185                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.043931                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.043931                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.860689                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.860689                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.113819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.113818                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113818                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 10154.841664                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10154.841664                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 47778.093691                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47778.093691                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 34499.200518                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34499.200518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 34499.200518                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34499.200518                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          741                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    41.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         5457                       # number of writebacks
system.cpu0.dcache.writebacks::total             5457                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        20172                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20172                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        39148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        39148                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        59320                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        59320                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        59320                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        59320                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         3657                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3657                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         4538                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         4538                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         8195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         8195                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         8195                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         8195                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     51146266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     51146266                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    157850471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    157850471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    208996737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    208996737                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    208996737                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    208996737                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006742                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.089406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.089406                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.013815                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013815                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.013815                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013815                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13985.853432                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13985.853432                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 34784.149625                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34784.149625                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25502.957535                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25502.957535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25502.957535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25502.957535                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              225                       # number of replacements
system.cpu0.icache.tags.tagsinuse          334.362794                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             289249                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              608                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           475.738487                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   334.362794                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.653052                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.653052                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           580698                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          580698                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       289249                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         289249                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       289249                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          289249                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       289249                       # number of overall hits
system.cpu0.icache.overall_hits::total         289249                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          796                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          796                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          796                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           796                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          796                       # number of overall misses
system.cpu0.icache.overall_misses::total          796                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     54031495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54031495                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     54031495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54031495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     54031495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54031495                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       290045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       290045                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       290045                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       290045                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       290045                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       290045                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002744                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002744                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002744                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002744                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002744                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67878.762563                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67878.762563                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67878.762563                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67878.762563                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67878.762563                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67878.762563                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          659                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   329.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          186                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          186                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          186                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          610                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          610                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42475255                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42475255                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42475255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42475255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42475255                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42475255                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002103                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002103                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002103                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69631.565574                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69631.565574                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69631.565574                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69631.565574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69631.565574                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69631.565574                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 149358                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           148715                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2236                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              146375                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 143349                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.932707                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    325                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          574154                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            279254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       2110436                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     149358                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            143674                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       290989                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4583                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                   276817                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                  821                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            572542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.694239                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.759593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  287481     50.21%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    2373      0.41%     50.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     294      0.05%     50.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     252      0.04%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2269      0.40%     51.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     312      0.05%     51.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     249      0.04%     51.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  135236     23.62%     74.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  144076     25.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              572542                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.260136                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.675732                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  276600                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                11041                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   277185                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 5455                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2260                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 287                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               2105258                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  112                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2260                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  278924                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   3592                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          2171                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   280246                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 5348                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2095155                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                  3096                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                  1378                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands            2797963                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             10332491                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         3467132                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              2718524                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   79428                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                57                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    15359                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              551047                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               7471                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             4623                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             256                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2078396                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                116                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2052235                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             3409                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          43640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       169614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       572542                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.584427                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.895022                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              17061      2.98%      2.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              15555      2.72%      5.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              10763      1.88%      7.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             101498     17.73%     25.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             427665     74.70%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         572542                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3323    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1104431     53.82%     53.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              393227     19.16%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              547317     26.67%     99.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               7260      0.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2052235                       # Type of FU issued
system.cpu1.iq.rate                          3.574363                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3323                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001619                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           4683744                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2122163                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2043738                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2055558                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              35                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        12660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          270                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2260                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   3568                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2078515                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               551047                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                7471                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                52                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2134                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2212                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2048879                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               544644                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3356                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      551891                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  143239                       # Number of branches executed
system.cpu1.iew.exec_stores                      7247                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.568518                       # Inst execution rate
system.cpu1.iew.wb_sent                       2045112                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2043738                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  1770335                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  2768770                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.559564                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.639394                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          43578                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2205                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       566713                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.590657                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.033485                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        43508      7.68%      7.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       237784     41.96%     49.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        15497      2.73%     52.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         7593      1.34%     53.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2075      0.37%     54.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       109472     19.32%     73.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6199      1.09%     74.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         6219      1.10%     75.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       138366     24.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       566713                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             2031364                       # Number of instructions committed
system.cpu1.commit.committedOps               2034872                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        545588                       # Number of memory references committed
system.cpu1.commit.loads                       538387                       # Number of loads committed
system.cpu1.commit.membars                         57                       # Number of memory barriers committed
system.cpu1.commit.branches                    143045                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1892080                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 155                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1096065     53.86%     53.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         393219     19.32%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         538387     26.46%     99.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          7201      0.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2034872                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               138366                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     2506173                       # The number of ROB reads
system.cpu1.rob.rob_writes                    4162799                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      221379                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    2031364                       # Number of Instructions Simulated
system.cpu1.committedOps                      2034872                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.282645                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.282645                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              3.538012                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        3.538012                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 3391110                       # number of integer regfile reads
system.cpu1.int_regfile_writes                1878203                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  7769265                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  852345                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 555008                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             5493                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          480.271787                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             535196                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6282                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            85.195161                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   480.271787                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.469015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.469015                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          610                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1109698                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1109698                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       532056                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         532056                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         3134                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          3134                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       535190                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          535190                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       535192                       # number of overall hits
system.cpu1.dcache.overall_hits::total         535192                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        12422                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12422                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4061                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4061                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        16483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        16486                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16486                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     64744756                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     64744756                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     54654750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54654750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    119399506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    119399506                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    119399506                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    119399506                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       544478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       544478                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         7195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         7195                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       551673                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       551673                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       551678                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       551678                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022815                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022815                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.564420                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.564420                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.029878                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029878                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.029883                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.029883                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  5212.104009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5212.104009                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13458.446196                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13458.446196                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         8500                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  7243.797003                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  7243.797003                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  7242.478831                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7242.478831                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     2.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2218                       # number of writebacks
system.cpu1.dcache.writebacks::total             2218                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         8123                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8123                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2032                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2032                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        10155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10155                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        10155                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10155                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         4299                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4299                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2029                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2029                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         6328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6328                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         6330                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6330                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     13528750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     13528750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     23594750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23594750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        14000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     37123500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     37123500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     37137500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     37137500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007896                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.282001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.282001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011471                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011471                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.011474                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.011474                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3146.952780                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3146.952780                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 11628.758009                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11628.758009                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  5866.545512                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  5866.545512                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  5866.903633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  5866.903633                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           31.085802                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             276752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5322.153846                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    31.085802                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.060714                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.060714                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           553686                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          553686                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       276752                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         276752                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       276752                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          276752                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       276752                       # number of overall hits
system.cpu1.icache.overall_hits::total         276752                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2778242                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2778242                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2778242                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2778242                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2778242                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2778242                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       276817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       276817                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       276817                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       276817                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       276817                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       276817                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000235                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000235                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 42742.184615                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42742.184615                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 42742.184615                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42742.184615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 42742.184615                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42742.184615                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2100505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2100505                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2100505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2100505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2100505                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2100505                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 40394.326923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40394.326923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 40394.326923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40394.326923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 40394.326923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40394.326923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1262.402701                       # Cycle average of tags in use
system.l2.tags.total_refs                        9840                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.518789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      715.448249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       438.943642                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        96.405885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        11.588521                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.016404                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.038525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1783                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.054413                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    158488                       # Number of tag accesses
system.l2.tags.data_accesses                   158488                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  92                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                3470                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                 269                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3859                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7675                       # number of Writeback hits
system.l2.Writeback_hits::total                  7675                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              2834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              2021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4855                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   92                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 6304                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 2290                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8714                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  92                       # number of overall hits
system.l2.overall_hits::cpu0.data                6304                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                2290                       # number of overall hits
system.l2.overall_hits::total                    8714                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               518                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               131                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   675                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 23                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1672                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1799                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2347                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               518                       # number of overall misses
system.l2.overall_misses::cpu0.data              1799                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::total                  2347                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40892750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10992750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       140750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53778750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       218493                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       218493                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    122599500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     122904500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40892750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    133592250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1752500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       445750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        176683250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40892750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    133592250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1752500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       445750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       176683250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            3601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data             271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4534                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7675                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7675                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               33                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          4502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6527                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              610                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             8103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             2296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11061                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             610                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            8103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            2296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11061                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.849180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.036379                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.007380                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.148875                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.696970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.696970                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.370502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.001975                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.256167                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.849180                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.222017                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.002613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212187                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.849180                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.222017                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.002613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212187                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78943.532819                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83914.122137                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 73020.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        70375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79672.222222                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  9499.695652                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9499.695652                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73500.899281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73507.476077                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78943.532819                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74259.171762                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 73020.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 74291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75280.464423                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78943.532819                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74259.171762                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 73020.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 74291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75280.464423                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 24                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          115                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              651                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            23                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1672                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2323                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34332500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8416500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1273750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44093250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       407523                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       407523                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    101817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    102072000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34332500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    110234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1273750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    146165250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34332500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    110234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1273750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    146165250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.844262                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.031936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.003690                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.143582                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.696970                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.696970                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.370502                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.001975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.256167                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.844262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.220042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.002178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.844262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.220042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.384615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.002178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210017                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66665.048544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 73186.956522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 63687.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67731.566820                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17718.391304                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17718.391304                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61041.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61047.846890                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66665.048544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61825.014021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 63687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        65000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62920.899699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66665.048544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61825.014021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 63687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        65000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62920.899699                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1672                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  148544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               19                       # Total snoops (count)
system.membus.snoop_fanout::samples              2364                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2364    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2364                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2536000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12264727                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               8626                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              8624                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             7675                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6529                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        21807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        10847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       867840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       288896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1198976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4113                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            22883                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22883    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              22883                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19118496                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1010245                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12645258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82995                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           9497500                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
