INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:45:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 buffer5/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.660ns period=7.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.320ns  (clk rise@7.320ns - clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.121ns (31.251%)  route 4.666ns (68.749%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=1 LUT4=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.803 - 7.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2068, unset)         0.508     0.508    buffer5/clk
    SLICE_X45Y75         FDRE                                         r  buffer5/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y75         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer5/dataReg_reg[1]/Q
                         net (fo=5, routed)           0.219     0.925    buffer5/control/outs_reg[5]_1[1]
    SLICE_X45Y75         LUT3 (Prop_lut3_I0_O)        0.120     1.045 r  buffer5/control/dataReg[1]_i_1__2/O
                         net (fo=7, routed)           0.354     1.399    buffer5/control/dataReg_reg[1]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.043     1.442 r  buffer5/control/result0_i_6/O
                         net (fo=4, routed)           0.101     1.543    buffer5/control/result0_i_6_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.586 r  buffer5/control/result0_i_1/O
                         net (fo=1, routed)           0.327     1.913    cmpi0/DI[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.256     2.169 r  cmpi0/result0/CO[2]
                         net (fo=16, routed)          0.289     2.458    buffer19/fifo/CO[0]
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.122     2.580 r  buffer19/fifo/dataReg[28]_i_5/O
                         net (fo=8, routed)           0.473     3.053    control_merge1/tehb/control/cond_br4_trueOut_valid
    SLICE_X43Y78         LUT4 (Prop_lut4_I2_O)        0.043     3.096 r  control_merge1/tehb/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=64, routed)          0.376     3.472    control_merge1/tehb/control/transmitValue_reg_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.043     3.515 f  control_merge1/tehb/control/ltOp_carry__2_i_19/O
                         net (fo=8, routed)           0.296     3.811    control_merge1/tehb/control/dataReg_reg[24]
    SLICE_X41Y77         LUT4 (Prop_lut4_I0_O)        0.043     3.854 f  control_merge1/tehb/control/level4_c1[24]_i_7/O
                         net (fo=1, routed)           0.264     4.118    control_merge1/tehb/control/level4_c1[24]_i_7_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.043     4.161 r  control_merge1/tehb/control/level4_c1[24]_i_4/O
                         net (fo=67, routed)          0.475     4.636    control_merge1/tehb/control/dataReg_reg[29]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.043     4.679 r  control_merge1/tehb/control/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.289     4.968    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X40Y76         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.244 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.244    addf0/operator/ltOp_carry__0_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.294 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.294    addf0/operator/ltOp_carry__1_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.344 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.344    addf0/operator/ltOp_carry__2_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.466 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=97, routed)          0.386     5.852    control_merge1/tehb/control/CO[0]
    SLICE_X42Y81         LUT2 (Prop_lut2_I0_O)        0.127     5.979 r  control_merge1/tehb/control/i__carry_i_1/O
                         net (fo=1, routed)           0.178     6.157    addf0/operator/p_1_in[3]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.341 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.341    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.494 r  addf0/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.332     6.826    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I4_O)        0.119     6.945 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.102     7.046    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.043     7.089 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.206     7.295    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X43Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.320     7.320 r  
                                                      0.000     7.320 r  clk (IN)
                         net (fo=2068, unset)         0.483     7.803    addf0/operator/RightShifterComponent/clk
    SLICE_X43Y80         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.803    
                         clock uncertainty           -0.035     7.767    
    SLICE_X43Y80         FDRE (Setup_fdre_C_R)       -0.295     7.472    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  0.177    




