##############################################################################################
# This is our "best guess" knob file for a Merom-class (65nm) Intel Core 2
# processor.  We make no claims as to the accuracy or correctness of these
# settings, so use this at your own risk.  It is **your** responsibility to
# understand what you are modeling and simulating!
##############################################################################################
# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -ignore_notes         false # suppresses printing of notes
# -redir:sim           <null> # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                      17 # simulator scheduling priority
# -                     false # ignored flag
-fastfwd            200000000 # number of inst's to skip before timing simulation
-warm:caches             true # warm caches during fastfwd
-warm:bpred              true # warm bpred during fastfwd
-max:inst            25000000 # maximum number of inst's to execute
-max:uops                   0 # maximum number of uop's to execute
-bpred           tage:TAGE5:5:2048:512:9:6:75 # bpred configuration(s)
-bpred:fusion            none # fusion algorithm for hybrid 2nd-level bpred
-bpred:btb       btac:BTB:512:4:8:l # branch target buffer configuration
-bpred:ibtb      2levbtac:iBTB:1:8:1:128:4:8:l # indirect branch target buffer configuration
-bpred:ras       stack:RAS:16 # return address stack predictor configuration
-jeclear:delay              1 # additional latency from branch-exec to jeclear
-flush:drain             true # use drain-flush after misprediction
-il1             IL1:64:8:64:4:64:1:C:8 # 1st-level instruction cache configuration
-il1:pf:miss             true # IL1 prefetch on miss only
-itlb            ITLB:128:4:1:1:L:1 # instruction TLB configuration
-il1:pf              nextline # 1st-level data cache prefetcher configuration
-il1:pf:fifosize            8 # IL1 prefetch FIFO size
-il1:pf:thresh              4 # IL1 prefetch threshold (only prefetch if MSHR occupancy < thresh)
-il1:pf:max                 2 # max IL1 prefetch requests in MSHRs
-il1:pf:WMinterval        100 # sampling interval (in cycles) for prefetch control (0 = no PF controller)
-il1:pf:lowWM             0.1 # low watermark for prefetch control
-il1:pf:highWM            0.3 # high watermark for prefetch control
-byteQ:size                10 # number of entries in byteQ
-predecode:depth            2 # number of stages in predecode pipe
-predecode:width            8 # width of predecode pipe (in Macro-ops)
-IQ:size                   18 # size of instruction queue (in Macro-ops - placed between predecode and decode)
-decode:depth               2 # decode pipeline depth in stages
-decode:width               8 # decode pipeline width in Macro-ops
-decode:targetstage         1 # stage of branch address calculator
-decoders             4 4 1 1 1 1 1 1 # maximum uops generated for each decoder (e.g., 4 1 1)
-fuse:all                true
-MS:latency                 0 # additional latency for accessing ucode sequencer
-uopQ:size                 24 # number of entries in uopQ
-alloc:depth                1 # alloc pipeline depth in stages
-alloc:width                8 # alloc pipeline depth in Macro-ops
-rs:size                 140 # number of reservation station entries
-ldq:size                96 # number of load queue entries
-stq:size                  64 # number of load queue entries
-exec:width                 8 # maximum issues from RS per cycle (equal to num exec ports)
-exec:tornado_breaker    true # enable heuristic tornado breaker [D]
-exec:partial_throttle   true # enable load-issue throttling on partial matches [D]
-payload:depth              1 # number of cycles for payload RAM access (schedule-to-exec delay)
-pb:ieu           0 1 2 3 4 5 6 7 # IEU port binding
-pb:jeu           0 1 2 3 4 5 6 7 # JEU port binding
-pb:imul          0 1 2 3 4 5 6 7 # IMUL port binding
-pb:idiv          0 1 2 3 4 5 6 7 # IDIV port binding
-pb:shift         0 1 2 3 4 5 6 7 # SHIFT port binding
-pb:fadd          0 1 2 3 4 5 6 7 # FADD port binding
-pb:fmul          0 1 2 3 4 5 6 7 # FMUL port binding
-pb:fdiv          0 1 2 3 4 5 6 7 # FDIV port binding
-pb:fcplx         0 1 2 3 4 5 6 7 # FCPLX port binding
-pb:lda           0 1 2 3 4 5 6 7 # LD port binding
-pb:sta           0 1 2 3 4 5 6 7 # STA port binding
-pb:std           0 1 2 3 4 5 6 7 # STD port binding
-ieu:lat                    1 # IEU execution latency
-ieu:rate                   1 # IEU execution issue rate
-jeu:lat                    1 # JEU execution latency
-jeu:rate                   1 # JEU execution issue rate
-imul:lat                   1 # IMUL execution latency
-imul:rate                  1 # IMUL execution issue rate
-idiv:lat                  1 # IDIV execution latency
-idiv:rate                 1 # IDIV execution issue rate
-shift:lat                  1 # SHIFT execution latency
-shift:rate                 1 # SHIFT execution issue rate
-fadd:lat                   1 # FADD execution latency
-fadd:rate                  1 # FADD execution issue rate
-fmul:lat                   1 # FMUL execution latency
-fmul:rate                  1 # FMUL execution issue rate
-fdiv:lat                  1 # FDIV execution latency
-fdiv:rate                 1 # FDIV execution issue rate
-fcplx:lat                 1 # FCPLX execution latency
-fcplx:rate                1 # FCPLX execution issue rate
-lda:lat                    1 # LD-agen execution latency
-lda:rate                   1 # LD-agen execution issue rate
-sta:lat                    1 # ST-agen execution latency
-sta:rate                   1 # ST-agen execution issue rate
-std:lat                    1 # ST-data execution latency
-std:rate                   1 # ST-data execution latency
-LLC             LLC:512:8:64:16:64:9:C:W:B:64:1:8:C # 2nd-level data cache configuration
-LLC:bus                    1 # cpu clock cycles per LLC-bus cycle
-LLC:rate                   2
-dl1             DL1:64:8:64:32:64:1:C:W:B:64:8:C # 1st-level data cache configuration
-dl2                     none # 1st-level data cache configuration
-dtlb            DTLB:16:4:1:1:L:4 # data TLB configuration
-dtlb2           DTLB2:256:4:1:2:L:1 # L2 data TLB configuration
#-dtlb2           none # L2 data TLB configuration
-dl1:pf          IP:256:12:13:6 nextline # 1st-level data cache prefetcher configuration
-dl1:pf:miss             true # DL1 prefetch on miss only
#-dl2:pf                  none # 2nd-level data cache prefetcher configuration
#-dl2:pf:miss            false # DL2 prefetch on miss only
-LLC:pf          IP:256:12:13:6 stream:12:4 # 2nd-level data cache prefetcher configuration
-LLC:pf:miss            false # LLC prefetch on miss only
-LLC:pf:fifosize            8 # LLC prefetch FIFO size
-LLC:pf:thresh              4 # LLC prefetch threshold (only prefetch if MSHR occupancy < thresh)
-LLC:pf:max                 2 # max LLC prefetch requests in MSHRs
-LLC:pf:WMinterval       2000 # sampling interval (in cycles) for prefetch control (0 = no PF controller)
-LLC:pf:lowWM             0.1 # low watermark for prefetch control
-LLC:pf:highWM            0.4 # high watermark for prefetch control
-dl1:pf:fifosize            8 # dl1 prefetch FIFO size
-dl1:pf:thresh              4 # dl1 prefetch threshold (only prefetch if MSHR occupancy < thresh)
-dl1:pf:max                 2 # max dl1 prefetch requests in MSHRs
-dl1:pf:WMinterval        100 # sampling interval (in cycles) for prefetch control (0 = no PF controller)
-dl1:pf:lowWM             0.1 # low watermark for prefetch control
-dl1:pf:highWM            0.3 # high watermark for prefetch control
#-dl2:pf:fifosize            8 # dl2 prefetch FIFO size
#-dl2:pf:thresh              4 # dl2 prefetch threshold (only prefetch if MSHR occupancy < thresh)
#-dl2:pf:max                 2 # max dl2 prefetch requests in MSHRs
#-dl2:pf:WMinterval        100 # sampling interval (in cycles) for prefetch control (0 = no PF controller)
#-dl2:pf:lowWM             0.1 # low watermark for prefetch control
#-dl2:pf:highWM            0.3 # high watermark for prefetch control
-memdep                  none # memory dependence predictor configuration
-rob:size                 256 # number of reorder buffer entries
-commit:width              10 # maximum number of uops committed per cycle
-cpu:speed          3000.0000 # CPU speed in MHz
-fsb:speed	    3000.0000 
-fsb:width	    8 # 8 bytes
-fsb:ddr	    true
-MC                 simple:16:0 # memory controller configuration string
