0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/Exp6_testbench.v,1747268030,verilog,,,,otter_tb2,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/exp5_testbench-1.v,1748588731,verilog,,,,otter_tb,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sim_1/new/intr_tb.sv,1747875020,systemVerilog,,,,intr_tb,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CSR_v1_05.sv,1747778207,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_Decoder.sv,,CSR,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_Decoder.sv,1747777926,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_FSM.sv,,CU_Decoder,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/CU_FSM.sv,1748475388,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/OTTER_MCU.sv,,CU_FSM,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/Exp6_OTTER_Wrapper_v1_02.sv,1747268685,systemVerilog,,,,OTTER_Wrapper2,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/OTTER_ALU.v,1746665813,verilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/mux_4t1_nb_v1_06.v,,OTTER_ALU,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/OTTER_MCU.sv,1748587367,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/OTTER_Wrapper_v1_08.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/OTTER_Wrapper_v1_08.sv,1748586896,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/dbounce_v1_02.sv,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/clk_2n_div_test_v1_01.v,1747268263,verilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/mux_4t1_nb_v1_06.v,,clk_2n_div_test,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/dbounce_v1_02.sv,1748486032,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/one_shot_posneg_v1_03.sv,,DBounce,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/mux_4t1_nb_v1_06.v,1743972578,verilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/mux_8t1_nb_v1_03.v,,mux_4t1_nb,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/mux_8t1_nb_v1_03.v,1747778230,verilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/reg_nb_v1_04.v,,mux_8t1_nb,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/one_shot_posneg_v1_03.sv,1748486016,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/otter_memory_v1_06.sv,,one_shot_bdir,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/otter_memory_v1_06.sv,1744765205,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/reg_file_v1_02.sv,,Memory,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/reg_file_v1_02.sv,1746662371,systemVerilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/Exp6_OTTER_Wrapper_v1_02.sv,,RegFile,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/reg_nb_v1_04.v,1744765248,verilog,,C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/univ_sseg_v1_05.v,,reg_nb,,uvm,,,,,,
C:/Users/Eric/CodeProjects/CPE233/RISCV_Otter/RISCV_Otter.srcs/sources_1/new/univ_sseg_v1_05.v,1747267843,verilog,,,,clk_divder;cnt_convert_14b;cnt_convert_7b;univ_sseg,,uvm,,,,,,
