set ::env(PROJECT_NAME) i2s_to_parallel
set ::env(DESIGN_TOP) i2s_to_parallel
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/i2s_to_parallel/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/i2s_to_parallel/rtl/i2s_to_parallel.vhd
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) Communication
