{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701255132448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701255132448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 13:52:12 2023 " "Processing started: Wed Nov 29 13:52:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701255132448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255132448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW_2_3_lab4_project -c HW_2_3_lab4_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off HW_2_3_lab4_project -c HW_2_3_lab4_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255132448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701255132543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701255132543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_galois.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_galois.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_galois " "Found entity 1: lfsr_galois" {  } { { "src/lfsr_galois.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/lfsr_galois.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lfsr_fibonacci.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/lfsr_fibonacci.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_fibonacci " "Found entity 1: lfsr_fibonacci" {  } { { "src/lfsr_fibonacci.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/lfsr_fibonacci.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_neperek " "Found entity 1: moore_neperek" {  } { { "src/moore_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/moore_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/moore_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moore_perek " "Found entity 1: moore_perek" {  } { { "src/moore_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_neperek " "Found entity 1: mealy_neperek" {  } { { "src/mealy_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mealy_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/mealy_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mealy_perek " "Found entity 1: mealy_perek" {  } { { "src/mealy_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/mealy_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_neperek " "Found entity 1: top_neperek" {  } { { "src/top_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_neperek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_perek " "Found entity 1: top_perek" {  } { { "src/top_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_perek.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_neperek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_neperek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_neperek " "Found entity 1: tb_neperek" {  } { { "src/tb_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_neperek.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_perek.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_perek.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_perek " "Found entity 1: tb_perek" {  } { { "src/tb_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_perek.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_entire.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/top_entire.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_entire " "Found entity 1: top_entire" {  } { { "src/top_entire.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_entire.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tb_entire.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tb_entire.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_entire " "Found entity 1: tb_entire" {  } { { "src/tb_entire.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/tb_entire.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701255136943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255136943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_entire " "Elaborating entity \"top_entire\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701255136965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_neperek top_neperek:dutNeperek " "Elaborating entity \"top_neperek\" for hierarchy \"top_neperek:dutNeperek\"" {  } { { "src/top_entire.sv" "dutNeperek" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_entire.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_neperek top_neperek:dutNeperek\|moore_neperek:U1 " "Elaborating entity \"moore_neperek\" for hierarchy \"top_neperek:dutNeperek\|moore_neperek:U1\"" {  } { { "src/top_neperek.sv" "U1" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_neperek.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_neperek.sv(30) " "Verilog HDL assignment warning at moore_neperek.sv(30): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_neperek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_neperek.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701255136966 "|top_neperek|moore_neperek:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_neperek top_neperek:dutNeperek\|mealy_neperek:U2 " "Elaborating entity \"mealy_neperek\" for hierarchy \"top_neperek:dutNeperek\|mealy_neperek:U2\"" {  } { { "src/top_neperek.sv" "U2" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_neperek.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_perek top_perek:dutPeperek " "Elaborating entity \"top_perek\" for hierarchy \"top_perek:dutPeperek\"" {  } { { "src/top_entire.sv" "dutPeperek" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_entire.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_perek top_perek:dutPeperek\|moore_perek:U1 " "Elaborating entity \"moore_perek\" for hierarchy \"top_perek:dutPeperek\|moore_perek:U1\"" {  } { { "src/top_perek.sv" "U1" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_perek.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136967 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 moore_perek.sv(30) " "Verilog HDL assignment warning at moore_perek.sv(30): truncated value with size 3 to match size of target (1)" {  } { { "src/moore_perek.sv" "" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/moore_perek.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701255136967 "|top_perek|moore_perek:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_perek top_perek:dutPeperek\|mealy_perek:U2 " "Elaborating entity \"mealy_perek\" for hierarchy \"top_perek:dutPeperek\|mealy_perek:U2\"" {  } { { "src/top_perek.sv" "U2" { Text "/home/k-105-03/workspace/29nov/HW_2_3_lab4/src/top_perek.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255136967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701255137256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701255137469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701255137513 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701255137513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701255137529 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701255137529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701255137529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701255137529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701255137532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 13:52:17 2023 " "Processing ended: Wed Nov 29 13:52:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701255137532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701255137532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701255137532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701255137532 ""}
