/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [9:0] _06_;
  wire [12:0] _07_;
  reg [24:0] _08_;
  reg [10:0] _09_;
  wire [6:0] _10_;
  wire [15:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_61z;
  wire celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_1z : celloutsig_0_5z;
  assign celloutsig_0_56z = !(celloutsig_0_3z ? celloutsig_0_49z : celloutsig_0_6z);
  assign celloutsig_1_10z = !(celloutsig_1_7z[2] ? celloutsig_1_8z : celloutsig_1_8z);
  assign celloutsig_0_18z = !(celloutsig_0_5z ? celloutsig_0_14z : celloutsig_0_3z);
  assign celloutsig_0_0z = ~in_data[86];
  assign celloutsig_0_49z = ~celloutsig_0_29z;
  assign celloutsig_0_11z = ~celloutsig_0_10z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[28]) & celloutsig_0_0z);
  assign celloutsig_1_0z = ~((in_data[165] | in_data[125]) & in_data[127]);
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_6z) & celloutsig_0_3z);
  assign celloutsig_0_1z = ~((in_data[71] | in_data[7]) & celloutsig_0_0z);
  assign celloutsig_0_29z = ~((celloutsig_0_11z | celloutsig_0_8z) & _00_);
  assign celloutsig_0_30z = ~((celloutsig_0_15z | _01_) & celloutsig_0_26z);
  assign celloutsig_0_35z = ~((celloutsig_0_30z | celloutsig_0_16z[3]) & (celloutsig_0_1z | celloutsig_0_8z));
  assign celloutsig_0_37z = ~((celloutsig_0_9z | celloutsig_0_36z) & (_02_ | _03_));
  assign celloutsig_0_58z = ~((celloutsig_0_31z | celloutsig_0_26z) & (celloutsig_0_7z[23] | _04_));
  assign celloutsig_1_3z = ~((in_data[110] | celloutsig_1_0z) & (in_data[129] | celloutsig_1_0z));
  assign celloutsig_0_39z = ~(celloutsig_0_8z ^ in_data[82]);
  reg [9:0] _30_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _30_ <= 10'h000;
    else _30_ <= { _05_[9:1], celloutsig_0_27z };
  assign { _06_[9], _02_, _06_[7:0] } = _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _08_ <= 25'h0000000;
    else _08_ <= { in_data[54:53], celloutsig_0_40z, celloutsig_0_20z, celloutsig_0_35z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_24z, celloutsig_0_17z };
  reg [2:0] _32_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 3'h0;
    else _32_ <= { _08_[7], celloutsig_0_8z, celloutsig_0_40z };
  assign out_data[2:0] = _32_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _09_ <= 11'h000;
    else _09_ <= { celloutsig_1_1z[8:1], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  reg [6:0] _34_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _34_ <= 7'h00;
    else _34_ <= { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _10_[6], _03_, _10_[4:0] } = _34_;
  reg [15:0] _35_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _35_ <= 16'h0000;
    else _35_ <= { in_data[75:73], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_16z };
  assign { _11_[15:14], _00_, _11_[12:0] } = _35_;
  reg [12:0] _36_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _36_ <= 13'h0000;
    else _36_ <= { in_data[10:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_, _04_, _05_[9:1], _07_[1:0] } = _36_;
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_12z } & in_data[100:98];
  assign celloutsig_0_22z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_18z } <= { _10_[6], _03_, _10_[4:1] };
  assign celloutsig_0_26z = { celloutsig_0_24z[1:0], celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_6z } <= { celloutsig_0_24z, _10_[6], _03_, _10_[4:0] };
  assign celloutsig_0_31z = { _04_, celloutsig_0_29z, celloutsig_0_30z } && { celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_29z };
  assign celloutsig_0_36z = { celloutsig_0_27z, celloutsig_0_25z } && celloutsig_0_7z[22:15];
  assign celloutsig_0_10z = { in_data[11:7], celloutsig_0_8z, celloutsig_0_5z } && { _05_[4:2], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_44z = ! { _05_[2:1], _07_[1], _06_[9], _02_, _06_[7:0], celloutsig_0_18z };
  assign celloutsig_0_51z = ! { _10_[6], _03_, _10_[4:1], celloutsig_0_44z };
  assign celloutsig_1_8z = ! { in_data[139:127], _09_, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_12z = ! { celloutsig_1_9z[5:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_9z = ! { in_data[20:13], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(in_data[141]);
  assign celloutsig_0_14z = celloutsig_0_9z & ~(celloutsig_0_5z);
  assign celloutsig_1_1z = in_data[159:150] % { 1'h1, in_data[120:114], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = _09_[10] ? { in_data[173:167], celloutsig_1_17z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_14z } : { celloutsig_1_1z[4:2], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_4z };
  assign celloutsig_0_4z = { _05_[7:1], _07_[1:0] } != { in_data[35:28], celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_20z } != { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_14z = { in_data[165], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_13z } !== { in_data[168:165], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_61z = ~ { celloutsig_0_56z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_51z, celloutsig_0_18z };
  assign celloutsig_1_7z = ~ _09_[10:3];
  assign celloutsig_1_11z = ~ in_data[176:163];
  assign celloutsig_0_16z = { in_data[9:5], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_0z } | { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_15z, _10_[6], _03_, _10_[4:0], celloutsig_0_1z };
  assign celloutsig_0_25z = { in_data[48:45], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_14z } | { _10_[4:0], celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_6z = & { _04_, _05_[9:1], _01_, celloutsig_0_0z };
  assign celloutsig_1_13z = & { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, _09_, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_15z = & { celloutsig_1_12z, celloutsig_1_8z, _09_[9:8] };
  assign celloutsig_0_27z = & { _03_, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_16z[9:2], _10_[6], _10_[4:0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_19z = | { _05_[5:1], _07_[1:0], celloutsig_0_1z };
  assign celloutsig_0_40z = celloutsig_0_33z[4] & _11_[6];
  assign celloutsig_0_5z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_1_4z = celloutsig_1_1z[7] & celloutsig_1_2z;
  assign celloutsig_1_5z = in_data[185] & celloutsig_1_4z;
  assign celloutsig_0_15z = celloutsig_0_14z & celloutsig_0_7z[13];
  assign celloutsig_0_20z = celloutsig_0_8z & celloutsig_0_12z;
  assign celloutsig_0_67z = ~^ { celloutsig_0_27z, celloutsig_0_37z, celloutsig_0_3z, celloutsig_0_58z, celloutsig_0_3z, celloutsig_0_39z, celloutsig_0_61z, celloutsig_0_10z };
  assign celloutsig_1_17z = ~^ celloutsig_1_11z[11:7];
  assign celloutsig_0_17z = ~^ { _05_[3:2], celloutsig_0_6z };
  assign celloutsig_0_33z = { celloutsig_0_16z[9:0], celloutsig_0_24z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_27z } >> { _06_[3:2], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_1_9z = in_data[185:180] >> { celloutsig_1_1z[9:6], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_24z = { _11_[8:7], celloutsig_0_12z } >> { _01_, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_7z = { _04_, _05_[9:8], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, _01_, _04_, _05_[9:1], _07_[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } ^ { in_data[80:62], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z };
  assign _05_[0] = celloutsig_0_27z;
  assign _06_[8] = _02_;
  assign _07_[12:2] = { _01_, _04_, _05_[9:1] };
  assign _10_[5] = _03_;
  assign _11_[13] = _00_;
  assign { out_data[130:128], out_data[115:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z };
endmodule
