
	code for sm_35
		Function : bench
	.headerflags    @"EF_CUDA_SM35 EF_CUDA_PTX_SM(EF_CUDA_SM35)"
                                                                                  /* 0x088000b800a01000 */
        /*0008*/                   MOV R1, c[0x0][0x44];                          /* 0x64c03c00089c0006 */
        /*0010*/                   MOV R2, c[0x0][0x140];                         /* 0x64c03c00281c000a */
        /*0018*/                   MOV R3, c[0x0][0x144];                         /* 0x64c03c00289c000e */
        /*0020*/                   LD.E R4, [R2];                                 /* 0xc4800000001c0810 */
        /*0028*/                   CAL 0x50;                                      /* 0x1300000010000100 */
        /*0030*/                   ST.E [R2], R4;                                 /* 0xe4800000001c0810 */
        /*0038*/                   MOV RZ, RZ;                                    /* 0xe4c03c007f9c03fe */
                                                                                  /* 0x08b8b800b0a0a0b8 */
        /*0048*/                   EXIT;                                          /* 0x18000000001c003c */
        /*0050*/                   IADD32I R0, R4, 0x1800000;                     /* 0x4000c000001c1001 */
        /*0058*/                   LOP32I.AND R0, R0, 0x7f800000;                 /* 0x203fc000001c0000 */
        /*0060*/                   ISETP.GT.U32.AND P0, PT, R0, c[0x2][0x0], PT;  /* 0x5b401c40001c001e */
        /*0068*/               @P0 BRA 0x80;                                      /* 0x120000000800003c */
        /*0070*/                   CAL 0xb0;                                      /* 0x130000001c000100 */
        /*0078*/                   BRA 0xa8;                                      /* 0x12000000141c003c */
                                                                                  /* 0x08a0a0b800a0a0a0 */
        /*0088*/                   MUFU.RCP R0, R4;                               /* 0x84000000021c1002 */
        /*0090*/                   FFMA.RZ R4, R4, R0, c[0x2][0x4];               /* 0x8cc00040009c1012 */
        /*0098*/                   F2F.FTZ.F32.F32 R4, -R4;                       /* 0xe5418000021c2812 */
        /*00a0*/                   FFMA.RZ R4, R0, R4, R0;                        /* 0xccc00000021c0012 */
        /*00a8*/                   RET;                                           /* 0x19000000001c003c */
        /*00b0*/                   SHF.L R0, RZ, 0x1, R4;                         /* 0xb7c01000009ffc01 */
        /*00b8*/                   SHF.R R0, R0, 0x18, RZ;                        /* 0xc7c3fc000c1c0001 */
                                                                                  /* 0x08b81000b0a000b0 */
        /*00c8*/                   ISETP.NE.U32.AND P0, PT, R0, RZ, PT;           /* 0xdb501c007f9c001e */
        /*00d0*/               @P0 BRA 0x170;                                     /* 0x120000004c00003c */
        /*00d8*/                   SHF.L R0, RZ, 0x1, R4;                         /* 0xb7c01000009ffc01 */
        /*00e0*/                   ISETP.NE.AND P0, PT, R0, RZ, PT;               /* 0xdb581c007f9c001e */
        /*00e8*/               @P0 BRA 0x100;                                     /* 0x120000000800003c */
        /*00f0*/                   MUFU.RCP R4, R4;                               /* 0x84000000021c1012 */
        /*00f8*/                   BRA 0x220;                                     /* 0x12000000901c003c */
                                                                                  /* 0x08a0a0b810a000b0 */
        /*0108*/                   ISETP.GT.AND P0, PT, R0, c[0x2][0x8], PT;      /* 0x5b481c40011c001e */
        /*0110*/               @P0 BRA 0x130;                                     /* 0x120000000c00003c */
        /*0118*/                   LOP32I.AND R0, R4, 0x80000000;                 /* 0x20400000001c1000 */
        /*0120*/                   LOP32I.OR R4, R0, 0x7f7fffff;                  /* 0x213fbfffff9c0010 */
        /*0128*/                   BRA 0x220;                                     /* 0x12000000781c003c */
        /*0130*/                   FFMA R0, R4, 1.84467440737095516160e+19, RZ;   /* 0x9403fefc001c1001 */
        /*0138*/                   MUFU.RCP R4, R0;                               /* 0x84000000021c0012 */
                                                                                  /* 0x08b0a0b810a0a0a0 */
        /*0148*/                   FFMA R0, R0, R4, c[0x2][0x4];                  /* 0x8c001040009c0002 */
        /*0150*/                   F2F.FTZ.F32.F32 R0, -R0;                       /* 0xe5418000001c2802 */
        /*0158*/                   FFMA.RZ R0, R4, R0, R4;                        /* 0xccc01000001c1002 */
        /*0160*/                   FFMA R4, R0, 1.84467440737095516160e+19, RZ;   /* 0x9403fefc001c0011 */
        /*0168*/                   BRA 0x220;                                     /* 0x12000000581c003c */
        /*0170*/                   IADD R5, R0, -0xfd;                            /* 0xc88003ff819c0015 */
        /*0178*/                   ISETP.GT.U32.AND P0, PT, R5, 0x1, PT;          /* 0xb3401c00009c141d */
                                                                                  /* 0x08a0a0a010a01000 */
        /*0188*/               @P0 BRA 0x218;                                     /* 0x120000004400003c */
        /*0190*/                   LOP32I.AND R5, R4, 0x7fffff;                   /* 0x20003fffff9c1014 */
        /*0198*/                   LOP32I.AND R4, R4, 0x80000000;                 /* 0x20400000001c1010 */
        /*01a0*/                   LOP32I.OR R6, R5, 0x3f800000;                  /* 0x211fc000001c1418 */
        /*01a8*/                   ISETP.EQ.U32.AND P0, PT, R5, RZ, PT;           /* 0xdb201c007f9c141e */
        /*01b0*/                   MUFU.RCP R7, R6;                               /* 0x84000000021c181e */
        /*01b8*/                   FFMA.RZ R6, R6, R7, c[0x2][0x4];               /* 0x8cc01c40009c181a */
                                                                                  /* 0x08a0a0a0a0a010a0 */
        /*01c8*/                   F2F.FTZ.F32.F32 R6, -R6;                       /* 0xe5418000031c281a */
        /*01d0*/                   FFMA.RZ R6, R7, R6, R7;                        /* 0xccc01c00031c1c1a */
        /*01d8*/                   IADD R7, R0, -0xfc;                            /* 0xc88003ff821c001d */
        /*01e0*/                   LOP32I.AND R6, R6, 0x7fffff;                   /* 0x20003fffff9c1818 */
        /*01e8*/                   LOP32I.OR R0, R6, 0x800000;                    /* 0x21004000001c1800 */
        /*01f0*/                   SHF.R R0, R0, R7, RZ;                          /* 0xe7c3fc00039c0002 */
        /*01f8*/               @P0 SHF.L R0, RZ, 0x1, R0;                         /* 0xb7c000000083fc01 */
                                                                                  /* 0x08000000b800b810 */
        /*0208*/                   LOP.OR R4, R0, R4;                             /* 0xe2001000021c0012 */
        /*0210*/                   BRA 0x220;                                     /* 0x12000000041c003c */
        /*0218*/                   MUFU.RCP R4, R4;                               /* 0x84000000021c1012 */
        /*0220*/                   RET;                                           /* 0x19000000001c003c */
        /*0228*/                   BRA 0x228;                                     /* 0x12007ffffc1c003c */
        /*0230*/                   NOP;                                           /* 0x85800000001c3c02 */
        /*0238*/                   NOP;                                           /* 0x85800000001c3c02 */
		......................


