// Seed: 2059355106
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    output supply0 id_6
);
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output logic id_2,
    input wor id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri id_6,
    input supply1 id_7
);
  assign id_5 = 1;
  id_9();
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_1,
      id_3,
      id_5,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = 1;
  always id_2 <= 1;
  assign id_5 = id_3;
endmodule
