GowinSynthesis start
Running parser ...
Analyzing Verilog file '/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/src/blinker.v'
Analyzing Verilog file '/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/src/top.v'
Compiling module 'top'("/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/src/top.v":5)
Compiling module 'blinker(CNT_MAX=13499999)'("/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/src/blinker.v":4)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/gowin/impl/gwsynthesis/gowin.vg" completed
[100%] Generate report file "/Users/jumpei/Documents/GitHub/TryFPGA/sample-project/gowin/impl/gwsynthesis/gowin_syn.rpt.html" completed
GowinSynthesis finish
