<<<<<<< HEAD
<<<<<<< HEAD
config ARCH_SIRF
	bool "CSR SiRF" if ARCH_MULTI_V7
	select ARCH_REQUIRE_GPIOLIB
	select GENERIC_CLOCKEVENTS
	select GENERIC_IRQ_CHIP
	select MIGHT_HAVE_CACHE_L2X0
=======
=======
>>>>>>> v3.18
menuconfig ARCH_SIRF
	bool "CSR SiRF" if ARCH_MULTI_V7
	select ARCH_HAS_RESET_CONTROLLER
	select ARCH_REQUIRE_GPIOLIB
	select GENERIC_IRQ_CHIP
<<<<<<< HEAD
>>>>>>> v3.18
=======
>>>>>>> v3.18
	select NO_IOPORT_MAP
	select PINCTRL
	select PINCTRL_SIRF
	help
	  Support for CSR SiRFprimaII/Marco/Polo platforms

if ARCH_SIRF

<<<<<<< HEAD
<<<<<<< HEAD
menu "CSR SiRF atlas6/primaII/Marco/Polo Specific Features"
=======
comment "CSR SiRF atlas6/primaII/Marco/Polo Specific Features"
>>>>>>> v3.18
=======
comment "CSR SiRF atlas6/primaII/Marco/Polo Specific Features"
>>>>>>> v3.18

config ARCH_ATLAS6
	bool "CSR SiRFSoC ATLAS6 ARM Cortex A9 Platform"
	default y
<<<<<<< HEAD
<<<<<<< HEAD
	select CPU_V7
=======
>>>>>>> v3.18
=======
>>>>>>> v3.18
	select SIRF_IRQ
	help
          Support for CSR SiRFSoC ARM Cortex A9 Platform

config ARCH_PRIMA2
	bool "CSR SiRFSoC PRIMA2 ARM Cortex A9 Platform"
	default y
<<<<<<< HEAD
<<<<<<< HEAD
	select CPU_V7
=======
>>>>>>> v3.18
=======
>>>>>>> v3.18
	select SIRF_IRQ
	select ZONE_DMA
	help
          Support for CSR SiRFSoC ARM Cortex A9 Platform

config ARCH_MARCO
	bool "CSR SiRFSoC MARCO ARM Cortex A9 Platform"
	default y
	select ARM_GIC
<<<<<<< HEAD
<<<<<<< HEAD
	select CPU_V7
	select HAVE_ARM_SCU if SMP
	select HAVE_SMP
=======
	select HAVE_ARM_SCU if SMP
>>>>>>> v3.18
=======
	select HAVE_ARM_SCU if SMP
>>>>>>> v3.18
	select SMP_ON_UP if SMP
	help
          Support for CSR SiRFSoC ARM Cortex A9 Platform

<<<<<<< HEAD
<<<<<<< HEAD
endmenu

=======
>>>>>>> v3.18
=======
>>>>>>> v3.18
config SIRF_IRQ
	bool

endif
