Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate C:\Users\User\Mamoutova\projects\jinr\tss\dev\Cyclon10GX_dev_kit\c10gx-fiber-1g\eth_rst.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\Users\User\Mamoutova\projects\jinr\tss\dev\Cyclon10GX_dev_kit\c10gx-fiber-1g\eth_rst --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: eth_rst: "Transforming system: eth_rst"
Info: eth_rst: "Naming system components in system: eth_rst"
Info: eth_rst: "Processing generation queue"
Info: eth_rst: "Generating: eth_rst"
Info: eth_rst: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_functions.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/altera_xcvr_functions.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_resync.sv SYSTEM_VERILOG_ENCRYPT PATH ../../../altera_xcvr_generic/mentor/ctrl/alt_xcvr_resync.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: xcvr_reset_control_0: add_fileset_file ./mentor/altera_xcvr_reset_control.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/altera_xcvr_reset_control.sv MENTOR_SPECIFIC
Info: xcvr_reset_control_0: add_fileset_file ./mentor/alt_xcvr_reset_counter.sv SYSTEM_VERILOG_ENCRYPT PATH ../mentor/alt_xcvr_reset_counter.sv MENTOR_SPECIFIC
Info: eth_rst: Done "eth_rst" with 2 modules, 14 files
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/User/Mamoutova/projects/jinr/tss/dev/Cyclon10GX_dev_kit/c10gx-fiber-1g/eth_rst/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/User/Mamoutova/projects/jinr/tss/dev/Cyclon10GX_dev_kit/c10gx-fiber-1g/eth_rst/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\Users\User\Mamoutova\projects\jinr\tss\dev\Cyclon10GX_dev_kit\c10gx-fiber-1g\eth_rst.ip --simulator=MODELSIM --output-directory=C:/Users/User/Mamoutova/projects/jinr/tss/dev/Cyclon10GX_dev_kit/c10gx-fiber-1g/eth_rst/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/User/Mamoutova/projects/jinr/tss/dev/Cyclon10GX_dev_kit/c10gx-fiber-1g/eth_rst/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/User/Mamoutova/projects/jinr/tss/dev/Cyclon10GX_dev_kit/c10gx-fiber-1g/eth_rst/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Mamoutova\projects\jinr\tss\dev\Cyclon10GX_dev_kit\c10gx-fiber-1g\eth_rst.ip --synthesis=VERILOG --output-directory=C:\Users\User\Mamoutova\projects\jinr\tss\dev\Cyclon10GX_dev_kit\c10gx-fiber-1g\eth_rst --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: eth_rst: "Transforming system: eth_rst"
Info: eth_rst: "Naming system components in system: eth_rst"
Info: eth_rst: "Processing generation queue"
Info: eth_rst: "Generating: eth_rst"
Info: eth_rst: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: eth_rst: Done "eth_rst" with 2 modules, 6 files
Info: Finished: Create HDL design files for synthesis
