$date
	Sat Mar  4 16:11:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_tb $end
$var wire 1 ! sequence_detected $end
$var reg 1 " clk $end
$var reg 1 # data_in $end
$var reg 1 $ rst_n $end
$scope module u_top $end
$var wire 1 " clk $end
$var wire 1 # data_in $end
$var wire 1 $ rst_n $end
$var wire 1 ! sequence_detected $end
$var reg 4 % next_state [3:0] $end
$var reg 4 & state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
1$
0#
0"
x!
$end
#5
b1 %
0!
b1 &
1"
0$
#10
0"
1$
#15
1"
#20
0"
#25
b10 %
1#
1"
#30
0"
#35
b10 &
b100 %
0#
1"
#40
0"
#45
b100 &
b1000 %
1#
1"
#50
0"
#55
1!
b1000 &
b100 %
0#
1"
#60
0"
#65
0!
b100 &
b1000 %
1#
1"
#70
0"
#75
b10 %
1!
b1000 &
1"
#80
0"
#85
0!
b10 &
b100 %
0#
1"
#90
0"
#95
b100 &
b1000 %
1#
1"
#100
0"
#105
b10 %
1!
b1000 &
1"
#110
0"
#115
0!
b10 &
1"
