<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.2 (64-bit)              -->
<!-- SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017  -->
<!--                                                         -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   -->
<!-- Jun 15 2017                                             -->
<!--                                                         -->
<!-- This file is generated by the software with the Tcl write_mem_info command. -->
<!-- Do not edit this file.                                                      -->

<MemInfo Version="1" Minor="5">
  <Processor Endianness="Little" InstPath="design_1_i/microblaze_0">
    <AddressSpace Name="design_1_i_microblaze_0.design_1_i_microblaze_0_local_memory_dlmb_bram_if_cntlr" Begin="0" End="32767">
      <BusBlock>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X1Y12">
=======
        <BitLane MemType="RAMB36" Placement="X1Y13">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="7" LSB="4"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X2Y12">
=======
        <BitLane MemType="RAMB36" Placement="X1Y11">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="3" LSB="0"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X0Y14">
=======
        <BitLane MemType="RAMB36" Placement="X2Y14">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="15" LSB="12"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X0Y13">
=======
        <BitLane MemType="RAMB36" Placement="X2Y11">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="11" LSB="8"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X0Y15">
=======
        <BitLane MemType="RAMB36" Placement="X2Y13">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="23" LSB="20"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X2Y13">
=======
        <BitLane MemType="RAMB36" Placement="X2Y12">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="19" LSB="16"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X0Y16">
=======
        <BitLane MemType="RAMB36" Placement="X2Y10">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="31" LSB="28"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
<<<<<<< HEAD
        <BitLane MemType="RAMB36" Placement="X2Y16">
=======
        <BitLane MemType="RAMB36" Placement="X1Y12">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
          <DataWidth MSB="27" LSB="24"/>
          <AddressRange Begin="0" End="8191"/>
          <Parity ON="false" NumBits="0"/>
        </BitLane>
      </BusBlock>
    </AddressSpace>
  </Processor>
  <MemoryArray InstPath="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" MemoryPrimitive="block" MemoryConfiguration="asymmetrical">
    <MemoryLayout Name="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" CoreMemory_Width="4" MemoryType="RAM_TDP">
<<<<<<< HEAD
      <BRAM MemType="RAMB36" Placement="X0Y20">
=======
      <BRAM MemType="RAMB36" Placement="X0Y13">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
        <DataWidth_PortA MSB="3" LSB="0"/>
        <AddressRange_PortA Begin="0" End="4095"/>
        <BitLayout_PortA pattern="p0_d4"/>
        <DataWidth_PortB MSB="31" LSB="0"/>
        <AddressRange_PortB Begin="0" End="511"/>
        <BitLayout_PortB pattern="p0_d32"/>
        <Parity ON="false" NumBits="0"/>
      </BRAM>
    </MemoryLayout>
  </MemoryArray>
  <MemoryArray InstPath="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" MemoryPrimitive="block" MemoryConfiguration="asymmetrical">
    <MemoryLayout Name="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" CoreMemory_Width="4" MemoryType="RAM_TDP">
<<<<<<< HEAD
      <BRAM MemType="RAMB36" Placement="X0Y21">
=======
      <BRAM MemType="RAMB36" Placement="X0Y12">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
        <DataWidth_PortA MSB="3" LSB="0"/>
        <AddressRange_PortA Begin="0" End="4095"/>
        <BitLayout_PortA pattern="p0_d4"/>
        <DataWidth_PortB MSB="31" LSB="0"/>
        <AddressRange_PortB Begin="0" End="511"/>
        <BitLayout_PortB pattern="p0_d32"/>
        <Parity ON="false" NumBits="0"/>
      </BRAM>
    </MemoryLayout>
  </MemoryArray>
  <MemoryArray InstPath="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" MemoryPrimitive="block" MemoryConfiguration="asymmetrical">
    <MemoryLayout Name="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" CoreMemory_Width="4" MemoryType="RAM_TDP">
<<<<<<< HEAD
      <BRAM MemType="RAMB36" Placement="X0Y18">
=======
      <BRAM MemType="RAMB36" Placement="X0Y10">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
        <DataWidth_PortA MSB="3" LSB="0"/>
        <AddressRange_PortA Begin="0" End="4095"/>
        <BitLayout_PortA pattern="p0_d4"/>
        <DataWidth_PortB MSB="31" LSB="0"/>
        <AddressRange_PortB Begin="0" End="511"/>
        <BitLayout_PortB pattern="p0_d32"/>
        <Parity ON="false" NumBits="0"/>
      </BRAM>
    </MemoryLayout>
  </MemoryArray>
  <MemoryArray InstPath="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" MemoryPrimitive="block" MemoryConfiguration="asymmetrical">
    <MemoryLayout Name="design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst/xpm_memory_base_inst" CoreMemory_Width="4" MemoryType="RAM_TDP">
<<<<<<< HEAD
      <BRAM MemType="RAMB36" Placement="X0Y19">
=======
      <BRAM MemType="RAMB36" Placement="X0Y11">
>>>>>>> 6b48905cb4a678a9d86edfd9a73b92f2aa3ab0af
        <DataWidth_PortA MSB="3" LSB="0"/>
        <AddressRange_PortA Begin="0" End="4095"/>
        <BitLayout_PortA pattern="p0_d4"/>
        <DataWidth_PortB MSB="31" LSB="0"/>
        <AddressRange_PortB Begin="0" End="511"/>
        <BitLayout_PortB pattern="p0_d32"/>
        <Parity ON="false" NumBits="0"/>
      </BRAM>
    </MemoryLayout>
  </MemoryArray>
  <Config>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
  </Config>
  <DRC>
    <Rule Name="RDADDRCHANGE" Val="false"/>
  </DRC>
</MemInfo>
