$date
  Sat Jan  6 11:13:52 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ic_selector_tb $end
$var reg 1 ! clk $end
$var reg 1 " rw $end
$var reg 3 # a[15:13] $end
$var reg 1 $ ce_rom_b $end
$var reg 1 % ce_ram_b $end
$var reg 1 & ce1_uart $end
$var reg 1 ' ce2_uart_b $end
$var reg 1 ( we_b $end
$var reg 1 ) oe_b $end
$scope module ic_selector_0 $end
$var reg 1 * clk $end
$var reg 1 + rw $end
$var reg 3 , a[15:13] $end
$var reg 1 - ce_rom_b $end
$var reg 1 . ce_ram_b $end
$var reg 1 / ce1_uart $end
$var reg 1 0 ce2_uart_b $end
$var reg 1 1 we_b $end
$var reg 1 2 oe_b $end
$var reg 1 3 i_ce_uart $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b000 #
1$
0%
0&
1'
1(
1)
0*
0+
b000 ,
1-
0.
0/
10
11
12
03
#1000000
b001 #
b001 ,
#2000000
b010 #
b010 ,
#3000000
b011 #
b011 ,
#4000000
b100 #
1%
b100 ,
1.
#5000000
b101 #
b101 ,
#6000000
b110 #
1&
0'
b110 ,
1/
00
13
#7000000
b111 #
0$
0&
1'
b111 ,
0-
0/
10
03
#8000000
1"
b000 #
1$
0%
1+
b000 ,
1-
0.
#9000000
b001 #
b001 ,
#10000000
b010 #
b010 ,
#11000000
b011 #
b011 ,
#12000000
b100 #
1%
b100 ,
1.
#13000000
b101 #
b101 ,
#14000000
b110 #
1&
0'
b110 ,
1/
00
13
#15000000
b111 #
0$
0&
1'
b111 ,
0-
0/
10
03
#16000000
1!
b000 #
1$
0%
0)
1*
b000 ,
1-
0.
02
#17000000
b001 #
b001 ,
#18000000
b010 #
b010 ,
#19000000
b011 #
b011 ,
#20000000
b100 #
1%
b100 ,
1.
#21000000
b101 #
b101 ,
#22000000
b110 #
1&
0'
b110 ,
1/
00
13
#23000000
b111 #
0$
0&
1'
b111 ,
0-
0/
10
03
#24000000
0"
b000 #
1$
0%
0(
1)
0+
b000 ,
1-
0.
01
12
#25000000
b001 #
b001 ,
#26000000
b010 #
b010 ,
#27000000
b011 #
b011 ,
#28000000
b100 #
1%
b100 ,
1.
#29000000
b101 #
b101 ,
#30000000
b110 #
1&
0'
b110 ,
1/
00
13
#31000000
b111 #
0$
0&
1'
b111 ,
0-
0/
10
03
#32000000
