#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000026b9a90 .scope module, "testing" "testing" 2 93;
 .timescale 0 0;
v000000000271d810_0 .var "clock", 0 0;
v000000000271da90_0 .net "rd1", 0 0, L_0000000002720a20;  1 drivers
v000000000271c230_0 .net "rd2", 0 0, L_0000000002720d30;  1 drivers
v000000000271c690_0 .var "regwrite", 0 0;
v000000000271bfb0_0 .var "rr1", 1 0;
v000000000271c9b0_0 .var "rr2", 1 0;
v000000000271c050_0 .var "wd", 0 0;
v000000000271c2d0_0 .var "wr", 1 0;
S_0000000002690420 .scope module, "regs" "reg_file" 2 100, 2 8 0, S_00000000026b9a90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "rr1"
    .port_info 1 /INPUT 2 "rr2"
    .port_info 2 /INPUT 2 "wr"
    .port_info 3 /INPUT 1 "wd"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /OUTPUT 1 "rd1"
    .port_info 6 /OUTPUT 1 "rd2"
    .port_info 7 /INPUT 1 "clock"
L_0000000002720a90 .functor AND 1, v000000000271c690_0, v000000000271d810_0, C4<1>, C4<1>;
L_00000000027204e0 .functor AND 1, L_0000000002720a90, L_0000000002720c50, C4<1>, C4<1>;
L_0000000002720550 .functor AND 1, L_0000000002720a90, L_0000000002720470, C4<1>, C4<1>;
L_00000000027207f0 .functor AND 1, L_0000000002720a90, L_00000000027200f0, C4<1>, C4<1>;
L_0000000002740088 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000271bbc0_0 .net/2s *"_s0", 31 0, L_0000000002740088;  1 drivers
L_00000000027400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000271aea0_0 .net/2s *"_s4", 31 0, L_00000000027400d0;  1 drivers
v000000000271b580_0 .net "c1", 0 0, L_00000000027204e0;  1 drivers
v000000000271af40_0 .net "c2", 0 0, L_0000000002720550;  1 drivers
v000000000271b9e0_0 .net "c3", 0 0, L_00000000027207f0;  1 drivers
v000000000271ba80_0 .net "clock", 0 0, v000000000271d810_0;  1 drivers
v000000000271bc60_0 .net "q1", 0 0, L_00000000026ba620;  1 drivers
v000000000271bda0_0 .net "q2", 0 0, L_00000000026ba380;  1 drivers
v000000000271ddb0_0 .net "q3", 0 0, L_00000000026ba8c0;  1 drivers
v000000000271ccd0_0 .net "rd1", 0 0, L_0000000002720a20;  alias, 1 drivers
v000000000271dd10_0 .net "rd2", 0 0, L_0000000002720d30;  alias, 1 drivers
v000000000271d950_0 .net "regwrite", 0 0, v000000000271c690_0;  1 drivers
v000000000271d6d0_0 .net "regwrite_and_clock", 0 0, L_0000000002720a90;  1 drivers
v000000000271d1d0_0 .net "rr1", 1 0, v000000000271bfb0_0;  1 drivers
v000000000271d9f0_0 .net "rr2", 1 0, v000000000271c9b0_0;  1 drivers
v000000000271db30_0 .net "w0", 0 0, L_0000000002720710;  1 drivers
v000000000271bf10_0 .net "w1", 0 0, L_0000000002720c50;  1 drivers
v000000000271d450_0 .net "w2", 0 0, L_0000000002720470;  1 drivers
v000000000271c910_0 .net "w3", 0 0, L_00000000027200f0;  1 drivers
v000000000271cf50_0 .net "wd", 0 0, v000000000271c050_0;  1 drivers
v000000000271c0f0_0 .net "wr", 1 0, v000000000271c2d0_0;  1 drivers
L_000000000271c7d0 .part L_0000000002740088, 0, 1;
L_000000000271dc70 .part L_00000000027400d0, 0, 1;
L_000000000271d130 .part v000000000271c2d0_0, 1, 1;
L_000000000271c870 .part v000000000271c2d0_0, 0, 1;
S_00000000026905a0 .scope module, "dec" "decoder" 2 28, 2 79 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S1"
    .port_info 1 /INPUT 1 "S0"
    .port_info 2 /OUTPUT 1 "D3"
    .port_info 3 /OUTPUT 1 "D2"
    .port_info 4 /OUTPUT 1 "D1"
    .port_info 5 /OUTPUT 1 "D0"
L_00000000027202b0 .functor NOT 1, L_000000000271c870, C4<0>, C4<0>, C4<0>;
L_0000000002720390 .functor NOT 1, L_000000000271d130, C4<0>, C4<0>, C4<0>;
L_0000000002720710 .functor AND 1, L_0000000002720390, L_00000000027202b0, C4<1>, C4<1>;
L_0000000002720c50 .functor AND 1, L_0000000002720390, L_000000000271c870, C4<1>, C4<1>;
L_0000000002720470 .functor AND 1, L_000000000271d130, L_00000000027202b0, C4<1>, C4<1>;
L_00000000027200f0 .functor AND 1, L_000000000271d130, L_000000000271c870, C4<1>, C4<1>;
v00000000026b3d80_0 .net "D0", 0 0, L_0000000002720710;  alias, 1 drivers
v00000000026b46e0_0 .net "D1", 0 0, L_0000000002720c50;  alias, 1 drivers
v00000000026b43c0_0 .net "D2", 0 0, L_0000000002720470;  alias, 1 drivers
v00000000026b4460_0 .net "D3", 0 0, L_00000000027200f0;  alias, 1 drivers
v00000000026b3e20_0 .net "S0", 0 0, L_000000000271c870;  1 drivers
v00000000026b4000_0 .net "S1", 0 0, L_000000000271d130;  1 drivers
v00000000026b4e60_0 .net "notS0", 0 0, L_00000000027202b0;  1 drivers
v00000000026b4960_0 .net "notS1", 0 0, L_0000000002720390;  1 drivers
S_0000000002652720 .scope module, "mux1" "mux4x1" 2 23, 2 62 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /INPUT 1 "i2"
    .port_info 3 /INPUT 1 "i3"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 1 "y"
L_00000000027201d0 .functor AND 1, L_000000000271c7d0, L_000000000271d590, L_000000000271d4f0, C4<1>;
L_0000000002720e10 .functor AND 1, L_00000000026ba620, L_000000000271caf0, L_000000000271ca50, C4<1>;
L_0000000002720da0 .functor AND 1, L_00000000026ba380, L_000000000271d630, L_000000000271c190, C4<1>;
L_0000000002720940 .functor AND 1, L_00000000026ba8c0, L_000000000271c4b0, L_000000000271d3b0, C4<1>;
L_0000000002720a20 .functor OR 1, L_00000000027201d0, L_0000000002720e10, L_0000000002720da0, L_0000000002720940;
v00000000026b5040_0 .net *"_s1", 0 0, L_000000000271d270;  1 drivers
v00000000026b40a0_0 .net *"_s11", 0 0, L_000000000271c370;  1 drivers
v00000000026b41e0_0 .net *"_s13", 0 0, L_000000000271ca50;  1 drivers
v00000000026b4500_0 .net *"_s15", 0 0, L_000000000271d630;  1 drivers
v00000000026b4820_0 .net *"_s17", 0 0, L_000000000271dbd0;  1 drivers
v00000000026b4a00_0 .net *"_s19", 0 0, L_000000000271c190;  1 drivers
v00000000026b4b40_0 .net *"_s21", 0 0, L_000000000271c4b0;  1 drivers
v00000000026b50e0_0 .net *"_s23", 0 0, L_000000000271d3b0;  1 drivers
v00000000026b4f00_0 .net *"_s3", 0 0, L_000000000271d590;  1 drivers
v0000000002718020_0 .net *"_s5", 0 0, L_000000000271c730;  1 drivers
v00000000027180c0_0 .net *"_s7", 0 0, L_000000000271d4f0;  1 drivers
v0000000002718840_0 .net *"_s9", 0 0, L_000000000271caf0;  1 drivers
v0000000002718660_0 .net "a", 0 0, L_00000000027201d0;  1 drivers
v00000000027173a0_0 .net "b", 0 0, L_0000000002720e10;  1 drivers
v0000000002718b60_0 .net "c", 0 0, L_0000000002720da0;  1 drivers
v0000000002716fe0_0 .net "d", 0 0, L_0000000002720940;  1 drivers
v0000000002717c60_0 .net "i0", 0 0, L_000000000271c7d0;  1 drivers
v0000000002717080_0 .net "i1", 0 0, L_00000000026ba620;  alias, 1 drivers
v0000000002718a20_0 .net "i2", 0 0, L_00000000026ba380;  alias, 1 drivers
v0000000002716ea0_0 .net "i3", 0 0, L_00000000026ba8c0;  alias, 1 drivers
v0000000002717ee0_0 .net "select", 1 0, v000000000271bfb0_0;  alias, 1 drivers
v0000000002718200_0 .net "y", 0 0, L_0000000002720a20;  alias, 1 drivers
L_000000000271d270 .part v000000000271bfb0_0, 1, 1;
L_000000000271d590 .reduce/nor L_000000000271d270;
L_000000000271c730 .part v000000000271bfb0_0, 0, 1;
L_000000000271d4f0 .reduce/nor L_000000000271c730;
L_000000000271caf0 .part v000000000271bfb0_0, 1, 1;
L_000000000271c370 .part v000000000271bfb0_0, 0, 1;
L_000000000271ca50 .reduce/nor L_000000000271c370;
L_000000000271d630 .part v000000000271bfb0_0, 1, 1;
L_000000000271dbd0 .part v000000000271bfb0_0, 0, 1;
L_000000000271c190 .reduce/nor L_000000000271dbd0;
L_000000000271c4b0 .part v000000000271bfb0_0, 1, 1;
L_000000000271d3b0 .part v000000000271bfb0_0, 0, 1;
S_0000000002718d20 .scope module, "mux2" "mux4x1" 2 24, 2 62 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0"
    .port_info 1 /INPUT 1 "i1"
    .port_info 2 /INPUT 1 "i2"
    .port_info 3 /INPUT 1 "i3"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 1 "y"
L_0000000002720240 .functor AND 1, L_000000000271dc70, L_000000000271c550, L_000000000271cd70, C4<1>;
L_0000000002720400 .functor AND 1, L_00000000026ba620, L_000000000271ce10, L_000000000271c5f0, C4<1>;
L_0000000002720780 .functor AND 1, L_00000000026ba380, L_000000000271c410, L_000000000271d770, C4<1>;
L_0000000002720320 .functor AND 1, L_00000000026ba8c0, L_000000000271d090, L_000000000271d310, C4<1>;
L_0000000002720d30 .functor OR 1, L_0000000002720240, L_0000000002720400, L_0000000002720780, L_0000000002720320;
v0000000002717b20_0 .net *"_s1", 0 0, L_000000000271cb90;  1 drivers
v00000000027185c0_0 .net *"_s11", 0 0, L_000000000271ceb0;  1 drivers
v0000000002718160_0 .net *"_s13", 0 0, L_000000000271c5f0;  1 drivers
v00000000027188e0_0 .net *"_s15", 0 0, L_000000000271c410;  1 drivers
v0000000002717580_0 .net *"_s17", 0 0, L_000000000271cff0;  1 drivers
v0000000002718480_0 .net *"_s19", 0 0, L_000000000271d770;  1 drivers
v0000000002718980_0 .net *"_s21", 0 0, L_000000000271d090;  1 drivers
v0000000002718340_0 .net *"_s23", 0 0, L_000000000271d310;  1 drivers
v0000000002717e40_0 .net *"_s3", 0 0, L_000000000271c550;  1 drivers
v00000000027182a0_0 .net *"_s5", 0 0, L_000000000271cc30;  1 drivers
v00000000027183e0_0 .net *"_s7", 0 0, L_000000000271cd70;  1 drivers
v0000000002717120_0 .net *"_s9", 0 0, L_000000000271ce10;  1 drivers
v0000000002718520_0 .net "a", 0 0, L_0000000002720240;  1 drivers
v0000000002718700_0 .net "b", 0 0, L_0000000002720400;  1 drivers
v0000000002717440_0 .net "c", 0 0, L_0000000002720780;  1 drivers
v0000000002718ac0_0 .net "d", 0 0, L_0000000002720320;  1 drivers
v00000000027176c0_0 .net "i0", 0 0, L_000000000271dc70;  1 drivers
v0000000002717f80_0 .net "i1", 0 0, L_00000000026ba620;  alias, 1 drivers
v0000000002718c00_0 .net "i2", 0 0, L_00000000026ba380;  alias, 1 drivers
v00000000027179e0_0 .net "i3", 0 0, L_00000000026ba8c0;  alias, 1 drivers
v0000000002716d60_0 .net "select", 1 0, v000000000271c9b0_0;  alias, 1 drivers
v00000000027187a0_0 .net "y", 0 0, L_0000000002720d30;  alias, 1 drivers
L_000000000271cb90 .part v000000000271c9b0_0, 1, 1;
L_000000000271c550 .reduce/nor L_000000000271cb90;
L_000000000271cc30 .part v000000000271c9b0_0, 0, 1;
L_000000000271cd70 .reduce/nor L_000000000271cc30;
L_000000000271ce10 .part v000000000271c9b0_0, 1, 1;
L_000000000271ceb0 .part v000000000271c9b0_0, 0, 1;
L_000000000271c5f0 .reduce/nor L_000000000271ceb0;
L_000000000271c410 .part v000000000271c9b0_0, 1, 1;
L_000000000271cff0 .part v000000000271c9b0_0, 0, 1;
L_000000000271d770 .reduce/nor L_000000000271cff0;
L_000000000271d090 .part v000000000271c9b0_0, 1, 1;
L_000000000271d310 .part v000000000271c9b0_0, 0, 1;
S_000000000268e000 .scope module, "r1" "D_flip_flop" 2 17, 2 41 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026b9f90 .functor NOT 1, L_00000000027204e0, C4<0>, C4<0>, C4<0>;
v0000000002717800_0 .net "CLK", 0 0, L_00000000027204e0;  alias, 1 drivers
v000000000271b440_0 .net "CLK1", 0 0, L_00000000026b9f90;  1 drivers
v000000000271b760_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v0000000002719fa0_0 .net "Q", 0 0, L_00000000026ba620;  alias, 1 drivers
v000000000271b080_0 .net "Y", 0 0, L_00000000026ba690;  1 drivers
S_000000000268e180 .scope module, "D1" "D_latch" 2 46, 2 50 0, S_000000000268e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026baa80 .functor NAND 1, v000000000271c050_0, L_00000000027204e0, C4<1>, C4<1>;
L_00000000026ba1c0 .functor NAND 1, L_00000000026ba540, L_00000000027204e0, C4<1>, C4<1>;
L_00000000026ba690 .functor NAND 1, L_00000000026baa80, L_00000000026b9eb0, C4<1>, C4<1>;
L_00000000026b9eb0 .functor NAND 1, L_00000000026ba1c0, L_00000000026ba690, C4<1>, C4<1>;
L_00000000026ba540 .functor NOT 1, v000000000271c050_0, C4<0>, C4<0>, C4<0>;
v0000000002716e00_0 .net "C", 0 0, L_00000000027204e0;  alias, 1 drivers
v00000000027178a0_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v00000000027171c0_0 .net "D1", 0 0, L_00000000026ba540;  1 drivers
v0000000002716f40_0 .net "Q", 0 0, L_00000000026ba690;  alias, 1 drivers
v0000000002717260_0 .net "Q1", 0 0, L_00000000026b9eb0;  1 drivers
v0000000002717a80_0 .net "x", 0 0, L_00000000026baa80;  1 drivers
v0000000002717bc0_0 .net "y", 0 0, L_00000000026ba1c0;  1 drivers
S_0000000002687040 .scope module, "D2" "D_latch" 2 47, 2 50 0, S_000000000268e000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba850 .functor NAND 1, L_00000000026ba690, L_00000000026b9f90, C4<1>, C4<1>;
L_00000000026ba2a0 .functor NAND 1, L_00000000026b9cf0, L_00000000026b9f90, C4<1>, C4<1>;
L_00000000026ba620 .functor NAND 1, L_00000000026ba850, L_00000000026b9f20, C4<1>, C4<1>;
L_00000000026b9f20 .functor NAND 1, L_00000000026ba2a0, L_00000000026ba620, C4<1>, C4<1>;
L_00000000026b9cf0 .functor NOT 1, L_00000000026ba690, C4<0>, C4<0>, C4<0>;
v0000000002717300_0 .net "C", 0 0, L_00000000026b9f90;  alias, 1 drivers
v00000000027174e0_0 .net "D", 0 0, L_00000000026ba690;  alias, 1 drivers
v0000000002717940_0 .net "D1", 0 0, L_00000000026b9cf0;  1 drivers
v0000000002717620_0 .net "Q", 0 0, L_00000000026ba620;  alias, 1 drivers
v0000000002717d00_0 .net "Q1", 0 0, L_00000000026b9f20;  1 drivers
v0000000002717da0_0 .net "x", 0 0, L_00000000026ba850;  1 drivers
v0000000002717760_0 .net "y", 0 0, L_00000000026ba2a0;  1 drivers
S_00000000026871c0 .scope module, "r2" "D_flip_flop" 2 18, 2 41 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba000 .functor NOT 1, L_0000000002720550, C4<0>, C4<0>, C4<0>;
v000000000271b300_0 .net "CLK", 0 0, L_0000000002720550;  alias, 1 drivers
v000000000271afe0_0 .net "CLK1", 0 0, L_00000000026ba000;  1 drivers
v000000000271b940_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v000000000271bb20_0 .net "Q", 0 0, L_00000000026ba380;  alias, 1 drivers
v000000000271a0e0_0 .net "Y", 0 0, L_00000000026baaf0;  1 drivers
S_00000000026861c0 .scope module, "D1" "D_latch" 2 46, 2 50 0, S_00000000026871c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba070 .functor NAND 1, v000000000271c050_0, L_0000000002720550, C4<1>, C4<1>;
L_00000000026baa10 .functor NAND 1, L_00000000026ba0e0, L_0000000002720550, C4<1>, C4<1>;
L_00000000026baaf0 .functor NAND 1, L_00000000026ba070, L_00000000026ba4d0, C4<1>, C4<1>;
L_00000000026ba4d0 .functor NAND 1, L_00000000026baa10, L_00000000026baaf0, C4<1>, C4<1>;
L_00000000026ba0e0 .functor NOT 1, v000000000271c050_0, C4<0>, C4<0>, C4<0>;
v000000000271a360_0 .net "C", 0 0, L_0000000002720550;  alias, 1 drivers
v000000000271a400_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v000000000271a680_0 .net "D1", 0 0, L_00000000026ba0e0;  1 drivers
v000000000271a4a0_0 .net "Q", 0 0, L_00000000026baaf0;  alias, 1 drivers
v000000000271bd00_0 .net "Q1", 0 0, L_00000000026ba4d0;  1 drivers
v0000000002719f00_0 .net "x", 0 0, L_00000000026ba070;  1 drivers
v000000000271b620_0 .net "y", 0 0, L_00000000026baa10;  1 drivers
S_0000000002686340 .scope module, "D2" "D_latch" 2 47, 2 50 0, S_00000000026871c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba150 .functor NAND 1, L_00000000026baaf0, L_00000000026ba000, C4<1>, C4<1>;
L_00000000026bab60 .functor NAND 1, L_00000000026ba5b0, L_00000000026ba000, C4<1>, C4<1>;
L_00000000026ba380 .functor NAND 1, L_00000000026ba150, L_00000000026ba310, C4<1>, C4<1>;
L_00000000026ba310 .functor NAND 1, L_00000000026bab60, L_00000000026ba380, C4<1>, C4<1>;
L_00000000026ba5b0 .functor NOT 1, L_00000000026baaf0, C4<0>, C4<0>, C4<0>;
v000000000271a180_0 .net "C", 0 0, L_00000000026ba000;  alias, 1 drivers
v000000000271b6c0_0 .net "D", 0 0, L_00000000026baaf0;  alias, 1 drivers
v000000000271b4e0_0 .net "D1", 0 0, L_00000000026ba5b0;  1 drivers
v000000000271b800_0 .net "Q", 0 0, L_00000000026ba380;  alias, 1 drivers
v000000000271a860_0 .net "Q1", 0 0, L_00000000026ba310;  1 drivers
v000000000271a720_0 .net "x", 0 0, L_00000000026ba150;  1 drivers
v000000000271b8a0_0 .net "y", 0 0, L_00000000026bab60;  1 drivers
S_00000000026c0500 .scope module, "r3" "D_flip_flop" 2 19, 2 41 0, S_0000000002690420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba700 .functor NOT 1, L_00000000027207f0, C4<0>, C4<0>, C4<0>;
v000000000271ab80_0 .net "CLK", 0 0, L_00000000027207f0;  alias, 1 drivers
v000000000271acc0_0 .net "CLK1", 0 0, L_00000000026ba700;  1 drivers
v000000000271ac20_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v000000000271ae00_0 .net "Q", 0 0, L_00000000026ba8c0;  alias, 1 drivers
v000000000271b260_0 .net "Y", 0 0, L_00000000026ba3f0;  1 drivers
S_00000000026c0680 .scope module, "D1" "D_latch" 2 46, 2 50 0, S_00000000026c0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026ba770 .functor NAND 1, v000000000271c050_0, L_00000000027207f0, C4<1>, C4<1>;
L_00000000026ba460 .functor NAND 1, L_00000000026ba9a0, L_00000000027207f0, C4<1>, C4<1>;
L_00000000026ba3f0 .functor NAND 1, L_00000000026ba770, L_00000000026ba7e0, C4<1>, C4<1>;
L_00000000026ba7e0 .functor NAND 1, L_00000000026ba460, L_00000000026ba3f0, C4<1>, C4<1>;
L_00000000026ba9a0 .functor NOT 1, v000000000271c050_0, C4<0>, C4<0>, C4<0>;
v000000000271a540_0 .net "C", 0 0, L_00000000027207f0;  alias, 1 drivers
v000000000271a7c0_0 .net "D", 0 0, v000000000271c050_0;  alias, 1 drivers
v000000000271a040_0 .net "D1", 0 0, L_00000000026ba9a0;  1 drivers
v000000000271a2c0_0 .net "Q", 0 0, L_00000000026ba3f0;  alias, 1 drivers
v000000000271a5e0_0 .net "Q1", 0 0, L_00000000026ba7e0;  1 drivers
v000000000271a220_0 .net "x", 0 0, L_00000000026ba770;  1 drivers
v000000000271aa40_0 .net "y", 0 0, L_00000000026ba460;  1 drivers
S_00000000026c0800 .scope module, "D2" "D_latch" 2 47, 2 50 0, S_00000000026c0500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /OUTPUT 1 "Q"
L_00000000026babd0 .functor NAND 1, L_00000000026ba3f0, L_00000000026ba700, C4<1>, C4<1>;
L_00000000026ba930 .functor NAND 1, L_0000000002720080, L_00000000026ba700, C4<1>, C4<1>;
L_00000000026ba8c0 .functor NAND 1, L_00000000026babd0, L_000000000271ffa0, C4<1>, C4<1>;
L_000000000271ffa0 .functor NAND 1, L_00000000026ba930, L_00000000026ba8c0, C4<1>, C4<1>;
L_0000000002720080 .functor NOT 1, L_00000000026ba3f0, C4<0>, C4<0>, C4<0>;
v000000000271b120_0 .net "C", 0 0, L_00000000026ba700;  alias, 1 drivers
v000000000271ad60_0 .net "D", 0 0, L_00000000026ba3f0;  alias, 1 drivers
v000000000271a900_0 .net "D1", 0 0, L_0000000002720080;  1 drivers
v000000000271b1c0_0 .net "Q", 0 0, L_00000000026ba8c0;  alias, 1 drivers
v000000000271a9a0_0 .net "Q1", 0 0, L_000000000271ffa0;  1 drivers
v000000000271b3a0_0 .net "x", 0 0, L_00000000026babd0;  1 drivers
v000000000271aae0_0 .net "y", 0 0, L_00000000026ba930;  1 drivers
    .scope S_00000000026b9a90;
T_0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271c690_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271c050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271c690_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271c050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271c690_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271c050_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c2d0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271bfb0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000271c9b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000271d810_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000000026b9a90;
T_1 ;
    %vpi_call 2 142 "$monitor", "regwrite=%d clock=%d rr1=%d rr2=%d wr=%d wd=%d rd1=%d rd2=%d", v000000000271c690_0, v000000000271d810_0, v000000000271bfb0_0, v000000000271c9b0_0, v000000000271c2d0_0, v000000000271c050_0, v000000000271da90_0, v000000000271c230_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "newregfile.v";
