Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Apr  2 13:26:56 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: control1/sd/c200/cout_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: od/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 329 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.676   -10764.842                   4958                30583        0.075        0.000                      0                30583        3.750        0.000                       0                  4079  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.676   -10764.842                   4958                30583        0.075        0.000                      0                30583        3.750        0.000                       0                  4079  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4958  Failing Endpoints,  Worst Slack       -5.676ns,  Total Violation   -10764.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.676ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[30][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.450ns  (logic 3.512ns (22.732%)  route 11.938ns (77.268%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 r  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 r  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 r  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 r  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 r  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 r  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.207    14.615    control2/cpu_instance/ir_inst__0[14]
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124    14.739 r  control2/cpu_instance/rf_data[30][31]_i_14/O
                         net (fo=93, routed)          0.846    15.585    control2/cpu_instance/rf_data[30][31]_i_14_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.709 r  control2/cpu_instance/rf_data[30][3]_i_52/O
                         net (fo=1, routed)           0.000    15.709    control2/cpu_instance/rf_data[30][3]_i_52_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.241 r  control2/cpu_instance/rf_data_reg[30][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.241    control2/cpu_instance/rf_data_reg[30][3]_i_36_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.554 r  control2/cpu_instance/rf_data_reg[30][7]_i_33/O[3]
                         net (fo=1, routed)           0.765    17.319    control2/cpu_instance/p_8_in[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.306    17.625 f  control2/cpu_instance/rf_data[30][7]_i_20/O
                         net (fo=1, routed)           0.411    18.036    control2/cpu_instance/rf_data[30][7]_i_20_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I0_O)        0.124    18.160 r  control2/cpu_instance/rf_data[30][7]_i_10/O
                         net (fo=1, routed)           0.666    18.826    control2/cpu_instance/rf_data[30][7]_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.950 f  control2/cpu_instance/rf_data[30][7]_i_3/O
                         net (fo=1, routed)           0.575    19.525    control2/cpu_instance/rf_data[30][7]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.649 r  control2/cpu_instance/rf_data[30][7]_i_1/O
                         net (fo=8, routed)           0.869    20.519    control2/cpu_instance/rf_data[30][7]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  control2/cpu_instance/rf_data_reg[30][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.439    14.780    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  control2/cpu_instance/rf_data_reg[30][7]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X47Y50         FDRE (Setup_fdre_C_D)       -0.081    14.843    control2/cpu_instance/rf_data_reg[30][7]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -20.519    
  -------------------------------------------------------------------
                         slack                                 -5.676    

Slack (VIOLATED) :        -5.553ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[1][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.345ns  (logic 2.718ns (17.712%)  route 12.627ns (82.288%))
  Logic Levels:           14  (LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 r  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 r  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 r  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 r  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 r  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 r  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.069    14.477    control2/cpu_instance/ir_inst__0[14]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.601 f  control2/cpu_instance/rf_data[30][30]_i_43/O
                         net (fo=39, routed)          1.306    15.906    control2/cpu_instance/rf_data[30][30]_i_43_n_0
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.149    16.055 f  control2/cpu_instance/rf_data[30][29]_i_39/O
                         net (fo=4, routed)           0.838    16.894    control2/cpu_instance/rf_data[30][29]_i_39_n_0
    SLICE_X33Y54         LUT6 (Prop_lut6_I1_O)        0.332    17.226 f  control2/cpu_instance/rf_data[30][25]_i_20/O
                         net (fo=4, routed)           0.998    18.224    control2/cpu_instance/rf_data[30][25]_i_20_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I1_O)        0.124    18.348 f  control2/cpu_instance/rf_data[30][24]_i_13/O
                         net (fo=1, routed)           0.555    18.903    control2/cpu_instance/rf_data[30][24]_i_13_n_0
    SLICE_X28Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.027 f  control2/cpu_instance/rf_data[30][24]_i_5/O
                         net (fo=1, routed)           0.497    19.524    control2/cpu_instance/rf_data[30][24]_i_5_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.124    19.648 r  control2/cpu_instance/rf_data[30][24]_i_1/O
                         net (fo=8, routed)           0.766    20.414    control2/cpu_instance/rf_data[30][24]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  control2/cpu_instance/rf_data_reg[1][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.437    14.778    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y55         FDRE                                         r  control2/cpu_instance/rf_data_reg[1][24]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y55         FDRE (Setup_fdre_C_D)       -0.061    14.861    control2/cpu_instance/rf_data_reg[1][24]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                         -20.414    
  -------------------------------------------------------------------
                         slack                                 -5.553    

Slack (VIOLATED) :        -5.529ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[1][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.312ns  (logic 2.485ns (16.230%)  route 12.827ns (83.770%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 f  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 f  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 f  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 f  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 f  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 f  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 f  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 f  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.069    14.477    control2/cpu_instance/ir_inst__0[14]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.601 r  control2/cpu_instance/rf_data[30][30]_i_43/O
                         net (fo=39, routed)          1.282    15.883    control2/cpu_instance/rf_data[30][30]_i_43_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.124    16.007 f  control2/cpu_instance/rf_data[30][30]_i_29/O
                         net (fo=4, routed)           1.221    17.228    control2/cpu_instance/rf_data[30][30]_i_29_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.352 f  control2/cpu_instance/rf_data[30][21]_i_19/O
                         net (fo=4, routed)           0.651    18.003    control2/cpu_instance/rf_data[30][21]_i_19_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.127 f  control2/cpu_instance/rf_data[30][19]_i_14/O
                         net (fo=1, routed)           0.627    18.755    control2/cpu_instance/rf_data[30][19]_i_14_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.879 f  control2/cpu_instance/rf_data[30][19]_i_6/O
                         net (fo=1, routed)           0.793    19.672    control2/cpu_instance/rf_data[30][19]_i_6_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    19.796 r  control2/cpu_instance/rf_data[30][19]_i_1/O
                         net (fo=8, routed)           0.585    20.381    control2/cpu_instance/rf_data[30][19]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  control2/cpu_instance/rf_data_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.436    14.777    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y57         FDRE                                         r  control2/cpu_instance/rf_data_reg[1][19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)       -0.069    14.852    control2/cpu_instance/rf_data_reg[1][19]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -20.381    
  -------------------------------------------------------------------
                         slack                                 -5.529    

Slack (VIOLATED) :        -5.512ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[29][21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.250ns  (logic 3.609ns (23.665%)  route 11.641ns (76.335%))
  Logic Levels:           17  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.556     5.077    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  control2/cpu_instance/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  control2/cpu_instance/PC_reg[4]/Q
                         net (fo=836, routed)         0.908     6.441    control2/cpu_instance/PC[4]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124     6.565 r  control2/cpu_instance/writereg[0]_i_122/O
                         net (fo=162, routed)         0.801     7.366    control2/cpu_instance/writereg[0]_i_122_n_0
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.124     7.490 r  control2/cpu_instance/writereg[0]_i_57/O
                         net (fo=130, routed)         2.339     9.829    control2/cpu_instance/writereg[0]_i_57_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I3_O)        0.124     9.953 r  control2/cpu_instance/rf_data[30][8]_i_199/O
                         net (fo=1, routed)           0.689    10.642    control2/cpu_instance/rf_data[30][8]_i_199_n_0
    SLICE_X33Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.766 r  control2/cpu_instance/rf_data[30][8]_i_95/O
                         net (fo=1, routed)           0.653    11.419    control2/cpu_instance/rf_data[30][8]_i_95_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.124    11.543 r  control2/cpu_instance/rf_data[30][8]_i_46/O
                         net (fo=1, routed)           0.951    12.494    control2/cpu_instance/rf_data[30][8]_i_46_n_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I5_O)        0.124    12.618 r  control2/cpu_instance/rf_data[30][8]_i_30/O
                         net (fo=1, routed)           0.000    12.618    control2/cpu_instance/rf_data[30][8]_i_30_n_0
    SLICE_X39Y19         MUXF7 (Prop_muxf7_I1_O)      0.217    12.835 r  control2/cpu_instance/rf_data_reg[30][8]_i_24/O
                         net (fo=1, routed)           0.781    13.616    control2/cpu_instance/rf_data_reg[30][8]_i_24_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I0_O)        0.299    13.915 r  control2/cpu_instance/rf_data[30][8]_i_14/O
                         net (fo=10, routed)          1.364    15.279    control2/cpu_instance/ir_inst__0[8]
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.124    15.403 r  control2/cpu_instance/rf_data[30][11]_i_57/O
                         net (fo=1, routed)           0.000    15.403    control2/cpu_instance/rf_data[30][11]_i_57_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.935 r  control2/cpu_instance/rf_data_reg[30][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.935    control2/cpu_instance/rf_data_reg[30][11]_i_32_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.049 r  control2/cpu_instance/rf_data_reg[30][16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.049    control2/cpu_instance/rf_data_reg[30][16]_i_25_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.163 r  control2/cpu_instance/rf_data_reg[30][16]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.163    control2/cpu_instance/rf_data_reg[30][16]_i_14_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.497 r  control2/cpu_instance/rf_data_reg[30][26]_i_22/O[1]
                         net (fo=1, routed)           0.778    17.275    control2/cpu_instance/p_9_in[21]
    SLICE_X28Y51         LUT6 (Prop_lut6_I5_O)        0.303    17.578 r  control2/cpu_instance/rf_data[30][21]_i_16/O
                         net (fo=1, routed)           0.601    18.179    control2/cpu_instance/rf_data[30][21]_i_16_n_0
    SLICE_X28Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.303 r  control2/cpu_instance/rf_data[30][21]_i_10/O
                         net (fo=1, routed)           0.643    18.946    control2/cpu_instance/rf_data[30][21]_i_10_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I5_O)        0.124    19.070 f  control2/cpu_instance/rf_data[30][21]_i_3/O
                         net (fo=1, routed)           0.264    19.335    control2/cpu_instance/rf_data[30][21]_i_3_n_0
    SLICE_X29Y55         LUT6 (Prop_lut6_I1_O)        0.124    19.459 r  control2/cpu_instance/rf_data[30][21]_i_1/O
                         net (fo=8, routed)           0.869    20.328    control2/cpu_instance/rf_data[30][21]_i_1_n_0
    SLICE_X31Y55         FDRE                                         r  control2/cpu_instance/rf_data_reg[29][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.435    14.776    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  control2/cpu_instance/rf_data_reg[29][21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X31Y55         FDRE (Setup_fdre_C_D)       -0.105    14.815    control2/cpu_instance/rf_data_reg[29][21]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -20.328    
  -------------------------------------------------------------------
                         slack                                 -5.512    

Slack (VIOLATED) :        -5.498ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[31][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.295ns  (logic 3.512ns (22.962%)  route 11.783ns (77.038%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 r  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 r  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 r  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 r  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 r  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 r  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.207    14.615    control2/cpu_instance/ir_inst__0[14]
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124    14.739 r  control2/cpu_instance/rf_data[30][31]_i_14/O
                         net (fo=93, routed)          0.846    15.585    control2/cpu_instance/rf_data[30][31]_i_14_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.709 r  control2/cpu_instance/rf_data[30][3]_i_52/O
                         net (fo=1, routed)           0.000    15.709    control2/cpu_instance/rf_data[30][3]_i_52_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.241 r  control2/cpu_instance/rf_data_reg[30][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.241    control2/cpu_instance/rf_data_reg[30][3]_i_36_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.554 r  control2/cpu_instance/rf_data_reg[30][7]_i_33/O[3]
                         net (fo=1, routed)           0.765    17.319    control2/cpu_instance/p_8_in[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.306    17.625 f  control2/cpu_instance/rf_data[30][7]_i_20/O
                         net (fo=1, routed)           0.411    18.036    control2/cpu_instance/rf_data[30][7]_i_20_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I0_O)        0.124    18.160 r  control2/cpu_instance/rf_data[30][7]_i_10/O
                         net (fo=1, routed)           0.666    18.826    control2/cpu_instance/rf_data[30][7]_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.950 f  control2/cpu_instance/rf_data[30][7]_i_3/O
                         net (fo=1, routed)           0.575    19.525    control2/cpu_instance/rf_data[30][7]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.649 r  control2/cpu_instance/rf_data[30][7]_i_1/O
                         net (fo=8, routed)           0.714    20.364    control2/cpu_instance/rf_data[30][7]_i_1_n_0
    SLICE_X45Y51         FDRE                                         r  control2/cpu_instance/rf_data_reg[31][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.439    14.780    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  control2/cpu_instance/rf_data_reg[31][7]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.058    14.866    control2/cpu_instance/rf_data_reg[31][7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -20.364    
  -------------------------------------------------------------------
                         slack                                 -5.498    

Slack (VIOLATED) :        -5.494ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 2.485ns (16.279%)  route 12.780ns (83.721%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 f  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 f  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 f  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 f  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 f  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 f  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 f  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 f  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.069    14.477    control2/cpu_instance/ir_inst__0[14]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.601 r  control2/cpu_instance/rf_data[30][30]_i_43/O
                         net (fo=39, routed)          1.282    15.883    control2/cpu_instance/rf_data[30][30]_i_43_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.124    16.007 f  control2/cpu_instance/rf_data[30][30]_i_29/O
                         net (fo=4, routed)           1.221    17.228    control2/cpu_instance/rf_data[30][30]_i_29_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.352 f  control2/cpu_instance/rf_data[30][21]_i_19/O
                         net (fo=4, routed)           0.651    18.003    control2/cpu_instance/rf_data[30][21]_i_19_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.127 f  control2/cpu_instance/rf_data[30][19]_i_14/O
                         net (fo=1, routed)           0.627    18.755    control2/cpu_instance/rf_data[30][19]_i_14_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.879 f  control2/cpu_instance/rf_data[30][19]_i_6/O
                         net (fo=1, routed)           0.793    19.672    control2/cpu_instance/rf_data[30][19]_i_6_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    19.796 r  control2/cpu_instance/rf_data[30][19]_i_1/O
                         net (fo=8, routed)           0.538    20.334    control2/cpu_instance/rf_data[30][19]_i_1_n_0
    SLICE_X40Y57         FDRE                                         r  control2/cpu_instance/rf_data_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.436    14.777    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  control2/cpu_instance/rf_data_reg[2][19]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.081    14.840    control2/cpu_instance/rf_data_reg[2][19]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -20.334    
  -------------------------------------------------------------------
                         slack                                 -5.494    

Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.245ns  (logic 2.485ns (16.300%)  route 12.760ns (83.700%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 f  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 f  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 f  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 f  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 f  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 f  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 f  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 f  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.069    14.477    control2/cpu_instance/ir_inst__0[14]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.601 r  control2/cpu_instance/rf_data[30][30]_i_43/O
                         net (fo=39, routed)          1.282    15.883    control2/cpu_instance/rf_data[30][30]_i_43_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.124    16.007 f  control2/cpu_instance/rf_data[30][30]_i_29/O
                         net (fo=4, routed)           1.221    17.228    control2/cpu_instance/rf_data[30][30]_i_29_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.352 f  control2/cpu_instance/rf_data[30][21]_i_19/O
                         net (fo=4, routed)           0.651    18.003    control2/cpu_instance/rf_data[30][21]_i_19_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.127 f  control2/cpu_instance/rf_data[30][19]_i_14/O
                         net (fo=1, routed)           0.627    18.755    control2/cpu_instance/rf_data[30][19]_i_14_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.879 f  control2/cpu_instance/rf_data[30][19]_i_6/O
                         net (fo=1, routed)           0.793    19.672    control2/cpu_instance/rf_data[30][19]_i_6_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    19.796 r  control2/cpu_instance/rf_data[30][19]_i_1/O
                         net (fo=8, routed)           0.518    20.315    control2/cpu_instance/rf_data[30][19]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  control2/cpu_instance/rf_data_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.433    14.774    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  control2/cpu_instance/rf_data_reg[0][19]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)       -0.081    14.837    control2/cpu_instance/rf_data_reg[0][19]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -20.315    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[30][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.247ns  (logic 2.485ns (16.299%)  route 12.762ns (83.701%))
  Logic Levels:           14  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 f  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 f  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 f  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 f  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 f  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 f  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 f  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 f  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.069    14.477    control2/cpu_instance/ir_inst__0[14]
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124    14.601 r  control2/cpu_instance/rf_data[30][30]_i_43/O
                         net (fo=39, routed)          1.282    15.883    control2/cpu_instance/rf_data[30][30]_i_43_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.124    16.007 f  control2/cpu_instance/rf_data[30][30]_i_29/O
                         net (fo=4, routed)           1.221    17.228    control2/cpu_instance/rf_data[30][30]_i_29_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    17.352 f  control2/cpu_instance/rf_data[30][21]_i_19/O
                         net (fo=4, routed)           0.651    18.003    control2/cpu_instance/rf_data[30][21]_i_19_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I3_O)        0.124    18.127 f  control2/cpu_instance/rf_data[30][19]_i_14/O
                         net (fo=1, routed)           0.627    18.755    control2/cpu_instance/rf_data[30][19]_i_14_n_0
    SLICE_X43Y58         LUT6 (Prop_lut6_I1_O)        0.124    18.879 f  control2/cpu_instance/rf_data[30][19]_i_6/O
                         net (fo=1, routed)           0.793    19.672    control2/cpu_instance/rf_data[30][19]_i_6_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    19.796 r  control2/cpu_instance/rf_data[30][19]_i_1/O
                         net (fo=8, routed)           0.520    20.316    control2/cpu_instance/rf_data[30][19]_i_1_n_0
    SLICE_X39Y54         FDRE                                         r  control2/cpu_instance/rf_data_reg[30][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.435    14.776    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  control2/cpu_instance/rf_data_reg[30][19]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X39Y54         FDRE (Setup_fdre_C_D)       -0.081    14.839    control2/cpu_instance/rf_data_reg[30][19]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -20.316    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.466ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[28][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.258ns  (logic 3.512ns (23.017%)  route 11.746ns (76.983%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 r  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 r  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 r  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 r  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 r  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 r  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.207    14.615    control2/cpu_instance/ir_inst__0[14]
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124    14.739 r  control2/cpu_instance/rf_data[30][31]_i_14/O
                         net (fo=93, routed)          0.846    15.585    control2/cpu_instance/rf_data[30][31]_i_14_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.709 r  control2/cpu_instance/rf_data[30][3]_i_52/O
                         net (fo=1, routed)           0.000    15.709    control2/cpu_instance/rf_data[30][3]_i_52_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.241 r  control2/cpu_instance/rf_data_reg[30][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.241    control2/cpu_instance/rf_data_reg[30][3]_i_36_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.554 r  control2/cpu_instance/rf_data_reg[30][7]_i_33/O[3]
                         net (fo=1, routed)           0.765    17.319    control2/cpu_instance/p_8_in[7]
    SLICE_X41Y47         LUT6 (Prop_lut6_I2_O)        0.306    17.625 f  control2/cpu_instance/rf_data[30][7]_i_20/O
                         net (fo=1, routed)           0.411    18.036    control2/cpu_instance/rf_data[30][7]_i_20_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I0_O)        0.124    18.160 r  control2/cpu_instance/rf_data[30][7]_i_10/O
                         net (fo=1, routed)           0.666    18.826    control2/cpu_instance/rf_data[30][7]_i_10_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    18.950 f  control2/cpu_instance/rf_data[30][7]_i_3/O
                         net (fo=1, routed)           0.575    19.525    control2/cpu_instance/rf_data[30][7]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.649 r  control2/cpu_instance/rf_data[30][7]_i_1/O
                         net (fo=8, routed)           0.678    20.327    control2/cpu_instance/rf_data[30][7]_i_1_n_0
    SLICE_X45Y47         FDRE                                         r  control2/cpu_instance/rf_data_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.449    14.790    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  control2/cpu_instance/rf_data_reg[28][7]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y47         FDRE (Setup_fdre_C_D)       -0.081    14.862    control2/cpu_instance/rf_data_reg[28][7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -20.327    
  -------------------------------------------------------------------
                         slack                                 -5.466    

Slack (VIOLATED) :        -5.445ns  (required time - arrival time)
  Source:                 control2/cpu_instance/PC_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/cpu_instance/rf_data_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.237ns  (logic 3.530ns (23.167%)  route 11.707ns (76.833%))
  Logic Levels:           16  (CARRY4=2 LUT4=2 LUT5=5 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.548     5.069    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  control2/cpu_instance/PC_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  control2/cpu_instance/PC_reg[3]_rep__0/Q
                         net (fo=123, routed)         1.968     7.493    control2/cpu_instance/PC_reg[3]_rep__0_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     7.617 r  control2/cpu_instance/write_i_614/O
                         net (fo=2, routed)           1.104     8.721    control2/cpu_instance/write_i_614_n_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I2_O)        0.124     8.845 r  control2/cpu_instance/rf_data[30][14]_i_126/O
                         net (fo=1, routed)           0.912     9.757    control2/cpu_instance/rf_data[30][14]_i_126_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I2_O)        0.124     9.881 r  control2/cpu_instance/rf_data[30][14]_i_99/O
                         net (fo=1, routed)           1.185    11.066    control2/cpu_instance/rf_data[30][14]_i_99_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.190 r  control2/cpu_instance/rf_data[30][14]_i_71/O
                         net (fo=1, routed)           0.571    11.761    control2/cpu_instance/rf_data[30][14]_i_71_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I3_O)        0.124    11.885 r  control2/cpu_instance/rf_data[30][14]_i_50/O
                         net (fo=1, routed)           0.000    11.885    control2/cpu_instance/rf_data[30][14]_i_50_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.245    12.130 r  control2/cpu_instance/rf_data_reg[30][14]_i_32/O
                         net (fo=1, routed)           0.000    12.130    control2/cpu_instance/rf_data_reg[30][14]_i_32_n_0
    SLICE_X13Y50         MUXF8 (Prop_muxf8_I0_O)      0.104    12.234 r  control2/cpu_instance/rf_data_reg[30][14]_i_22/O
                         net (fo=1, routed)           0.857    13.092    control2/cpu_instance/rf_data_reg[30][14]_i_22_n_0
    SLICE_X28Y48         LUT6 (Prop_lut6_I0_O)        0.316    13.408 r  control2/cpu_instance/rf_data[30][14]_i_11/O
                         net (fo=55, routed)          1.207    14.615    control2/cpu_instance/ir_inst__0[14]
    SLICE_X35Y43         LUT5 (Prop_lut5_I0_O)        0.124    14.739 r  control2/cpu_instance/rf_data[30][31]_i_14/O
                         net (fo=93, routed)          0.846    15.585    control2/cpu_instance/rf_data[30][31]_i_14_n_0
    SLICE_X33Y46         LUT4 (Prop_lut4_I3_O)        0.124    15.709 r  control2/cpu_instance/rf_data[30][3]_i_52/O
                         net (fo=1, routed)           0.000    15.709    control2/cpu_instance/rf_data[30][3]_i_52_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.241 r  control2/cpu_instance/rf_data_reg[30][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    16.241    control2/cpu_instance/rf_data_reg[30][3]_i_36_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.575 r  control2/cpu_instance/rf_data_reg[30][7]_i_33/O[1]
                         net (fo=1, routed)           0.995    17.570    control2/cpu_instance/p_8_in[5]
    SLICE_X45Y47         LUT6 (Prop_lut6_I2_O)        0.303    17.873 f  control2/cpu_instance/rf_data[30][5]_i_19/O
                         net (fo=1, routed)           0.343    18.216    control2/cpu_instance/rf_data[30][5]_i_19_n_0
    SLICE_X45Y48         LUT5 (Prop_lut5_I0_O)        0.124    18.340 r  control2/cpu_instance/rf_data[30][5]_i_10/O
                         net (fo=1, routed)           0.643    18.984    control2/cpu_instance/rf_data[30][5]_i_10_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I5_O)        0.124    19.108 f  control2/cpu_instance/rf_data[30][5]_i_3/O
                         net (fo=1, routed)           0.433    19.541    control2/cpu_instance/rf_data[30][5]_i_3_n_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124    19.665 r  control2/cpu_instance/rf_data[30][5]_i_1/O
                         net (fo=8, routed)           0.642    20.307    control2/cpu_instance/rf_data[30][5]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  control2/cpu_instance/rf_data_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        1.449    14.790    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  control2/cpu_instance/rf_data_reg[2][5]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y49         FDRE (Setup_fdre_C_D)       -0.081    14.862    control2/cpu_instance/rf_data_reg[2][5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -20.307    
  -------------------------------------------------------------------
                         slack                                 -5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[13]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_16/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.757%)  route 0.429ns (75.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  control2/cpu_instance/address_reg[13]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[13]_rep__2/Q
                         net (fo=10, routed)          0.429     2.019    control2/ram/address_reg[14]_rep__2[13]
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.877     2.005    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.944    control2/ram/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[2]_rep__14_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_16/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.103%)  route 0.444ns (75.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  control2/cpu_instance/address_reg[2]_rep__14_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[2]_rep__14_rep/Q
                         net (fo=10, routed)          0.444     2.034    control2/ram/address_reg[14]_rep__2[2]
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.877     2.005    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.944    control2/ram/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[14]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_16/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.141ns (23.714%)  route 0.454ns (76.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  control2/cpu_instance/address_reg[14]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[14]_rep__2/Q
                         net (fo=10, routed)          0.454     2.044    control2/ram/address_reg[14]_rep__2[14]
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.877     2.005    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.944    control2/ram/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[2]_rep__15_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_15/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.130%)  route 0.229ns (61.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  control2/cpu_instance/address_reg[2]_rep__15_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[2]_rep__15_rep__2/Q
                         net (fo=2, routed)           0.229     1.819    control2/ram/ADDRARDADDR[0]
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.880     2.008    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/CLKARDCLK
                         clock pessimism             -0.478     1.530    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.713    control2/ram/memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_16/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.141ns (23.259%)  route 0.465ns (76.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y44         FDRE                                         r  control2/cpu_instance/address_reg[5]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[5]_rep__4/Q
                         net (fo=6, routed)           0.465     2.055    control2/ram/address_reg[14]_rep__2[5]
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.877     2.005    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y10         RAMB36E1                                     r  control2/ram/memory_reg_0_16/CLKARDCLK
                         clock pessimism             -0.244     1.761    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.944    control2/ram/memory_reg_0_16
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[0]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_15/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.462%)  route 0.235ns (62.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  control2/cpu_instance/address_reg[0]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[0]_rep__19/Q
                         net (fo=10, routed)          0.235     1.826    control2/ram/address_reg[14]_rep__2[0]
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.880     2.008    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/CLKARDCLK
                         clock pessimism             -0.478     1.530    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.713    control2/ram/memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[4]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_15/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.786%)  route 0.242ns (63.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y44         FDRE                                         r  control2/cpu_instance/address_reg[4]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[4]_rep__3/Q
                         net (fo=2, routed)           0.242     1.832    control2/ram/ADDRARDADDR[2]
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.880     2.008    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/CLKARDCLK
                         clock pessimism             -0.478     1.530    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.713    control2/ram/memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[2]_rep__15_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.872%)  route 0.241ns (63.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.564     1.447    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X48Y39         FDRE                                         r  control2/cpu_instance/address_reg[2]_rep__15_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  control2/cpu_instance/address_reg[2]_rep__15_rep/Q
                         net (fo=10, routed)          0.241     1.830    control2/ram/address_reg[14]_rep[2]
    RAMB36_X1Y8          RAMB36E1                                     r  control2/ram/memory_reg_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.878     2.006    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  control2/ram/memory_reg_0_3/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.691    control2/ram/memory_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[11]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.301%)  route 0.247ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.565     1.448    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y42         FDRE                                         r  control2/cpu_instance/address_reg[11]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  control2/cpu_instance/address_reg[11]_rep__1/Q
                         net (fo=10, routed)          0.247     1.837    control2/ram/address_reg[14]_rep[11]
    RAMB36_X1Y8          RAMB36E1                                     r  control2/ram/memory_reg_0_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.878     2.006    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  control2/ram/memory_reg_0_3/CLKARDCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.691    control2/ram/memory_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 control2/cpu_instance/address_reg[3]_rep__15_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control2/ram/memory_reg_0_15/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.424%)  route 0.269ns (65.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.566     1.449    control2/cpu_instance/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  control2/cpu_instance/address_reg[3]_rep__15_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  control2/cpu_instance/address_reg[3]_rep__15_rep__2/Q
                         net (fo=2, routed)           0.269     1.859    control2/ram/ADDRARDADDR[1]
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=4078, routed)        0.880     2.008    control2/ram/CLK100MHZ_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  control2/ram/memory_reg_0_15/CLKARDCLK
                         clock pessimism             -0.478     1.530    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.713    control2/ram/memory_reg_0_15
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   control2/ram/memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y11  control2/ram/memory_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  control2/ram/memory_reg_0_22/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13  control2/ram/memory_reg_0_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   control2/ram/memory_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   control2/ram/memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y14  control2/ram/memory_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   control2/ram/memory_reg_0_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y13  control2/ram/memory_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y7   control2/ram/memory_reg_0_6/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y57  control2/oled_buffer_reg_2176_2303_7_7/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y57  control2/oled_buffer_reg_2176_2303_7_7/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y57  control2/oled_buffer_reg_2176_2303_7_7/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y57  control2/oled_buffer_reg_2176_2303_7_7/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y12  control2/oled_buffer_reg_3072_3199_9_9/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y12  control2/oled_buffer_reg_3072_3199_9_9/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y38  control2/oled_buffer_reg_5120_5247_10_10/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y17  control2/oled_buffer_reg_6016_6143_12_12/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y17  control2/oled_buffer_reg_6016_6143_12_12/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y27  control2/oled_buffer_reg_6016_6143_13_13/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y48  control2/oled_buffer_reg_2176_2303_6_6/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y48  control2/oled_buffer_reg_2176_2303_6_6/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y35  control2/oled_buffer_reg_4096_4223_10_10/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y35  control2/oled_buffer_reg_4096_4223_10_10/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y35  control2/oled_buffer_reg_4096_4223_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y35  control2/oled_buffer_reg_4096_4223_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  control2/oled_buffer_reg_4096_4223_12_12/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  control2/oled_buffer_reg_4096_4223_12_12/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  control2/oled_buffer_reg_4096_4223_12_12/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y15  control2/oled_buffer_reg_4096_4223_12_12/SP.LOW/CLK



