{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1554367538960 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "eitbit_adder EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"eitbit_adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554367538977 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554367539043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554367539043 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554367539841 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554367539880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554367541389 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1554367541389 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554367541389 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554367541408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554367541408 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1554367541408 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554367541408 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 25 " "No exact pin location assignment(s) for 25 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[0\] " "Pin add_sum\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[0] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[1\] " "Pin add_sum\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[1] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[2\] " "Pin add_sum\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[2] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[3\] " "Pin add_sum\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[3] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[4\] " "Pin add_sum\[4\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[4] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[5\] " "Pin add_sum\[5\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[5] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[6\] " "Pin add_sum\[6\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[6] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[7\] " "Pin add_sum\[7\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[7] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sum\[8\] " "Pin add_sum\[8\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_sum[8] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 12 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sum[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[0\] " "Pin add_a\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[0] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[0\] " "Pin add_b\[0\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[0] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[1\] " "Pin add_a\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[1] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[1\] " "Pin add_b\[1\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[1] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[2\] " "Pin add_a\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[2] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[2\] " "Pin add_b\[2\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[2] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[3\] " "Pin add_b\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[3] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[3\] " "Pin add_a\[3\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[3] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[4\] " "Pin add_a\[4\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[4] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[4\] " "Pin add_b\[4\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[4] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[5\] " "Pin add_a\[5\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[5] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[5\] " "Pin add_b\[5\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[5] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[6\] " "Pin add_a\[6\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[6] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[6\] " "Pin add_b\[6\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[6] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_a\[7\] " "Pin add_a\[7\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_a[7] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 9 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_b\[7\] " "Pin add_b\[7\] not assigned to an exact location on the device" {  } { { "c:/vhdlfile/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/vhdlfile/quartus/bin64/pin_planner.ppl" { add_b[7] } } } { "eibbit_adder_vhd.vhd" "" { Text "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/eibbit_adder_vhd.vhd" 10 0 0 } } { "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/vhdlfile/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1554367541760 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1554367541760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "eitbit_adder.sdc " "Synopsys Design Constraints File file not found: 'eitbit_adder.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554367542393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554367542400 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1554367542408 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1554367542409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554367542419 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554367542433 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554367542433 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554367542436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554367542439 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554367542441 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554367542443 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554367542444 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554367542444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554367542445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1554367542446 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554367542446 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 3.3V 16 9 0 " "Number of I/O pins in group: 25 (unused VREF, 3.3V VCCIO, 16 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1554367542452 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1554367542452 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554367542452 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1554367542457 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1554367542457 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554367542457 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[0\] " "Node \"a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[1\] " "Node \"a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[2\] " "Node \"a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[3\] " "Node \"a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[4\] " "Node \"a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[5\] " "Node \"a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[6\] " "Node \"a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[7\] " "Node \"a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[0\] " "Node \"b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[1\] " "Node \"b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[2\] " "Node \"b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[3\] " "Node \"b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[4\] " "Node \"b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[5\] " "Node \"b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[6\] " "Node \"b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[7\] " "Node \"b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[0\] " "Node \"sum\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[1\] " "Node \"sum\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[2\] " "Node \"sum\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[3\] " "Node \"sum\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[4\] " "Node \"sum\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[5\] " "Node \"sum\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[6\] " "Node \"sum\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[7\] " "Node \"sum\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sum\[8\] " "Node \"sum\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/vhdlfile/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sum\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1554367542507 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1554367542507 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554367542514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554367545632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554367545745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554367545754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554367545987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554367545987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554367546056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1554367547298 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554367547298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554367547469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1554367547474 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1554367547474 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554367547474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1554367547486 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554367547493 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[0\] 0 " "Pin \"add_sum\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[1\] 0 " "Pin \"add_sum\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[2\] 0 " "Pin \"add_sum\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[3\] 0 " "Pin \"add_sum\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[4\] 0 " "Pin \"add_sum\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[5\] 0 " "Pin \"add_sum\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[6\] 0 " "Pin \"add_sum\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[7\] 0 " "Pin \"add_sum\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "add_sum\[8\] 0 " "Pin \"add_sum\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1554367547495 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1554367547495 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554367547625 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554367547628 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554367547743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554367548220 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1554367548368 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1554367548380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/output_files/eitbit_adder.fit.smsg " "Generated suppressed messages file D:/VHDL/4_02_xe014_eitbit_adder/eitbit_adder/output_files/eitbit_adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554367548657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554367549618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 17:45:49 2019 " "Processing ended: Thu Apr 04 17:45:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554367549618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554367549618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554367549618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554367549618 ""}
