module local_ram();
input clk, write_en;
input [2:0] addr;
input [31:0] data_in;
output reg [31:0] data_out;

reg [31:0] mem [7:0];
always @(posedge clk) begin
	if(write_en) begin
		mem[addr] <= data_in;
	end
		data_out <= mem[addr];
end
endmodule