[{"DBLP title": "Aging-aware hardware-software task partitioning for reliable reconfigurable multiprocessor systems.", "DBLP authors": ["Anup Das", "Akash Kumar", "Bharadwaj Veeravalli"], "year": 2013, "MAG papers": [{"PaperId": 2004342672, "PaperTitle": "aging aware hardware software task partitioning for reliable reconfigurable multiprocessor systems", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"national university of singapore": 3.0}}], "source": "ES"}, {"DBLP title": "Scrubbing unit repositioning for fast error repair in FPGAs.", "DBLP authors": ["Gabriel L. Nazar", "Leonardo P. Santos", "Luigi Carro"], "year": 2013, "MAG papers": [{"PaperId": 2038001024, "PaperTitle": "scrubbing unit repositioning for fast error repair in fpgas", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Compiled multithreaded data paths on FPGAs for dynamic workloads.", "DBLP authors": ["Robert J. Halstead", "Walid A. Najjar"], "year": 2013, "MAG papers": [{"PaperId": 2014469493, "PaperTitle": "compiled multithreaded data paths on fpgas for dynamic workloads", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of california riverside": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic Extraction of pipeline parallelism for embedded heterogeneous multi-core platforms.", "DBLP authors": ["Daniel Cordes", "Michael Engel", "Olaf Neugebauer", "Peter Marwedel"], "year": 2013, "MAG papers": [{"PaperId": 2116979997, "PaperTitle": "automatic extraction of pipeline parallelism for embedded heterogeneous multi core platforms", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Expandable process networks to efficiently specify and explore task, data, and pipeline parallelism.", "DBLP authors": ["Lars Schor", "Hoeseok Yang", "Iuliana Bacivarov", "Lothar Thiele"], "year": 2013, "MAG papers": [{"PaperId": 2044137130, "PaperTitle": "expandable process networks to efficiently specify and explore task data and pipeline parallelism", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"eth zurich": 4.0}}], "source": "ES"}, {"DBLP title": "A novel compilation approach for image processing graphs on a many-core platform with explicitly managed memory.", "DBLP authors": ["Thierry Lepley", "Pierre G. Paulin", "Eric Flamand"], "year": 2013, "MAG papers": [{"PaperId": 1983317091, "PaperTitle": "a novel compilation approach for image processing graphs on a many core platform with explicitly managed memory", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting phase inter-dependencies for faster iterative compiler optimization phase order searches.", "DBLP authors": ["Michael R. Jantz", "Prasad A. Kulkarni"], "year": 2013, "MAG papers": [{"PaperId": 2022852969, "PaperTitle": "exploiting phase inter dependencies for faster iterative compiler optimization phase order searches", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of kansas": 2.0}}], "source": "ES"}, {"DBLP title": "Platform-dependent code generation for embedded real-time software.", "DBLP authors": ["BaekGyu Kim", "Linh T. X. Phan", "Oleg Sokolsky", "Insup Lee"], "year": 2013, "MAG papers": [{"PaperId": 2163562910, "PaperTitle": "platform dependent code generation for embedded real time software", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of pennsylvania": 4.0}}], "source": "ES"}, {"DBLP title": "CAeSaR: Unified cluster-assignment scheduling and communication reuse for clustered VLIW processors.", "DBLP authors": ["Vasileios Porpodas", "Marcelo Cintra"], "year": 2013, "MAG papers": [{"PaperId": 2163243843, "PaperTitle": "caesar unified cluster assignment scheduling and communication reuse for clustered vliw processors", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid compile and run-time memory management for a 3D-stacked reconfigurable accelerator.", "DBLP authors": ["Lovic Gauthier", "Shinya Ueno", "Koji Inoue"], "year": 2013, "MAG papers": [{"PaperId": 1976159590, "PaperTitle": "hybrid compile and run time memory management for a 3d stacked reconfigurable accelerator", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"kyushu university": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneously optimizing DRAM cache hit latency and miss rate via novel set mapping policies.", "DBLP authors": ["Fazal Hameed", "Lars Bauer", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2058752853, "PaperTitle": "simultaneously optimizing dram cache hit latency and miss rate via novel set mapping policies", "Year": 2013, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Minimizing code size via page selection optimization on partitioned memory architectures.", "DBLP authors": ["Mengting Yuan", "Chun Jason Xue", "Chen Yong", "Qing'an Li", "Yingchao Zhao"], "year": 2013, "MAG papers": [{"PaperId": 2009200106, "PaperTitle": "minimizing code size via page selection optimization on partitioned memory architectures", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"city university of hong kong": 2.0, "wuhan university": 3.0}}], "source": "ES"}, {"DBLP title": "EVA: An efficient vision architecture for mobile systems.", "DBLP authors": ["Jason Clemons", "Andrea Pellegrini", "Silvio Savarese", "Todd M. Austin"], "year": 2013, "MAG papers": [{"PaperId": 2096130025, "PaperTitle": "eva an efficient vision architecture for mobile systems", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Hardware acceleration for programs in SSA form.", "DBLP authors": ["Manuel Mohr", "Artjom Grudnitsky", "Tobias Modschiedler", "Lars Bauer", "Sebastian Hack", "J\u00f6rg Henkel"], "year": 2013, "MAG papers": [{"PaperId": 2077528627, "PaperTitle": "hardware acceleration for programs in ssa form", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"saarland university": 1.0, "karlsruhe institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Power-performance modeling on asymmetric multi-cores.", "DBLP authors": ["Mihai Pricopi", "Thannirmalai Somu Muthukaruppan", "Vanchinathan Venkataramani", "Tulika Mitra", "Sanjay Vishin"], "year": 2013, "MAG papers": [{"PaperId": 1998285920, "PaperTitle": "power performance modeling on asymmetric multi cores", "Year": 2013, "CitationCount": 77, "EstimatedCitation": 130, "Affiliations": {"national university of singapore": 4.0, "csr plc": 1.0}}], "source": "ES"}, {"DBLP title": "Bitcoin and the age of Bespoke Silicon.", "DBLP authors": ["Michael Bedford Taylor"], "year": 2013, "MAG papers": [{"PaperId": 2051815842, "PaperTitle": "bitcoin and the age of bespoke silicon", "Year": 2013, "CitationCount": 81, "EstimatedCitation": 203, "Affiliations": {"university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic hardware specialization-using moore's bounty without burning the chip down.", "DBLP authors": ["Karthikeyan Sankaralingam"], "year": 2013, "MAG papers": [{"PaperId": 2045995930, "PaperTitle": "dynamic hardware specialization using moore s bounty without burning the chip down", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "From software to accelerators with LegUp high-level synthesis.", "DBLP authors": ["Andrew Canis", "Jongsok Choi", "Blair Fort", "Ruolong Lian", "Qijing Huang", "Nazanin Calagar", "Marcel Gort", "Jia Jun Qin", "Mark Aldham", "Tomasz S. Czajkowski", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2013, "MAG papers": [{"PaperId": 1971487398, "PaperTitle": "from software to accelerators with legup high level synthesis", "Year": 2013, "CitationCount": 32, "EstimatedCitation": 62, "Affiliations": {"university of toronto": 12.0}}], "source": "ES"}, {"DBLP title": "Effective code discovery for ARM/Thumb mixed ISA binaries in a static binary translator.", "DBLP authors": ["Jiunn-Yeu Chen", "Bor-Yeh Shen", "Quan-Huei Ou", "Wuu Yang", "Wei-Chung Hsu"], "year": 2013, "MAG papers": [{"PaperId": 2081101824, "PaperTitle": "effective code discovery for arm thumb mixed isa binaries in a static binary translator", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"national chiao tung university": 5.0}}], "source": "ES"}, {"DBLP title": "ILPc: A novel approach for scalable timing analysis of synchronous programs.", "DBLP authors": ["Jia Jie Wang", "Partha S. Roop", "Sidharta Andalam"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "SPM-Sieve: A framework for assisting data partitioning in scratch pad memory based systems.", "DBLP authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda"], "year": 2013, "MAG papers": [{"PaperId": 2062438839, "PaperTitle": "spm sieve a framework for assisting data partitioning in scratch pad memory based systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology delhi": 1.0, "techno india": 1.0}}], "source": "ES"}, {"DBLP title": "Fault detection and recovery efficiency co-optimization through compile-time analysis and runtime adaptation.", "DBLP authors": ["Hao Chen", "Chengmo Yang"], "year": 2013, "MAG papers": [{"PaperId": 2106379502, "PaperTitle": "fault detection and recovery efficiency co optimization through compile time analysis and runtime adaptation", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of delaware": 2.0}}], "source": "ES"}, {"DBLP title": "Global property violation detection and diagnosis for wireless sensor networks.", "DBLP authors": ["Man Wang", "Zhiyuan Li"], "year": 2013, "MAG papers": [{"PaperId": 1985350672, "PaperTitle": "global property violation detection and diagnosis for wireless sensor networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient run-time encryption scheme for non-volatile main memory.", "DBLP authors": ["Xian Zhang", "Chao Zhang", "Guangyu Sun", "Jia Di", "Tao Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2041082123, "PaperTitle": "an efficient run time encryption scheme for non volatile main memory", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of arkansas": 1.0, "peking university": 3.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Tutorial: Methodologies and tools for embedded multisensory systems based on ARM cortex M processors.", "DBLP authors": ["Zeljko Zilic"], "year": 2013, "MAG papers": [{"PaperId": 2006927922, "PaperTitle": "tutorial methodologies and tools for embedded multisensory systems based on arm cortex m processors", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mcgill university": 1.0}}], "source": "ES"}]