<stg><name>RFIFilter<0, 2048, double>_Pipeline_loop_2</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0 %i_9 = load i12 %i

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %icmp_ln60 = icmp_eq  i12 %i_9, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln60 = add i12 %i_9, i12 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln60 = br i1 %icmp_ln60, void %.split6.i, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6.i:10 %store_ln60 = store i12 %add_ln60, i12 %i

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="12">
<![CDATA[
.split6.i:0 %i_cast_i = zext i12 %i_9

]]></Node>
<StgValue><ssdm name="i_cast_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6.i:2 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i

]]></Node>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
.split6.i:3 %tmp = bitcast i64 %stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:4 %RRi_addr = getelementptr i64 %RRi, i64 0, i64 %i_cast_i

]]></Node>
<StgValue><ssdm name="RRi_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
.split6.i:5 %store_ln61 = store i64 %tmp, i11 %RRi_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split6.i:6 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i

]]></Node>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
.split6.i:7 %tmp_28 = bitcast i64 %stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.i:8 %RIi_addr = getelementptr i64 %RIi, i64 0, i64 %i_cast_i

]]></Node>
<StgValue><ssdm name="RIi_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
.split6.i:9 %store_ln62 = store i64 %tmp_28, i11 %RIi_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.split6.i:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="RRi" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="RRi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="RIi" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="RIi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="40" name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i"/></StgValue>
</port>
<port id="41" name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="48" from="empty_4" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="53" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="57" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="58" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="64" from="empty_3" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="66" from="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" to="specinterface_ln0" fromId="41" toId="7">
</dataflow>
<dataflow id="67" from="empty_4" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="68" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="70" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="73" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="74" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="75" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="80" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="81" from="empty_3" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_82" to="store_ln0" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="85" from="i" to="i_9" fromId="5" toId="10">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="86" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specpipeline_ln0" fromId="88" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="94" from="p_str" to="specpipeline_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="i_9" to="icmp_ln60" fromId="10" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="icmp_ln60" fromId="96" toId="12">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="98" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_100" to="empty" fromId="100" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_100" to="empty" fromId="100" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_100" to="empty" fromId="100" toId="13">
</dataflow>
<dataflow id="104" from="i_9" to="add_ln60" fromId="10" toId="14">
</dataflow>
<dataflow id="106" from="StgValue_105" to="add_ln60" fromId="105" toId="14">
</dataflow>
<dataflow id="107" from="icmp_ln60" to="br_ln60" fromId="12" toId="15">
</dataflow>
<dataflow id="108" from="add_ln60" to="store_ln60" fromId="14" toId="16">
</dataflow>
<dataflow id="109" from="i" to="store_ln60" fromId="5" toId="16">
</dataflow>
<dataflow id="110" from="i_9" to="i_cast_i" fromId="10" toId="17">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="114" from="empty_11" to="specloopname_ln0" fromId="113" toId="18">
</dataflow>
<dataflow id="116" from="_ssdm_op_Read.ap_fifo.volatile.i64P0A" to="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i" to="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read" fromId="40" toId="19">
</dataflow>
<dataflow id="118" from="stream_Brd_Acq_Real_out_4_RFI_Filter_raw_data_real_i_read" to="tmp" fromId="19" toId="20">
</dataflow>
<dataflow id="119" from="RRi" to="RRi_addr" fromId="38" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_120" to="RRi_addr" fromId="120" toId="21">
</dataflow>
<dataflow id="122" from="i_cast_i" to="RRi_addr" fromId="17" toId="21">
</dataflow>
<dataflow id="123" from="tmp" to="store_ln61" fromId="20" toId="22">
</dataflow>
<dataflow id="124" from="RRi_addr" to="store_ln61" fromId="21" toId="22">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_fifo.volatile.i64P0A" to="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read" fromId="115" toId="23">
</dataflow>
<dataflow id="126" from="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i" to="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read" fromId="41" toId="23">
</dataflow>
<dataflow id="127" from="stream_Brd_Acq_Im_out_4_RFI_Filter_raw_data_im_i_read" to="tmp_28" fromId="23" toId="24">
</dataflow>
<dataflow id="128" from="RIi" to="RIi_addr" fromId="39" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_120" to="RIi_addr" fromId="120" toId="25">
</dataflow>
<dataflow id="130" from="i_cast_i" to="RIi_addr" fromId="17" toId="25">
</dataflow>
<dataflow id="131" from="tmp_28" to="store_ln62" fromId="24" toId="26">
</dataflow>
<dataflow id="132" from="RIi_addr" to="store_ln62" fromId="25" toId="26">
</dataflow>
<dataflow id="133" from="icmp_ln60" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
