{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574363166143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574363166145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 20:06:05 2019 " "Processing started: Thu Nov 21 20:06:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574363166145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574363166145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1_mux2to1 -c de1_mux2to1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1_mux2to1 -c de1_mux2to1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574363166147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574363166702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/and2gate_equation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/and2gate_equation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2gate-equation " "Found design unit 1: and2gate-equation" {  } { { "../../src/and2gate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/and2gate_equation.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168776 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2gate " "Found entity 1: and2gate" {  } { { "../../src/and2gate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/and2gate_equation.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574363168776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/or2gate_equation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/or2gate_equation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2gate-equation " "Found design unit 1: or2gate-equation" {  } { { "../../src/or2gate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/or2gate_equation.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168781 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2gate " "Found entity 1: or2gate" {  } { { "../../src/or2gate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/or2gate_equation.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574363168781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/invgate_equation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/invgate_equation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invgate-equation " "Found design unit 1: invgate-equation" {  } { { "../../src/invgate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/invgate_equation.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168783 ""} { "Info" "ISGN_ENTITY_NAME" "1 invgate " "Found entity 1: invgate" {  } { { "../../src/invgate_equation.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/invgate_equation.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574363168783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-structure " "Found design unit 1: mux2to1-structure" {  } { { "../../src/mux2to1_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168786 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../src/mux2to1_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574363168786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_mux2to1_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_mux2to1_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_mux2to1-structure " "Found design unit 1: de1_mux2to1-structure" {  } { { "../../src/de1_mux2to1_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_mux2to1_structure.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168791 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_mux2to1 " "Found entity 1: de1_mux2to1" {  } { { "../../src/de1_mux2to1_structure.vhd" "" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_mux2to1_structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574363168791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574363168791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de1_mux2to1 " "Elaborating entity \"de1_mux2to1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574363169093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:DUT " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:DUT\"" {  } { { "../../src/de1_mux2to1_structure.vhd" "DUT" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/de1_mux2to1_structure.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574363169145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invgate mux2to1:DUT\|invgate:inv_gate_1 " "Elaborating entity \"invgate\" for hierarchy \"mux2to1:DUT\|invgate:inv_gate_1\"" {  } { { "../../src/mux2to1_structure.vhd" "inv_gate_1" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574363169156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and2gate mux2to1:DUT\|and2gate:and2_gate_1 " "Elaborating entity \"and2gate\" for hierarchy \"mux2to1:DUT\|and2gate:and2_gate_1\"" {  } { { "../../src/mux2to1_structure.vhd" "and2_gate_1" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574363169167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or2gate mux2to1:DUT\|or2gate:or2_gate_1 " "Elaborating entity \"or2gate\" for hierarchy \"mux2to1:DUT\|or2gate:or2_gate_1\"" {  } { { "../../src/mux2to1_structure.vhd" "or2_gate_1" { Text "/home/caeuser/Desktop/GIT/3rd-Semester/Praktikum_Digitaltechnik/DigitaltechnikPraktikum/src/mux2to1_structure.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574363169178 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574363170504 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574363170504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574363170638 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574363170638 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574363170638 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574363170638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574363170677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 20:06:10 2019 " "Processing ended: Thu Nov 21 20:06:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574363170677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574363170677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574363170677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574363170677 ""}
