
ElectrifyEverything.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a308  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000a308  0000a308  0001a308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000001cc  20000000  0000a310  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000028c  200001cc  0000a4dc  000201cc  2**2
                  ALLOC
  4 .stack        00002000  20000458  0000a768  000201cc  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
  7 .debug_info   000404c2  00000000  00000000  0002024d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000046a8  00000000  00000000  0006070f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003952  00000000  00000000  00064db7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b00  00000000  00000000  00068709  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000950  00000000  00000000  00069209  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001de22  00000000  00000000  00069b59  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014ef0  00000000  00000000  0008797b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008a4ba  00000000  00000000  0009c86b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002c34  00000000  00000000  00126d28  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002458 	.word	0x20002458
       4:	00006325 	.word	0x00006325
       8:	0000641d 	.word	0x0000641d
       c:	0000641d 	.word	0x0000641d
	...
      2c:	0000641d 	.word	0x0000641d
	...
      38:	0000641d 	.word	0x0000641d
      3c:	0000641d 	.word	0x0000641d
      40:	0000641d 	.word	0x0000641d
      44:	0000641d 	.word	0x0000641d
      48:	00001d61 	.word	0x00001d61
      4c:	0000641d 	.word	0x0000641d
      50:	00000a29 	.word	0x00000a29
      54:	0000641d 	.word	0x0000641d
      58:	0000641d 	.word	0x0000641d
      5c:	0000641d 	.word	0x0000641d
      60:	0000641d 	.word	0x0000641d
      64:	0000641d 	.word	0x0000641d
      68:	0000641d 	.word	0x0000641d
      6c:	00002085 	.word	0x00002085
      70:	0000641d 	.word	0x0000641d
      74:	0000641d 	.word	0x0000641d
      78:	0000641d 	.word	0x0000641d
      7c:	0000641d 	.word	0x0000641d
      80:	0000641d 	.word	0x0000641d
      84:	0000641d 	.word	0x0000641d
      88:	00004ea1 	.word	0x00004ea1
      8c:	0000641d 	.word	0x0000641d
      90:	0000641d 	.word	0x0000641d
	...
      9c:	0000641d 	.word	0x0000641d
      a0:	0000641d 	.word	0x0000641d
      a4:	0000641d 	.word	0x0000641d
      a8:	0000641d 	.word	0x0000641d
      ac:	0000641d 	.word	0x0000641d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	200001cc 	.word	0x200001cc
      d4:	00000000 	.word	0x00000000
      d8:	0000a310 	.word	0x0000a310

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200001d0 	.word	0x200001d0
     108:	0000a310 	.word	0x0000a310
     10c:	0000a310 	.word	0x0000a310
     110:	00000000 	.word	0x00000000

00000114 <wdt_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void wdt_get_config_defaults(
		struct wdt_conf *const config)
{
     114:	b580      	push	{r7, lr}
     116:	b082      	sub	sp, #8
     118:	af00      	add	r7, sp, #0
     11a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->always_on            = false;
     11c:	687b      	ldr	r3, [r7, #4]
     11e:	2200      	movs	r2, #0
     120:	701a      	strb	r2, [r3, #0]
	config->enable               = true;
     122:	687b      	ldr	r3, [r7, #4]
     124:	2201      	movs	r2, #1
     126:	705a      	strb	r2, [r3, #1]
#if !(SAML21) && !(SAML22) && !(SAMC20) && !(SAMC21) && !(SAMR30)
	config->clock_source         = GCLK_GENERATOR_4;
     128:	687b      	ldr	r3, [r7, #4]
     12a:	2204      	movs	r2, #4
     12c:	709a      	strb	r2, [r3, #2]
#endif
	config->timeout_period       = WDT_PERIOD_16384CLK;
     12e:	687b      	ldr	r3, [r7, #4]
     130:	220c      	movs	r2, #12
     132:	70da      	strb	r2, [r3, #3]
	config->window_period        = WDT_PERIOD_NONE;
     134:	687b      	ldr	r3, [r7, #4]
     136:	2200      	movs	r2, #0
     138:	711a      	strb	r2, [r3, #4]
	config->early_warning_period = WDT_PERIOD_NONE;
     13a:	687b      	ldr	r3, [r7, #4]
     13c:	2200      	movs	r2, #0
     13e:	715a      	strb	r2, [r3, #5]
}
     140:	46c0      	nop			; (mov r8, r8)
     142:	46bd      	mov	sp, r7
     144:	b002      	add	sp, #8
     146:	bd80      	pop	{r7, pc}

00000148 <wdt_init>:
 *  Author: Andreas
 */ 
#include "wdt.h"

void wdt_init()
{
     148:	b580      	push	{r7, lr}
     14a:	b082      	sub	sp, #8
     14c:	af00      	add	r7, sp, #0
	struct wdt_conf config_wdt;
	wdt_get_config_defaults(&config_wdt);
     14e:	003b      	movs	r3, r7
     150:	0018      	movs	r0, r3
     152:	4b09      	ldr	r3, [pc, #36]	; (178 <wdt_init+0x30>)
     154:	4798      	blx	r3
	
	config_wdt.always_on = false;
     156:	003b      	movs	r3, r7
     158:	2200      	movs	r2, #0
     15a:	701a      	strb	r2, [r3, #0]
	config_wdt.timeout_period = WDT_PERIOD_4096CLK;
     15c:	003b      	movs	r3, r7
     15e:	220a      	movs	r2, #10
     160:	70da      	strb	r2, [r3, #3]
	config_wdt.early_warning_period = WDT_PERIOD_2048CLK;
     162:	003b      	movs	r3, r7
     164:	2209      	movs	r2, #9
     166:	715a      	strb	r2, [r3, #5]
	
	wdt_set_config(&config_wdt);
     168:	003b      	movs	r3, r7
     16a:	0018      	movs	r0, r3
     16c:	4b03      	ldr	r3, [pc, #12]	; (17c <wdt_init+0x34>)
     16e:	4798      	blx	r3
	//wdt_init_cb();
}
     170:	46c0      	nop			; (mov r8, r8)
     172:	46bd      	mov	sp, r7
     174:	b002      	add	sp, #8
     176:	bd80      	pop	{r7, pc}
     178:	00000115 	.word	0x00000115
     17c:	00001bcd 	.word	0x00001bcd

00000180 <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
     180:	b580      	push	{r7, lr}
     182:	af00      	add	r7, sp, #0
}
     184:	46c0      	nop			; (mov r8, r8)
     186:	46bd      	mov	sp, r7
     188:	bd80      	pop	{r7, pc}
     18a:	46c0      	nop			; (mov r8, r8)

0000018c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     18c:	b580      	push	{r7, lr}
     18e:	b082      	sub	sp, #8
     190:	af00      	add	r7, sp, #0
     192:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     194:	687b      	ldr	r3, [r7, #4]
     196:	2200      	movs	r2, #0
     198:	701a      	strb	r2, [r3, #0]
}
     19a:	46c0      	nop			; (mov r8, r8)
     19c:	46bd      	mov	sp, r7
     19e:	b002      	add	sp, #8
     1a0:	bd80      	pop	{r7, pc}
     1a2:	46c0      	nop			; (mov r8, r8)

000001a4 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     1a4:	b580      	push	{r7, lr}
     1a6:	b082      	sub	sp, #8
     1a8:	af00      	add	r7, sp, #0
     1aa:	0002      	movs	r2, r0
     1ac:	6039      	str	r1, [r7, #0]
     1ae:	1dfb      	adds	r3, r7, #7
     1b0:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     1b2:	1dfb      	adds	r3, r7, #7
     1b4:	781b      	ldrb	r3, [r3, #0]
     1b6:	2b01      	cmp	r3, #1
     1b8:	d00a      	beq.n	1d0 <system_apb_clock_set_mask+0x2c>
     1ba:	2b02      	cmp	r3, #2
     1bc:	d00f      	beq.n	1de <system_apb_clock_set_mask+0x3a>
     1be:	2b00      	cmp	r3, #0
     1c0:	d114      	bne.n	1ec <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1c2:	4b0e      	ldr	r3, [pc, #56]	; (1fc <system_apb_clock_set_mask+0x58>)
     1c4:	4a0d      	ldr	r2, [pc, #52]	; (1fc <system_apb_clock_set_mask+0x58>)
     1c6:	6991      	ldr	r1, [r2, #24]
     1c8:	683a      	ldr	r2, [r7, #0]
     1ca:	430a      	orrs	r2, r1
     1cc:	619a      	str	r2, [r3, #24]
			break;
     1ce:	e00f      	b.n	1f0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     1d0:	4b0a      	ldr	r3, [pc, #40]	; (1fc <system_apb_clock_set_mask+0x58>)
     1d2:	4a0a      	ldr	r2, [pc, #40]	; (1fc <system_apb_clock_set_mask+0x58>)
     1d4:	69d1      	ldr	r1, [r2, #28]
     1d6:	683a      	ldr	r2, [r7, #0]
     1d8:	430a      	orrs	r2, r1
     1da:	61da      	str	r2, [r3, #28]
			break;
     1dc:	e008      	b.n	1f0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1de:	4b07      	ldr	r3, [pc, #28]	; (1fc <system_apb_clock_set_mask+0x58>)
     1e0:	4a06      	ldr	r2, [pc, #24]	; (1fc <system_apb_clock_set_mask+0x58>)
     1e2:	6a11      	ldr	r1, [r2, #32]
     1e4:	683a      	ldr	r2, [r7, #0]
     1e6:	430a      	orrs	r2, r1
     1e8:	621a      	str	r2, [r3, #32]
			break;
     1ea:	e001      	b.n	1f0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     1ec:	2317      	movs	r3, #23
     1ee:	e000      	b.n	1f2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     1f0:	2300      	movs	r3, #0
}
     1f2:	0018      	movs	r0, r3
     1f4:	46bd      	mov	sp, r7
     1f6:	b002      	add	sp, #8
     1f8:	bd80      	pop	{r7, pc}
     1fa:	46c0      	nop			; (mov r8, r8)
     1fc:	40000400 	.word	0x40000400

00000200 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     200:	b580      	push	{r7, lr}
     202:	b082      	sub	sp, #8
     204:	af00      	add	r7, sp, #0
     206:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     208:	687b      	ldr	r3, [r7, #4]
     20a:	2280      	movs	r2, #128	; 0x80
     20c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     20e:	687b      	ldr	r3, [r7, #4]
     210:	2200      	movs	r2, #0
     212:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     214:	687b      	ldr	r3, [r7, #4]
     216:	2201      	movs	r2, #1
     218:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     21a:	687b      	ldr	r3, [r7, #4]
     21c:	2200      	movs	r2, #0
     21e:	70da      	strb	r2, [r3, #3]
}
     220:	46c0      	nop			; (mov r8, r8)
     222:	46bd      	mov	sp, r7
     224:	b002      	add	sp, #8
     226:	bd80      	pop	{r7, pc}

00000228 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
     228:	b580      	push	{r7, lr}
     22a:	b082      	sub	sp, #8
     22c:	af00      	add	r7, sp, #0
     22e:	0002      	movs	r2, r0
     230:	1dfb      	adds	r3, r7, #7
     232:	701a      	strb	r2, [r3, #0]
	switch (vref) {
     234:	1dfb      	adds	r3, r7, #7
     236:	781b      	ldrb	r3, [r3, #0]
     238:	2b00      	cmp	r3, #0
     23a:	d002      	beq.n	242 <system_voltage_reference_enable+0x1a>
     23c:	2b01      	cmp	r3, #1
     23e:	d007      	beq.n	250 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
     240:	e00d      	b.n	25e <system_voltage_reference_enable+0x36>
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
     242:	4b08      	ldr	r3, [pc, #32]	; (264 <system_voltage_reference_enable+0x3c>)
     244:	4a07      	ldr	r2, [pc, #28]	; (264 <system_voltage_reference_enable+0x3c>)
     246:	6c12      	ldr	r2, [r2, #64]	; 0x40
     248:	2102      	movs	r1, #2
     24a:	430a      	orrs	r2, r1
     24c:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     24e:	e006      	b.n	25e <system_voltage_reference_enable+0x36>

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     250:	4b04      	ldr	r3, [pc, #16]	; (264 <system_voltage_reference_enable+0x3c>)
     252:	4a04      	ldr	r2, [pc, #16]	; (264 <system_voltage_reference_enable+0x3c>)
     254:	6c12      	ldr	r2, [r2, #64]	; 0x40
     256:	2104      	movs	r1, #4
     258:	430a      	orrs	r2, r1
     25a:	641a      	str	r2, [r3, #64]	; 0x40
			break;
     25c:	46c0      	nop			; (mov r8, r8)

		default:
			Assert(false);
			return;
	}
}
     25e:	46bd      	mov	sp, r7
     260:	b002      	add	sp, #8
     262:	bd80      	pop	{r7, pc}
     264:	40000800 	.word	0x40000800

00000268 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
     268:	b580      	push	{r7, lr}
     26a:	b084      	sub	sp, #16
     26c:	af00      	add	r7, sp, #0
     26e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     270:	687b      	ldr	r3, [r7, #4]
     272:	681b      	ldr	r3, [r3, #0]
     274:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     276:	68fb      	ldr	r3, [r7, #12]
     278:	7e5b      	ldrb	r3, [r3, #25]
     27a:	b2db      	uxtb	r3, r3
     27c:	b25b      	sxtb	r3, r3
     27e:	2b00      	cmp	r3, #0
     280:	da01      	bge.n	286 <adc_is_syncing+0x1e>
		return true;
     282:	2301      	movs	r3, #1
     284:	e000      	b.n	288 <adc_is_syncing+0x20>
	}

	return false;
     286:	2300      	movs	r3, #0
}
     288:	0018      	movs	r0, r3
     28a:	46bd      	mov	sp, r7
     28c:	b004      	add	sp, #16
     28e:	bd80      	pop	{r7, pc}

00000290 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     290:	b580      	push	{r7, lr}
     292:	b082      	sub	sp, #8
     294:	af00      	add	r7, sp, #0
     296:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     298:	687b      	ldr	r3, [r7, #4]
     29a:	2200      	movs	r2, #0
     29c:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     29e:	687b      	ldr	r3, [r7, #4]
     2a0:	2200      	movs	r2, #0
     2a2:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	2200      	movs	r2, #0
     2a8:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     2aa:	687b      	ldr	r3, [r7, #4]
     2ac:	2200      	movs	r2, #0
     2ae:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     2b0:	687b      	ldr	r3, [r7, #4]
     2b2:	2200      	movs	r2, #0
     2b4:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
     2b6:	687b      	ldr	r3, [r7, #4]
     2b8:	2200      	movs	r2, #0
     2ba:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
     2bc:	687b      	ldr	r3, [r7, #4]
     2be:	2200      	movs	r2, #0
     2c0:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     2c2:	687b      	ldr	r3, [r7, #4]
     2c4:	2200      	movs	r2, #0
     2c6:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     2c8:	687b      	ldr	r3, [r7, #4]
     2ca:	2200      	movs	r2, #0
     2cc:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     2ce:	687b      	ldr	r3, [r7, #4]
     2d0:	22c0      	movs	r2, #192	; 0xc0
     2d2:	0152      	lsls	r2, r2, #5
     2d4:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     2d6:	687b      	ldr	r3, [r7, #4]
     2d8:	2200      	movs	r2, #0
     2da:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     2dc:	687b      	ldr	r3, [r7, #4]
     2de:	2200      	movs	r2, #0
     2e0:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
     2e2:	687b      	ldr	r3, [r7, #4]
     2e4:	2200      	movs	r2, #0
     2e6:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
     2e8:	687b      	ldr	r3, [r7, #4]
     2ea:	2200      	movs	r2, #0
     2ec:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
     2ee:	687b      	ldr	r3, [r7, #4]
     2f0:	2200      	movs	r2, #0
     2f2:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     2f4:	687b      	ldr	r3, [r7, #4]
     2f6:	222a      	movs	r2, #42	; 0x2a
     2f8:	2100      	movs	r1, #0
     2fa:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
     2fc:	687b      	ldr	r3, [r7, #4]
     2fe:	2200      	movs	r2, #0
     300:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
     302:	687b      	ldr	r3, [r7, #4]
     304:	2200      	movs	r2, #0
     306:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
     308:	687b      	ldr	r3, [r7, #4]
     30a:	2224      	movs	r2, #36	; 0x24
     30c:	2100      	movs	r1, #0
     30e:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     310:	687b      	ldr	r3, [r7, #4]
     312:	2200      	movs	r2, #0
     314:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     316:	687b      	ldr	r3, [r7, #4]
     318:	2200      	movs	r2, #0
     31a:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
     31c:	687b      	ldr	r3, [r7, #4]
     31e:	2200      	movs	r2, #0
     320:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
     322:	687b      	ldr	r3, [r7, #4]
     324:	222b      	movs	r2, #43	; 0x2b
     326:	2100      	movs	r1, #0
     328:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
     32a:	687b      	ldr	r3, [r7, #4]
     32c:	222c      	movs	r2, #44	; 0x2c
     32e:	2100      	movs	r1, #0
     330:	5499      	strb	r1, [r3, r2]
}
     332:	46c0      	nop			; (mov r8, r8)
     334:	46bd      	mov	sp, r7
     336:	b002      	add	sp, #8
     338:	bd80      	pop	{r7, pc}
     33a:	46c0      	nop			; (mov r8, r8)

0000033c <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
     33c:	b580      	push	{r7, lr}
     33e:	b098      	sub	sp, #96	; 0x60
     340:	af00      	add	r7, sp, #0
     342:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     344:	230c      	movs	r3, #12
     346:	18fa      	adds	r2, r7, r3
     348:	4b15      	ldr	r3, [pc, #84]	; (3a0 <_adc_configure_ain_pin+0x64>)
     34a:	0010      	movs	r0, r2
     34c:	0019      	movs	r1, r3
     34e:	2350      	movs	r3, #80	; 0x50
     350:	001a      	movs	r2, r3
     352:	4b14      	ldr	r3, [pc, #80]	; (3a4 <_adc_configure_ain_pin+0x68>)
     354:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
     356:	4b14      	ldr	r3, [pc, #80]	; (3a8 <_adc_configure_ain_pin+0x6c>)
     358:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
     35a:	687b      	ldr	r3, [r7, #4]
     35c:	2b13      	cmp	r3, #19
     35e:	d81a      	bhi.n	396 <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     360:	230c      	movs	r3, #12
     362:	18fb      	adds	r3, r7, r3
     364:	687a      	ldr	r2, [r7, #4]
     366:	0092      	lsls	r2, r2, #2
     368:	58d3      	ldr	r3, [r2, r3]
     36a:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
     36c:	2308      	movs	r3, #8
     36e:	18fb      	adds	r3, r7, r3
     370:	0018      	movs	r0, r3
     372:	4b0e      	ldr	r3, [pc, #56]	; (3ac <_adc_configure_ain_pin+0x70>)
     374:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     376:	2308      	movs	r3, #8
     378:	18fb      	adds	r3, r7, r3
     37a:	2200      	movs	r2, #0
     37c:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
     37e:	2308      	movs	r3, #8
     380:	18fb      	adds	r3, r7, r3
     382:	2201      	movs	r2, #1
     384:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     386:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
     388:	b2db      	uxtb	r3, r3
     38a:	2208      	movs	r2, #8
     38c:	18ba      	adds	r2, r7, r2
     38e:	0011      	movs	r1, r2
     390:	0018      	movs	r0, r3
     392:	4b07      	ldr	r3, [pc, #28]	; (3b0 <_adc_configure_ain_pin+0x74>)
     394:	4798      	blx	r3
	}
}
     396:	46c0      	nop			; (mov r8, r8)
     398:	46bd      	mov	sp, r7
     39a:	b018      	add	sp, #96	; 0x60
     39c:	bd80      	pop	{r7, pc}
     39e:	46c0      	nop			; (mov r8, r8)
     3a0:	00009a98 	.word	0x00009a98
     3a4:	00008855 	.word	0x00008855
     3a8:	0000ffff 	.word	0x0000ffff
     3ac:	00000201 	.word	0x00000201
     3b0:	0000629d 	.word	0x0000629d

000003b4 <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
     3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     3b6:	b089      	sub	sp, #36	; 0x24
     3b8:	af00      	add	r7, sp, #0
     3ba:	6078      	str	r0, [r7, #4]
     3bc:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
     3be:	231f      	movs	r3, #31
     3c0:	18fb      	adds	r3, r7, r3
     3c2:	2200      	movs	r2, #0
     3c4:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
     3c6:	2310      	movs	r3, #16
     3c8:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     3ca:	2317      	movs	r3, #23
     3cc:	18fb      	adds	r3, r7, r3
     3ce:	2200      	movs	r2, #0
     3d0:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     3d2:	687b      	ldr	r3, [r7, #4]
     3d4:	681b      	ldr	r3, [r3, #0]
     3d6:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     3d8:	230c      	movs	r3, #12
     3da:	18fb      	adds	r3, r7, r3
     3dc:	0018      	movs	r0, r3
     3de:	4bce      	ldr	r3, [pc, #824]	; (718 <_adc_set_config+0x364>)
     3e0:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
     3e2:	683b      	ldr	r3, [r7, #0]
     3e4:	781a      	ldrb	r2, [r3, #0]
     3e6:	230c      	movs	r3, #12
     3e8:	18fb      	adds	r3, r7, r3
     3ea:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     3ec:	230c      	movs	r3, #12
     3ee:	18fb      	adds	r3, r7, r3
     3f0:	0019      	movs	r1, r3
     3f2:	201e      	movs	r0, #30
     3f4:	4bc9      	ldr	r3, [pc, #804]	; (71c <_adc_set_config+0x368>)
     3f6:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     3f8:	201e      	movs	r0, #30
     3fa:	4bc9      	ldr	r3, [pc, #804]	; (720 <_adc_set_config+0x36c>)
     3fc:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     3fe:	683b      	ldr	r3, [r7, #0]
     400:	222c      	movs	r2, #44	; 0x2c
     402:	5c9b      	ldrb	r3, [r3, r2]
     404:	2b00      	cmp	r3, #0
     406:	d040      	beq.n	48a <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
     408:	2316      	movs	r3, #22
     40a:	18fb      	adds	r3, r7, r3
     40c:	683a      	ldr	r2, [r7, #0]
     40e:	212b      	movs	r1, #43	; 0x2b
     410:	5c52      	ldrb	r2, [r2, r1]
     412:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     414:	683b      	ldr	r3, [r7, #0]
     416:	7b19      	ldrb	r1, [r3, #12]
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     418:	2315      	movs	r3, #21
     41a:	18fb      	adds	r3, r7, r3
     41c:	2216      	movs	r2, #22
     41e:	18ba      	adds	r2, r7, r2
     420:	7812      	ldrb	r2, [r2, #0]
     422:	188a      	adds	r2, r1, r2
     424:	701a      	strb	r2, [r3, #0]
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
     426:	683b      	ldr	r3, [r7, #0]
     428:	222c      	movs	r2, #44	; 0x2c
     42a:	5c99      	ldrb	r1, [r3, r2]
	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     42c:	230f      	movs	r3, #15
     42e:	18fb      	adds	r3, r7, r3
     430:	2215      	movs	r2, #21
     432:	18ba      	adds	r2, r7, r2
     434:	7812      	ldrb	r2, [r2, #0]
     436:	188a      	adds	r2, r1, r2
     438:	701a      	strb	r2, [r3, #0]
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     43a:	e018      	b.n	46e <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     43c:	2316      	movs	r3, #22
     43e:	18fb      	adds	r3, r7, r3
     440:	781b      	ldrb	r3, [r3, #0]
     442:	220f      	movs	r2, #15
     444:	4013      	ands	r3, r2
     446:	683a      	ldr	r2, [r7, #0]
     448:	7b12      	ldrb	r2, [r2, #12]
     44a:	189b      	adds	r3, r3, r2
     44c:	0018      	movs	r0, r3
     44e:	4bb5      	ldr	r3, [pc, #724]	; (724 <_adc_set_config+0x370>)
     450:	4798      	blx	r3
			start_pin++;
     452:	2315      	movs	r3, #21
     454:	18fb      	adds	r3, r7, r3
     456:	781a      	ldrb	r2, [r3, #0]
     458:	2315      	movs	r3, #21
     45a:	18fb      	adds	r3, r7, r3
     45c:	3201      	adds	r2, #1
     45e:	701a      	strb	r2, [r3, #0]
			offset++;
     460:	2316      	movs	r3, #22
     462:	18fb      	adds	r3, r7, r3
     464:	781a      	ldrb	r2, [r3, #0]
     466:	2316      	movs	r3, #22
     468:	18fb      	adds	r3, r7, r3
     46a:	3201      	adds	r2, #1
     46c:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     46e:	2315      	movs	r3, #21
     470:	18fa      	adds	r2, r7, r3
     472:	230f      	movs	r3, #15
     474:	18fb      	adds	r3, r7, r3
     476:	7812      	ldrb	r2, [r2, #0]
     478:	781b      	ldrb	r3, [r3, #0]
     47a:	429a      	cmp	r2, r3
     47c:	d3de      	bcc.n	43c <_adc_set_config+0x88>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     47e:	683b      	ldr	r3, [r7, #0]
     480:	89db      	ldrh	r3, [r3, #14]
     482:	0018      	movs	r0, r3
     484:	4ba7      	ldr	r3, [pc, #668]	; (724 <_adc_set_config+0x370>)
     486:	4798      	blx	r3
     488:	e009      	b.n	49e <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
     48a:	683b      	ldr	r3, [r7, #0]
     48c:	7b1b      	ldrb	r3, [r3, #12]
     48e:	0018      	movs	r0, r3
     490:	4ba4      	ldr	r3, [pc, #656]	; (724 <_adc_set_config+0x370>)
     492:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
     494:	683b      	ldr	r3, [r7, #0]
     496:	89db      	ldrh	r3, [r3, #14]
     498:	0018      	movs	r0, r3
     49a:	4ba2      	ldr	r3, [pc, #648]	; (724 <_adc_set_config+0x370>)
     49c:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     49e:	683b      	ldr	r3, [r7, #0]
     4a0:	7d5b      	ldrb	r3, [r3, #21]
     4a2:	009b      	lsls	r3, r3, #2
     4a4:	b2da      	uxtb	r2, r3
     4a6:	693b      	ldr	r3, [r7, #16]
     4a8:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     4aa:	683b      	ldr	r3, [r7, #0]
     4ac:	7d9b      	ldrb	r3, [r3, #22]
     4ae:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     4b0:	b25a      	sxtb	r2, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);
     4b2:	683b      	ldr	r3, [r7, #0]
     4b4:	785b      	ldrb	r3, [r3, #1]

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
     4b6:	b25b      	sxtb	r3, r3
     4b8:	4313      	orrs	r3, r2
     4ba:	b25b      	sxtb	r3, r3
     4bc:	b2da      	uxtb	r2, r3
     4be:	693b      	ldr	r3, [r7, #16]
     4c0:	705a      	strb	r2, [r3, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     4c2:	683b      	ldr	r3, [r7, #0]
     4c4:	791b      	ldrb	r3, [r3, #4]
     4c6:	2b34      	cmp	r3, #52	; 0x34
     4c8:	d846      	bhi.n	558 <_adc_set_config+0x1a4>
     4ca:	009a      	lsls	r2, r3, #2
     4cc:	4b96      	ldr	r3, [pc, #600]	; (728 <_adc_set_config+0x374>)
     4ce:	18d3      	adds	r3, r2, r3
     4d0:	681b      	ldr	r3, [r3, #0]
     4d2:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     4d4:	231f      	movs	r3, #31
     4d6:	18fb      	adds	r3, r7, r3
     4d8:	683a      	ldr	r2, [r7, #0]
     4da:	7c52      	ldrb	r2, [r2, #17]
     4dc:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
     4de:	2317      	movs	r3, #23
     4e0:	18fb      	adds	r3, r7, r3
     4e2:	683a      	ldr	r2, [r7, #0]
     4e4:	7c12      	ldrb	r2, [r2, #16]
     4e6:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4e8:	2310      	movs	r3, #16
     4ea:	61bb      	str	r3, [r7, #24]
		break;
     4ec:	e036      	b.n	55c <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     4ee:	231f      	movs	r3, #31
     4f0:	18fb      	adds	r3, r7, r3
     4f2:	2201      	movs	r2, #1
     4f4:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     4f6:	2317      	movs	r3, #23
     4f8:	18fb      	adds	r3, r7, r3
     4fa:	2202      	movs	r2, #2
     4fc:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     4fe:	2310      	movs	r3, #16
     500:	61bb      	str	r3, [r7, #24]
		break;
     502:	e02b      	b.n	55c <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     504:	231f      	movs	r3, #31
     506:	18fb      	adds	r3, r7, r3
     508:	2202      	movs	r2, #2
     50a:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     50c:	2317      	movs	r3, #23
     50e:	18fb      	adds	r3, r7, r3
     510:	2204      	movs	r2, #4
     512:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     514:	2310      	movs	r3, #16
     516:	61bb      	str	r3, [r7, #24]
		break;
     518:	e020      	b.n	55c <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     51a:	231f      	movs	r3, #31
     51c:	18fb      	adds	r3, r7, r3
     51e:	2201      	movs	r2, #1
     520:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     522:	2317      	movs	r3, #23
     524:	18fb      	adds	r3, r7, r3
     526:	2206      	movs	r2, #6
     528:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     52a:	2310      	movs	r3, #16
     52c:	61bb      	str	r3, [r7, #24]
		break;
     52e:	e015      	b.n	55c <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     530:	231f      	movs	r3, #31
     532:	18fb      	adds	r3, r7, r3
     534:	2200      	movs	r2, #0
     536:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     538:	2317      	movs	r3, #23
     53a:	18fb      	adds	r3, r7, r3
     53c:	2208      	movs	r2, #8
     53e:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     540:	2310      	movs	r3, #16
     542:	61bb      	str	r3, [r7, #24]
		break;
     544:	e00a      	b.n	55c <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     546:	2330      	movs	r3, #48	; 0x30
     548:	61bb      	str	r3, [r7, #24]
		break;
     54a:	e007      	b.n	55c <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     54c:	2320      	movs	r3, #32
     54e:	61bb      	str	r3, [r7, #24]
		break;
     550:	e004      	b.n	55c <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     552:	2300      	movs	r3, #0
     554:	61bb      	str	r3, [r7, #24]
		break;
     556:	e001      	b.n	55c <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
     558:	2317      	movs	r3, #23
     55a:	e1ae      	b.n	8ba <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     55c:	231f      	movs	r3, #31
     55e:	18fb      	adds	r3, r7, r3
     560:	781b      	ldrb	r3, [r3, #0]
     562:	011b      	lsls	r3, r3, #4
     564:	b2db      	uxtb	r3, r3
     566:	2270      	movs	r2, #112	; 0x70
     568:	4013      	ands	r3, r2
     56a:	b2da      	uxtb	r2, r3
     56c:	2317      	movs	r3, #23
     56e:	18fb      	adds	r3, r7, r3
     570:	781b      	ldrb	r3, [r3, #0]
     572:	4313      	orrs	r3, r2
     574:	b2da      	uxtb	r2, r3
     576:	693b      	ldr	r3, [r7, #16]
     578:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     57a:	683b      	ldr	r3, [r7, #0]
     57c:	7ddb      	ldrb	r3, [r3, #23]
     57e:	2b3f      	cmp	r3, #63	; 0x3f
     580:	d901      	bls.n	586 <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
     582:	2317      	movs	r3, #23
     584:	e199      	b.n	8ba <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
     586:	683b      	ldr	r3, [r7, #0]
     588:	7dda      	ldrb	r2, [r3, #23]
	/* Check validity of sample length value */
	if (config->sample_length > 63) {
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     58a:	693b      	ldr	r3, [r7, #16]
     58c:	70da      	strb	r2, [r3, #3]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     58e:	46c0      	nop			; (mov r8, r8)
     590:	687b      	ldr	r3, [r7, #4]
     592:	0018      	movs	r0, r3
     594:	4b65      	ldr	r3, [pc, #404]	; (72c <_adc_set_config+0x378>)
     596:	4798      	blx	r3
     598:	1e03      	subs	r3, r0, #0
     59a:	d1f9      	bne.n	590 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
     59c:	683b      	ldr	r3, [r7, #0]
     59e:	885a      	ldrh	r2, [r3, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     5a0:	69bb      	ldr	r3, [r7, #24]
     5a2:	b29b      	uxth	r3, r3
     5a4:	4313      	orrs	r3, r2
     5a6:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     5a8:	683b      	ldr	r3, [r7, #0]
     5aa:	2124      	movs	r1, #36	; 0x24
     5ac:	5c5b      	ldrb	r3, [r3, r1]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     5ae:	b29b      	uxth	r3, r3
     5b0:	00db      	lsls	r3, r3, #3
     5b2:	b29b      	uxth	r3, r3
     5b4:	4313      	orrs	r3, r2
     5b6:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     5b8:	683b      	ldr	r3, [r7, #0]
     5ba:	7d1b      	ldrb	r3, [r3, #20]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     5bc:	b29b      	uxth	r3, r3
     5be:	009b      	lsls	r3, r3, #2
     5c0:	b29b      	uxth	r3, r3
     5c2:	4313      	orrs	r3, r2
     5c4:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     5c6:	683b      	ldr	r3, [r7, #0]
     5c8:	7c9b      	ldrb	r3, [r3, #18]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     5ca:	b29b      	uxth	r3, r3
     5cc:	18db      	adds	r3, r3, r3
     5ce:	b29b      	uxth	r3, r3
     5d0:	4313      	orrs	r3, r2
     5d2:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     5d4:	683b      	ldr	r3, [r7, #0]
     5d6:	7cdb      	ldrb	r3, [r3, #19]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     5d8:	b29b      	uxth	r3, r3
     5da:	4313      	orrs	r3, r2
     5dc:	b29a      	uxth	r2, r3
     5de:	693b      	ldr	r3, [r7, #16]
     5e0:	809a      	strh	r2, [r3, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     5e2:	683b      	ldr	r3, [r7, #0]
     5e4:	7e1b      	ldrb	r3, [r3, #24]
     5e6:	2b00      	cmp	r3, #0
     5e8:	d100      	bne.n	5ec <_adc_set_config+0x238>
     5ea:	e0c4      	b.n	776 <_adc_set_config+0x3c2>
		switch (resolution) {
     5ec:	69bb      	ldr	r3, [r7, #24]
     5ee:	2b10      	cmp	r3, #16
     5f0:	d100      	bne.n	5f4 <_adc_set_config+0x240>
     5f2:	e076      	b.n	6e2 <_adc_set_config+0x32e>
     5f4:	d802      	bhi.n	5fc <_adc_set_config+0x248>
     5f6:	2b00      	cmp	r3, #0
     5f8:	d04d      	beq.n	696 <_adc_set_config+0x2e2>
     5fa:	e0bc      	b.n	776 <_adc_set_config+0x3c2>
     5fc:	2b20      	cmp	r3, #32
     5fe:	d023      	beq.n	648 <_adc_set_config+0x294>
     600:	2b30      	cmp	r3, #48	; 0x30
     602:	d000      	beq.n	606 <_adc_set_config+0x252>
     604:	e0b7      	b.n	776 <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     606:	683b      	ldr	r3, [r7, #0]
     608:	7cdb      	ldrb	r3, [r3, #19]
     60a:	2b00      	cmp	r3, #0
     60c:	d011      	beq.n	632 <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
     60e:	683b      	ldr	r3, [r7, #0]
     610:	69db      	ldr	r3, [r3, #28]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
     612:	2b7f      	cmp	r3, #127	; 0x7f
     614:	dc0b      	bgt.n	62e <_adc_set_config+0x27a>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     616:	683b      	ldr	r3, [r7, #0]
     618:	69db      	ldr	r3, [r3, #28]
	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
     61a:	3380      	adds	r3, #128	; 0x80
     61c:	db07      	blt.n	62e <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
     61e:	683b      	ldr	r3, [r7, #0]
     620:	6a1b      	ldr	r3, [r3, #32]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
     622:	2b7f      	cmp	r3, #127	; 0x7f
     624:	dc03      	bgt.n	62e <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
     626:	683b      	ldr	r3, [r7, #0]
     628:	6a1b      	ldr	r3, [r3, #32]
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
     62a:	3380      	adds	r3, #128	; 0x80
     62c:	da01      	bge.n	632 <_adc_set_config+0x27e>
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     62e:	2317      	movs	r3, #23
     630:	e143      	b.n	8ba <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
     632:	683b      	ldr	r3, [r7, #0]
     634:	69db      	ldr	r3, [r3, #28]
     636:	2bff      	cmp	r3, #255	; 0xff
     638:	dc04      	bgt.n	644 <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
     63a:	683b      	ldr	r3, [r7, #0]
     63c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
     63e:	2bff      	cmp	r3, #255	; 0xff
     640:	dc00      	bgt.n	644 <_adc_set_config+0x290>
     642:	e091      	b.n	768 <_adc_set_config+0x3b4>
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     644:	2317      	movs	r3, #23
     646:	e138      	b.n	8ba <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     648:	683b      	ldr	r3, [r7, #0]
     64a:	7cdb      	ldrb	r3, [r3, #19]
     64c:	2b00      	cmp	r3, #0
     64e:	d015      	beq.n	67c <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
     650:	683b      	ldr	r3, [r7, #0]
     652:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
     654:	4a36      	ldr	r2, [pc, #216]	; (730 <_adc_set_config+0x37c>)
     656:	4293      	cmp	r3, r2
     658:	dc0e      	bgt.n	678 <_adc_set_config+0x2c4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     65a:	683b      	ldr	r3, [r7, #0]
     65c:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
     65e:	4a35      	ldr	r2, [pc, #212]	; (734 <_adc_set_config+0x380>)
     660:	4293      	cmp	r3, r2
     662:	db09      	blt.n	678 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     664:	683b      	ldr	r3, [r7, #0]
     666:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
     668:	4a31      	ldr	r2, [pc, #196]	; (730 <_adc_set_config+0x37c>)
     66a:	4293      	cmp	r3, r2
     66c:	dc04      	bgt.n	678 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
     66e:	683b      	ldr	r3, [r7, #0]
     670:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
     672:	4a30      	ldr	r2, [pc, #192]	; (734 <_adc_set_config+0x380>)
     674:	4293      	cmp	r3, r2
     676:	da01      	bge.n	67c <_adc_set_config+0x2c8>
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     678:	2317      	movs	r3, #23
     67a:	e11e      	b.n	8ba <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
     67c:	683b      	ldr	r3, [r7, #0]
     67e:	69db      	ldr	r3, [r3, #28]
     680:	4a2d      	ldr	r2, [pc, #180]	; (738 <_adc_set_config+0x384>)
     682:	4293      	cmp	r3, r2
     684:	dc05      	bgt.n	692 <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
     686:	683b      	ldr	r3, [r7, #0]
     688:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
     68a:	4a2b      	ldr	r2, [pc, #172]	; (738 <_adc_set_config+0x384>)
     68c:	4293      	cmp	r3, r2
     68e:	dc00      	bgt.n	692 <_adc_set_config+0x2de>
     690:	e06c      	b.n	76c <_adc_set_config+0x3b8>
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     692:	2317      	movs	r3, #23
     694:	e111      	b.n	8ba <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     696:	683b      	ldr	r3, [r7, #0]
     698:	7cdb      	ldrb	r3, [r3, #19]
     69a:	2b00      	cmp	r3, #0
     69c:	d015      	beq.n	6ca <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
     69e:	683b      	ldr	r3, [r7, #0]
     6a0:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
     6a2:	4a26      	ldr	r2, [pc, #152]	; (73c <_adc_set_config+0x388>)
     6a4:	4293      	cmp	r3, r2
     6a6:	dc0e      	bgt.n	6c6 <_adc_set_config+0x312>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     6a8:	683b      	ldr	r3, [r7, #0]
     6aa:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
     6ac:	4a24      	ldr	r2, [pc, #144]	; (740 <_adc_set_config+0x38c>)
     6ae:	4293      	cmp	r3, r2
     6b0:	db09      	blt.n	6c6 <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
     6b2:	683b      	ldr	r3, [r7, #0]
     6b4:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
     6b6:	4a21      	ldr	r2, [pc, #132]	; (73c <_adc_set_config+0x388>)
     6b8:	4293      	cmp	r3, r2
     6ba:	dc04      	bgt.n	6c6 <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
     6bc:	683b      	ldr	r3, [r7, #0]
     6be:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
     6c0:	4a1f      	ldr	r2, [pc, #124]	; (740 <_adc_set_config+0x38c>)
     6c2:	4293      	cmp	r3, r2
     6c4:	da01      	bge.n	6ca <_adc_set_config+0x316>
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     6c6:	2317      	movs	r3, #23
     6c8:	e0f7      	b.n	8ba <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
     6ca:	683b      	ldr	r3, [r7, #0]
     6cc:	69db      	ldr	r3, [r3, #28]
     6ce:	4a1d      	ldr	r2, [pc, #116]	; (744 <_adc_set_config+0x390>)
     6d0:	4293      	cmp	r3, r2
     6d2:	dc04      	bgt.n	6de <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
     6d4:	683b      	ldr	r3, [r7, #0]
     6d6:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
     6d8:	4a1a      	ldr	r2, [pc, #104]	; (744 <_adc_set_config+0x390>)
     6da:	4293      	cmp	r3, r2
     6dc:	dd48      	ble.n	770 <_adc_set_config+0x3bc>
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     6de:	2317      	movs	r3, #23
     6e0:	e0eb      	b.n	8ba <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     6e2:	683b      	ldr	r3, [r7, #0]
     6e4:	7cdb      	ldrb	r3, [r3, #19]
     6e6:	2b00      	cmp	r3, #0
     6e8:	d032      	beq.n	750 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
     6ea:	683b      	ldr	r3, [r7, #0]
     6ec:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
     6ee:	4a16      	ldr	r2, [pc, #88]	; (748 <_adc_set_config+0x394>)
     6f0:	4293      	cmp	r3, r2
     6f2:	dc0e      	bgt.n	712 <_adc_set_config+0x35e>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     6f4:	683b      	ldr	r3, [r7, #0]
     6f6:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
     6f8:	4a14      	ldr	r2, [pc, #80]	; (74c <_adc_set_config+0x398>)
     6fa:	4293      	cmp	r3, r2
     6fc:	db09      	blt.n	712 <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
     6fe:	683b      	ldr	r3, [r7, #0]
     700:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
     702:	4a11      	ldr	r2, [pc, #68]	; (748 <_adc_set_config+0x394>)
     704:	4293      	cmp	r3, r2
     706:	dc04      	bgt.n	712 <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
     708:	683b      	ldr	r3, [r7, #0]
     70a:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
     70c:	4a0f      	ldr	r2, [pc, #60]	; (74c <_adc_set_config+0x398>)
     70e:	4293      	cmp	r3, r2
     710:	da1e      	bge.n	750 <_adc_set_config+0x39c>
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     712:	2317      	movs	r3, #23
     714:	e0d1      	b.n	8ba <_adc_set_config+0x506>
     716:	46c0      	nop			; (mov r8, r8)
     718:	0000018d 	.word	0x0000018d
     71c:	00005f69 	.word	0x00005f69
     720:	00005fad 	.word	0x00005fad
     724:	0000033d 	.word	0x0000033d
     728:	00009ae8 	.word	0x00009ae8
     72c:	00000269 	.word	0x00000269
     730:	000001ff 	.word	0x000001ff
     734:	fffffe00 	.word	0xfffffe00
     738:	000003ff 	.word	0x000003ff
     73c:	000007ff 	.word	0x000007ff
     740:	fffff800 	.word	0xfffff800
     744:	00000fff 	.word	0x00000fff
     748:	00007fff 	.word	0x00007fff
     74c:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
     750:	683b      	ldr	r3, [r7, #0]
     752:	69db      	ldr	r3, [r3, #28]
     754:	4a5b      	ldr	r2, [pc, #364]	; (8c4 <_adc_set_config+0x510>)
     756:	4293      	cmp	r3, r2
     758:	dc04      	bgt.n	764 <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
     75a:	683b      	ldr	r3, [r7, #0]
     75c:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
     75e:	4a59      	ldr	r2, [pc, #356]	; (8c4 <_adc_set_config+0x510>)
     760:	4293      	cmp	r3, r2
     762:	dd07      	ble.n	774 <_adc_set_config+0x3c0>
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
     764:	2317      	movs	r3, #23
     766:	e0a8      	b.n	8ba <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     768:	46c0      	nop			; (mov r8, r8)
     76a:	e004      	b.n	776 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     76c:	46c0      	nop			; (mov r8, r8)
     76e:	e002      	b.n	776 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     770:	46c0      	nop			; (mov r8, r8)
     772:	e000      	b.n	776 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
     774:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
     776:	46c0      	nop			; (mov r8, r8)
     778:	687b      	ldr	r3, [r7, #4]
     77a:	0018      	movs	r0, r3
     77c:	4b52      	ldr	r3, [pc, #328]	; (8c8 <_adc_set_config+0x514>)
     77e:	4798      	blx	r3
     780:	1e03      	subs	r3, r0, #0
     782:	d1f9      	bne.n	778 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
     784:	683b      	ldr	r3, [r7, #0]
     786:	7e1a      	ldrb	r2, [r3, #24]
     788:	693b      	ldr	r3, [r7, #16]
     78a:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
     78c:	46c0      	nop			; (mov r8, r8)
     78e:	687b      	ldr	r3, [r7, #4]
     790:	0018      	movs	r0, r3
     792:	4b4d      	ldr	r3, [pc, #308]	; (8c8 <_adc_set_config+0x514>)
     794:	4798      	blx	r3
     796:	1e03      	subs	r3, r0, #0
     798:	d1f9      	bne.n	78e <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
     79a:	683b      	ldr	r3, [r7, #0]
     79c:	69db      	ldr	r3, [r3, #28]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
     79e:	b29a      	uxth	r2, r3
     7a0:	693b      	ldr	r3, [r7, #16]
     7a2:	839a      	strh	r2, [r3, #28]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
     7a4:	46c0      	nop			; (mov r8, r8)
     7a6:	687b      	ldr	r3, [r7, #4]
     7a8:	0018      	movs	r0, r3
     7aa:	4b47      	ldr	r3, [pc, #284]	; (8c8 <_adc_set_config+0x514>)
     7ac:	4798      	blx	r3
     7ae:	1e03      	subs	r3, r0, #0
     7b0:	d1f9      	bne.n	7a6 <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
     7b2:	683b      	ldr	r3, [r7, #0]
     7b4:	6a1b      	ldr	r3, [r3, #32]
     7b6:	b29a      	uxth	r2, r3
     7b8:	693b      	ldr	r3, [r7, #16]
     7ba:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     7bc:	2314      	movs	r3, #20
     7be:	18fb      	adds	r3, r7, r3
     7c0:	683a      	ldr	r2, [r7, #0]
     7c2:	212c      	movs	r1, #44	; 0x2c
     7c4:	5c52      	ldrb	r2, [r2, r1]
     7c6:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
     7c8:	2314      	movs	r3, #20
     7ca:	18fb      	adds	r3, r7, r3
     7cc:	781b      	ldrb	r3, [r3, #0]
     7ce:	2b00      	cmp	r3, #0
     7d0:	d006      	beq.n	7e0 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
     7d2:	2314      	movs	r3, #20
     7d4:	18fb      	adds	r3, r7, r3
     7d6:	781a      	ldrb	r2, [r3, #0]
     7d8:	2314      	movs	r3, #20
     7da:	18fb      	adds	r3, r7, r3
     7dc:	3a01      	subs	r2, #1
     7de:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     7e0:	2314      	movs	r3, #20
     7e2:	18fb      	adds	r3, r7, r3
     7e4:	781b      	ldrb	r3, [r3, #0]
     7e6:	2b0f      	cmp	r3, #15
     7e8:	d804      	bhi.n	7f4 <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     7ea:	683b      	ldr	r3, [r7, #0]
     7ec:	222b      	movs	r2, #43	; 0x2b
     7ee:	5c9b      	ldrb	r3, [r3, r2]
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     7f0:	2b0f      	cmp	r3, #15
     7f2:	d901      	bls.n	7f8 <_adc_set_config+0x444>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
     7f4:	2317      	movs	r3, #23
     7f6:	e060      	b.n	8ba <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
     7f8:	46c0      	nop			; (mov r8, r8)
     7fa:	687b      	ldr	r3, [r7, #4]
     7fc:	0018      	movs	r0, r3
     7fe:	4b32      	ldr	r3, [pc, #200]	; (8c8 <_adc_set_config+0x514>)
     800:	4798      	blx	r3
     802:	1e03      	subs	r3, r0, #0
     804:	d1f9      	bne.n	7fa <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
     806:	683b      	ldr	r3, [r7, #0]
     808:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
     80a:	683a      	ldr	r2, [r7, #0]
     80c:	212b      	movs	r1, #43	; 0x2b
     80e:	5c52      	ldrb	r2, [r2, r1]
     810:	0512      	lsls	r2, r2, #20
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
     812:	4313      	orrs	r3, r2
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     814:	2214      	movs	r2, #20
     816:	18ba      	adds	r2, r7, r2
     818:	7812      	ldrb	r2, [r2, #0]
     81a:	0412      	lsls	r2, r2, #16

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
     81c:	4313      	orrs	r3, r2
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     81e:	683a      	ldr	r2, [r7, #0]
     820:	89d2      	ldrh	r2, [r2, #14]
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     822:	4313      	orrs	r3, r2
			config->negative_input |
			config->positive_input;
     824:	683a      	ldr	r2, [r7, #0]
     826:	7b12      	ldrb	r2, [r2, #12]
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
     828:	431a      	orrs	r2, r3
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
     82a:	693b      	ldr	r3, [r7, #16]
     82c:	611a      	str	r2, [r3, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
     82e:	683b      	ldr	r3, [r7, #0]
     830:	222a      	movs	r2, #42	; 0x2a
     832:	5c9a      	ldrb	r2, [r3, r2]
     834:	693b      	ldr	r3, [r7, #16]
     836:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
     838:	693b      	ldr	r3, [r7, #16]
     83a:	220f      	movs	r2, #15
     83c:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
     83e:	683b      	ldr	r3, [r7, #0]
     840:	2224      	movs	r2, #36	; 0x24
     842:	5c9b      	ldrb	r3, [r3, r2]
     844:	2b00      	cmp	r3, #0
     846:	d01e      	beq.n	886 <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     848:	683b      	ldr	r3, [r7, #0]
     84a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
     84c:	4a1f      	ldr	r2, [pc, #124]	; (8cc <_adc_set_config+0x518>)
     84e:	4293      	cmp	r3, r2
     850:	d901      	bls.n	856 <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
     852:	2317      	movs	r3, #23
     854:	e031      	b.n	8ba <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     856:	683b      	ldr	r3, [r7, #0]
     858:	8cda      	ldrh	r2, [r3, #38]	; 0x26
     85a:	693b      	ldr	r3, [r7, #16]
     85c:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     85e:	683b      	ldr	r3, [r7, #0]
     860:	2228      	movs	r2, #40	; 0x28
     862:	5e9b      	ldrsh	r3, [r3, r2]
     864:	4a1a      	ldr	r2, [pc, #104]	; (8d0 <_adc_set_config+0x51c>)
     866:	4293      	cmp	r3, r2
     868:	dc05      	bgt.n	876 <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
     86a:	683b      	ldr	r3, [r7, #0]
     86c:	2228      	movs	r2, #40	; 0x28
     86e:	5e9b      	ldrsh	r3, [r3, r2]
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
     870:	4a18      	ldr	r2, [pc, #96]	; (8d4 <_adc_set_config+0x520>)
     872:	4293      	cmp	r3, r2
     874:	da01      	bge.n	87a <_adc_set_config+0x4c6>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
     876:	2317      	movs	r3, #23
     878:	e01f      	b.n	8ba <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     87a:	683b      	ldr	r3, [r7, #0]
     87c:	2228      	movs	r2, #40	; 0x28
     87e:	5e9b      	ldrsh	r3, [r3, r2]
     880:	b29a      	uxth	r2, r3
     882:	693b      	ldr	r3, [r7, #16]
     884:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
     886:	4b14      	ldr	r3, [pc, #80]	; (8d8 <_adc_set_config+0x524>)
     888:	681b      	ldr	r3, [r3, #0]
     88a:	08db      	lsrs	r3, r3, #3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     88c:	b29b      	uxth	r3, r3
     88e:	021b      	lsls	r3, r3, #8
     890:	b29a      	uxth	r2, r3
     892:	23e0      	movs	r3, #224	; 0xe0
     894:	00db      	lsls	r3, r3, #3
     896:	4013      	ands	r3, r2
     898:	b29a      	uxth	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
     89a:	4b10      	ldr	r3, [pc, #64]	; (8dc <_adc_set_config+0x528>)
     89c:	685c      	ldr	r4, [r3, #4]
     89e:	681b      	ldr	r3, [r3, #0]
     8a0:	0161      	lsls	r1, r4, #5
     8a2:	0edd      	lsrs	r5, r3, #27
     8a4:	430d      	orrs	r5, r1
     8a6:	0ee6      	lsrs	r6, r4, #27
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
     8a8:	b2ab      	uxth	r3, r5
     8aa:	21ff      	movs	r1, #255	; 0xff
     8ac:	400b      	ands	r3, r1
     8ae:	b29b      	uxth	r3, r3
     8b0:	4313      	orrs	r3, r2
     8b2:	b29a      	uxth	r2, r3
     8b4:	693b      	ldr	r3, [r7, #16]
     8b6:	851a      	strh	r2, [r3, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
     8b8:	2300      	movs	r3, #0
}
     8ba:	0018      	movs	r0, r3
     8bc:	46bd      	mov	sp, r7
     8be:	b009      	add	sp, #36	; 0x24
     8c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     8c2:	46c0      	nop			; (mov r8, r8)
     8c4:	0000ffff 	.word	0x0000ffff
     8c8:	00000269 	.word	0x00000269
     8cc:	00000fff 	.word	0x00000fff
     8d0:	000007ff 	.word	0x000007ff
     8d4:	fffff800 	.word	0xfffff800
     8d8:	00806024 	.word	0x00806024
     8dc:	00806020 	.word	0x00806020

000008e0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     8e0:	b580      	push	{r7, lr}
     8e2:	b084      	sub	sp, #16
     8e4:	af00      	add	r7, sp, #0
     8e6:	60f8      	str	r0, [r7, #12]
     8e8:	60b9      	str	r1, [r7, #8]
     8ea:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     8ec:	68fb      	ldr	r3, [r7, #12]
     8ee:	68ba      	ldr	r2, [r7, #8]
     8f0:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
     8f2:	2380      	movs	r3, #128	; 0x80
     8f4:	025b      	lsls	r3, r3, #9
     8f6:	0019      	movs	r1, r3
     8f8:	2002      	movs	r0, #2
     8fa:	4b15      	ldr	r3, [pc, #84]	; (950 <adc_init+0x70>)
     8fc:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     8fe:	68bb      	ldr	r3, [r7, #8]
     900:	781b      	ldrb	r3, [r3, #0]
     902:	b2db      	uxtb	r3, r3
     904:	001a      	movs	r2, r3
     906:	2301      	movs	r3, #1
     908:	4013      	ands	r3, r2
     90a:	d001      	beq.n	910 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     90c:	2305      	movs	r3, #5
     90e:	e01a      	b.n	946 <adc_init+0x66>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     910:	68bb      	ldr	r3, [r7, #8]
     912:	781b      	ldrb	r3, [r3, #0]
     914:	b2db      	uxtb	r3, r3
     916:	001a      	movs	r2, r3
     918:	2302      	movs	r3, #2
     91a:	4013      	ands	r3, r2
     91c:	d001      	beq.n	922 <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     91e:	231c      	movs	r3, #28
     920:	e011      	b.n	946 <adc_init+0x66>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     922:	687b      	ldr	r3, [r7, #4]
     924:	785a      	ldrb	r2, [r3, #1]
     926:	68fb      	ldr	r3, [r7, #12]
     928:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     92a:	68fb      	ldr	r3, [r7, #12]
     92c:	791b      	ldrb	r3, [r3, #4]
     92e:	2b00      	cmp	r3, #0
     930:	d102      	bne.n	938 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
     932:	2001      	movs	r0, #1
     934:	4b07      	ldr	r3, [pc, #28]	; (954 <adc_init+0x74>)
     936:	4798      	blx	r3
		module_inst->software_trigger = false;
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
     938:	687a      	ldr	r2, [r7, #4]
     93a:	68fb      	ldr	r3, [r7, #12]
     93c:	0011      	movs	r1, r2
     93e:	0018      	movs	r0, r3
     940:	4b05      	ldr	r3, [pc, #20]	; (958 <adc_init+0x78>)
     942:	4798      	blx	r3
     944:	0003      	movs	r3, r0
}
     946:	0018      	movs	r0, r3
     948:	46bd      	mov	sp, r7
     94a:	b004      	add	sp, #16
     94c:	bd80      	pop	{r7, pc}
     94e:	46c0      	nop			; (mov r8, r8)
     950:	000001a5 	.word	0x000001a5
     954:	00000229 	.word	0x00000229
     958:	000003b5 	.word	0x000003b5

0000095c <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
     95c:	b580      	push	{r7, lr}
     95e:	b084      	sub	sp, #16
     960:	af00      	add	r7, sp, #0
     962:	0002      	movs	r2, r0
     964:	1dfb      	adds	r3, r7, #7
     966:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
     968:	230f      	movs	r3, #15
     96a:	18fb      	adds	r3, r7, r3
     96c:	1dfa      	adds	r2, r7, #7
     96e:	7812      	ldrb	r2, [r2, #0]
     970:	0952      	lsrs	r2, r2, #5
     972:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
     974:	230f      	movs	r3, #15
     976:	18fb      	adds	r3, r7, r3
     978:	781b      	ldrb	r3, [r3, #0]
     97a:	2b00      	cmp	r3, #0
     97c:	d10c      	bne.n	998 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     97e:	4b09      	ldr	r3, [pc, #36]	; (9a4 <_extint_get_eic_from_channel+0x48>)
     980:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
     982:	230f      	movs	r3, #15
     984:	18fb      	adds	r3, r7, r3
     986:	781b      	ldrb	r3, [r3, #0]
     988:	009b      	lsls	r3, r3, #2
     98a:	2210      	movs	r2, #16
     98c:	4694      	mov	ip, r2
     98e:	44bc      	add	ip, r7
     990:	4463      	add	r3, ip
     992:	3b08      	subs	r3, #8
     994:	681b      	ldr	r3, [r3, #0]
     996:	e000      	b.n	99a <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
     998:	2300      	movs	r3, #0
	}
}
     99a:	0018      	movs	r0, r3
     99c:	46bd      	mov	sp, r7
     99e:	b004      	add	sp, #16
     9a0:	bd80      	pop	{r7, pc}
     9a2:	46c0      	nop			; (mov r8, r8)
     9a4:	40001800 	.word	0x40001800

000009a8 <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
     9a8:	b580      	push	{r7, lr}
     9aa:	b084      	sub	sp, #16
     9ac:	af00      	add	r7, sp, #0
     9ae:	0002      	movs	r2, r0
     9b0:	1dfb      	adds	r3, r7, #7
     9b2:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     9b4:	1dfb      	adds	r3, r7, #7
     9b6:	781b      	ldrb	r3, [r3, #0]
     9b8:	0018      	movs	r0, r3
     9ba:	4b0b      	ldr	r3, [pc, #44]	; (9e8 <extint_chan_is_detected+0x40>)
     9bc:	4798      	blx	r3
     9be:	0003      	movs	r3, r0
     9c0:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     9c2:	1dfb      	adds	r3, r7, #7
     9c4:	781b      	ldrb	r3, [r3, #0]
     9c6:	221f      	movs	r2, #31
     9c8:	4013      	ands	r3, r2
     9ca:	2201      	movs	r2, #1
     9cc:	409a      	lsls	r2, r3
     9ce:	0013      	movs	r3, r2
     9d0:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
     9d2:	68fb      	ldr	r3, [r7, #12]
     9d4:	691b      	ldr	r3, [r3, #16]
     9d6:	68ba      	ldr	r2, [r7, #8]
     9d8:	4013      	ands	r3, r2
     9da:	1e5a      	subs	r2, r3, #1
     9dc:	4193      	sbcs	r3, r2
     9de:	b2db      	uxtb	r3, r3
}
     9e0:	0018      	movs	r0, r3
     9e2:	46bd      	mov	sp, r7
     9e4:	b004      	add	sp, #16
     9e6:	bd80      	pop	{r7, pc}
     9e8:	0000095d 	.word	0x0000095d

000009ec <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
     9ec:	b580      	push	{r7, lr}
     9ee:	b084      	sub	sp, #16
     9f0:	af00      	add	r7, sp, #0
     9f2:	0002      	movs	r2, r0
     9f4:	1dfb      	adds	r3, r7, #7
     9f6:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
     9f8:	1dfb      	adds	r3, r7, #7
     9fa:	781b      	ldrb	r3, [r3, #0]
     9fc:	0018      	movs	r0, r3
     9fe:	4b09      	ldr	r3, [pc, #36]	; (a24 <extint_chan_clear_detected+0x38>)
     a00:	4798      	blx	r3
     a02:	0003      	movs	r3, r0
     a04:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
     a06:	1dfb      	adds	r3, r7, #7
     a08:	781b      	ldrb	r3, [r3, #0]
     a0a:	221f      	movs	r2, #31
     a0c:	4013      	ands	r3, r2
     a0e:	2201      	movs	r2, #1
     a10:	409a      	lsls	r2, r3
     a12:	0013      	movs	r3, r2
     a14:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
     a16:	68fb      	ldr	r3, [r7, #12]
     a18:	68ba      	ldr	r2, [r7, #8]
     a1a:	611a      	str	r2, [r3, #16]
}
     a1c:	46c0      	nop			; (mov r8, r8)
     a1e:	46bd      	mov	sp, r7
     a20:	b004      	add	sp, #16
     a22:	bd80      	pop	{r7, pc}
     a24:	0000095d 	.word	0x0000095d

00000a28 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     a28:	b580      	push	{r7, lr}
     a2a:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     a2c:	4b15      	ldr	r3, [pc, #84]	; (a84 <EIC_Handler+0x5c>)
     a2e:	2200      	movs	r2, #0
     a30:	701a      	strb	r2, [r3, #0]
     a32:	e020      	b.n	a76 <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
     a34:	4b13      	ldr	r3, [pc, #76]	; (a84 <EIC_Handler+0x5c>)
     a36:	781b      	ldrb	r3, [r3, #0]
     a38:	0018      	movs	r0, r3
     a3a:	4b13      	ldr	r3, [pc, #76]	; (a88 <EIC_Handler+0x60>)
     a3c:	4798      	blx	r3
     a3e:	1e03      	subs	r3, r0, #0
     a40:	d013      	beq.n	a6a <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
     a42:	4b10      	ldr	r3, [pc, #64]	; (a84 <EIC_Handler+0x5c>)
     a44:	781b      	ldrb	r3, [r3, #0]
     a46:	0018      	movs	r0, r3
     a48:	4b10      	ldr	r3, [pc, #64]	; (a8c <EIC_Handler+0x64>)
     a4a:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     a4c:	4b0d      	ldr	r3, [pc, #52]	; (a84 <EIC_Handler+0x5c>)
     a4e:	781b      	ldrb	r3, [r3, #0]
     a50:	001a      	movs	r2, r3
     a52:	4b0f      	ldr	r3, [pc, #60]	; (a90 <EIC_Handler+0x68>)
     a54:	0092      	lsls	r2, r2, #2
     a56:	58d3      	ldr	r3, [r2, r3]
     a58:	2b00      	cmp	r3, #0
     a5a:	d006      	beq.n	a6a <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     a5c:	4b09      	ldr	r3, [pc, #36]	; (a84 <EIC_Handler+0x5c>)
     a5e:	781b      	ldrb	r3, [r3, #0]
     a60:	001a      	movs	r2, r3
     a62:	4b0b      	ldr	r3, [pc, #44]	; (a90 <EIC_Handler+0x68>)
     a64:	0092      	lsls	r2, r2, #2
     a66:	58d3      	ldr	r3, [r2, r3]
     a68:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     a6a:	4b06      	ldr	r3, [pc, #24]	; (a84 <EIC_Handler+0x5c>)
     a6c:	781b      	ldrb	r3, [r3, #0]
     a6e:	3301      	adds	r3, #1
     a70:	b2da      	uxtb	r2, r3
     a72:	4b04      	ldr	r3, [pc, #16]	; (a84 <EIC_Handler+0x5c>)
     a74:	701a      	strb	r2, [r3, #0]
     a76:	4b03      	ldr	r3, [pc, #12]	; (a84 <EIC_Handler+0x5c>)
     a78:	781b      	ldrb	r3, [r3, #0]
     a7a:	2b0f      	cmp	r3, #15
     a7c:	d9da      	bls.n	a34 <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     a7e:	46c0      	nop			; (mov r8, r8)
     a80:	46bd      	mov	sp, r7
     a82:	bd80      	pop	{r7, pc}
     a84:	20000220 	.word	0x20000220
     a88:	000009a9 	.word	0x000009a9
     a8c:	000009ed 	.word	0x000009ed
     a90:	20000224 	.word	0x20000224

00000a94 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     a94:	b580      	push	{r7, lr}
     a96:	b082      	sub	sp, #8
     a98:	af00      	add	r7, sp, #0
     a9a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     a9c:	687b      	ldr	r3, [r7, #4]
     a9e:	2200      	movs	r2, #0
     aa0:	701a      	strb	r2, [r3, #0]
}
     aa2:	46c0      	nop			; (mov r8, r8)
     aa4:	46bd      	mov	sp, r7
     aa6:	b002      	add	sp, #8
     aa8:	bd80      	pop	{r7, pc}
     aaa:	46c0      	nop			; (mov r8, r8)

00000aac <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     aac:	b580      	push	{r7, lr}
     aae:	b082      	sub	sp, #8
     ab0:	af00      	add	r7, sp, #0
     ab2:	0002      	movs	r2, r0
     ab4:	6039      	str	r1, [r7, #0]
     ab6:	1dfb      	adds	r3, r7, #7
     ab8:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     aba:	1dfb      	adds	r3, r7, #7
     abc:	781b      	ldrb	r3, [r3, #0]
     abe:	2b01      	cmp	r3, #1
     ac0:	d00a      	beq.n	ad8 <system_apb_clock_set_mask+0x2c>
     ac2:	2b02      	cmp	r3, #2
     ac4:	d00f      	beq.n	ae6 <system_apb_clock_set_mask+0x3a>
     ac6:	2b00      	cmp	r3, #0
     ac8:	d114      	bne.n	af4 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     aca:	4b0e      	ldr	r3, [pc, #56]	; (b04 <system_apb_clock_set_mask+0x58>)
     acc:	4a0d      	ldr	r2, [pc, #52]	; (b04 <system_apb_clock_set_mask+0x58>)
     ace:	6991      	ldr	r1, [r2, #24]
     ad0:	683a      	ldr	r2, [r7, #0]
     ad2:	430a      	orrs	r2, r1
     ad4:	619a      	str	r2, [r3, #24]
			break;
     ad6:	e00f      	b.n	af8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     ad8:	4b0a      	ldr	r3, [pc, #40]	; (b04 <system_apb_clock_set_mask+0x58>)
     ada:	4a0a      	ldr	r2, [pc, #40]	; (b04 <system_apb_clock_set_mask+0x58>)
     adc:	69d1      	ldr	r1, [r2, #28]
     ade:	683a      	ldr	r2, [r7, #0]
     ae0:	430a      	orrs	r2, r1
     ae2:	61da      	str	r2, [r3, #28]
			break;
     ae4:	e008      	b.n	af8 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     ae6:	4b07      	ldr	r3, [pc, #28]	; (b04 <system_apb_clock_set_mask+0x58>)
     ae8:	4a06      	ldr	r2, [pc, #24]	; (b04 <system_apb_clock_set_mask+0x58>)
     aea:	6a11      	ldr	r1, [r2, #32]
     aec:	683a      	ldr	r2, [r7, #0]
     aee:	430a      	orrs	r2, r1
     af0:	621a      	str	r2, [r3, #32]
			break;
     af2:	e001      	b.n	af8 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     af4:	2317      	movs	r3, #23
     af6:	e000      	b.n	afa <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     af8:	2300      	movs	r3, #0
}
     afa:	0018      	movs	r0, r3
     afc:	46bd      	mov	sp, r7
     afe:	b002      	add	sp, #8
     b00:	bd80      	pop	{r7, pc}
     b02:	46c0      	nop			; (mov r8, r8)
     b04:	40000400 	.word	0x40000400

00000b08 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     b08:	b580      	push	{r7, lr}
     b0a:	b082      	sub	sp, #8
     b0c:	af00      	add	r7, sp, #0
     b0e:	0002      	movs	r2, r0
     b10:	1dfb      	adds	r3, r7, #7
     b12:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     b14:	4b06      	ldr	r3, [pc, #24]	; (b30 <system_interrupt_enable+0x28>)
     b16:	1dfa      	adds	r2, r7, #7
     b18:	7812      	ldrb	r2, [r2, #0]
     b1a:	0011      	movs	r1, r2
     b1c:	221f      	movs	r2, #31
     b1e:	400a      	ands	r2, r1
     b20:	2101      	movs	r1, #1
     b22:	4091      	lsls	r1, r2
     b24:	000a      	movs	r2, r1
     b26:	601a      	str	r2, [r3, #0]
}
     b28:	46c0      	nop			; (mov r8, r8)
     b2a:	46bd      	mov	sp, r7
     b2c:	b002      	add	sp, #8
     b2e:	bd80      	pop	{r7, pc}
     b30:	e000e100 	.word	0xe000e100

00000b34 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
     b34:	b580      	push	{r7, lr}
     b36:	b082      	sub	sp, #8
     b38:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     b3a:	4b0f      	ldr	r3, [pc, #60]	; (b78 <extint_is_syncing+0x44>)
     b3c:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     b3e:	2300      	movs	r3, #0
     b40:	607b      	str	r3, [r7, #4]
     b42:	e011      	b.n	b68 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     b44:	687b      	ldr	r3, [r7, #4]
     b46:	009b      	lsls	r3, r3, #2
     b48:	2208      	movs	r2, #8
     b4a:	4694      	mov	ip, r2
     b4c:	44bc      	add	ip, r7
     b4e:	4463      	add	r3, ip
     b50:	3b08      	subs	r3, #8
     b52:	681b      	ldr	r3, [r3, #0]
     b54:	785b      	ldrb	r3, [r3, #1]
     b56:	b2db      	uxtb	r3, r3
     b58:	b25b      	sxtb	r3, r3
     b5a:	2b00      	cmp	r3, #0
     b5c:	da01      	bge.n	b62 <extint_is_syncing+0x2e>
			return true;
     b5e:	2301      	movs	r3, #1
     b60:	e006      	b.n	b70 <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     b62:	687b      	ldr	r3, [r7, #4]
     b64:	3301      	adds	r3, #1
     b66:	607b      	str	r3, [r7, #4]
     b68:	687b      	ldr	r3, [r7, #4]
     b6a:	2b00      	cmp	r3, #0
     b6c:	d0ea      	beq.n	b44 <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
     b6e:	2300      	movs	r3, #0
}
     b70:	0018      	movs	r0, r3
     b72:	46bd      	mov	sp, r7
     b74:	b002      	add	sp, #8
     b76:	bd80      	pop	{r7, pc}
     b78:	40001800 	.word	0x40001800

00000b7c <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     b7c:	b580      	push	{r7, lr}
     b7e:	b084      	sub	sp, #16
     b80:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     b82:	4b2d      	ldr	r3, [pc, #180]	; (c38 <_system_extint_init+0xbc>)
     b84:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
     b86:	2140      	movs	r1, #64	; 0x40
     b88:	2000      	movs	r0, #0
     b8a:	4b2c      	ldr	r3, [pc, #176]	; (c3c <_system_extint_init+0xc0>)
     b8c:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     b8e:	003b      	movs	r3, r7
     b90:	0018      	movs	r0, r3
     b92:	4b2b      	ldr	r3, [pc, #172]	; (c40 <_system_extint_init+0xc4>)
     b94:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
     b96:	003b      	movs	r3, r7
     b98:	2200      	movs	r2, #0
     b9a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     b9c:	003b      	movs	r3, r7
     b9e:	0019      	movs	r1, r3
     ba0:	2005      	movs	r0, #5
     ba2:	4b28      	ldr	r3, [pc, #160]	; (c44 <_system_extint_init+0xc8>)
     ba4:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     ba6:	2005      	movs	r0, #5
     ba8:	4b27      	ldr	r3, [pc, #156]	; (c48 <_system_extint_init+0xcc>)
     baa:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     bac:	2300      	movs	r3, #0
     bae:	60fb      	str	r3, [r7, #12]
     bb0:	e018      	b.n	be4 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     bb2:	68fb      	ldr	r3, [r7, #12]
     bb4:	009b      	lsls	r3, r3, #2
     bb6:	2210      	movs	r2, #16
     bb8:	4694      	mov	ip, r2
     bba:	44bc      	add	ip, r7
     bbc:	4463      	add	r3, ip
     bbe:	3b0c      	subs	r3, #12
     bc0:	681a      	ldr	r2, [r3, #0]
     bc2:	68fb      	ldr	r3, [r7, #12]
     bc4:	009b      	lsls	r3, r3, #2
     bc6:	2110      	movs	r1, #16
     bc8:	468c      	mov	ip, r1
     bca:	44bc      	add	ip, r7
     bcc:	4463      	add	r3, ip
     bce:	3b0c      	subs	r3, #12
     bd0:	681b      	ldr	r3, [r3, #0]
     bd2:	781b      	ldrb	r3, [r3, #0]
     bd4:	b2db      	uxtb	r3, r3
     bd6:	2101      	movs	r1, #1
     bd8:	430b      	orrs	r3, r1
     bda:	b2db      	uxtb	r3, r3
     bdc:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     bde:	68fb      	ldr	r3, [r7, #12]
     be0:	3301      	adds	r3, #1
     be2:	60fb      	str	r3, [r7, #12]
     be4:	68fb      	ldr	r3, [r7, #12]
     be6:	2b00      	cmp	r3, #0
     be8:	d0e3      	beq.n	bb2 <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
     bea:	46c0      	nop			; (mov r8, r8)
     bec:	4b17      	ldr	r3, [pc, #92]	; (c4c <_system_extint_init+0xd0>)
     bee:	4798      	blx	r3
     bf0:	1e03      	subs	r3, r0, #0
     bf2:	d1fb      	bne.n	bec <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     bf4:	230b      	movs	r3, #11
     bf6:	18fb      	adds	r3, r7, r3
     bf8:	2200      	movs	r2, #0
     bfa:	701a      	strb	r2, [r3, #0]
     bfc:	e00d      	b.n	c1a <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
     bfe:	230b      	movs	r3, #11
     c00:	18fb      	adds	r3, r7, r3
     c02:	781a      	ldrb	r2, [r3, #0]
     c04:	4b12      	ldr	r3, [pc, #72]	; (c50 <_system_extint_init+0xd4>)
     c06:	0092      	lsls	r2, r2, #2
     c08:	2100      	movs	r1, #0
     c0a:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     c0c:	230b      	movs	r3, #11
     c0e:	18fb      	adds	r3, r7, r3
     c10:	781a      	ldrb	r2, [r3, #0]
     c12:	230b      	movs	r3, #11
     c14:	18fb      	adds	r3, r7, r3
     c16:	3201      	adds	r2, #1
     c18:	701a      	strb	r2, [r3, #0]
     c1a:	230b      	movs	r3, #11
     c1c:	18fb      	adds	r3, r7, r3
     c1e:	781b      	ldrb	r3, [r3, #0]
     c20:	2b0f      	cmp	r3, #15
     c22:	d9ec      	bls.n	bfe <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
     c24:	2004      	movs	r0, #4
     c26:	4b0b      	ldr	r3, [pc, #44]	; (c54 <_system_extint_init+0xd8>)
     c28:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
     c2a:	4b0b      	ldr	r3, [pc, #44]	; (c58 <_system_extint_init+0xdc>)
     c2c:	4798      	blx	r3
}
     c2e:	46c0      	nop			; (mov r8, r8)
     c30:	46bd      	mov	sp, r7
     c32:	b004      	add	sp, #16
     c34:	bd80      	pop	{r7, pc}
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	40001800 	.word	0x40001800
     c3c:	00000aad 	.word	0x00000aad
     c40:	00000a95 	.word	0x00000a95
     c44:	00005f69 	.word	0x00005f69
     c48:	00005fad 	.word	0x00005fad
     c4c:	00000b35 	.word	0x00000b35
     c50:	20000224 	.word	0x20000224
     c54:	00000b09 	.word	0x00000b09
     c58:	00000c5d 	.word	0x00000c5d

00000c5c <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
     c5c:	b580      	push	{r7, lr}
     c5e:	b082      	sub	sp, #8
     c60:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
     c62:	4b15      	ldr	r3, [pc, #84]	; (cb8 <_extint_enable+0x5c>)
     c64:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     c66:	2300      	movs	r3, #0
     c68:	607b      	str	r3, [r7, #4]
     c6a:	e018      	b.n	c9e <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     c6c:	687b      	ldr	r3, [r7, #4]
     c6e:	009b      	lsls	r3, r3, #2
     c70:	2208      	movs	r2, #8
     c72:	4694      	mov	ip, r2
     c74:	44bc      	add	ip, r7
     c76:	4463      	add	r3, ip
     c78:	3b08      	subs	r3, #8
     c7a:	681a      	ldr	r2, [r3, #0]
     c7c:	687b      	ldr	r3, [r7, #4]
     c7e:	009b      	lsls	r3, r3, #2
     c80:	2108      	movs	r1, #8
     c82:	468c      	mov	ip, r1
     c84:	44bc      	add	ip, r7
     c86:	4463      	add	r3, ip
     c88:	3b08      	subs	r3, #8
     c8a:	681b      	ldr	r3, [r3, #0]
     c8c:	781b      	ldrb	r3, [r3, #0]
     c8e:	b2db      	uxtb	r3, r3
     c90:	2102      	movs	r1, #2
     c92:	430b      	orrs	r3, r1
     c94:	b2db      	uxtb	r3, r3
     c96:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
     c98:	687b      	ldr	r3, [r7, #4]
     c9a:	3301      	adds	r3, #1
     c9c:	607b      	str	r3, [r7, #4]
     c9e:	687b      	ldr	r3, [r7, #4]
     ca0:	2b00      	cmp	r3, #0
     ca2:	d0e3      	beq.n	c6c <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
     ca4:	46c0      	nop			; (mov r8, r8)
     ca6:	4b05      	ldr	r3, [pc, #20]	; (cbc <_extint_enable+0x60>)
     ca8:	4798      	blx	r3
     caa:	1e03      	subs	r3, r0, #0
     cac:	d1fb      	bne.n	ca6 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	46bd      	mov	sp, r7
     cb2:	b002      	add	sp, #8
     cb4:	bd80      	pop	{r7, pc}
     cb6:	46c0      	nop			; (mov r8, r8)
     cb8:	40001800 	.word	0x40001800
     cbc:	00000b35 	.word	0x00000b35

00000cc0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     cc0:	b580      	push	{r7, lr}
     cc2:	b082      	sub	sp, #8
     cc4:	af00      	add	r7, sp, #0
     cc6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     cc8:	687b      	ldr	r3, [r7, #4]
     cca:	2280      	movs	r2, #128	; 0x80
     ccc:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     cce:	687b      	ldr	r3, [r7, #4]
     cd0:	2200      	movs	r2, #0
     cd2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     cd4:	687b      	ldr	r3, [r7, #4]
     cd6:	2201      	movs	r2, #1
     cd8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     cda:	687b      	ldr	r3, [r7, #4]
     cdc:	2200      	movs	r2, #0
     cde:	70da      	strb	r2, [r3, #3]
}
     ce0:	46c0      	nop			; (mov r8, r8)
     ce2:	46bd      	mov	sp, r7
     ce4:	b002      	add	sp, #8
     ce6:	bd80      	pop	{r7, pc}

00000ce8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ce8:	b580      	push	{r7, lr}
     cea:	b084      	sub	sp, #16
     cec:	af00      	add	r7, sp, #0
     cee:	0002      	movs	r2, r0
     cf0:	6039      	str	r1, [r7, #0]
     cf2:	1dfb      	adds	r3, r7, #7
     cf4:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     cf6:	230c      	movs	r3, #12
     cf8:	18fb      	adds	r3, r7, r3
     cfa:	0018      	movs	r0, r3
     cfc:	4b10      	ldr	r3, [pc, #64]	; (d40 <port_pin_set_config+0x58>)
     cfe:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     d00:	230c      	movs	r3, #12
     d02:	18fb      	adds	r3, r7, r3
     d04:	2280      	movs	r2, #128	; 0x80
     d06:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     d08:	683b      	ldr	r3, [r7, #0]
     d0a:	781a      	ldrb	r2, [r3, #0]
     d0c:	230c      	movs	r3, #12
     d0e:	18fb      	adds	r3, r7, r3
     d10:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     d12:	683b      	ldr	r3, [r7, #0]
     d14:	785a      	ldrb	r2, [r3, #1]
     d16:	230c      	movs	r3, #12
     d18:	18fb      	adds	r3, r7, r3
     d1a:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     d1c:	683b      	ldr	r3, [r7, #0]
     d1e:	789a      	ldrb	r2, [r3, #2]
     d20:	230c      	movs	r3, #12
     d22:	18fb      	adds	r3, r7, r3
     d24:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     d26:	230c      	movs	r3, #12
     d28:	18fa      	adds	r2, r7, r3
     d2a:	1dfb      	adds	r3, r7, #7
     d2c:	781b      	ldrb	r3, [r3, #0]
     d2e:	0011      	movs	r1, r2
     d30:	0018      	movs	r0, r3
     d32:	4b04      	ldr	r3, [pc, #16]	; (d44 <port_pin_set_config+0x5c>)
     d34:	4798      	blx	r3
}
     d36:	46c0      	nop			; (mov r8, r8)
     d38:	46bd      	mov	sp, r7
     d3a:	b004      	add	sp, #16
     d3c:	bd80      	pop	{r7, pc}
     d3e:	46c0      	nop			; (mov r8, r8)
     d40:	00000cc1 	.word	0x00000cc1
     d44:	0000629d 	.word	0x0000629d

00000d48 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     d48:	b580      	push	{r7, lr}
     d4a:	b082      	sub	sp, #8
     d4c:	af00      	add	r7, sp, #0
     d4e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     d50:	687b      	ldr	r3, [r7, #4]
     d52:	2200      	movs	r2, #0
     d54:	701a      	strb	r2, [r3, #0]
}
     d56:	46c0      	nop			; (mov r8, r8)
     d58:	46bd      	mov	sp, r7
     d5a:	b002      	add	sp, #8
     d5c:	bd80      	pop	{r7, pc}
     d5e:	46c0      	nop			; (mov r8, r8)

00000d60 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
     d60:	b580      	push	{r7, lr}
     d62:	b082      	sub	sp, #8
     d64:	af00      	add	r7, sp, #0
     d66:	0002      	movs	r2, r0
     d68:	6039      	str	r1, [r7, #0]
     d6a:	1dfb      	adds	r3, r7, #7
     d6c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
     d6e:	1dfb      	adds	r3, r7, #7
     d70:	781b      	ldrb	r3, [r3, #0]
     d72:	2b01      	cmp	r3, #1
     d74:	d00a      	beq.n	d8c <system_apb_clock_set_mask+0x2c>
     d76:	2b02      	cmp	r3, #2
     d78:	d00f      	beq.n	d9a <system_apb_clock_set_mask+0x3a>
     d7a:	2b00      	cmp	r3, #0
     d7c:	d114      	bne.n	da8 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     d7e:	4b0e      	ldr	r3, [pc, #56]	; (db8 <system_apb_clock_set_mask+0x58>)
     d80:	4a0d      	ldr	r2, [pc, #52]	; (db8 <system_apb_clock_set_mask+0x58>)
     d82:	6991      	ldr	r1, [r2, #24]
     d84:	683a      	ldr	r2, [r7, #0]
     d86:	430a      	orrs	r2, r1
     d88:	619a      	str	r2, [r3, #24]
			break;
     d8a:	e00f      	b.n	dac <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
     d8c:	4b0a      	ldr	r3, [pc, #40]	; (db8 <system_apb_clock_set_mask+0x58>)
     d8e:	4a0a      	ldr	r2, [pc, #40]	; (db8 <system_apb_clock_set_mask+0x58>)
     d90:	69d1      	ldr	r1, [r2, #28]
     d92:	683a      	ldr	r2, [r7, #0]
     d94:	430a      	orrs	r2, r1
     d96:	61da      	str	r2, [r3, #28]
			break;
     d98:	e008      	b.n	dac <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     d9a:	4b07      	ldr	r3, [pc, #28]	; (db8 <system_apb_clock_set_mask+0x58>)
     d9c:	4a06      	ldr	r2, [pc, #24]	; (db8 <system_apb_clock_set_mask+0x58>)
     d9e:	6a11      	ldr	r1, [r2, #32]
     da0:	683a      	ldr	r2, [r7, #0]
     da2:	430a      	orrs	r2, r1
     da4:	621a      	str	r2, [r3, #32]
			break;
     da6:	e001      	b.n	dac <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     da8:	2317      	movs	r3, #23
     daa:	e000      	b.n	dae <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
     dac:	2300      	movs	r3, #0
}
     dae:	0018      	movs	r0, r3
     db0:	46bd      	mov	sp, r7
     db2:	b002      	add	sp, #8
     db4:	bd80      	pop	{r7, pc}
     db6:	46c0      	nop			; (mov r8, r8)
     db8:	40000400 	.word	0x40000400

00000dbc <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
     dbc:	b580      	push	{r7, lr}
     dbe:	b082      	sub	sp, #8
     dc0:	af00      	add	r7, sp, #0
     dc2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     dc4:	687b      	ldr	r3, [r7, #4]
     dc6:	2280      	movs	r2, #128	; 0x80
     dc8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     dca:	687b      	ldr	r3, [r7, #4]
     dcc:	2200      	movs	r2, #0
     dce:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     dd0:	687b      	ldr	r3, [r7, #4]
     dd2:	2201      	movs	r2, #1
     dd4:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     dd6:	687b      	ldr	r3, [r7, #4]
     dd8:	2200      	movs	r2, #0
     dda:	70da      	strb	r2, [r3, #3]
}
     ddc:	46c0      	nop			; (mov r8, r8)
     dde:	46bd      	mov	sp, r7
     de0:	b002      	add	sp, #8
     de2:	bd80      	pop	{r7, pc}

00000de4 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
     de4:	b580      	push	{r7, lr}
     de6:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     de8:	4b05      	ldr	r3, [pc, #20]	; (e00 <system_is_debugger_present+0x1c>)
     dea:	789b      	ldrb	r3, [r3, #2]
     dec:	b2db      	uxtb	r3, r3
     dee:	001a      	movs	r2, r3
     df0:	2302      	movs	r3, #2
     df2:	4013      	ands	r3, r2
     df4:	1e5a      	subs	r2, r3, #1
     df6:	4193      	sbcs	r3, r2
     df8:	b2db      	uxtb	r3, r3
}
     dfa:	0018      	movs	r0, r3
     dfc:	46bd      	mov	sp, r7
     dfe:	bd80      	pop	{r7, pc}
     e00:	41002000 	.word	0x41002000

00000e04 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
     e04:	b580      	push	{r7, lr}
     e06:	b084      	sub	sp, #16
     e08:	af00      	add	r7, sp, #0
     e0a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     e0c:	687b      	ldr	r3, [r7, #4]
     e0e:	681b      	ldr	r3, [r3, #0]
     e10:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     e12:	68fb      	ldr	r3, [r7, #12]
     e14:	69db      	ldr	r3, [r3, #28]
     e16:	2207      	movs	r2, #7
     e18:	4013      	ands	r3, r2
     e1a:	1e5a      	subs	r2, r3, #1
     e1c:	4193      	sbcs	r3, r2
     e1e:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
     e20:	0018      	movs	r0, r3
     e22:	46bd      	mov	sp, r7
     e24:	b004      	add	sp, #16
     e26:	bd80      	pop	{r7, pc}

00000e28 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
     e28:	b580      	push	{r7, lr}
     e2a:	b082      	sub	sp, #8
     e2c:	af00      	add	r7, sp, #0
     e2e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     e30:	46c0      	nop			; (mov r8, r8)
     e32:	687b      	ldr	r3, [r7, #4]
     e34:	0018      	movs	r0, r3
     e36:	4b04      	ldr	r3, [pc, #16]	; (e48 <_i2c_master_wait_for_sync+0x20>)
     e38:	4798      	blx	r3
     e3a:	1e03      	subs	r3, r0, #0
     e3c:	d1f9      	bne.n	e32 <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
     e3e:	46c0      	nop			; (mov r8, r8)
     e40:	46bd      	mov	sp, r7
     e42:	b002      	add	sp, #8
     e44:	bd80      	pop	{r7, pc}
     e46:	46c0      	nop			; (mov r8, r8)
     e48:	00000e05 	.word	0x00000e05

00000e4c <_i2c_master_set_config>:
 *                                          with set GCLK frequency
 */
static enum status_code _i2c_master_set_config(
		struct i2c_master_module *const module,
		const struct i2c_master_config *const config)
{
     e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e4e:	b095      	sub	sp, #84	; 0x54
     e50:	af00      	add	r7, sp, #0
     e52:	60f8      	str	r0, [r7, #12]
     e54:	60b9      	str	r1, [r7, #8]
	Assert(module->hw);
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
     e56:	2300      	movs	r3, #0
     e58:	637b      	str	r3, [r7, #52]	; 0x34
	int32_t tmp_baud_hs = 0;
     e5a:	2300      	movs	r3, #0
     e5c:	64bb      	str	r3, [r7, #72]	; 0x48
	int32_t tmp_baudlow_hs = 0;
     e5e:	2300      	movs	r3, #0
     e60:	647b      	str	r3, [r7, #68]	; 0x44
	enum status_code tmp_status_code = STATUS_OK;
     e62:	233b      	movs	r3, #59	; 0x3b
     e64:	2208      	movs	r2, #8
     e66:	4694      	mov	ip, r2
     e68:	44bc      	add	ip, r7
     e6a:	4463      	add	r3, ip
     e6c:	2200      	movs	r2, #0
     e6e:	701a      	strb	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     e70:	68fb      	ldr	r3, [r7, #12]
     e72:	681b      	ldr	r3, [r3, #0]
     e74:	633b      	str	r3, [r7, #48]	; 0x30
	Sercom *const sercom_hw = module->hw;
     e76:	68fb      	ldr	r3, [r7, #12]
     e78:	681b      	ldr	r3, [r3, #0]
     e7a:	62fb      	str	r3, [r7, #44]	; 0x2c

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     e7c:	2323      	movs	r3, #35	; 0x23
     e7e:	2208      	movs	r2, #8
     e80:	18ba      	adds	r2, r7, r2
     e82:	18d4      	adds	r4, r2, r3
     e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     e86:	0018      	movs	r0, r3
     e88:	4bdb      	ldr	r3, [pc, #876]	; (11f8 <_i2c_master_set_config+0x3ac>)
     e8a:	4798      	blx	r3
     e8c:	0003      	movs	r3, r0
     e8e:	7023      	strb	r3, [r4, #0]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
     e90:	230c      	movs	r3, #12
     e92:	2208      	movs	r2, #8
     e94:	4694      	mov	ip, r2
     e96:	44bc      	add	ip, r7
     e98:	4463      	add	r3, ip
     e9a:	0018      	movs	r0, r3
     e9c:	4bd7      	ldr	r3, [pc, #860]	; (11fc <_i2c_master_set_config+0x3b0>)
     e9e:	4798      	blx	r3

	uint32_t pad0 = config->pinmux_pad0;
     ea0:	68bb      	ldr	r3, [r7, #8]
     ea2:	69db      	ldr	r3, [r3, #28]
     ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t pad1 = config->pinmux_pad1;
     ea6:	68bb      	ldr	r3, [r7, #8]
     ea8:	6a1b      	ldr	r3, [r3, #32]
     eaa:	63bb      	str	r3, [r7, #56]	; 0x38

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     eae:	2b00      	cmp	r3, #0
     eb0:	d106      	bne.n	ec0 <_i2c_master_set_config+0x74>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     eb4:	2100      	movs	r1, #0
     eb6:	0018      	movs	r0, r3
     eb8:	4bd1      	ldr	r3, [pc, #836]	; (1200 <_i2c_master_set_config+0x3b4>)
     eba:	4798      	blx	r3
     ebc:	0003      	movs	r3, r0
     ebe:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     ec2:	b2da      	uxtb	r2, r3
     ec4:	230c      	movs	r3, #12
     ec6:	2108      	movs	r1, #8
     ec8:	468c      	mov	ip, r1
     eca:	44bc      	add	ip, r7
     ecc:	4463      	add	r3, ip
     ece:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     ed0:	230c      	movs	r3, #12
     ed2:	2208      	movs	r2, #8
     ed4:	4694      	mov	ip, r2
     ed6:	44bc      	add	ip, r7
     ed8:	4463      	add	r3, ip
     eda:	2202      	movs	r2, #2
     edc:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     ede:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     ee0:	0c1b      	lsrs	r3, r3, #16
     ee2:	b2db      	uxtb	r3, r3
     ee4:	220c      	movs	r2, #12
     ee6:	2108      	movs	r1, #8
     ee8:	468c      	mov	ip, r1
     eea:	44bc      	add	ip, r7
     eec:	4462      	add	r2, ip
     eee:	0011      	movs	r1, r2
     ef0:	0018      	movs	r0, r3
     ef2:	4bc4      	ldr	r3, [pc, #784]	; (1204 <_i2c_master_set_config+0x3b8>)
     ef4:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ef8:	2b00      	cmp	r3, #0
     efa:	d106      	bne.n	f0a <_i2c_master_set_config+0xbe>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     efe:	2101      	movs	r1, #1
     f00:	0018      	movs	r0, r3
     f02:	4bbf      	ldr	r3, [pc, #764]	; (1200 <_i2c_master_set_config+0x3b4>)
     f04:	4798      	blx	r3
     f06:	0003      	movs	r3, r0
     f08:	63bb      	str	r3, [r7, #56]	; 0x38
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     f0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f0c:	b2da      	uxtb	r2, r3
     f0e:	230c      	movs	r3, #12
     f10:	2108      	movs	r1, #8
     f12:	468c      	mov	ip, r1
     f14:	44bc      	add	ip, r7
     f16:	4463      	add	r3, ip
     f18:	701a      	strb	r2, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     f1a:	230c      	movs	r3, #12
     f1c:	2208      	movs	r2, #8
     f1e:	4694      	mov	ip, r2
     f20:	44bc      	add	ip, r7
     f22:	4463      	add	r3, ip
     f24:	2202      	movs	r2, #2
     f26:	705a      	strb	r2, [r3, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f2a:	0c1b      	lsrs	r3, r3, #16
     f2c:	b2db      	uxtb	r3, r3
     f2e:	220c      	movs	r2, #12
     f30:	2108      	movs	r1, #8
     f32:	468c      	mov	ip, r1
     f34:	44bc      	add	ip, r7
     f36:	4462      	add	r2, ip
     f38:	0011      	movs	r1, r2
     f3a:	0018      	movs	r0, r3
     f3c:	4bb1      	ldr	r3, [pc, #708]	; (1204 <_i2c_master_set_config+0x3b8>)
     f3e:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     f40:	68bb      	ldr	r3, [r7, #8]
     f42:	8a9a      	ldrh	r2, [r3, #20]
     f44:	68fb      	ldr	r3, [r7, #12]
     f46:	80da      	strh	r2, [r3, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     f48:	68bb      	ldr	r3, [r7, #8]
     f4a:	8ada      	ldrh	r2, [r3, #22]
     f4c:	68fb      	ldr	r3, [r7, #12]
     f4e:	811a      	strh	r2, [r3, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f50:	68bb      	ldr	r3, [r7, #8]
     f52:	7e1b      	ldrb	r3, [r3, #24]
     f54:	2b00      	cmp	r3, #0
     f56:	d103      	bne.n	f60 <_i2c_master_set_config+0x114>
     f58:	4bab      	ldr	r3, [pc, #684]	; (1208 <_i2c_master_set_config+0x3bc>)
     f5a:	4798      	blx	r3
     f5c:	1e03      	subs	r3, r0, #0
     f5e:	d002      	beq.n	f66 <_i2c_master_set_config+0x11a>
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     f60:	2380      	movs	r3, #128	; 0x80
     f62:	64fb      	str	r3, [r7, #76]	; 0x4c
     f64:	e001      	b.n	f6a <_i2c_master_set_config+0x11e>
	} else {
		tmp_ctrla = 0;
     f66:	2300      	movs	r3, #0
     f68:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set start data hold timeout. */
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
     f6a:	68bb      	ldr	r3, [r7, #8]
     f6c:	691b      	ldr	r3, [r3, #16]
     f6e:	2b00      	cmp	r3, #0
     f70:	d004      	beq.n	f7c <_i2c_master_set_config+0x130>
		tmp_ctrla |= config->start_hold_time;
     f72:	68bb      	ldr	r3, [r7, #8]
     f74:	691b      	ldr	r3, [r3, #16]
     f76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     f78:	4313      	orrs	r3, r2
     f7a:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     f7c:	68bb      	ldr	r3, [r7, #8]
     f7e:	689b      	ldr	r3, [r3, #8]
     f80:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     f82:	4313      	orrs	r3, r2
     f84:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     f86:	68bb      	ldr	r3, [r7, #8]
     f88:	2224      	movs	r2, #36	; 0x24
     f8a:	5c9b      	ldrb	r3, [r3, r2]
     f8c:	2b00      	cmp	r3, #0
     f8e:	d004      	beq.n	f9a <_i2c_master_set_config+0x14e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     f90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     f92:	2280      	movs	r2, #128	; 0x80
     f94:	05d2      	lsls	r2, r2, #23
     f96:	4313      	orrs	r3, r2
     f98:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
     f9a:	68bb      	ldr	r3, [r7, #8]
     f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     f9e:	2b00      	cmp	r3, #0
     fa0:	d004      	beq.n	fac <_i2c_master_set_config+0x160>
		tmp_ctrla |= config->inactive_timeout;
     fa2:	68bb      	ldr	r3, [r7, #8]
     fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     fa6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     fa8:	4313      	orrs	r3, r2
     faa:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     fac:	68bb      	ldr	r3, [r7, #8]
     fae:	222c      	movs	r2, #44	; 0x2c
     fb0:	5c9b      	ldrb	r3, [r3, r2]
     fb2:	2b00      	cmp	r3, #0
     fb4:	d105      	bne.n	fc2 <_i2c_master_set_config+0x176>
     fb6:	68bb      	ldr	r3, [r7, #8]
     fb8:	689a      	ldr	r2, [r3, #8]
     fba:	2380      	movs	r3, #128	; 0x80
     fbc:	049b      	lsls	r3, r3, #18
     fbe:	429a      	cmp	r2, r3
     fc0:	d104      	bne.n	fcc <_i2c_master_set_config+0x180>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     fc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     fc4:	2280      	movs	r2, #128	; 0x80
     fc6:	0512      	lsls	r2, r2, #20
     fc8:	4313      	orrs	r3, r2
     fca:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     fcc:	68bb      	ldr	r3, [r7, #8]
     fce:	222d      	movs	r2, #45	; 0x2d
     fd0:	5c9b      	ldrb	r3, [r3, r2]
     fd2:	2b00      	cmp	r3, #0
     fd4:	d004      	beq.n	fe0 <_i2c_master_set_config+0x194>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     fd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     fd8:	2280      	movs	r2, #128	; 0x80
     fda:	0412      	lsls	r2, r2, #16
     fdc:	4313      	orrs	r3, r2
     fde:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     fe0:	68bb      	ldr	r3, [r7, #8]
     fe2:	222e      	movs	r2, #46	; 0x2e
     fe4:	5c9b      	ldrb	r3, [r3, r2]
     fe6:	2b00      	cmp	r3, #0
     fe8:	d004      	beq.n	ff4 <_i2c_master_set_config+0x1a8>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     fea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     fec:	2280      	movs	r2, #128	; 0x80
     fee:	03d2      	lsls	r2, r2, #15
     ff0:	4313      	orrs	r3, r2
     ff2:	64fb      	str	r3, [r7, #76]	; 0x4c
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ff6:	681a      	ldr	r2, [r3, #0]
     ff8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     ffa:	431a      	orrs	r2, r3
     ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ffe:	601a      	str	r2, [r3, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1002:	2280      	movs	r2, #128	; 0x80
    1004:	0052      	lsls	r2, r2, #1
    1006:	605a      	str	r2, [r3, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1008:	2323      	movs	r3, #35	; 0x23
    100a:	2208      	movs	r2, #8
    100c:	4694      	mov	ip, r2
    100e:	44bc      	add	ip, r7
    1010:	4463      	add	r3, ip
    1012:	781b      	ldrb	r3, [r3, #0]
    1014:	3314      	adds	r3, #20
    1016:	b2db      	uxtb	r3, r3
    1018:	0018      	movs	r0, r3
    101a:	4b7c      	ldr	r3, [pc, #496]	; (120c <_i2c_master_set_config+0x3c0>)
    101c:	4798      	blx	r3
    101e:	0003      	movs	r3, r0
    1020:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fscl        = 1000 * config->baud_rate;
    1022:	68bb      	ldr	r3, [r7, #8]
    1024:	681b      	ldr	r3, [r3, #0]
    1026:	22fa      	movs	r2, #250	; 0xfa
    1028:	0092      	lsls	r2, r2, #2
    102a:	4353      	muls	r3, r2
    102c:	623b      	str	r3, [r7, #32]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    102e:	68bb      	ldr	r3, [r7, #8]
    1030:	685b      	ldr	r3, [r3, #4]
    1032:	22fa      	movs	r2, #250	; 0xfa
    1034:	0092      	lsls	r2, r2, #2
    1036:	4353      	muls	r3, r2
    1038:	61fb      	str	r3, [r7, #28]
	uint32_t trise       = config->sda_scl_rise_time_ns;
    103a:	68bb      	ldr	r3, [r7, #8]
    103c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    103e:	61bb      	str	r3, [r7, #24]
	
	tmp_baud = (int32_t)(div_ceil(
    1040:	4b73      	ldr	r3, [pc, #460]	; (1210 <_i2c_master_set_config+0x3c4>)
    1042:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1044:	4798      	blx	r3
    1046:	0005      	movs	r5, r0
    1048:	000e      	movs	r6, r1
    104a:	4b71      	ldr	r3, [pc, #452]	; (1210 <_i2c_master_set_config+0x3c4>)
    104c:	6a38      	ldr	r0, [r7, #32]
    104e:	4798      	blx	r3
    1050:	6038      	str	r0, [r7, #0]
    1052:	6079      	str	r1, [r7, #4]
    1054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1056:	69ba      	ldr	r2, [r7, #24]
    1058:	435a      	muls	r2, r3
    105a:	4b6d      	ldr	r3, [pc, #436]	; (1210 <_i2c_master_set_config+0x3c4>)
    105c:	0010      	movs	r0, r2
    105e:	4798      	blx	r3
    1060:	4c6c      	ldr	r4, [pc, #432]	; (1214 <_i2c_master_set_config+0x3c8>)
    1062:	4a6d      	ldr	r2, [pc, #436]	; (1218 <_i2c_master_set_config+0x3cc>)
    1064:	4b6d      	ldr	r3, [pc, #436]	; (121c <_i2c_master_set_config+0x3d0>)
    1066:	47a0      	blx	r4
    1068:	0003      	movs	r3, r0
    106a:	000c      	movs	r4, r1
    106c:	0018      	movs	r0, r3
    106e:	0021      	movs	r1, r4
    1070:	4c6b      	ldr	r4, [pc, #428]	; (1220 <_i2c_master_set_config+0x3d4>)
    1072:	2200      	movs	r2, #0
    1074:	4b6b      	ldr	r3, [pc, #428]	; (1224 <_i2c_master_set_config+0x3d8>)
    1076:	47a0      	blx	r4
    1078:	0003      	movs	r3, r0
    107a:	000c      	movs	r4, r1
    107c:	001a      	movs	r2, r3
    107e:	0023      	movs	r3, r4
    1080:	4c64      	ldr	r4, [pc, #400]	; (1214 <_i2c_master_set_config+0x3c8>)
    1082:	6838      	ldr	r0, [r7, #0]
    1084:	6879      	ldr	r1, [r7, #4]
    1086:	47a0      	blx	r4
    1088:	0003      	movs	r3, r0
    108a:	000c      	movs	r4, r1
    108c:	001a      	movs	r2, r3
    108e:	0023      	movs	r3, r4
    1090:	4c65      	ldr	r4, [pc, #404]	; (1228 <_i2c_master_set_config+0x3dc>)
    1092:	0028      	movs	r0, r5
    1094:	0031      	movs	r1, r6
    1096:	47a0      	blx	r4
    1098:	0003      	movs	r3, r0
    109a:	000c      	movs	r4, r1
    109c:	001d      	movs	r5, r3
    109e:	0026      	movs	r6, r4
    10a0:	6a3b      	ldr	r3, [r7, #32]
    10a2:	005a      	lsls	r2, r3, #1
    10a4:	4b5a      	ldr	r3, [pc, #360]	; (1210 <_i2c_master_set_config+0x3c4>)
    10a6:	0010      	movs	r0, r2
    10a8:	4798      	blx	r3
    10aa:	0002      	movs	r2, r0
    10ac:	000b      	movs	r3, r1
    10ae:	4c5c      	ldr	r4, [pc, #368]	; (1220 <_i2c_master_set_config+0x3d4>)
    10b0:	0028      	movs	r0, r5
    10b2:	0031      	movs	r1, r6
    10b4:	47a0      	blx	r4
    10b6:	0003      	movs	r3, r0
    10b8:	000c      	movs	r4, r1
    10ba:	0018      	movs	r0, r3
    10bc:	0021      	movs	r1, r4
    10be:	4c5a      	ldr	r4, [pc, #360]	; (1228 <_i2c_master_set_config+0x3dc>)
    10c0:	2200      	movs	r2, #0
    10c2:	4b5a      	ldr	r3, [pc, #360]	; (122c <_i2c_master_set_config+0x3e0>)
    10c4:	47a0      	blx	r4
    10c6:	0003      	movs	r3, r0
    10c8:	000c      	movs	r4, r1
    10ca:	001d      	movs	r5, r3
    10cc:	0026      	movs	r6, r4
    10ce:	6a3b      	ldr	r3, [r7, #32]
    10d0:	005a      	lsls	r2, r3, #1
    10d2:	4b4f      	ldr	r3, [pc, #316]	; (1210 <_i2c_master_set_config+0x3c4>)
    10d4:	0010      	movs	r0, r2
    10d6:	4798      	blx	r3
    10d8:	0002      	movs	r2, r0
    10da:	000b      	movs	r3, r1
    10dc:	4c54      	ldr	r4, [pc, #336]	; (1230 <_i2c_master_set_config+0x3e4>)
    10de:	0028      	movs	r0, r5
    10e0:	0031      	movs	r1, r6
    10e2:	47a0      	blx	r4
    10e4:	0003      	movs	r3, r0
    10e6:	000c      	movs	r4, r1
    10e8:	0019      	movs	r1, r3
    10ea:	0022      	movs	r2, r4
    10ec:	4b51      	ldr	r3, [pc, #324]	; (1234 <_i2c_master_set_config+0x3e8>)
    10ee:	0008      	movs	r0, r1
    10f0:	0011      	movs	r1, r2
    10f2:	4798      	blx	r3
    10f4:	0003      	movs	r3, r0
    10f6:	637b      	str	r3, [r7, #52]	; 0x34
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    10f8:	68bb      	ldr	r3, [r7, #8]
    10fa:	689a      	ldr	r2, [r3, #8]
    10fc:	2380      	movs	r3, #128	; 0x80
    10fe:	049b      	lsls	r3, r3, #18
    1100:	429a      	cmp	r2, r3
    1102:	d145      	bne.n	1190 <_i2c_master_set_config+0x344>
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    1104:	4b42      	ldr	r3, [pc, #264]	; (1210 <_i2c_master_set_config+0x3c4>)
    1106:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1108:	4798      	blx	r3
    110a:	4c45      	ldr	r4, [pc, #276]	; (1220 <_i2c_master_set_config+0x3d4>)
    110c:	0002      	movs	r2, r0
    110e:	000b      	movs	r3, r1
    1110:	47a0      	blx	r4
    1112:	0003      	movs	r3, r0
    1114:	000c      	movs	r4, r1
    1116:	001d      	movs	r5, r3
    1118:	0026      	movs	r6, r4
    111a:	4b3d      	ldr	r3, [pc, #244]	; (1210 <_i2c_master_set_config+0x3c4>)
    111c:	69f8      	ldr	r0, [r7, #28]
    111e:	4798      	blx	r3
    1120:	4c3c      	ldr	r4, [pc, #240]	; (1214 <_i2c_master_set_config+0x3c8>)
    1122:	2200      	movs	r2, #0
    1124:	4b44      	ldr	r3, [pc, #272]	; (1238 <_i2c_master_set_config+0x3ec>)
    1126:	47a0      	blx	r4
    1128:	0003      	movs	r3, r0
    112a:	000c      	movs	r4, r1
    112c:	001a      	movs	r2, r3
    112e:	0023      	movs	r3, r4
    1130:	4c3f      	ldr	r4, [pc, #252]	; (1230 <_i2c_master_set_config+0x3e4>)
    1132:	0028      	movs	r0, r5
    1134:	0031      	movs	r1, r6
    1136:	47a0      	blx	r4
    1138:	0003      	movs	r3, r0
    113a:	000c      	movs	r4, r1
    113c:	0018      	movs	r0, r3
    113e:	0021      	movs	r1, r4
    1140:	4c39      	ldr	r4, [pc, #228]	; (1228 <_i2c_master_set_config+0x3dc>)
    1142:	2200      	movs	r2, #0
    1144:	4b39      	ldr	r3, [pc, #228]	; (122c <_i2c_master_set_config+0x3e0>)
    1146:	47a0      	blx	r4
    1148:	0003      	movs	r3, r0
    114a:	000c      	movs	r4, r1
    114c:	0019      	movs	r1, r3
    114e:	0022      	movs	r2, r4
    1150:	4b38      	ldr	r3, [pc, #224]	; (1234 <_i2c_master_set_config+0x3e8>)
    1152:	0008      	movs	r0, r1
    1154:	0011      	movs	r1, r2
    1156:	4798      	blx	r3
    1158:	0003      	movs	r3, r0
    115a:	647b      	str	r3, [r7, #68]	; 0x44
		if (tmp_baudlow_hs) {
    115c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    115e:	2b00      	cmp	r3, #0
    1160:	d009      	beq.n	1176 <_i2c_master_set_config+0x32a>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    1162:	4b36      	ldr	r3, [pc, #216]	; (123c <_i2c_master_set_config+0x3f0>)
    1164:	69f9      	ldr	r1, [r7, #28]
    1166:	6a78      	ldr	r0, [r7, #36]	; 0x24
    1168:	4798      	blx	r3
    116a:	0003      	movs	r3, r0
    116c:	1e9a      	subs	r2, r3, #2
    116e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    1170:	1ad3      	subs	r3, r2, r3
    1172:	64bb      	str	r3, [r7, #72]	; 0x48
    1174:	e00c      	b.n	1190 <_i2c_master_set_config+0x344>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1176:	69fb      	ldr	r3, [r7, #28]
    1178:	005a      	lsls	r2, r3, #1
    117a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    117c:	18d3      	adds	r3, r2, r3
    117e:	1e5a      	subs	r2, r3, #1
    1180:	69fb      	ldr	r3, [r7, #28]
    1182:	0059      	lsls	r1, r3, #1
    1184:	4b2d      	ldr	r3, [pc, #180]	; (123c <_i2c_master_set_config+0x3f0>)
    1186:	0010      	movs	r0, r2
    1188:	4798      	blx	r3
    118a:	0003      	movs	r3, r0
    118c:	3b01      	subs	r3, #1
    118e:	64bb      	str	r3, [r7, #72]	; 0x48
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1192:	2bff      	cmp	r3, #255	; 0xff
    1194:	dc08      	bgt.n	11a8 <_i2c_master_set_config+0x35c>
    1196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1198:	2b00      	cmp	r3, #0
    119a:	db05      	blt.n	11a8 <_i2c_master_set_config+0x35c>
    119c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    119e:	2bff      	cmp	r3, #255	; 0xff
    11a0:	dc02      	bgt.n	11a8 <_i2c_master_set_config+0x35c>
    11a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    11a4:	2b00      	cmp	r3, #0
    11a6:	da06      	bge.n	11b6 <_i2c_master_set_config+0x36a>
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
    11a8:	233b      	movs	r3, #59	; 0x3b
    11aa:	2208      	movs	r2, #8
    11ac:	4694      	mov	ip, r2
    11ae:	44bc      	add	ip, r7
    11b0:	4463      	add	r3, ip
    11b2:	2240      	movs	r2, #64	; 0x40
    11b4:	701a      	strb	r2, [r3, #0]
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
    11b6:	233b      	movs	r3, #59	; 0x3b
    11b8:	2208      	movs	r2, #8
    11ba:	4694      	mov	ip, r2
    11bc:	44bc      	add	ip, r7
    11be:	4463      	add	r3, ip
    11c0:	781b      	ldrb	r3, [r3, #0]
    11c2:	2b40      	cmp	r3, #64	; 0x40
    11c4:	d00e      	beq.n	11e4 <_i2c_master_set_config+0x398>
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    11c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    11c8:	22ff      	movs	r2, #255	; 0xff
    11ca:	401a      	ands	r2, r3
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    11cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    11ce:	041b      	lsls	r3, r3, #16
    11d0:	0019      	movs	r1, r3
    11d2:	23ff      	movs	r3, #255	; 0xff
    11d4:	041b      	lsls	r3, r3, #16
    11d6:	400b      	ands	r3, r1
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    11d8:	4313      	orrs	r3, r2
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    11da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    11dc:	0612      	lsls	r2, r2, #24
    11de:	431a      	orrs	r2, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    11e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    11e2:	60da      	str	r2, [r3, #12]
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
	}

	return tmp_status_code;
    11e4:	233b      	movs	r3, #59	; 0x3b
    11e6:	2208      	movs	r2, #8
    11e8:	4694      	mov	ip, r2
    11ea:	44bc      	add	ip, r7
    11ec:	4463      	add	r3, ip
    11ee:	781b      	ldrb	r3, [r3, #0]
}
    11f0:	0018      	movs	r0, r3
    11f2:	46bd      	mov	sp, r7
    11f4:	b015      	add	sp, #84	; 0x54
    11f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11f8:	00001ad1 	.word	0x00001ad1
    11fc:	00000dbd 	.word	0x00000dbd
    1200:	00001915 	.word	0x00001915
    1204:	0000629d 	.word	0x0000629d
    1208:	00000de5 	.word	0x00000de5
    120c:	000060d5 	.word	0x000060d5
    1210:	00008745 	.word	0x00008745
    1214:	00007b3d 	.word	0x00007b3d
    1218:	e826d695 	.word	0xe826d695
    121c:	3e112e0b 	.word	0x3e112e0b
    1220:	00006eb9 	.word	0x00006eb9
    1224:	40240000 	.word	0x40240000
    1228:	00008031 	.word	0x00008031
    122c:	3ff00000 	.word	0x3ff00000
    1230:	00007511 	.word	0x00007511
    1234:	000086d9 	.word	0x000086d9
    1238:	40080000 	.word	0x40080000
    123c:	000069b5 	.word	0x000069b5

00001240 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    1240:	b580      	push	{r7, lr}
    1242:	b08a      	sub	sp, #40	; 0x28
    1244:	af00      	add	r7, sp, #0
    1246:	60f8      	str	r0, [r7, #12]
    1248:	60b9      	str	r1, [r7, #8]
    124a:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    124c:	68fb      	ldr	r3, [r7, #12]
    124e:	68ba      	ldr	r2, [r7, #8]
    1250:	601a      	str	r2, [r3, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1252:	68fb      	ldr	r3, [r7, #12]
    1254:	681b      	ldr	r3, [r3, #0]
    1256:	627b      	str	r3, [r7, #36]	; 0x24

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1258:	68fb      	ldr	r3, [r7, #12]
    125a:	681b      	ldr	r3, [r3, #0]
    125c:	0018      	movs	r0, r3
    125e:	4b25      	ldr	r3, [pc, #148]	; (12f4 <i2c_master_init+0xb4>)
    1260:	4798      	blx	r3
    1262:	0003      	movs	r3, r0
    1264:	623b      	str	r3, [r7, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1266:	6a3b      	ldr	r3, [r7, #32]
    1268:	3302      	adds	r3, #2
    126a:	61fb      	str	r3, [r7, #28]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    126c:	6a3b      	ldr	r3, [r7, #32]
    126e:	3314      	adds	r3, #20
    1270:	61bb      	str	r3, [r7, #24]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1272:	2201      	movs	r2, #1
    1274:	69fb      	ldr	r3, [r7, #28]
    1276:	409a      	lsls	r2, r3
    1278:	0013      	movs	r3, r2
    127a:	0019      	movs	r1, r3
    127c:	2002      	movs	r0, #2
    127e:	4b1e      	ldr	r3, [pc, #120]	; (12f8 <i2c_master_init+0xb8>)
    1280:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    1282:	2314      	movs	r3, #20
    1284:	18fb      	adds	r3, r7, r3
    1286:	0018      	movs	r0, r3
    1288:	4b1c      	ldr	r3, [pc, #112]	; (12fc <i2c_master_init+0xbc>)
    128a:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    128c:	687b      	ldr	r3, [r7, #4]
    128e:	7b1a      	ldrb	r2, [r3, #12]
    1290:	2314      	movs	r3, #20
    1292:	18fb      	adds	r3, r7, r3
    1294:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1296:	69bb      	ldr	r3, [r7, #24]
    1298:	b2db      	uxtb	r3, r3
    129a:	2214      	movs	r2, #20
    129c:	18ba      	adds	r2, r7, r2
    129e:	0011      	movs	r1, r2
    12a0:	0018      	movs	r0, r3
    12a2:	4b17      	ldr	r3, [pc, #92]	; (1300 <i2c_master_init+0xc0>)
    12a4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    12a6:	69bb      	ldr	r3, [r7, #24]
    12a8:	b2db      	uxtb	r3, r3
    12aa:	0018      	movs	r0, r3
    12ac:	4b15      	ldr	r3, [pc, #84]	; (1304 <i2c_master_init+0xc4>)
    12ae:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    12b0:	687b      	ldr	r3, [r7, #4]
    12b2:	7b1b      	ldrb	r3, [r3, #12]
    12b4:	2100      	movs	r1, #0
    12b6:	0018      	movs	r0, r3
    12b8:	4b13      	ldr	r3, [pc, #76]	; (1308 <i2c_master_init+0xc8>)
    12ba:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    12bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12be:	681b      	ldr	r3, [r3, #0]
    12c0:	2202      	movs	r2, #2
    12c2:	4013      	ands	r3, r2
    12c4:	d001      	beq.n	12ca <i2c_master_init+0x8a>
		return STATUS_ERR_DENIED;
    12c6:	231c      	movs	r3, #28
    12c8:	e010      	b.n	12ec <i2c_master_init+0xac>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    12ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12cc:	681b      	ldr	r3, [r3, #0]
    12ce:	2201      	movs	r2, #1
    12d0:	4013      	ands	r3, r2
    12d2:	d001      	beq.n	12d8 <i2c_master_init+0x98>
		return STATUS_BUSY;
    12d4:	2305      	movs	r3, #5
    12d6:	e009      	b.n	12ec <i2c_master_init+0xac>
	module->status = STATUS_OK;
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    12d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    12da:	2214      	movs	r2, #20
    12dc:	601a      	str	r2, [r3, #0]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    12de:	687a      	ldr	r2, [r7, #4]
    12e0:	68fb      	ldr	r3, [r7, #12]
    12e2:	0011      	movs	r1, r2
    12e4:	0018      	movs	r0, r3
    12e6:	4b09      	ldr	r3, [pc, #36]	; (130c <i2c_master_init+0xcc>)
    12e8:	4798      	blx	r3
    12ea:	0003      	movs	r3, r0
}
    12ec:	0018      	movs	r0, r3
    12ee:	46bd      	mov	sp, r7
    12f0:	b00a      	add	sp, #40	; 0x28
    12f2:	bd80      	pop	{r7, pc}
    12f4:	00001ad1 	.word	0x00001ad1
    12f8:	00000d61 	.word	0x00000d61
    12fc:	00000d49 	.word	0x00000d49
    1300:	00005f69 	.word	0x00005f69
    1304:	00005fad 	.word	0x00005fad
    1308:	00001889 	.word	0x00001889
    130c:	00000e4d 	.word	0x00000e4d

00001310 <_i2c_master_address_response>:
 * \retval STATUS_ERR_BAD_ADDRESS       If slave is busy, or no slave
 *                                      acknowledged the address
 */
enum status_code _i2c_master_address_response(
		struct i2c_master_module *const module)
{
    1310:	b580      	push	{r7, lr}
    1312:	b084      	sub	sp, #16
    1314:	af00      	add	r7, sp, #0
    1316:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1318:	687b      	ldr	r3, [r7, #4]
    131a:	681b      	ldr	r3, [r3, #0]
    131c:	60fb      	str	r3, [r7, #12]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    131e:	68fb      	ldr	r3, [r7, #12]
    1320:	7e1b      	ldrb	r3, [r3, #24]
    1322:	b2db      	uxtb	r3, r3
    1324:	001a      	movs	r2, r3
    1326:	2302      	movs	r3, #2
    1328:	4013      	ands	r3, r2
    132a:	d00b      	beq.n	1344 <_i2c_master_address_response+0x34>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    132c:	68fb      	ldr	r3, [r7, #12]
    132e:	2202      	movs	r2, #2
    1330:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1332:	68fb      	ldr	r3, [r7, #12]
    1334:	8b5b      	ldrh	r3, [r3, #26]
    1336:	b29b      	uxth	r3, r3
    1338:	001a      	movs	r2, r3
    133a:	2302      	movs	r3, #2
    133c:	4013      	ands	r3, r2
    133e:	d011      	beq.n	1364 <_i2c_master_address_response+0x54>
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    1340:	2341      	movs	r3, #65	; 0x41
    1342:	e010      	b.n	1366 <_i2c_master_address_response+0x56>
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1344:	68fb      	ldr	r3, [r7, #12]
    1346:	8b5b      	ldrh	r3, [r3, #26]
    1348:	b29b      	uxth	r3, r3
    134a:	001a      	movs	r2, r3
    134c:	2304      	movs	r3, #4
    134e:	4013      	ands	r3, r2
    1350:	d008      	beq.n	1364 <_i2c_master_address_response+0x54>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1352:	68fb      	ldr	r3, [r7, #12]
    1354:	685b      	ldr	r3, [r3, #4]
    1356:	22c0      	movs	r2, #192	; 0xc0
    1358:	0292      	lsls	r2, r2, #10
    135a:	431a      	orrs	r2, r3
    135c:	68fb      	ldr	r3, [r7, #12]
    135e:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    1360:	2318      	movs	r3, #24
    1362:	e000      	b.n	1366 <_i2c_master_address_response+0x56>
	}

	return STATUS_OK;
    1364:	2300      	movs	r3, #0
}
    1366:	0018      	movs	r0, r3
    1368:	46bd      	mov	sp, r7
    136a:	b004      	add	sp, #16
    136c:	bd80      	pop	{r7, pc}
    136e:	46c0      	nop			; (mov r8, r8)

00001370 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    1370:	b580      	push	{r7, lr}
    1372:	b084      	sub	sp, #16
    1374:	af00      	add	r7, sp, #0
    1376:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1378:	687b      	ldr	r3, [r7, #4]
    137a:	681b      	ldr	r3, [r3, #0]
    137c:	60bb      	str	r3, [r7, #8]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    137e:	230e      	movs	r3, #14
    1380:	18fb      	adds	r3, r7, r3
    1382:	2200      	movs	r2, #0
    1384:	801a      	strh	r2, [r3, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1386:	e00f      	b.n	13a8 <_i2c_master_wait_for_bus+0x38>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    1388:	230e      	movs	r3, #14
    138a:	18fb      	adds	r3, r7, r3
    138c:	220e      	movs	r2, #14
    138e:	18ba      	adds	r2, r7, r2
    1390:	8812      	ldrh	r2, [r2, #0]
    1392:	3201      	adds	r2, #1
    1394:	801a      	strh	r2, [r3, #0]
    1396:	687b      	ldr	r3, [r7, #4]
    1398:	891b      	ldrh	r3, [r3, #8]
    139a:	220e      	movs	r2, #14
    139c:	18ba      	adds	r2, r7, r2
    139e:	8812      	ldrh	r2, [r2, #0]
    13a0:	429a      	cmp	r2, r3
    13a2:	d301      	bcc.n	13a8 <_i2c_master_wait_for_bus+0x38>
			return STATUS_ERR_TIMEOUT;
    13a4:	2312      	movs	r3, #18
    13a6:	e00e      	b.n	13c6 <_i2c_master_wait_for_bus+0x56>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    13a8:	68bb      	ldr	r3, [r7, #8]
    13aa:	7e1b      	ldrb	r3, [r3, #24]
    13ac:	b2db      	uxtb	r3, r3
    13ae:	001a      	movs	r2, r3
    13b0:	2301      	movs	r3, #1
    13b2:	4013      	ands	r3, r2
    13b4:	d106      	bne.n	13c4 <_i2c_master_wait_for_bus+0x54>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    13b6:	68bb      	ldr	r3, [r7, #8]
    13b8:	7e1b      	ldrb	r3, [r3, #24]
    13ba:	b2db      	uxtb	r3, r3
    13bc:	001a      	movs	r2, r3
    13be:	2302      	movs	r3, #2
    13c0:	4013      	ands	r3, r2

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    13c2:	d0e1      	beq.n	1388 <_i2c_master_wait_for_bus+0x18>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    13c4:	2300      	movs	r3, #0
}
    13c6:	0018      	movs	r0, r3
    13c8:	46bd      	mov	sp, r7
    13ca:	b004      	add	sp, #16
    13cc:	bd80      	pop	{r7, pc}
    13ce:	46c0      	nop			; (mov r8, r8)

000013d0 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    13d0:	b590      	push	{r4, r7, lr}
    13d2:	b085      	sub	sp, #20
    13d4:	af00      	add	r7, sp, #0
    13d6:	6078      	str	r0, [r7, #4]
    13d8:	000a      	movs	r2, r1
    13da:	1cfb      	adds	r3, r7, #3
    13dc:	701a      	strb	r2, [r3, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    13de:	687b      	ldr	r3, [r7, #4]
    13e0:	681b      	ldr	r3, [r3, #0]
    13e2:	60fb      	str	r3, [r7, #12]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    13e4:	68fb      	ldr	r3, [r7, #12]
    13e6:	685b      	ldr	r3, [r3, #4]
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	02d2      	lsls	r2, r2, #11
    13ec:	431a      	orrs	r2, r3
    13ee:	68fb      	ldr	r3, [r7, #12]
    13f0:	605a      	str	r2, [r3, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    13f2:	1cfb      	adds	r3, r7, #3
    13f4:	781a      	ldrb	r2, [r3, #0]
    13f6:	68fb      	ldr	r3, [r7, #12]
    13f8:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    13fa:	230b      	movs	r3, #11
    13fc:	18fc      	adds	r4, r7, r3
    13fe:	687b      	ldr	r3, [r7, #4]
    1400:	0018      	movs	r0, r3
    1402:	4b07      	ldr	r3, [pc, #28]	; (1420 <_i2c_master_send_hs_master_code+0x50>)
    1404:	4798      	blx	r3
    1406:	0003      	movs	r3, r0
    1408:	7023      	strb	r3, [r4, #0]
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    140a:	68fb      	ldr	r3, [r7, #12]
    140c:	2201      	movs	r2, #1
    140e:	761a      	strb	r2, [r3, #24]

	return tmp_status;
    1410:	230b      	movs	r3, #11
    1412:	18fb      	adds	r3, r7, r3
    1414:	781b      	ldrb	r3, [r3, #0]
}
    1416:	0018      	movs	r0, r3
    1418:	46bd      	mov	sp, r7
    141a:	b005      	add	sp, #20
    141c:	bd90      	pop	{r4, r7, pc}
    141e:	46c0      	nop			; (mov r8, r8)
    1420:	00001371 	.word	0x00001371

00001424 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1424:	b590      	push	{r4, r7, lr}
    1426:	b087      	sub	sp, #28
    1428:	af00      	add	r7, sp, #0
    142a:	6078      	str	r0, [r7, #4]
    142c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    142e:	687b      	ldr	r3, [r7, #4]
    1430:	681b      	ldr	r3, [r3, #0]
    1432:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1434:	2314      	movs	r3, #20
    1436:	18fb      	adds	r3, r7, r3
    1438:	683a      	ldr	r2, [r7, #0]
    143a:	8852      	ldrh	r2, [r2, #2]
    143c:	801a      	strh	r2, [r3, #0]

	/* Written buffer counter. */
	uint16_t counter = 0;
    143e:	2312      	movs	r3, #18
    1440:	18fb      	adds	r3, r7, r3
    1442:	2200      	movs	r2, #0
    1444:	801a      	strh	r2, [r3, #0]

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1446:	68fb      	ldr	r3, [r7, #12]
    1448:	681b      	ldr	r3, [r3, #0]
    144a:	011b      	lsls	r3, r3, #4
    144c:	0fdb      	lsrs	r3, r3, #31
    144e:	b2db      	uxtb	r3, r3
    1450:	001a      	movs	r2, r3
    1452:	230b      	movs	r3, #11
    1454:	18fb      	adds	r3, r7, r3
    1456:	1e51      	subs	r1, r2, #1
    1458:	418a      	sbcs	r2, r1
    145a:	701a      	strb	r2, [r3, #0]

	/* Switch to high speed mode */
	if (packet->high_speed) {
    145c:	683b      	ldr	r3, [r7, #0]
    145e:	7a5b      	ldrb	r3, [r3, #9]
    1460:	2b00      	cmp	r3, #0
    1462:	d006      	beq.n	1472 <_i2c_master_read_packet+0x4e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1464:	683b      	ldr	r3, [r7, #0]
    1466:	7a9a      	ldrb	r2, [r3, #10]
    1468:	687b      	ldr	r3, [r7, #4]
    146a:	0011      	movs	r1, r2
    146c:	0018      	movs	r0, r3
    146e:	4b85      	ldr	r3, [pc, #532]	; (1684 <_i2c_master_read_packet+0x260>)
    1470:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1472:	68fb      	ldr	r3, [r7, #12]
    1474:	685b      	ldr	r3, [r3, #4]
    1476:	4a84      	ldr	r2, [pc, #528]	; (1688 <_i2c_master_read_packet+0x264>)
    1478:	401a      	ands	r2, r3
    147a:	68fb      	ldr	r3, [r7, #12]
    147c:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    147e:	683b      	ldr	r3, [r7, #0]
    1480:	7a1b      	ldrb	r3, [r3, #8]
    1482:	2b00      	cmp	r3, #0
    1484:	d042      	beq.n	150c <_i2c_master_read_packet+0xe8>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    1486:	683b      	ldr	r3, [r7, #0]
    1488:	881b      	ldrh	r3, [r3, #0]
    148a:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    148c:	683b      	ldr	r3, [r7, #0]
    148e:	7a5b      	ldrb	r3, [r3, #9]
    1490:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    1492:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1494:	001a      	movs	r2, r3
    1496:	2380      	movs	r3, #128	; 0x80
    1498:	021b      	lsls	r3, r3, #8
    149a:	431a      	orrs	r2, r3
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    149c:	68fb      	ldr	r3, [r7, #12]
    149e:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    14a0:	2317      	movs	r3, #23
    14a2:	18fc      	adds	r4, r7, r3
    14a4:	687b      	ldr	r3, [r7, #4]
    14a6:	0018      	movs	r0, r3
    14a8:	4b78      	ldr	r3, [pc, #480]	; (168c <_i2c_master_read_packet+0x268>)
    14aa:	4798      	blx	r3
    14ac:	0003      	movs	r3, r0
    14ae:	7023      	strb	r3, [r4, #0]

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    14b0:	68fb      	ldr	r3, [r7, #12]
    14b2:	685b      	ldr	r3, [r3, #4]
    14b4:	4a74      	ldr	r2, [pc, #464]	; (1688 <_i2c_master_read_packet+0x264>)
    14b6:	401a      	ands	r2, r3
    14b8:	68fb      	ldr	r3, [r7, #12]
    14ba:	605a      	str	r2, [r3, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    14bc:	2317      	movs	r3, #23
    14be:	18fb      	adds	r3, r7, r3
    14c0:	781b      	ldrb	r3, [r3, #0]
    14c2:	2b00      	cmp	r3, #0
    14c4:	d107      	bne.n	14d6 <_i2c_master_read_packet+0xb2>
			tmp_status = _i2c_master_address_response(module);
    14c6:	2317      	movs	r3, #23
    14c8:	18fc      	adds	r4, r7, r3
    14ca:	687b      	ldr	r3, [r7, #4]
    14cc:	0018      	movs	r0, r3
    14ce:	4b70      	ldr	r3, [pc, #448]	; (1690 <_i2c_master_read_packet+0x26c>)
    14d0:	4798      	blx	r3
    14d2:	0003      	movs	r3, r0
    14d4:	7023      	strb	r3, [r4, #0]
		}

		if (tmp_status == STATUS_OK) {
    14d6:	2317      	movs	r3, #23
    14d8:	18fb      	adds	r3, r7, r3
    14da:	781b      	ldrb	r3, [r3, #0]
    14dc:	2b00      	cmp	r3, #0
    14de:	d111      	bne.n	1504 <_i2c_master_read_packet+0xe0>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    14e0:	683b      	ldr	r3, [r7, #0]
    14e2:	881b      	ldrh	r3, [r3, #0]
    14e4:	0a1b      	lsrs	r3, r3, #8
    14e6:	b29b      	uxth	r3, r3
    14e8:	2278      	movs	r2, #120	; 0x78
    14ea:	4313      	orrs	r3, r2
    14ec:	b29b      	uxth	r3, r3
    14ee:	005a      	lsls	r2, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    14f0:	683b      	ldr	r3, [r7, #0]
    14f2:	7a5b      	ldrb	r3, [r3, #9]
    14f4:	039b      	lsls	r3, r3, #14
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    14f6:	4313      	orrs	r3, r2
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    14f8:	2201      	movs	r2, #1
    14fa:	4313      	orrs	r3, r2
		if (tmp_status == STATUS_OK) {
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    14fc:	001a      	movs	r2, r3
    14fe:	68fb      	ldr	r3, [r7, #12]
    1500:	625a      	str	r2, [r3, #36]	; 0x24
    1502:	e00f      	b.n	1524 <_i2c_master_read_packet+0x100>
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
    1504:	2317      	movs	r3, #23
    1506:	18fb      	adds	r3, r7, r3
    1508:	781b      	ldrb	r3, [r3, #0]
    150a:	e0b6      	b.n	167a <_i2c_master_read_packet+0x256>
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    150c:	683b      	ldr	r3, [r7, #0]
    150e:	881b      	ldrh	r3, [r3, #0]
    1510:	005b      	lsls	r3, r3, #1
    1512:	2201      	movs	r2, #1
    1514:	431a      	orrs	r2, r3
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1516:	683b      	ldr	r3, [r7, #0]
    1518:	7a5b      	ldrb	r3, [r3, #9]
    151a:	039b      	lsls	r3, r3, #14
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    151c:	4313      	orrs	r3, r2
    151e:	001a      	movs	r2, r3
    1520:	68fb      	ldr	r3, [r7, #12]
    1522:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1524:	2317      	movs	r3, #23
    1526:	18fc      	adds	r4, r7, r3
    1528:	687b      	ldr	r3, [r7, #4]
    152a:	0018      	movs	r0, r3
    152c:	4b57      	ldr	r3, [pc, #348]	; (168c <_i2c_master_read_packet+0x268>)
    152e:	4798      	blx	r3
    1530:	0003      	movs	r3, r0
    1532:	7023      	strb	r3, [r4, #0]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    1534:	230b      	movs	r3, #11
    1536:	18fb      	adds	r3, r7, r3
    1538:	781b      	ldrb	r3, [r3, #0]
    153a:	2b00      	cmp	r3, #0
    153c:	d00b      	beq.n	1556 <_i2c_master_read_packet+0x132>
    153e:	683b      	ldr	r3, [r7, #0]
    1540:	885b      	ldrh	r3, [r3, #2]
    1542:	2b01      	cmp	r3, #1
    1544:	d107      	bne.n	1556 <_i2c_master_read_packet+0x132>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1546:	68fb      	ldr	r3, [r7, #12]
    1548:	685b      	ldr	r3, [r3, #4]
    154a:	2280      	movs	r2, #128	; 0x80
    154c:	02d2      	lsls	r2, r2, #11
    154e:	431a      	orrs	r2, r3
    1550:	68fb      	ldr	r3, [r7, #12]
    1552:	605a      	str	r2, [r3, #4]
    1554:	e005      	b.n	1562 <_i2c_master_read_packet+0x13e>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    1556:	68fb      	ldr	r3, [r7, #12]
    1558:	685b      	ldr	r3, [r3, #4]
    155a:	4a4b      	ldr	r2, [pc, #300]	; (1688 <_i2c_master_read_packet+0x264>)
    155c:	401a      	ands	r2, r3
    155e:	68fb      	ldr	r3, [r7, #12]
    1560:	605a      	str	r2, [r3, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1562:	2317      	movs	r3, #23
    1564:	18fb      	adds	r3, r7, r3
    1566:	781b      	ldrb	r3, [r3, #0]
    1568:	2b00      	cmp	r3, #0
    156a:	d107      	bne.n	157c <_i2c_master_read_packet+0x158>
		tmp_status = _i2c_master_address_response(module);
    156c:	2317      	movs	r3, #23
    156e:	18fc      	adds	r4, r7, r3
    1570:	687b      	ldr	r3, [r7, #4]
    1572:	0018      	movs	r0, r3
    1574:	4b46      	ldr	r3, [pc, #280]	; (1690 <_i2c_master_read_packet+0x26c>)
    1576:	4798      	blx	r3
    1578:	0003      	movs	r3, r0
    157a:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    157c:	2317      	movs	r3, #23
    157e:	18fb      	adds	r3, r7, r3
    1580:	781b      	ldrb	r3, [r3, #0]
    1582:	2b00      	cmp	r3, #0
    1584:	d000      	beq.n	1588 <_i2c_master_read_packet+0x164>
    1586:	e075      	b.n	1674 <_i2c_master_read_packet+0x250>
		/* Read data buffer. */
		while (tmp_data_length--) {
    1588:	e04b      	b.n	1622 <_i2c_master_read_packet+0x1fe>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    158a:	68fb      	ldr	r3, [r7, #12]
    158c:	8b5b      	ldrh	r3, [r3, #26]
    158e:	b29b      	uxth	r3, r3
    1590:	001a      	movs	r2, r3
    1592:	2320      	movs	r3, #32
    1594:	4013      	ands	r3, r2
    1596:	d101      	bne.n	159c <_i2c_master_read_packet+0x178>
				return STATUS_ERR_PACKET_COLLISION;
    1598:	2341      	movs	r3, #65	; 0x41
    159a:	e06e      	b.n	167a <_i2c_master_read_packet+0x256>
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    159c:	687b      	ldr	r3, [r7, #4]
    159e:	7adb      	ldrb	r3, [r3, #11]
    15a0:	2b00      	cmp	r3, #0
    15a2:	d01e      	beq.n	15e2 <_i2c_master_read_packet+0x1be>
    15a4:	230b      	movs	r3, #11
    15a6:	18fb      	adds	r3, r7, r3
    15a8:	781b      	ldrb	r3, [r3, #0]
    15aa:	2201      	movs	r2, #1
    15ac:	4053      	eors	r3, r2
    15ae:	b2db      	uxtb	r3, r3
    15b0:	2b00      	cmp	r3, #0
    15b2:	d004      	beq.n	15be <_i2c_master_read_packet+0x19a>
    15b4:	2314      	movs	r3, #20
    15b6:	18fb      	adds	r3, r7, r3
    15b8:	881b      	ldrh	r3, [r3, #0]
    15ba:	2b00      	cmp	r3, #0
    15bc:	d009      	beq.n	15d2 <_i2c_master_read_packet+0x1ae>
    15be:	230b      	movs	r3, #11
    15c0:	18fb      	adds	r3, r7, r3
    15c2:	781b      	ldrb	r3, [r3, #0]
    15c4:	2b00      	cmp	r3, #0
    15c6:	d00c      	beq.n	15e2 <_i2c_master_read_packet+0x1be>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    15c8:	2314      	movs	r3, #20
    15ca:	18fb      	adds	r3, r7, r3
    15cc:	881b      	ldrh	r3, [r3, #0]
    15ce:	2b01      	cmp	r3, #1
    15d0:	d107      	bne.n	15e2 <_i2c_master_read_packet+0x1be>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    15d2:	68fb      	ldr	r3, [r7, #12]
    15d4:	685b      	ldr	r3, [r3, #4]
    15d6:	2280      	movs	r2, #128	; 0x80
    15d8:	02d2      	lsls	r2, r2, #11
    15da:	431a      	orrs	r2, r3
    15dc:	68fb      	ldr	r3, [r7, #12]
    15de:	605a      	str	r2, [r3, #4]
    15e0:	e01a      	b.n	1618 <_i2c_master_read_packet+0x1f4>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    15e2:	687b      	ldr	r3, [r7, #4]
    15e4:	0018      	movs	r0, r3
    15e6:	4b2b      	ldr	r3, [pc, #172]	; (1694 <_i2c_master_read_packet+0x270>)
    15e8:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    15ea:	683b      	ldr	r3, [r7, #0]
    15ec:	685a      	ldr	r2, [r3, #4]
    15ee:	2312      	movs	r3, #18
    15f0:	18fb      	adds	r3, r7, r3
    15f2:	881b      	ldrh	r3, [r3, #0]
    15f4:	2112      	movs	r1, #18
    15f6:	1879      	adds	r1, r7, r1
    15f8:	1c58      	adds	r0, r3, #1
    15fa:	8008      	strh	r0, [r1, #0]
    15fc:	18d3      	adds	r3, r2, r3
    15fe:	68fa      	ldr	r2, [r7, #12]
    1600:	2128      	movs	r1, #40	; 0x28
    1602:	5c52      	ldrb	r2, [r2, r1]
    1604:	b2d2      	uxtb	r2, r2
    1606:	701a      	strb	r2, [r3, #0]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1608:	2317      	movs	r3, #23
    160a:	18fc      	adds	r4, r7, r3
    160c:	687b      	ldr	r3, [r7, #4]
    160e:	0018      	movs	r0, r3
    1610:	4b1e      	ldr	r3, [pc, #120]	; (168c <_i2c_master_read_packet+0x268>)
    1612:	4798      	blx	r3
    1614:	0003      	movs	r3, r0
    1616:	7023      	strb	r3, [r4, #0]
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1618:	2317      	movs	r3, #23
    161a:	18fb      	adds	r3, r7, r3
    161c:	781b      	ldrb	r3, [r3, #0]
    161e:	2b00      	cmp	r3, #0
    1620:	d109      	bne.n	1636 <_i2c_master_read_packet+0x212>
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    1622:	2314      	movs	r3, #20
    1624:	18fb      	adds	r3, r7, r3
    1626:	881b      	ldrh	r3, [r3, #0]
    1628:	2214      	movs	r2, #20
    162a:	18ba      	adds	r2, r7, r2
    162c:	1e59      	subs	r1, r3, #1
    162e:	8011      	strh	r1, [r2, #0]
    1630:	2b00      	cmp	r3, #0
    1632:	d1aa      	bne.n	158a <_i2c_master_read_packet+0x166>
    1634:	e000      	b.n	1638 <_i2c_master_read_packet+0x214>
				tmp_status = _i2c_master_wait_for_bus(module);
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
    1636:	46c0      	nop			; (mov r8, r8)
			}
		}

		if (module->send_stop) {
    1638:	687b      	ldr	r3, [r7, #4]
    163a:	7a9b      	ldrb	r3, [r3, #10]
    163c:	2b00      	cmp	r3, #0
    163e:	d00a      	beq.n	1656 <_i2c_master_read_packet+0x232>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    1640:	687b      	ldr	r3, [r7, #4]
    1642:	0018      	movs	r0, r3
    1644:	4b13      	ldr	r3, [pc, #76]	; (1694 <_i2c_master_read_packet+0x270>)
    1646:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1648:	68fb      	ldr	r3, [r7, #12]
    164a:	685b      	ldr	r3, [r3, #4]
    164c:	22c0      	movs	r2, #192	; 0xc0
    164e:	0292      	lsls	r2, r2, #10
    1650:	431a      	orrs	r2, r3
    1652:	68fb      	ldr	r3, [r7, #12]
    1654:	605a      	str	r2, [r3, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    1656:	687b      	ldr	r3, [r7, #4]
    1658:	0018      	movs	r0, r3
    165a:	4b0e      	ldr	r3, [pc, #56]	; (1694 <_i2c_master_read_packet+0x270>)
    165c:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    165e:	683b      	ldr	r3, [r7, #0]
    1660:	685a      	ldr	r2, [r3, #4]
    1662:	2312      	movs	r3, #18
    1664:	18fb      	adds	r3, r7, r3
    1666:	881b      	ldrh	r3, [r3, #0]
    1668:	18d3      	adds	r3, r2, r3
    166a:	68fa      	ldr	r2, [r7, #12]
    166c:	2128      	movs	r1, #40	; 0x28
    166e:	5c52      	ldrb	r2, [r2, r1]
    1670:	b2d2      	uxtb	r2, r2
    1672:	701a      	strb	r2, [r3, #0]
	}

	return tmp_status;
    1674:	2317      	movs	r3, #23
    1676:	18fb      	adds	r3, r7, r3
    1678:	781b      	ldrb	r3, [r3, #0]
}
    167a:	0018      	movs	r0, r3
    167c:	46bd      	mov	sp, r7
    167e:	b007      	add	sp, #28
    1680:	bd90      	pop	{r4, r7, pc}
    1682:	46c0      	nop			; (mov r8, r8)
    1684:	000013d1 	.word	0x000013d1
    1688:	fffbffff 	.word	0xfffbffff
    168c:	00001371 	.word	0x00001371
    1690:	00001311 	.word	0x00001311
    1694:	00000e29 	.word	0x00000e29

00001698 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1698:	b580      	push	{r7, lr}
    169a:	b082      	sub	sp, #8
    169c:	af00      	add	r7, sp, #0
    169e:	6078      	str	r0, [r7, #4]
    16a0:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    16a2:	687b      	ldr	r3, [r7, #4]
    16a4:	2201      	movs	r2, #1
    16a6:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    16a8:	687b      	ldr	r3, [r7, #4]
    16aa:	2201      	movs	r2, #1
    16ac:	72da      	strb	r2, [r3, #11]

	return _i2c_master_read_packet(module, packet);
    16ae:	683a      	ldr	r2, [r7, #0]
    16b0:	687b      	ldr	r3, [r7, #4]
    16b2:	0011      	movs	r1, r2
    16b4:	0018      	movs	r0, r3
    16b6:	4b03      	ldr	r3, [pc, #12]	; (16c4 <i2c_master_read_packet_wait+0x2c>)
    16b8:	4798      	blx	r3
    16ba:	0003      	movs	r3, r0
}
    16bc:	0018      	movs	r0, r3
    16be:	46bd      	mov	sp, r7
    16c0:	b002      	add	sp, #8
    16c2:	bd80      	pop	{r7, pc}
    16c4:	00001425 	.word	0x00001425

000016c8 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    16c8:	b590      	push	{r4, r7, lr}
    16ca:	b087      	sub	sp, #28
    16cc:	af00      	add	r7, sp, #0
    16ce:	6078      	str	r0, [r7, #4]
    16d0:	6039      	str	r1, [r7, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    16d2:	687b      	ldr	r3, [r7, #4]
    16d4:	681b      	ldr	r3, [r3, #0]
    16d6:	60fb      	str	r3, [r7, #12]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    16d8:	2314      	movs	r3, #20
    16da:	18fb      	adds	r3, r7, r3
    16dc:	683a      	ldr	r2, [r7, #0]
    16de:	8852      	ldrh	r2, [r2, #2]
    16e0:	801a      	strh	r2, [r3, #0]

	_i2c_master_wait_for_sync(module);
    16e2:	687b      	ldr	r3, [r7, #4]
    16e4:	0018      	movs	r0, r3
    16e6:	4b51      	ldr	r3, [pc, #324]	; (182c <_i2c_master_write_packet+0x164>)
    16e8:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    16ea:	683b      	ldr	r3, [r7, #0]
    16ec:	7a5b      	ldrb	r3, [r3, #9]
    16ee:	2b00      	cmp	r3, #0
    16f0:	d006      	beq.n	1700 <_i2c_master_write_packet+0x38>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    16f2:	683b      	ldr	r3, [r7, #0]
    16f4:	7a9a      	ldrb	r2, [r3, #10]
    16f6:	687b      	ldr	r3, [r7, #4]
    16f8:	0011      	movs	r1, r2
    16fa:	0018      	movs	r0, r3
    16fc:	4b4c      	ldr	r3, [pc, #304]	; (1830 <_i2c_master_write_packet+0x168>)
    16fe:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1700:	68fb      	ldr	r3, [r7, #12]
    1702:	685b      	ldr	r3, [r3, #4]
    1704:	4a4b      	ldr	r2, [pc, #300]	; (1834 <_i2c_master_write_packet+0x16c>)
    1706:	401a      	ands	r2, r3
    1708:	68fb      	ldr	r3, [r7, #12]
    170a:	605a      	str	r2, [r3, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    170c:	683b      	ldr	r3, [r7, #0]
    170e:	7a1b      	ldrb	r3, [r3, #8]
    1710:	2b00      	cmp	r3, #0
    1712:	d00d      	beq.n	1730 <_i2c_master_write_packet+0x68>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1714:	683b      	ldr	r3, [r7, #0]
    1716:	881b      	ldrh	r3, [r3, #0]
    1718:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    171a:	683b      	ldr	r3, [r7, #0]
    171c:	7a5b      	ldrb	r3, [r3, #9]
    171e:	039b      	lsls	r3, r3, #14
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1720:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1722:	001a      	movs	r2, r3
    1724:	2380      	movs	r3, #128	; 0x80
    1726:	021b      	lsls	r3, r3, #8
    1728:	431a      	orrs	r2, r3
	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    172a:	68fb      	ldr	r3, [r7, #12]
    172c:	625a      	str	r2, [r3, #36]	; 0x24
    172e:	e009      	b.n	1744 <_i2c_master_write_packet+0x7c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    1730:	683b      	ldr	r3, [r7, #0]
    1732:	881b      	ldrh	r3, [r3, #0]
    1734:	005a      	lsls	r2, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
    1736:	683b      	ldr	r3, [r7, #0]
    1738:	7a5b      	ldrb	r3, [r3, #9]
    173a:	039b      	lsls	r3, r3, #14
	if (packet->ten_bit_address) {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
    173c:	4313      	orrs	r3, r2
    173e:	001a      	movs	r2, r3
    1740:	68fb      	ldr	r3, [r7, #12]
    1742:	625a      	str	r2, [r3, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    1744:	2317      	movs	r3, #23
    1746:	18fc      	adds	r4, r7, r3
    1748:	687b      	ldr	r3, [r7, #4]
    174a:	0018      	movs	r0, r3
    174c:	4b3a      	ldr	r3, [pc, #232]	; (1838 <_i2c_master_write_packet+0x170>)
    174e:	4798      	blx	r3
    1750:	0003      	movs	r3, r0
    1752:	7023      	strb	r3, [r4, #0]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1754:	2317      	movs	r3, #23
    1756:	18fb      	adds	r3, r7, r3
    1758:	781b      	ldrb	r3, [r3, #0]
    175a:	2b00      	cmp	r3, #0
    175c:	d107      	bne.n	176e <_i2c_master_write_packet+0xa6>
		tmp_status = _i2c_master_address_response(module);
    175e:	2317      	movs	r3, #23
    1760:	18fc      	adds	r4, r7, r3
    1762:	687b      	ldr	r3, [r7, #4]
    1764:	0018      	movs	r0, r3
    1766:	4b35      	ldr	r3, [pc, #212]	; (183c <_i2c_master_write_packet+0x174>)
    1768:	4798      	blx	r3
    176a:	0003      	movs	r3, r0
    176c:	7023      	strb	r3, [r4, #0]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    176e:	2317      	movs	r3, #23
    1770:	18fb      	adds	r3, r7, r3
    1772:	781b      	ldrb	r3, [r3, #0]
    1774:	2b00      	cmp	r3, #0
    1776:	d152      	bne.n	181e <_i2c_master_write_packet+0x156>
		/* Buffer counter. */
		uint16_t buffer_counter = 0;
    1778:	2312      	movs	r3, #18
    177a:	18fb      	adds	r3, r7, r3
    177c:	2200      	movs	r2, #0
    177e:	801a      	strh	r2, [r3, #0]

		/* Write data buffer. */
		while (tmp_data_length--) {
    1780:	e033      	b.n	17ea <_i2c_master_write_packet+0x122>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1782:	68fb      	ldr	r3, [r7, #12]
    1784:	8b5b      	ldrh	r3, [r3, #26]
    1786:	b29b      	uxth	r3, r3
    1788:	001a      	movs	r2, r3
    178a:	2320      	movs	r3, #32
    178c:	4013      	ands	r3, r2
    178e:	d101      	bne.n	1794 <_i2c_master_write_packet+0xcc>
				return STATUS_ERR_PACKET_COLLISION;
    1790:	2341      	movs	r3, #65	; 0x41
    1792:	e047      	b.n	1824 <_i2c_master_write_packet+0x15c>
			}

			/* Write byte to slave. */
			_i2c_master_wait_for_sync(module);
    1794:	687b      	ldr	r3, [r7, #4]
    1796:	0018      	movs	r0, r3
    1798:	4b24      	ldr	r3, [pc, #144]	; (182c <_i2c_master_write_packet+0x164>)
    179a:	4798      	blx	r3
			i2c_module->DATA.reg = packet->data[buffer_counter++];
    179c:	683b      	ldr	r3, [r7, #0]
    179e:	685a      	ldr	r2, [r3, #4]
    17a0:	2312      	movs	r3, #18
    17a2:	18fb      	adds	r3, r7, r3
    17a4:	881b      	ldrh	r3, [r3, #0]
    17a6:	2112      	movs	r1, #18
    17a8:	1879      	adds	r1, r7, r1
    17aa:	1c58      	adds	r0, r3, #1
    17ac:	8008      	strh	r0, [r1, #0]
    17ae:	18d3      	adds	r3, r2, r3
    17b0:	7819      	ldrb	r1, [r3, #0]
    17b2:	68fb      	ldr	r3, [r7, #12]
    17b4:	2228      	movs	r2, #40	; 0x28
    17b6:	5499      	strb	r1, [r3, r2]

			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);
    17b8:	2317      	movs	r3, #23
    17ba:	18fc      	adds	r4, r7, r3
    17bc:	687b      	ldr	r3, [r7, #4]
    17be:	0018      	movs	r0, r3
    17c0:	4b1d      	ldr	r3, [pc, #116]	; (1838 <_i2c_master_write_packet+0x170>)
    17c2:	4798      	blx	r3
    17c4:	0003      	movs	r3, r0
    17c6:	7023      	strb	r3, [r4, #0]

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    17c8:	2317      	movs	r3, #23
    17ca:	18fb      	adds	r3, r7, r3
    17cc:	781b      	ldrb	r3, [r3, #0]
    17ce:	2b00      	cmp	r3, #0
    17d0:	d115      	bne.n	17fe <_i2c_master_write_packet+0x136>
				break;
			}

			/* Check for NACK from slave. */
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    17d2:	68fb      	ldr	r3, [r7, #12]
    17d4:	8b5b      	ldrh	r3, [r3, #26]
    17d6:	b29b      	uxth	r3, r3
    17d8:	001a      	movs	r2, r3
    17da:	2304      	movs	r3, #4
    17dc:	4013      	ands	r3, r2
    17de:	d004      	beq.n	17ea <_i2c_master_write_packet+0x122>
				/* Return bad data value. */
				tmp_status = STATUS_ERR_OVERFLOW;
    17e0:	2317      	movs	r3, #23
    17e2:	18fb      	adds	r3, r7, r3
    17e4:	221e      	movs	r2, #30
    17e6:	701a      	strb	r2, [r3, #0]
				break;
    17e8:	e00a      	b.n	1800 <_i2c_master_write_packet+0x138>
	if (tmp_status == STATUS_OK) {
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
    17ea:	2314      	movs	r3, #20
    17ec:	18fb      	adds	r3, r7, r3
    17ee:	881b      	ldrh	r3, [r3, #0]
    17f0:	2214      	movs	r2, #20
    17f2:	18ba      	adds	r2, r7, r2
    17f4:	1e59      	subs	r1, r3, #1
    17f6:	8011      	strh	r1, [r2, #0]
    17f8:	2b00      	cmp	r3, #0
    17fa:	d1c2      	bne.n	1782 <_i2c_master_write_packet+0xba>
    17fc:	e000      	b.n	1800 <_i2c_master_write_packet+0x138>
			/* Wait for response. */
			tmp_status = _i2c_master_wait_for_bus(module);

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
				break;
    17fe:	46c0      	nop			; (mov r8, r8)
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	7a9b      	ldrb	r3, [r3, #10]
    1804:	2b00      	cmp	r3, #0
    1806:	d00a      	beq.n	181e <_i2c_master_write_packet+0x156>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
    1808:	687b      	ldr	r3, [r7, #4]
    180a:	0018      	movs	r0, r3
    180c:	4b07      	ldr	r3, [pc, #28]	; (182c <_i2c_master_write_packet+0x164>)
    180e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1810:	68fb      	ldr	r3, [r7, #12]
    1812:	685b      	ldr	r3, [r3, #4]
    1814:	22c0      	movs	r2, #192	; 0xc0
    1816:	0292      	lsls	r2, r2, #10
    1818:	431a      	orrs	r2, r3
    181a:	68fb      	ldr	r3, [r7, #12]
    181c:	605a      	str	r2, [r3, #4]
		}
	}

	return tmp_status;
    181e:	2317      	movs	r3, #23
    1820:	18fb      	adds	r3, r7, r3
    1822:	781b      	ldrb	r3, [r3, #0]
}
    1824:	0018      	movs	r0, r3
    1826:	46bd      	mov	sp, r7
    1828:	b007      	add	sp, #28
    182a:	bd90      	pop	{r4, r7, pc}
    182c:	00000e29 	.word	0x00000e29
    1830:	000013d1 	.word	0x000013d1
    1834:	fffbffff 	.word	0xfffbffff
    1838:	00001371 	.word	0x00001371
    183c:	00001311 	.word	0x00001311

00001840 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    1840:	b580      	push	{r7, lr}
    1842:	b082      	sub	sp, #8
    1844:	af00      	add	r7, sp, #0
    1846:	6078      	str	r0, [r7, #4]
    1848:	6039      	str	r1, [r7, #0]
	if (module->buffer_remaining > 0) {
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    184a:	687b      	ldr	r3, [r7, #4]
    184c:	2201      	movs	r2, #1
    184e:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
    1850:	687b      	ldr	r3, [r7, #4]
    1852:	2201      	movs	r2, #1
    1854:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
    1856:	683a      	ldr	r2, [r7, #0]
    1858:	687b      	ldr	r3, [r7, #4]
    185a:	0011      	movs	r1, r2
    185c:	0018      	movs	r0, r3
    185e:	4b03      	ldr	r3, [pc, #12]	; (186c <i2c_master_write_packet_wait+0x2c>)
    1860:	4798      	blx	r3
    1862:	0003      	movs	r3, r0
}
    1864:	0018      	movs	r0, r3
    1866:	46bd      	mov	sp, r7
    1868:	b002      	add	sp, #8
    186a:	bd80      	pop	{r7, pc}
    186c:	000016c9 	.word	0x000016c9

00001870 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    1870:	b580      	push	{r7, lr}
    1872:	b082      	sub	sp, #8
    1874:	af00      	add	r7, sp, #0
    1876:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    1878:	687b      	ldr	r3, [r7, #4]
    187a:	2200      	movs	r2, #0
    187c:	701a      	strb	r2, [r3, #0]
}
    187e:	46c0      	nop			; (mov r8, r8)
    1880:	46bd      	mov	sp, r7
    1882:	b002      	add	sp, #8
    1884:	bd80      	pop	{r7, pc}
    1886:	46c0      	nop			; (mov r8, r8)

00001888 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1888:	b580      	push	{r7, lr}
    188a:	b084      	sub	sp, #16
    188c:	af00      	add	r7, sp, #0
    188e:	0002      	movs	r2, r0
    1890:	1dfb      	adds	r3, r7, #7
    1892:	701a      	strb	r2, [r3, #0]
    1894:	1dbb      	adds	r3, r7, #6
    1896:	1c0a      	adds	r2, r1, #0
    1898:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    189a:	4b1a      	ldr	r3, [pc, #104]	; (1904 <sercom_set_gclk_generator+0x7c>)
    189c:	781b      	ldrb	r3, [r3, #0]
    189e:	2201      	movs	r2, #1
    18a0:	4053      	eors	r3, r2
    18a2:	b2db      	uxtb	r3, r3
    18a4:	2b00      	cmp	r3, #0
    18a6:	d103      	bne.n	18b0 <sercom_set_gclk_generator+0x28>
    18a8:	1dbb      	adds	r3, r7, #6
    18aa:	781b      	ldrb	r3, [r3, #0]
    18ac:	2b00      	cmp	r3, #0
    18ae:	d01b      	beq.n	18e8 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    18b0:	230c      	movs	r3, #12
    18b2:	18fb      	adds	r3, r7, r3
    18b4:	0018      	movs	r0, r3
    18b6:	4b14      	ldr	r3, [pc, #80]	; (1908 <sercom_set_gclk_generator+0x80>)
    18b8:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    18ba:	230c      	movs	r3, #12
    18bc:	18fb      	adds	r3, r7, r3
    18be:	1dfa      	adds	r2, r7, #7
    18c0:	7812      	ldrb	r2, [r2, #0]
    18c2:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    18c4:	230c      	movs	r3, #12
    18c6:	18fb      	adds	r3, r7, r3
    18c8:	0019      	movs	r1, r3
    18ca:	2013      	movs	r0, #19
    18cc:	4b0f      	ldr	r3, [pc, #60]	; (190c <sercom_set_gclk_generator+0x84>)
    18ce:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    18d0:	2013      	movs	r0, #19
    18d2:	4b0f      	ldr	r3, [pc, #60]	; (1910 <sercom_set_gclk_generator+0x88>)
    18d4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    18d6:	4b0b      	ldr	r3, [pc, #44]	; (1904 <sercom_set_gclk_generator+0x7c>)
    18d8:	1dfa      	adds	r2, r7, #7
    18da:	7812      	ldrb	r2, [r2, #0]
    18dc:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    18de:	4b09      	ldr	r3, [pc, #36]	; (1904 <sercom_set_gclk_generator+0x7c>)
    18e0:	2201      	movs	r2, #1
    18e2:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    18e4:	2300      	movs	r3, #0
    18e6:	e008      	b.n	18fa <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    18e8:	4b06      	ldr	r3, [pc, #24]	; (1904 <sercom_set_gclk_generator+0x7c>)
    18ea:	785b      	ldrb	r3, [r3, #1]
    18ec:	1dfa      	adds	r2, r7, #7
    18ee:	7812      	ldrb	r2, [r2, #0]
    18f0:	429a      	cmp	r2, r3
    18f2:	d101      	bne.n	18f8 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    18f4:	2300      	movs	r3, #0
    18f6:	e000      	b.n	18fa <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    18f8:	231d      	movs	r3, #29
}
    18fa:	0018      	movs	r0, r3
    18fc:	46bd      	mov	sp, r7
    18fe:	b004      	add	sp, #16
    1900:	bd80      	pop	{r7, pc}
    1902:	46c0      	nop			; (mov r8, r8)
    1904:	200001e8 	.word	0x200001e8
    1908:	00001871 	.word	0x00001871
    190c:	00005f69 	.word	0x00005f69
    1910:	00005fad 	.word	0x00005fad

00001914 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    1914:	b580      	push	{r7, lr}
    1916:	b082      	sub	sp, #8
    1918:	af00      	add	r7, sp, #0
    191a:	6078      	str	r0, [r7, #4]
    191c:	000a      	movs	r2, r1
    191e:	1cfb      	adds	r3, r7, #3
    1920:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    1922:	687b      	ldr	r3, [r7, #4]
    1924:	4a4d      	ldr	r2, [pc, #308]	; (1a5c <_sercom_get_default_pad+0x148>)
    1926:	4293      	cmp	r3, r2
    1928:	d03f      	beq.n	19aa <_sercom_get_default_pad+0x96>
    192a:	4a4c      	ldr	r2, [pc, #304]	; (1a5c <_sercom_get_default_pad+0x148>)
    192c:	4293      	cmp	r3, r2
    192e:	d806      	bhi.n	193e <_sercom_get_default_pad+0x2a>
    1930:	4a4b      	ldr	r2, [pc, #300]	; (1a60 <_sercom_get_default_pad+0x14c>)
    1932:	4293      	cmp	r3, r2
    1934:	d00f      	beq.n	1956 <_sercom_get_default_pad+0x42>
    1936:	4a4b      	ldr	r2, [pc, #300]	; (1a64 <_sercom_get_default_pad+0x150>)
    1938:	4293      	cmp	r3, r2
    193a:	d021      	beq.n	1980 <_sercom_get_default_pad+0x6c>
    193c:	e089      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    193e:	4a4a      	ldr	r2, [pc, #296]	; (1a68 <_sercom_get_default_pad+0x154>)
    1940:	4293      	cmp	r3, r2
    1942:	d100      	bne.n	1946 <_sercom_get_default_pad+0x32>
    1944:	e05b      	b.n	19fe <_sercom_get_default_pad+0xea>
    1946:	4a49      	ldr	r2, [pc, #292]	; (1a6c <_sercom_get_default_pad+0x158>)
    1948:	4293      	cmp	r3, r2
    194a:	d100      	bne.n	194e <_sercom_get_default_pad+0x3a>
    194c:	e06c      	b.n	1a28 <_sercom_get_default_pad+0x114>
    194e:	4a48      	ldr	r2, [pc, #288]	; (1a70 <_sercom_get_default_pad+0x15c>)
    1950:	4293      	cmp	r3, r2
    1952:	d03f      	beq.n	19d4 <_sercom_get_default_pad+0xc0>
    1954:	e07d      	b.n	1a52 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1956:	1cfb      	adds	r3, r7, #3
    1958:	781b      	ldrb	r3, [r3, #0]
    195a:	2b01      	cmp	r3, #1
    195c:	d00a      	beq.n	1974 <_sercom_get_default_pad+0x60>
    195e:	dc02      	bgt.n	1966 <_sercom_get_default_pad+0x52>
    1960:	2b00      	cmp	r3, #0
    1962:	d005      	beq.n	1970 <_sercom_get_default_pad+0x5c>
    1964:	e075      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1966:	2b02      	cmp	r3, #2
    1968:	d006      	beq.n	1978 <_sercom_get_default_pad+0x64>
    196a:	2b03      	cmp	r3, #3
    196c:	d006      	beq.n	197c <_sercom_get_default_pad+0x68>
    196e:	e070      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1970:	4b40      	ldr	r3, [pc, #256]	; (1a74 <_sercom_get_default_pad+0x160>)
    1972:	e06f      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1974:	4b40      	ldr	r3, [pc, #256]	; (1a78 <_sercom_get_default_pad+0x164>)
    1976:	e06d      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1978:	4b40      	ldr	r3, [pc, #256]	; (1a7c <_sercom_get_default_pad+0x168>)
    197a:	e06b      	b.n	1a54 <_sercom_get_default_pad+0x140>
    197c:	4b40      	ldr	r3, [pc, #256]	; (1a80 <_sercom_get_default_pad+0x16c>)
    197e:	e069      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1980:	1cfb      	adds	r3, r7, #3
    1982:	781b      	ldrb	r3, [r3, #0]
    1984:	2b01      	cmp	r3, #1
    1986:	d00a      	beq.n	199e <_sercom_get_default_pad+0x8a>
    1988:	dc02      	bgt.n	1990 <_sercom_get_default_pad+0x7c>
    198a:	2b00      	cmp	r3, #0
    198c:	d005      	beq.n	199a <_sercom_get_default_pad+0x86>
    198e:	e060      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1990:	2b02      	cmp	r3, #2
    1992:	d006      	beq.n	19a2 <_sercom_get_default_pad+0x8e>
    1994:	2b03      	cmp	r3, #3
    1996:	d006      	beq.n	19a6 <_sercom_get_default_pad+0x92>
    1998:	e05b      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    199a:	2303      	movs	r3, #3
    199c:	e05a      	b.n	1a54 <_sercom_get_default_pad+0x140>
    199e:	4b39      	ldr	r3, [pc, #228]	; (1a84 <_sercom_get_default_pad+0x170>)
    19a0:	e058      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19a2:	4b39      	ldr	r3, [pc, #228]	; (1a88 <_sercom_get_default_pad+0x174>)
    19a4:	e056      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19a6:	4b39      	ldr	r3, [pc, #228]	; (1a8c <_sercom_get_default_pad+0x178>)
    19a8:	e054      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19aa:	1cfb      	adds	r3, r7, #3
    19ac:	781b      	ldrb	r3, [r3, #0]
    19ae:	2b01      	cmp	r3, #1
    19b0:	d00a      	beq.n	19c8 <_sercom_get_default_pad+0xb4>
    19b2:	dc02      	bgt.n	19ba <_sercom_get_default_pad+0xa6>
    19b4:	2b00      	cmp	r3, #0
    19b6:	d005      	beq.n	19c4 <_sercom_get_default_pad+0xb0>
    19b8:	e04b      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    19ba:	2b02      	cmp	r3, #2
    19bc:	d006      	beq.n	19cc <_sercom_get_default_pad+0xb8>
    19be:	2b03      	cmp	r3, #3
    19c0:	d006      	beq.n	19d0 <_sercom_get_default_pad+0xbc>
    19c2:	e046      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    19c4:	4b32      	ldr	r3, [pc, #200]	; (1a90 <_sercom_get_default_pad+0x17c>)
    19c6:	e045      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19c8:	4b32      	ldr	r3, [pc, #200]	; (1a94 <_sercom_get_default_pad+0x180>)
    19ca:	e043      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19cc:	4b32      	ldr	r3, [pc, #200]	; (1a98 <_sercom_get_default_pad+0x184>)
    19ce:	e041      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19d0:	4b32      	ldr	r3, [pc, #200]	; (1a9c <_sercom_get_default_pad+0x188>)
    19d2:	e03f      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19d4:	1cfb      	adds	r3, r7, #3
    19d6:	781b      	ldrb	r3, [r3, #0]
    19d8:	2b01      	cmp	r3, #1
    19da:	d00a      	beq.n	19f2 <_sercom_get_default_pad+0xde>
    19dc:	dc02      	bgt.n	19e4 <_sercom_get_default_pad+0xd0>
    19de:	2b00      	cmp	r3, #0
    19e0:	d005      	beq.n	19ee <_sercom_get_default_pad+0xda>
    19e2:	e036      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    19e4:	2b02      	cmp	r3, #2
    19e6:	d006      	beq.n	19f6 <_sercom_get_default_pad+0xe2>
    19e8:	2b03      	cmp	r3, #3
    19ea:	d006      	beq.n	19fa <_sercom_get_default_pad+0xe6>
    19ec:	e031      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    19ee:	4b2c      	ldr	r3, [pc, #176]	; (1aa0 <_sercom_get_default_pad+0x18c>)
    19f0:	e030      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19f2:	4b2c      	ldr	r3, [pc, #176]	; (1aa4 <_sercom_get_default_pad+0x190>)
    19f4:	e02e      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19f6:	4b2c      	ldr	r3, [pc, #176]	; (1aa8 <_sercom_get_default_pad+0x194>)
    19f8:	e02c      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19fa:	4b2c      	ldr	r3, [pc, #176]	; (1aac <_sercom_get_default_pad+0x198>)
    19fc:	e02a      	b.n	1a54 <_sercom_get_default_pad+0x140>
    19fe:	1cfb      	adds	r3, r7, #3
    1a00:	781b      	ldrb	r3, [r3, #0]
    1a02:	2b01      	cmp	r3, #1
    1a04:	d00a      	beq.n	1a1c <_sercom_get_default_pad+0x108>
    1a06:	dc02      	bgt.n	1a0e <_sercom_get_default_pad+0xfa>
    1a08:	2b00      	cmp	r3, #0
    1a0a:	d005      	beq.n	1a18 <_sercom_get_default_pad+0x104>
    1a0c:	e021      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1a0e:	2b02      	cmp	r3, #2
    1a10:	d006      	beq.n	1a20 <_sercom_get_default_pad+0x10c>
    1a12:	2b03      	cmp	r3, #3
    1a14:	d006      	beq.n	1a24 <_sercom_get_default_pad+0x110>
    1a16:	e01c      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1a18:	4b25      	ldr	r3, [pc, #148]	; (1ab0 <_sercom_get_default_pad+0x19c>)
    1a1a:	e01b      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a1c:	4b25      	ldr	r3, [pc, #148]	; (1ab4 <_sercom_get_default_pad+0x1a0>)
    1a1e:	e019      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a20:	4b25      	ldr	r3, [pc, #148]	; (1ab8 <_sercom_get_default_pad+0x1a4>)
    1a22:	e017      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a24:	4b25      	ldr	r3, [pc, #148]	; (1abc <_sercom_get_default_pad+0x1a8>)
    1a26:	e015      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a28:	1cfb      	adds	r3, r7, #3
    1a2a:	781b      	ldrb	r3, [r3, #0]
    1a2c:	2b01      	cmp	r3, #1
    1a2e:	d00a      	beq.n	1a46 <_sercom_get_default_pad+0x132>
    1a30:	dc02      	bgt.n	1a38 <_sercom_get_default_pad+0x124>
    1a32:	2b00      	cmp	r3, #0
    1a34:	d005      	beq.n	1a42 <_sercom_get_default_pad+0x12e>
    1a36:	e00c      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1a38:	2b02      	cmp	r3, #2
    1a3a:	d006      	beq.n	1a4a <_sercom_get_default_pad+0x136>
    1a3c:	2b03      	cmp	r3, #3
    1a3e:	d006      	beq.n	1a4e <_sercom_get_default_pad+0x13a>
    1a40:	e007      	b.n	1a52 <_sercom_get_default_pad+0x13e>
    1a42:	4b1f      	ldr	r3, [pc, #124]	; (1ac0 <_sercom_get_default_pad+0x1ac>)
    1a44:	e006      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a46:	4b1f      	ldr	r3, [pc, #124]	; (1ac4 <_sercom_get_default_pad+0x1b0>)
    1a48:	e004      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a4a:	4b1f      	ldr	r3, [pc, #124]	; (1ac8 <_sercom_get_default_pad+0x1b4>)
    1a4c:	e002      	b.n	1a54 <_sercom_get_default_pad+0x140>
    1a4e:	4b1f      	ldr	r3, [pc, #124]	; (1acc <_sercom_get_default_pad+0x1b8>)
    1a50:	e000      	b.n	1a54 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    1a52:	2300      	movs	r3, #0
}
    1a54:	0018      	movs	r0, r3
    1a56:	46bd      	mov	sp, r7
    1a58:	b002      	add	sp, #8
    1a5a:	bd80      	pop	{r7, pc}
    1a5c:	42001000 	.word	0x42001000
    1a60:	42000800 	.word	0x42000800
    1a64:	42000c00 	.word	0x42000c00
    1a68:	42001800 	.word	0x42001800
    1a6c:	42001c00 	.word	0x42001c00
    1a70:	42001400 	.word	0x42001400
    1a74:	00040003 	.word	0x00040003
    1a78:	00050003 	.word	0x00050003
    1a7c:	00060003 	.word	0x00060003
    1a80:	00070003 	.word	0x00070003
    1a84:	00010003 	.word	0x00010003
    1a88:	001e0003 	.word	0x001e0003
    1a8c:	001f0003 	.word	0x001f0003
    1a90:	00080003 	.word	0x00080003
    1a94:	00090003 	.word	0x00090003
    1a98:	000a0003 	.word	0x000a0003
    1a9c:	000b0003 	.word	0x000b0003
    1aa0:	00100003 	.word	0x00100003
    1aa4:	00110003 	.word	0x00110003
    1aa8:	00120003 	.word	0x00120003
    1aac:	00130003 	.word	0x00130003
    1ab0:	000c0003 	.word	0x000c0003
    1ab4:	000d0003 	.word	0x000d0003
    1ab8:	000e0003 	.word	0x000e0003
    1abc:	000f0003 	.word	0x000f0003
    1ac0:	00160003 	.word	0x00160003
    1ac4:	00170003 	.word	0x00170003
    1ac8:	00180003 	.word	0x00180003
    1acc:	00190003 	.word	0x00190003

00001ad0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1ad0:	b590      	push	{r4, r7, lr}
    1ad2:	b08b      	sub	sp, #44	; 0x2c
    1ad4:	af00      	add	r7, sp, #0
    1ad6:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1ad8:	230c      	movs	r3, #12
    1ada:	18fb      	adds	r3, r7, r3
    1adc:	4a0f      	ldr	r2, [pc, #60]	; (1b1c <_sercom_get_sercom_inst_index+0x4c>)
    1ade:	ca13      	ldmia	r2!, {r0, r1, r4}
    1ae0:	c313      	stmia	r3!, {r0, r1, r4}
    1ae2:	ca13      	ldmia	r2!, {r0, r1, r4}
    1ae4:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1ae6:	2300      	movs	r3, #0
    1ae8:	627b      	str	r3, [r7, #36]	; 0x24
    1aea:	e00e      	b.n	1b0a <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1aec:	230c      	movs	r3, #12
    1aee:	18fb      	adds	r3, r7, r3
    1af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    1af2:	0092      	lsls	r2, r2, #2
    1af4:	58d3      	ldr	r3, [r2, r3]
    1af6:	1e1a      	subs	r2, r3, #0
    1af8:	687b      	ldr	r3, [r7, #4]
    1afa:	429a      	cmp	r2, r3
    1afc:	d102      	bne.n	1b04 <_sercom_get_sercom_inst_index+0x34>
			return i;
    1afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1b00:	b2db      	uxtb	r3, r3
    1b02:	e006      	b.n	1b12 <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1b06:	3301      	adds	r3, #1
    1b08:	627b      	str	r3, [r7, #36]	; 0x24
    1b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1b0c:	2b05      	cmp	r3, #5
    1b0e:	d9ed      	bls.n	1aec <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1b10:	2300      	movs	r3, #0
}
    1b12:	0018      	movs	r0, r3
    1b14:	46bd      	mov	sp, r7
    1b16:	b00b      	add	sp, #44	; 0x2c
    1b18:	bd90      	pop	{r4, r7, pc}
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	00009bbc 	.word	0x00009bbc

00001b20 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    1b20:	b580      	push	{r7, lr}
    1b22:	b082      	sub	sp, #8
    1b24:	af00      	add	r7, sp, #0
    1b26:	0002      	movs	r2, r0
    1b28:	6039      	str	r1, [r7, #0]
    1b2a:	1dfb      	adds	r3, r7, #7
    1b2c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    1b2e:	1dfb      	adds	r3, r7, #7
    1b30:	781b      	ldrb	r3, [r3, #0]
    1b32:	2b01      	cmp	r3, #1
    1b34:	d00a      	beq.n	1b4c <system_apb_clock_set_mask+0x2c>
    1b36:	2b02      	cmp	r3, #2
    1b38:	d00f      	beq.n	1b5a <system_apb_clock_set_mask+0x3a>
    1b3a:	2b00      	cmp	r3, #0
    1b3c:	d114      	bne.n	1b68 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1b3e:	4b0e      	ldr	r3, [pc, #56]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b40:	4a0d      	ldr	r2, [pc, #52]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b42:	6991      	ldr	r1, [r2, #24]
    1b44:	683a      	ldr	r2, [r7, #0]
    1b46:	430a      	orrs	r2, r1
    1b48:	619a      	str	r2, [r3, #24]
			break;
    1b4a:	e00f      	b.n	1b6c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1b4c:	4b0a      	ldr	r3, [pc, #40]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b4e:	4a0a      	ldr	r2, [pc, #40]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b50:	69d1      	ldr	r1, [r2, #28]
    1b52:	683a      	ldr	r2, [r7, #0]
    1b54:	430a      	orrs	r2, r1
    1b56:	61da      	str	r2, [r3, #28]
			break;
    1b58:	e008      	b.n	1b6c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1b5a:	4b07      	ldr	r3, [pc, #28]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b5c:	4a06      	ldr	r2, [pc, #24]	; (1b78 <system_apb_clock_set_mask+0x58>)
    1b5e:	6a11      	ldr	r1, [r2, #32]
    1b60:	683a      	ldr	r2, [r7, #0]
    1b62:	430a      	orrs	r2, r1
    1b64:	621a      	str	r2, [r3, #32]
			break;
    1b66:	e001      	b.n	1b6c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1b68:	2317      	movs	r3, #23
    1b6a:	e000      	b.n	1b6e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    1b6c:	2300      	movs	r3, #0
}
    1b6e:	0018      	movs	r0, r3
    1b70:	46bd      	mov	sp, r7
    1b72:	b002      	add	sp, #8
    1b74:	bd80      	pop	{r7, pc}
    1b76:	46c0      	nop			; (mov r8, r8)
    1b78:	40000400 	.word	0x40000400

00001b7c <wdt_is_syncing>:
 *
 * \retval false If the module has completed synchronization
 * \retval true If the module synchronization is ongoing
 */
static inline bool wdt_is_syncing(void)
{
    1b7c:	b580      	push	{r7, lr}
    1b7e:	b082      	sub	sp, #8
    1b80:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    1b82:	4b07      	ldr	r3, [pc, #28]	; (1ba0 <wdt_is_syncing+0x24>)
    1b84:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	if (WDT_module->SYNCBUSY.reg) {
#else
	if (WDT_module->STATUS.reg & WDT_STATUS_SYNCBUSY) {
    1b86:	687b      	ldr	r3, [r7, #4]
    1b88:	79db      	ldrb	r3, [r3, #7]
    1b8a:	b2db      	uxtb	r3, r3
    1b8c:	b25b      	sxtb	r3, r3
    1b8e:	2b00      	cmp	r3, #0
    1b90:	da01      	bge.n	1b96 <wdt_is_syncing+0x1a>
#endif
		return true;
    1b92:	2301      	movs	r3, #1
    1b94:	e000      	b.n	1b98 <wdt_is_syncing+0x1c>
	}

	return false;
    1b96:	2300      	movs	r3, #0
}
    1b98:	0018      	movs	r0, r3
    1b9a:	46bd      	mov	sp, r7
    1b9c:	b002      	add	sp, #8
    1b9e:	bd80      	pop	{r7, pc}
    1ba0:	40001000 	.word	0x40001000

00001ba4 <wdt_is_locked>:
 *  it cannot be disabled or otherwise reconfigured.
 *
 *  \return Current Watchdog lock state.
 */
static inline bool wdt_is_locked(void)
{
    1ba4:	b580      	push	{r7, lr}
    1ba6:	b082      	sub	sp, #8
    1ba8:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    1baa:	4b07      	ldr	r3, [pc, #28]	; (1bc8 <wdt_is_locked+0x24>)
    1bac:	607b      	str	r3, [r7, #4]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (WDT_module->CTRLA.reg & WDT_CTRLA_ALWAYSON);
#else
	return (WDT_module->CTRL.reg & WDT_CTRL_ALWAYSON);
    1bae:	687b      	ldr	r3, [r7, #4]
    1bb0:	781b      	ldrb	r3, [r3, #0]
    1bb2:	b2db      	uxtb	r3, r3
    1bb4:	001a      	movs	r2, r3
    1bb6:	2380      	movs	r3, #128	; 0x80
    1bb8:	4013      	ands	r3, r2
    1bba:	1e5a      	subs	r2, r3, #1
    1bbc:	4193      	sbcs	r3, r2
    1bbe:	b2db      	uxtb	r3, r3
#endif
}
    1bc0:	0018      	movs	r0, r3
    1bc2:	46bd      	mov	sp, r7
    1bc4:	b002      	add	sp, #8
    1bc6:	bd80      	pop	{r7, pc}
    1bc8:	40001000 	.word	0x40001000

00001bcc <wdt_set_config>:
	return STATUS_OK;
}
#else
enum status_code wdt_set_config(
		const struct wdt_conf *const config)
{
    1bcc:	b580      	push	{r7, lr}
    1bce:	b086      	sub	sp, #24
    1bd0:	af00      	add	r7, sp, #0
    1bd2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	Wdt *const WDT_module = WDT;
    1bd4:	4b54      	ldr	r3, [pc, #336]	; (1d28 <wdt_set_config+0x15c>)
    1bd6:	613b      	str	r3, [r7, #16]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_WDT);
    1bd8:	2110      	movs	r1, #16
    1bda:	2000      	movs	r0, #0
    1bdc:	4b53      	ldr	r3, [pc, #332]	; (1d2c <wdt_set_config+0x160>)
    1bde:	4798      	blx	r3

	/* Check of the Watchdog has been locked to be always on, if so, abort */
	if (wdt_is_locked()) {
    1be0:	4b53      	ldr	r3, [pc, #332]	; (1d30 <wdt_set_config+0x164>)
    1be2:	4798      	blx	r3
    1be4:	1e03      	subs	r3, r0, #0
    1be6:	d001      	beq.n	1bec <wdt_set_config+0x20>
		return STATUS_ERR_IO;
    1be8:	2310      	movs	r3, #16
    1bea:	e098      	b.n	1d1e <wdt_set_config+0x152>
	}

	/* Check for an invalid timeout period, abort if found */
	if (config->timeout_period == WDT_PERIOD_NONE) {
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	78db      	ldrb	r3, [r3, #3]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d101      	bne.n	1bf8 <wdt_set_config+0x2c>
		return STATUS_ERR_INVALID_ARG;
    1bf4:	2317      	movs	r3, #23
    1bf6:	e092      	b.n	1d1e <wdt_set_config+0x152>
	}

	/* Make sure the Window and Early Warning periods are not more than the
	 * reset period, abort if either is invalid */
	if ((config->timeout_period < config->window_period) ||
    1bf8:	687b      	ldr	r3, [r7, #4]
    1bfa:	78da      	ldrb	r2, [r3, #3]
    1bfc:	687b      	ldr	r3, [r7, #4]
    1bfe:	791b      	ldrb	r3, [r3, #4]
    1c00:	429a      	cmp	r2, r3
    1c02:	d305      	bcc.n	1c10 <wdt_set_config+0x44>
			(config->timeout_period < config->early_warning_period)) {
    1c04:	687b      	ldr	r3, [r7, #4]
    1c06:	78da      	ldrb	r2, [r3, #3]
    1c08:	687b      	ldr	r3, [r7, #4]
    1c0a:	795b      	ldrb	r3, [r3, #5]
		return STATUS_ERR_INVALID_ARG;
	}

	/* Make sure the Window and Early Warning periods are not more than the
	 * reset period, abort if either is invalid */
	if ((config->timeout_period < config->window_period) ||
    1c0c:	429a      	cmp	r2, r3
    1c0e:	d201      	bcs.n	1c14 <wdt_set_config+0x48>
			(config->timeout_period < config->early_warning_period)) {
		return STATUS_ERR_INVALID_ARG;
    1c10:	2317      	movs	r3, #23
    1c12:	e084      	b.n	1d1e <wdt_set_config+0x152>
	}

	/* Disable the Watchdog module */
	WDT_module->CTRL.reg &= ~WDT_CTRL_ENABLE;
    1c14:	693b      	ldr	r3, [r7, #16]
    1c16:	781b      	ldrb	r3, [r3, #0]
    1c18:	b2db      	uxtb	r3, r3
    1c1a:	2202      	movs	r2, #2
    1c1c:	4393      	bics	r3, r2
    1c1e:	b2da      	uxtb	r2, r3
    1c20:	693b      	ldr	r3, [r7, #16]
    1c22:	701a      	strb	r2, [r3, #0]

	while (wdt_is_syncing()) {
    1c24:	46c0      	nop			; (mov r8, r8)
    1c26:	4b43      	ldr	r3, [pc, #268]	; (1d34 <wdt_set_config+0x168>)
    1c28:	4798      	blx	r3
    1c2a:	1e03      	subs	r3, r0, #0
    1c2c:	d1fb      	bne.n	1c26 <wdt_set_config+0x5a>
		/* Wait for all hardware modules to complete synchronization */
	}

	if(config->enable == false) {
    1c2e:	687b      	ldr	r3, [r7, #4]
    1c30:	785b      	ldrb	r3, [r3, #1]
    1c32:	2201      	movs	r2, #1
    1c34:	4053      	eors	r3, r2
    1c36:	b2db      	uxtb	r3, r3
    1c38:	2b00      	cmp	r3, #0
    1c3a:	d001      	beq.n	1c40 <wdt_set_config+0x74>
		return STATUS_OK;
    1c3c:	2300      	movs	r3, #0
    1c3e:	e06e      	b.n	1d1e <wdt_set_config+0x152>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	gclk_chan_conf.source_generator = config->clock_source;
    1c40:	687b      	ldr	r3, [r7, #4]
    1c42:	789a      	ldrb	r2, [r3, #2]
    1c44:	230c      	movs	r3, #12
    1c46:	18fb      	adds	r3, r7, r3
    1c48:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(WDT_GCLK_ID, &gclk_chan_conf);
    1c4a:	230c      	movs	r3, #12
    1c4c:	18fb      	adds	r3, r7, r3
    1c4e:	0019      	movs	r1, r3
    1c50:	2003      	movs	r0, #3
    1c52:	4b39      	ldr	r3, [pc, #228]	; (1d38 <wdt_set_config+0x16c>)
    1c54:	4798      	blx	r3
	system_gclk_chan_enable(WDT_GCLK_ID);
    1c56:	2003      	movs	r0, #3
    1c58:	4b38      	ldr	r3, [pc, #224]	; (1d3c <wdt_set_config+0x170>)
    1c5a:	4798      	blx	r3
	if (config->always_on) {
    1c5c:	687b      	ldr	r3, [r7, #4]
    1c5e:	781b      	ldrb	r3, [r3, #0]
    1c60:	2b00      	cmp	r3, #0
    1c62:	d002      	beq.n	1c6a <wdt_set_config+0x9e>
		system_gclk_chan_lock(WDT_GCLK_ID);
    1c64:	2003      	movs	r0, #3
    1c66:	4b36      	ldr	r3, [pc, #216]	; (1d40 <wdt_set_config+0x174>)
    1c68:	4798      	blx	r3
	}

	uint32_t new_config = 0;
    1c6a:	2300      	movs	r3, #0
    1c6c:	617b      	str	r3, [r7, #20]

	/* Update the timeout period value with the requested period */
	new_config |= (config->timeout_period - 1) << WDT_CONFIG_PER_Pos;
    1c6e:	687b      	ldr	r3, [r7, #4]
    1c70:	78db      	ldrb	r3, [r3, #3]
    1c72:	3b01      	subs	r3, #1
    1c74:	001a      	movs	r2, r3
    1c76:	697b      	ldr	r3, [r7, #20]
    1c78:	4313      	orrs	r3, r2
    1c7a:	617b      	str	r3, [r7, #20]

	/* Check if the user has requested a reset window period */
	if (config->window_period != WDT_PERIOD_NONE) {
    1c7c:	687b      	ldr	r3, [r7, #4]
    1c7e:	791b      	ldrb	r3, [r3, #4]
    1c80:	2b00      	cmp	r3, #0
    1c82:	d010      	beq.n	1ca6 <wdt_set_config+0xda>
		WDT_module->CTRL.reg |= WDT_CTRL_WEN;
    1c84:	693b      	ldr	r3, [r7, #16]
    1c86:	781b      	ldrb	r3, [r3, #0]
    1c88:	b2db      	uxtb	r3, r3
    1c8a:	2204      	movs	r2, #4
    1c8c:	4313      	orrs	r3, r2
    1c8e:	b2da      	uxtb	r2, r3
    1c90:	693b      	ldr	r3, [r7, #16]
    1c92:	701a      	strb	r2, [r3, #0]

		/* Update and enable the timeout period value */
		new_config |= (config->window_period - 1) << WDT_CONFIG_WINDOW_Pos;
    1c94:	687b      	ldr	r3, [r7, #4]
    1c96:	791b      	ldrb	r3, [r3, #4]
    1c98:	3b01      	subs	r3, #1
    1c9a:	011b      	lsls	r3, r3, #4
    1c9c:	001a      	movs	r2, r3
    1c9e:	697b      	ldr	r3, [r7, #20]
    1ca0:	4313      	orrs	r3, r2
    1ca2:	617b      	str	r3, [r7, #20]
    1ca4:	e007      	b.n	1cb6 <wdt_set_config+0xea>
	} else {
		/* Ensure the window enable control flag is cleared */
		WDT_module->CTRL.reg &= ~WDT_CTRL_WEN;
    1ca6:	693b      	ldr	r3, [r7, #16]
    1ca8:	781b      	ldrb	r3, [r3, #0]
    1caa:	b2db      	uxtb	r3, r3
    1cac:	2204      	movs	r2, #4
    1cae:	4393      	bics	r3, r2
    1cb0:	b2da      	uxtb	r2, r3
    1cb2:	693b      	ldr	r3, [r7, #16]
    1cb4:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
    1cb6:	46c0      	nop			; (mov r8, r8)
    1cb8:	4b1e      	ldr	r3, [pc, #120]	; (1d34 <wdt_set_config+0x168>)
    1cba:	4798      	blx	r3
    1cbc:	1e03      	subs	r3, r0, #0
    1cbe:	d1fb      	bne.n	1cb8 <wdt_set_config+0xec>
		/* Wait for all hardware modules to complete synchronization */
	}

	/* Write the new Watchdog configuration */
	WDT_module->CONFIG.reg = new_config;
    1cc0:	697b      	ldr	r3, [r7, #20]
    1cc2:	b2da      	uxtb	r2, r3
    1cc4:	693b      	ldr	r3, [r7, #16]
    1cc6:	705a      	strb	r2, [r3, #1]

	/* Check if the user has requested an early warning period */
	if (config->early_warning_period != WDT_PERIOD_NONE) {
    1cc8:	687b      	ldr	r3, [r7, #4]
    1cca:	795b      	ldrb	r3, [r3, #5]
    1ccc:	2b00      	cmp	r3, #0
    1cce:	d00a      	beq.n	1ce6 <wdt_set_config+0x11a>
		while (wdt_is_syncing()) {
    1cd0:	46c0      	nop			; (mov r8, r8)
    1cd2:	4b18      	ldr	r3, [pc, #96]	; (1d34 <wdt_set_config+0x168>)
    1cd4:	4798      	blx	r3
    1cd6:	1e03      	subs	r3, r0, #0
    1cd8:	d1fb      	bne.n	1cd2 <wdt_set_config+0x106>
			/* Wait for all hardware modules to complete synchronization */
		}

		/* Set the Early Warning period */
		WDT_module->EWCTRL.reg
			= (config->early_warning_period - 1) << WDT_EWCTRL_EWOFFSET_Pos;
    1cda:	687b      	ldr	r3, [r7, #4]
    1cdc:	795b      	ldrb	r3, [r3, #5]
    1cde:	3b01      	subs	r3, #1
    1ce0:	b2da      	uxtb	r2, r3
    1ce2:	693b      	ldr	r3, [r7, #16]
    1ce4:	709a      	strb	r2, [r3, #2]
	}

	/* Either enable or lock-enable the Watchdog timer depending on the user
	 * settings */
	if (config->always_on) {
    1ce6:	687b      	ldr	r3, [r7, #4]
    1ce8:	781b      	ldrb	r3, [r3, #0]
    1cea:	2b00      	cmp	r3, #0
    1cec:	d009      	beq.n	1d02 <wdt_set_config+0x136>
		WDT_module->CTRL.reg |= WDT_CTRL_ALWAYSON;
    1cee:	693b      	ldr	r3, [r7, #16]
    1cf0:	781b      	ldrb	r3, [r3, #0]
    1cf2:	b2db      	uxtb	r3, r3
    1cf4:	2280      	movs	r2, #128	; 0x80
    1cf6:	4252      	negs	r2, r2
    1cf8:	4313      	orrs	r3, r2
    1cfa:	b2da      	uxtb	r2, r3
    1cfc:	693b      	ldr	r3, [r7, #16]
    1cfe:	701a      	strb	r2, [r3, #0]
    1d00:	e007      	b.n	1d12 <wdt_set_config+0x146>
	} else {
		WDT_module->CTRL.reg |= WDT_CTRL_ENABLE;
    1d02:	693b      	ldr	r3, [r7, #16]
    1d04:	781b      	ldrb	r3, [r3, #0]
    1d06:	b2db      	uxtb	r3, r3
    1d08:	2202      	movs	r2, #2
    1d0a:	4313      	orrs	r3, r2
    1d0c:	b2da      	uxtb	r2, r3
    1d0e:	693b      	ldr	r3, [r7, #16]
    1d10:	701a      	strb	r2, [r3, #0]
	}

	while (wdt_is_syncing()) {
    1d12:	46c0      	nop			; (mov r8, r8)
    1d14:	4b07      	ldr	r3, [pc, #28]	; (1d34 <wdt_set_config+0x168>)
    1d16:	4798      	blx	r3
    1d18:	1e03      	subs	r3, r0, #0
    1d1a:	d1fb      	bne.n	1d14 <wdt_set_config+0x148>
		/* Wait for all hardware modules to complete synchronization */
	}

	return STATUS_OK;
    1d1c:	2300      	movs	r3, #0
}
    1d1e:	0018      	movs	r0, r3
    1d20:	46bd      	mov	sp, r7
    1d22:	b006      	add	sp, #24
    1d24:	bd80      	pop	{r7, pc}
    1d26:	46c0      	nop			; (mov r8, r8)
    1d28:	40001000 	.word	0x40001000
    1d2c:	00001b21 	.word	0x00001b21
    1d30:	00001ba5 	.word	0x00001ba5
    1d34:	00001b7d 	.word	0x00001b7d
    1d38:	00005f69 	.word	0x00005f69
    1d3c:	00005fad 	.word	0x00005fad
    1d40:	0000608d 	.word	0x0000608d

00001d44 <wdt_clear_early_warning>:
 *
 *  Clears the Watchdog timer early warning period elapsed flag, so that a new
 *  early warning period can be detected.
 */
static inline void wdt_clear_early_warning(void)
{
    1d44:	b580      	push	{r7, lr}
    1d46:	b082      	sub	sp, #8
    1d48:	af00      	add	r7, sp, #0
	Wdt *const WDT_module = WDT;
    1d4a:	4b04      	ldr	r3, [pc, #16]	; (1d5c <wdt_clear_early_warning+0x18>)
    1d4c:	607b      	str	r3, [r7, #4]

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    1d4e:	687b      	ldr	r3, [r7, #4]
    1d50:	2201      	movs	r2, #1
    1d52:	719a      	strb	r2, [r3, #6]
}
    1d54:	46c0      	nop			; (mov r8, r8)
    1d56:	46bd      	mov	sp, r7
    1d58:	b002      	add	sp, #8
    1d5a:	bd80      	pop	{r7, pc}
    1d5c:	40001000 	.word	0x40001000

00001d60 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    1d60:	b580      	push	{r7, lr}
    1d62:	af00      	add	r7, sp, #0
	wdt_clear_early_warning();
    1d64:	4b05      	ldr	r3, [pc, #20]	; (1d7c <WDT_Handler+0x1c>)
    1d66:	4798      	blx	r3

	if (wdt_early_warning_callback) {
    1d68:	4b05      	ldr	r3, [pc, #20]	; (1d80 <WDT_Handler+0x20>)
    1d6a:	681b      	ldr	r3, [r3, #0]
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	d002      	beq.n	1d76 <WDT_Handler+0x16>
		wdt_early_warning_callback();
    1d70:	4b03      	ldr	r3, [pc, #12]	; (1d80 <WDT_Handler+0x20>)
    1d72:	681b      	ldr	r3, [r3, #0]
    1d74:	4798      	blx	r3
	}
}
    1d76:	46c0      	nop			; (mov r8, r8)
    1d78:	46bd      	mov	sp, r7
    1d7a:	bd80      	pop	{r7, pc}
    1d7c:	00001d45 	.word	0x00001d45
    1d80:	20000264 	.word	0x20000264

00001d84 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1d84:	b580      	push	{r7, lr}
    1d86:	b082      	sub	sp, #8
    1d88:	af00      	add	r7, sp, #0
    1d8a:	0002      	movs	r2, r0
    1d8c:	1dfb      	adds	r3, r7, #7
    1d8e:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
    1d90:	4b06      	ldr	r3, [pc, #24]	; (1dac <NVIC_EnableIRQ+0x28>)
    1d92:	1dfa      	adds	r2, r7, #7
    1d94:	7812      	ldrb	r2, [r2, #0]
    1d96:	0011      	movs	r1, r2
    1d98:	221f      	movs	r2, #31
    1d9a:	400a      	ands	r2, r1
    1d9c:	2101      	movs	r1, #1
    1d9e:	4091      	lsls	r1, r2
    1da0:	000a      	movs	r2, r1
    1da2:	601a      	str	r2, [r3, #0]
}
    1da4:	46c0      	nop			; (mov r8, r8)
    1da6:	46bd      	mov	sp, r7
    1da8:	b002      	add	sp, #8
    1daa:	bd80      	pop	{r7, pc}
    1dac:	e000e100 	.word	0xe000e100

00001db0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1db0:	b5b0      	push	{r4, r5, r7, lr}
    1db2:	b082      	sub	sp, #8
    1db4:	af00      	add	r7, sp, #0
    1db6:	0002      	movs	r2, r0
    1db8:	6039      	str	r1, [r7, #0]
    1dba:	1dfb      	adds	r3, r7, #7
    1dbc:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
    1dbe:	1dfb      	adds	r3, r7, #7
    1dc0:	781b      	ldrb	r3, [r3, #0]
    1dc2:	2b7f      	cmp	r3, #127	; 0x7f
    1dc4:	d932      	bls.n	1e2c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    1dc6:	4c2f      	ldr	r4, [pc, #188]	; (1e84 <NVIC_SetPriority+0xd4>)
    1dc8:	1dfb      	adds	r3, r7, #7
    1dca:	781b      	ldrb	r3, [r3, #0]
    1dcc:	001a      	movs	r2, r3
    1dce:	230f      	movs	r3, #15
    1dd0:	4013      	ands	r3, r2
    1dd2:	3b08      	subs	r3, #8
    1dd4:	0899      	lsrs	r1, r3, #2
    1dd6:	4a2b      	ldr	r2, [pc, #172]	; (1e84 <NVIC_SetPriority+0xd4>)
    1dd8:	1dfb      	adds	r3, r7, #7
    1dda:	781b      	ldrb	r3, [r3, #0]
    1ddc:	0018      	movs	r0, r3
    1dde:	230f      	movs	r3, #15
    1de0:	4003      	ands	r3, r0
    1de2:	3b08      	subs	r3, #8
    1de4:	089b      	lsrs	r3, r3, #2
    1de6:	3306      	adds	r3, #6
    1de8:	009b      	lsls	r3, r3, #2
    1dea:	18d3      	adds	r3, r2, r3
    1dec:	3304      	adds	r3, #4
    1dee:	681b      	ldr	r3, [r3, #0]
    1df0:	1dfa      	adds	r2, r7, #7
    1df2:	7812      	ldrb	r2, [r2, #0]
    1df4:	0010      	movs	r0, r2
    1df6:	2203      	movs	r2, #3
    1df8:	4002      	ands	r2, r0
    1dfa:	00d2      	lsls	r2, r2, #3
    1dfc:	20ff      	movs	r0, #255	; 0xff
    1dfe:	4090      	lsls	r0, r2
    1e00:	0002      	movs	r2, r0
    1e02:	43d2      	mvns	r2, r2
    1e04:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    1e06:	683b      	ldr	r3, [r7, #0]
    1e08:	019b      	lsls	r3, r3, #6
    1e0a:	20ff      	movs	r0, #255	; 0xff
    1e0c:	4018      	ands	r0, r3
    1e0e:	1dfb      	adds	r3, r7, #7
    1e10:	781b      	ldrb	r3, [r3, #0]
    1e12:	001d      	movs	r5, r3
    1e14:	2303      	movs	r3, #3
    1e16:	402b      	ands	r3, r5
    1e18:	00db      	lsls	r3, r3, #3
    1e1a:	4098      	lsls	r0, r3
    1e1c:	0003      	movs	r3, r0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    1e1e:	431a      	orrs	r2, r3
    1e20:	1d8b      	adds	r3, r1, #6
    1e22:	009b      	lsls	r3, r3, #2
    1e24:	18e3      	adds	r3, r4, r3
    1e26:	3304      	adds	r3, #4
    1e28:	601a      	str	r2, [r3, #0]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    1e2a:	e027      	b.n	1e7c <NVIC_SetPriority+0xcc>
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    1e2c:	4c16      	ldr	r4, [pc, #88]	; (1e88 <NVIC_SetPriority+0xd8>)
    1e2e:	1dfb      	adds	r3, r7, #7
    1e30:	781b      	ldrb	r3, [r3, #0]
    1e32:	b25b      	sxtb	r3, r3
    1e34:	089b      	lsrs	r3, r3, #2
    1e36:	4914      	ldr	r1, [pc, #80]	; (1e88 <NVIC_SetPriority+0xd8>)
    1e38:	1dfa      	adds	r2, r7, #7
    1e3a:	7812      	ldrb	r2, [r2, #0]
    1e3c:	b252      	sxtb	r2, r2
    1e3e:	0892      	lsrs	r2, r2, #2
    1e40:	32c0      	adds	r2, #192	; 0xc0
    1e42:	0092      	lsls	r2, r2, #2
    1e44:	5852      	ldr	r2, [r2, r1]
    1e46:	1df9      	adds	r1, r7, #7
    1e48:	7809      	ldrb	r1, [r1, #0]
    1e4a:	0008      	movs	r0, r1
    1e4c:	2103      	movs	r1, #3
    1e4e:	4001      	ands	r1, r0
    1e50:	00c9      	lsls	r1, r1, #3
    1e52:	20ff      	movs	r0, #255	; 0xff
    1e54:	4088      	lsls	r0, r1
    1e56:	0001      	movs	r1, r0
    1e58:	43c9      	mvns	r1, r1
    1e5a:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    1e5c:	683a      	ldr	r2, [r7, #0]
    1e5e:	0192      	lsls	r2, r2, #6
    1e60:	20ff      	movs	r0, #255	; 0xff
    1e62:	4010      	ands	r0, r2
    1e64:	1dfa      	adds	r2, r7, #7
    1e66:	7812      	ldrb	r2, [r2, #0]
    1e68:	0015      	movs	r5, r2
    1e6a:	2203      	movs	r2, #3
    1e6c:	402a      	ands	r2, r5
    1e6e:	00d2      	lsls	r2, r2, #3
    1e70:	4090      	lsls	r0, r2
    1e72:	0002      	movs	r2, r0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    1e74:	430a      	orrs	r2, r1
    1e76:	33c0      	adds	r3, #192	; 0xc0
    1e78:	009b      	lsls	r3, r3, #2
    1e7a:	511a      	str	r2, [r3, r4]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    1e7c:	46c0      	nop			; (mov r8, r8)
    1e7e:	46bd      	mov	sp, r7
    1e80:	b002      	add	sp, #8
    1e82:	bdb0      	pop	{r4, r5, r7, pc}
    1e84:	e000ed00 	.word	0xe000ed00
    1e88:	e000e100 	.word	0xe000e100

00001e8c <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    1e8c:	b580      	push	{r7, lr}
    1e8e:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    1e90:	4b04      	ldr	r3, [pc, #16]	; (1ea4 <system_interrupt_enable_global+0x18>)
    1e92:	2201      	movs	r2, #1
    1e94:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1e96:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1e9a:	b662      	cpsie	i
}
    1e9c:	46c0      	nop			; (mov r8, r8)
    1e9e:	46bd      	mov	sp, r7
    1ea0:	bd80      	pop	{r7, pc}
    1ea2:	46c0      	nop			; (mov r8, r8)
    1ea4:	20000161 	.word	0x20000161

00001ea8 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
    1ea8:	b580      	push	{r7, lr}
    1eaa:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1eac:	b672      	cpsid	i
    1eae:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    1eb2:	4b03      	ldr	r3, [pc, #12]	; (1ec0 <system_interrupt_disable_global+0x18>)
    1eb4:	2200      	movs	r2, #0
    1eb6:	701a      	strb	r2, [r3, #0]
}
    1eb8:	46c0      	nop			; (mov r8, r8)
    1eba:	46bd      	mov	sp, r7
    1ebc:	bd80      	pop	{r7, pc}
    1ebe:	46c0      	nop			; (mov r8, r8)
    1ec0:	20000161 	.word	0x20000161

00001ec4 <uart_clk_init>:
	SERCOM_RX_PAD_3
} SercomRXPad;


void uart_clk_init(void)
{
    1ec4:	b580      	push	{r7, lr}
    1ec6:	af00      	add	r7, sp, #0
	// Start the Software Reset and wait for it to finish
	BLE_UART_SERCOM->USART.CTRLA.bit.SWRST = 1 ;
    1ec8:	4a13      	ldr	r2, [pc, #76]	; (1f18 <uart_clk_init+0x54>)
    1eca:	6813      	ldr	r3, [r2, #0]
    1ecc:	2101      	movs	r1, #1
    1ece:	430b      	orrs	r3, r1
    1ed0:	6013      	str	r3, [r2, #0]
	while ( BLE_UART_SERCOM->USART.CTRLA.bit.SWRST || BLE_UART_SERCOM->USART.SYNCBUSY.bit.SWRST );
    1ed2:	46c0      	nop			; (mov r8, r8)
    1ed4:	4b10      	ldr	r3, [pc, #64]	; (1f18 <uart_clk_init+0x54>)
    1ed6:	681b      	ldr	r3, [r3, #0]
    1ed8:	07db      	lsls	r3, r3, #31
    1eda:	0fdb      	lsrs	r3, r3, #31
    1edc:	b2db      	uxtb	r3, r3
    1ede:	2b00      	cmp	r3, #0
    1ee0:	d1f8      	bne.n	1ed4 <uart_clk_init+0x10>
    1ee2:	4b0d      	ldr	r3, [pc, #52]	; (1f18 <uart_clk_init+0x54>)
    1ee4:	69db      	ldr	r3, [r3, #28]
    1ee6:	07db      	lsls	r3, r3, #31
    1ee8:	0fdb      	lsrs	r3, r3, #31
    1eea:	b2db      	uxtb	r3, r3
    1eec:	2b00      	cmp	r3, #0
    1eee:	d1f1      	bne.n	1ed4 <uart_clk_init+0x10>
	
	// Turn on peripheral clock for SERCOM being used
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM2;
    1ef0:	4b0a      	ldr	r3, [pc, #40]	; (1f1c <uart_clk_init+0x58>)
    1ef2:	4a0a      	ldr	r2, [pc, #40]	; (1f1c <uart_clk_init+0x58>)
    1ef4:	6a12      	ldr	r2, [r2, #32]
    1ef6:	2110      	movs	r1, #16
    1ef8:	430a      	orrs	r2, r1
    1efa:	621a      	str	r2, [r3, #32]

	//Setting clock
	GCLK->CLKCTRL.reg =
    1efc:	4b08      	ldr	r3, [pc, #32]	; (1f20 <uart_clk_init+0x5c>)
    1efe:	4a09      	ldr	r2, [pc, #36]	; (1f24 <uart_clk_init+0x60>)
    1f00:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_ID( GCM_SERCOM2_CORE )	|	// connected  SERCOMx to
	GCLK_CLKCTRL_GEN_GCLK0		|	// generic Clock Generator 0
	GCLK_CLKCTRL_CLKEN;			// and enable it

	while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY ); // Wait for synchronization
    1f02:	46c0      	nop			; (mov r8, r8)
    1f04:	4b06      	ldr	r3, [pc, #24]	; (1f20 <uart_clk_init+0x5c>)
    1f06:	785b      	ldrb	r3, [r3, #1]
    1f08:	b2db      	uxtb	r3, r3
    1f0a:	b25b      	sxtb	r3, r3
    1f0c:	2b00      	cmp	r3, #0
    1f0e:	dbf9      	blt.n	1f04 <uart_clk_init+0x40>
}
    1f10:	46c0      	nop			; (mov r8, r8)
    1f12:	46bd      	mov	sp, r7
    1f14:	bd80      	pop	{r7, pc}
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	42001000 	.word	0x42001000
    1f1c:	40000400 	.word	0x40000400
    1f20:	40000c00 	.word	0x40000c00
    1f24:	00004016 	.word	0x00004016

00001f28 <uart_pin_init>:

void uart_pin_init(void)
{
    1f28:	b580      	push	{r7, lr}
    1f2a:	b082      	sub	sp, #8
    1f2c:	af00      	add	r7, sp, #0
	PORT->Group[PORTGROUP_A].DIRCLR.reg = PORT_PA08;	// RX as input
    1f2e:	4b1c      	ldr	r3, [pc, #112]	; (1fa0 <uart_pin_init+0x78>)
    1f30:	2280      	movs	r2, #128	; 0x80
    1f32:	0052      	lsls	r2, r2, #1
    1f34:	605a      	str	r2, [r3, #4]
	
	PORT->Group[PORTGROUP_A].DIRSET.reg = PORT_PA10;	// TX as output
    1f36:	4b1a      	ldr	r3, [pc, #104]	; (1fa0 <uart_pin_init+0x78>)
    1f38:	2280      	movs	r2, #128	; 0x80
    1f3a:	00d2      	lsls	r2, r2, #3
    1f3c:	609a      	str	r2, [r3, #8]
	PORT->Group[PORTGROUP_A].OUTSET.reg = PORT_PA10;	// TX idle state is high
    1f3e:	4b18      	ldr	r3, [pc, #96]	; (1fa0 <uart_pin_init+0x78>)
    1f40:	2280      	movs	r2, #128	; 0x80
    1f42:	00d2      	lsls	r2, r2, #3
    1f44:	619a      	str	r2, [r3, #24]

	// set port multiplexer for peripheral TX
	// =======================================
	uint32_t temp = (PORT->Group[PORTGROUP_A].PMUX[TX_PIN>>1].reg) & PORT_PMUX_PMUXO( GPIO_SERCOM_ALT_D );
    1f46:	4a16      	ldr	r2, [pc, #88]	; (1fa0 <uart_pin_init+0x78>)
    1f48:	2335      	movs	r3, #53	; 0x35
    1f4a:	5cd3      	ldrb	r3, [r2, r3]
    1f4c:	b2db      	uxtb	r3, r3
    1f4e:	001a      	movs	r2, r3
    1f50:	2330      	movs	r3, #48	; 0x30
    1f52:	4013      	ands	r3, r2
    1f54:	607b      	str	r3, [r7, #4]
	PORT->Group[PORTGROUP_A].PMUX[TX_PIN>>1].reg = temp | PORT_PMUX_PMUXE( GPIO_SERCOM_ALT_D );
    1f56:	4a12      	ldr	r2, [pc, #72]	; (1fa0 <uart_pin_init+0x78>)
    1f58:	687b      	ldr	r3, [r7, #4]
    1f5a:	b2db      	uxtb	r3, r3
    1f5c:	2103      	movs	r1, #3
    1f5e:	430b      	orrs	r3, r1
    1f60:	b2d9      	uxtb	r1, r3
    1f62:	2335      	movs	r3, #53	; 0x35
    1f64:	54d1      	strb	r1, [r2, r3]
	
	PORT->Group[PORTGROUP_A].PINCFG[TX_PIN].reg = PORT_PINCFG_PMUXEN ; // Enable port mux
    1f66:	4a0e      	ldr	r2, [pc, #56]	; (1fa0 <uart_pin_init+0x78>)
    1f68:	234a      	movs	r3, #74	; 0x4a
    1f6a:	2101      	movs	r1, #1
    1f6c:	54d1      	strb	r1, [r2, r3]
	temp = (PORT->Group[PORTGROUP_A].PMUX[RX_PIN>>1].reg) & PORT_PMUX_PMUXO( GPIO_SERCOM_ALT_D );
    1f6e:	4a0c      	ldr	r2, [pc, #48]	; (1fa0 <uart_pin_init+0x78>)
    1f70:	2334      	movs	r3, #52	; 0x34
    1f72:	5cd3      	ldrb	r3, [r2, r3]
    1f74:	b2db      	uxtb	r3, r3
    1f76:	001a      	movs	r2, r3
    1f78:	2330      	movs	r3, #48	; 0x30
    1f7a:	4013      	ands	r3, r2
    1f7c:	607b      	str	r3, [r7, #4]
	PORT->Group[PORTGROUP_A].PMUX[RX_PIN>>1].reg = temp | PORT_PMUX_PMUXE( GPIO_SERCOM_ALT_D );
    1f7e:	4a08      	ldr	r2, [pc, #32]	; (1fa0 <uart_pin_init+0x78>)
    1f80:	687b      	ldr	r3, [r7, #4]
    1f82:	b2db      	uxtb	r3, r3
    1f84:	2103      	movs	r1, #3
    1f86:	430b      	orrs	r3, r1
    1f88:	b2d9      	uxtb	r1, r3
    1f8a:	2334      	movs	r3, #52	; 0x34
    1f8c:	54d1      	strb	r1, [r2, r3]
	PORT->Group[PORTGROUP_A].PINCFG[RX_PIN].reg = PORT_PINCFG_PMUXEN | PORT_PINCFG_INEN; // Enable port mux
    1f8e:	4a04      	ldr	r2, [pc, #16]	; (1fa0 <uart_pin_init+0x78>)
    1f90:	2348      	movs	r3, #72	; 0x48
    1f92:	2103      	movs	r1, #3
    1f94:	54d1      	strb	r1, [r2, r3]
}
    1f96:	46c0      	nop			; (mov r8, r8)
    1f98:	46bd      	mov	sp, r7
    1f9a:	b002      	add	sp, #8
    1f9c:	bd80      	pop	{r7, pc}
    1f9e:	46c0      	nop			; (mov r8, r8)
    1fa0:	41004400 	.word	0x41004400

00001fa4 <ble_uart_init>:

void ble_uart_init(void)
{	
    1fa4:	b580      	push	{r7, lr}
    1fa6:	af00      	add	r7, sp, #0
	uart_clk_init();
    1fa8:	4b18      	ldr	r3, [pc, #96]	; (200c <STACK_SIZE+0xc>)
    1faa:	4798      	blx	r3
	uart_pin_init();
    1fac:	4b18      	ldr	r3, [pc, #96]	; (2010 <STACK_SIZE+0x10>)
    1fae:	4798      	blx	r3
	
	
	
	BLE_UART_SERCOM->USART.CTRLA.reg =
    1fb0:	4b18      	ldr	r3, [pc, #96]	; (2014 <STACK_SIZE+0x14>)
    1fb2:	4a19      	ldr	r2, [pc, #100]	; (2018 <STACK_SIZE+0x18>)
    1fb4:	601a      	str	r2, [r3, #0]
	
	
	// Asynchronous arithmetic mode
	// 65535 * ( 1 - sampleRateValue * baudrate / SystemCoreClock);
	// 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
	BLE_UART_SERCOM->USART.BAUD.reg = 65535.0f * ( 1.0f - (16.0 * (float)(BAUDRATE)) / (float)(SYSTEM_CLK));
    1fb6:	4b17      	ldr	r3, [pc, #92]	; (2014 <STACK_SIZE+0x14>)
    1fb8:	4a18      	ldr	r2, [pc, #96]	; (201c <STACK_SIZE+0x1c>)
    1fba:	819a      	strh	r2, [r3, #12]
	//BLE_UART_SERCOM->USART.BAUD.bit.BAUD = 9600;
	
	BLE_UART_SERCOM->USART.CTRLB.reg =
    1fbc:	4b15      	ldr	r3, [pc, #84]	; (2014 <STACK_SIZE+0x14>)
    1fbe:	22c0      	movs	r2, #192	; 0xc0
    1fc0:	0292      	lsls	r2, r2, #10
    1fc2:	605a      	str	r2, [r3, #4]
	SERCOM_USART_CTRLB_CHSIZE(0)	|	// 8 bit character size
	SERCOM_USART_CTRLB_TXEN			|	// Enable Transmit
	SERCOM_USART_CTRLB_RXEN;			// Enable Receive

	// Get Synced
	while (BLE_UART_SERCOM->USART.SYNCBUSY.bit.CTRLB);
    1fc4:	46c0      	nop			; (mov r8, r8)
    1fc6:	4b13      	ldr	r3, [pc, #76]	; (2014 <STACK_SIZE+0x14>)
    1fc8:	69db      	ldr	r3, [r3, #28]
    1fca:	075b      	lsls	r3, r3, #29
    1fcc:	0fdb      	lsrs	r3, r3, #31
    1fce:	b2db      	uxtb	r3, r3
    1fd0:	2b00      	cmp	r3, #0
    1fd2:	d1f8      	bne.n	1fc6 <ble_uart_init+0x22>

	//Set the Interrupt to use
	BLE_UART_SERCOM->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;	// Interrupt on received complete
    1fd4:	4b0f      	ldr	r3, [pc, #60]	; (2014 <STACK_SIZE+0x14>)
    1fd6:	2204      	movs	r2, #4
    1fd8:	759a      	strb	r2, [r3, #22]
	
	// Enable interrupts
	NVIC_EnableIRQ(SERCOM2_IRQn);
    1fda:	200b      	movs	r0, #11
    1fdc:	4b10      	ldr	r3, [pc, #64]	; (2020 <STACK_SIZE+0x20>)
    1fde:	4798      	blx	r3
	NVIC_SetPriority(SERCOM2_IRQn,1);
    1fe0:	2101      	movs	r1, #1
    1fe2:	200b      	movs	r0, #11
    1fe4:	4b0f      	ldr	r3, [pc, #60]	; (2024 <STACK_SIZE+0x24>)
    1fe6:	4798      	blx	r3
	
	// enable the peripheral block
	BLE_UART_SERCOM->USART.CTRLA.bit.ENABLE = 0x1u;
    1fe8:	4a0a      	ldr	r2, [pc, #40]	; (2014 <STACK_SIZE+0x14>)
    1fea:	6813      	ldr	r3, [r2, #0]
    1fec:	2102      	movs	r1, #2
    1fee:	430b      	orrs	r3, r1
    1ff0:	6013      	str	r3, [r2, #0]
	
	// Wait for sercom to enable
	while(BLE_UART_SERCOM->USART.SYNCBUSY.bit.ENABLE);
    1ff2:	46c0      	nop			; (mov r8, r8)
    1ff4:	4b07      	ldr	r3, [pc, #28]	; (2014 <STACK_SIZE+0x14>)
    1ff6:	69db      	ldr	r3, [r3, #28]
    1ff8:	079b      	lsls	r3, r3, #30
    1ffa:	0fdb      	lsrs	r3, r3, #31
    1ffc:	b2db      	uxtb	r3, r3
    1ffe:	2b00      	cmp	r3, #0
    2000:	d1f8      	bne.n	1ff4 <ble_uart_init+0x50>
	
	reset_buffers();
    2002:	4b09      	ldr	r3, [pc, #36]	; (2028 <STACK_SIZE+0x28>)
    2004:	4798      	blx	r3
}
    2006:	46c0      	nop			; (mov r8, r8)
    2008:	46bd      	mov	sp, r7
    200a:	bd80      	pop	{r7, pc}
    200c:	00001ec5 	.word	0x00001ec5
    2010:	00001f29 	.word	0x00001f29
    2014:	42001000 	.word	0x42001000
    2018:	40010084 	.word	0x40010084
    201c:	fffffb14 	.word	0xfffffb14
    2020:	00001d85 	.word	0x00001d85
    2024:	00001db1 	.word	0x00001db1
    2028:	000020e1 	.word	0x000020e1

0000202c <ble_uart_write>:

void ble_uart_write(char buffer[])
{
    202c:	b580      	push	{r7, lr}
    202e:	b084      	sub	sp, #16
    2030:	af00      	add	r7, sp, #0
    2032:	6078      	str	r0, [r7, #4]
	system_interrupt_disable_global();
    2034:	4b10      	ldr	r3, [pc, #64]	; (2078 <ble_uart_write+0x4c>)
    2036:	4798      	blx	r3
	uint32_t i = 0;
    2038:	2300      	movs	r3, #0
    203a:	60fb      	str	r3, [r7, #12]
	while(buffer[i] != '\0')
    203c:	e00f      	b.n	205e <ble_uart_write+0x32>
	{
		if(BLE_UART_SERCOM->USART.INTFLAG.bit.DRE == 1)
    203e:	4b0f      	ldr	r3, [pc, #60]	; (207c <ble_uart_write+0x50>)
    2040:	7e1b      	ldrb	r3, [r3, #24]
    2042:	07db      	lsls	r3, r3, #31
    2044:	0fdb      	lsrs	r3, r3, #31
    2046:	b2db      	uxtb	r3, r3
    2048:	2b01      	cmp	r3, #1
    204a:	d108      	bne.n	205e <ble_uart_write+0x32>
		{
			BLE_UART_SERCOM->USART.DATA.reg = (uint16_t)buffer[i++];
    204c:	490b      	ldr	r1, [pc, #44]	; (207c <ble_uart_write+0x50>)
    204e:	68fb      	ldr	r3, [r7, #12]
    2050:	1c5a      	adds	r2, r3, #1
    2052:	60fa      	str	r2, [r7, #12]
    2054:	687a      	ldr	r2, [r7, #4]
    2056:	18d3      	adds	r3, r2, r3
    2058:	781b      	ldrb	r3, [r3, #0]
    205a:	b29b      	uxth	r3, r3
    205c:	850b      	strh	r3, [r1, #40]	; 0x28

void ble_uart_write(char buffer[])
{
	system_interrupt_disable_global();
	uint32_t i = 0;
	while(buffer[i] != '\0')
    205e:	687a      	ldr	r2, [r7, #4]
    2060:	68fb      	ldr	r3, [r7, #12]
    2062:	18d3      	adds	r3, r2, r3
    2064:	781b      	ldrb	r3, [r3, #0]
    2066:	2b00      	cmp	r3, #0
    2068:	d1e9      	bne.n	203e <ble_uart_write+0x12>
		if(BLE_UART_SERCOM->USART.INTFLAG.bit.DRE == 1)
		{
			BLE_UART_SERCOM->USART.DATA.reg = (uint16_t)buffer[i++];
		}
	}
	system_interrupt_enable_global();
    206a:	4b05      	ldr	r3, [pc, #20]	; (2080 <ble_uart_write+0x54>)
    206c:	4798      	blx	r3
}
    206e:	46c0      	nop			; (mov r8, r8)
    2070:	46bd      	mov	sp, r7
    2072:	b004      	add	sp, #16
    2074:	bd80      	pop	{r7, pc}
    2076:	46c0      	nop			; (mov r8, r8)
    2078:	00001ea9 	.word	0x00001ea9
    207c:	42001000 	.word	0x42001000
    2080:	00001e8d 	.word	0x00001e8d

00002084 <SERCOM2_Handler>:
	BLE_UART_SERCOM->USART.DATA.reg = data;
}


void SERCOM2_Handler()
{
    2084:	b580      	push	{r7, lr}
    2086:	af00      	add	r7, sp, #0
	if (BLE_UART_SERCOM->USART.INTFLAG.bit.RXC)
    2088:	4b12      	ldr	r3, [pc, #72]	; (20d4 <SERCOM2_Handler+0x50>)
    208a:	7e1b      	ldrb	r3, [r3, #24]
    208c:	075b      	lsls	r3, r3, #29
    208e:	0fdb      	lsrs	r3, r3, #31
    2090:	b2db      	uxtb	r3, r3
    2092:	2b00      	cmp	r3, #0
    2094:	d01a      	beq.n	20cc <SERCOM2_Handler+0x48>
	{
		//while (BLE_UART_SERCOM->USART.INTFLAG.bit.DRE != 0 )
		//{
			// Got a character
			if (buff_count > 127)
    2096:	4b10      	ldr	r3, [pc, #64]	; (20d8 <SERCOM2_Handler+0x54>)
    2098:	681b      	ldr	r3, [r3, #0]
    209a:	2b7f      	cmp	r3, #127	; 0x7f
    209c:	dd0b      	ble.n	20b6 <SERCOM2_Handler+0x32>
			{
				buff_count = 0;
    209e:	4b0e      	ldr	r3, [pc, #56]	; (20d8 <SERCOM2_Handler+0x54>)
    20a0:	2200      	movs	r2, #0
    20a2:	601a      	str	r2, [r3, #0]
				rx_buffer_array[buff_count] = (uint8_t) BLE_UART_SERCOM->USART.DATA.reg;
    20a4:	4b0c      	ldr	r3, [pc, #48]	; (20d8 <SERCOM2_Handler+0x54>)
    20a6:	681b      	ldr	r3, [r3, #0]
    20a8:	4a0a      	ldr	r2, [pc, #40]	; (20d4 <SERCOM2_Handler+0x50>)
    20aa:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    20ac:	b292      	uxth	r2, r2
    20ae:	b2d1      	uxtb	r1, r2
    20b0:	4a0a      	ldr	r2, [pc, #40]	; (20dc <SERCOM2_Handler+0x58>)
    20b2:	54d1      	strb	r1, [r2, r3]
				rx_buffer_array[buff_count++] = (uint8_t)BLE_UART_SERCOM->USART.DATA.reg;
			}
		//}

	}
}
    20b4:	e00a      	b.n	20cc <SERCOM2_Handler+0x48>
				buff_count = 0;
				rx_buffer_array[buff_count] = (uint8_t) BLE_UART_SERCOM->USART.DATA.reg;
			}
			else
			{
				rx_buffer_array[buff_count++] = (uint8_t)BLE_UART_SERCOM->USART.DATA.reg;
    20b6:	4b08      	ldr	r3, [pc, #32]	; (20d8 <SERCOM2_Handler+0x54>)
    20b8:	681b      	ldr	r3, [r3, #0]
    20ba:	1c59      	adds	r1, r3, #1
    20bc:	4a06      	ldr	r2, [pc, #24]	; (20d8 <SERCOM2_Handler+0x54>)
    20be:	6011      	str	r1, [r2, #0]
    20c0:	4a04      	ldr	r2, [pc, #16]	; (20d4 <SERCOM2_Handler+0x50>)
    20c2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    20c4:	b292      	uxth	r2, r2
    20c6:	b2d1      	uxtb	r1, r2
    20c8:	4a04      	ldr	r2, [pc, #16]	; (20dc <SERCOM2_Handler+0x58>)
    20ca:	54d1      	strb	r1, [r2, r3]
			}
		//}

	}
}
    20cc:	46c0      	nop			; (mov r8, r8)
    20ce:	46bd      	mov	sp, r7
    20d0:	bd80      	pop	{r7, pc}
    20d2:	46c0      	nop			; (mov r8, r8)
    20d4:	42001000 	.word	0x42001000
    20d8:	200001ec 	.word	0x200001ec
    20dc:	20000298 	.word	0x20000298

000020e0 <reset_buffers>:

void reset_buffers()
{
    20e0:	b580      	push	{r7, lr}
    20e2:	b082      	sub	sp, #8
    20e4:	af00      	add	r7, sp, #0
	for (uint8_t k=0;k<sizeof(rx_buffer_array);k++)
    20e6:	1dfb      	adds	r3, r7, #7
    20e8:	2200      	movs	r2, #0
    20ea:	701a      	strb	r2, [r3, #0]
    20ec:	e009      	b.n	2102 <reset_buffers+0x22>
	{
		rx_buffer_array[k] = 0;
    20ee:	1dfb      	adds	r3, r7, #7
    20f0:	781b      	ldrb	r3, [r3, #0]
    20f2:	4a0a      	ldr	r2, [pc, #40]	; (211c <reset_buffers+0x3c>)
    20f4:	2100      	movs	r1, #0
    20f6:	54d1      	strb	r1, [r2, r3]
	}
}

void reset_buffers()
{
	for (uint8_t k=0;k<sizeof(rx_buffer_array);k++)
    20f8:	1dfb      	adds	r3, r7, #7
    20fa:	781a      	ldrb	r2, [r3, #0]
    20fc:	1dfb      	adds	r3, r7, #7
    20fe:	3201      	adds	r2, #1
    2100:	701a      	strb	r2, [r3, #0]
    2102:	1dfb      	adds	r3, r7, #7
    2104:	781b      	ldrb	r3, [r3, #0]
    2106:	b25b      	sxtb	r3, r3
    2108:	2b00      	cmp	r3, #0
    210a:	daf0      	bge.n	20ee <reset_buffers+0xe>
	{
		rx_buffer_array[k] = 0;
	}
	buff_count = 0;
    210c:	4b04      	ldr	r3, [pc, #16]	; (2120 <reset_buffers+0x40>)
    210e:	2200      	movs	r2, #0
    2110:	601a      	str	r2, [r3, #0]
}
    2112:	46c0      	nop			; (mov r8, r8)
    2114:	46bd      	mov	sp, r7
    2116:	b002      	add	sp, #8
    2118:	bd80      	pop	{r7, pc}
    211a:	46c0      	nop			; (mov r8, r8)
    211c:	20000298 	.word	0x20000298
    2120:	200001ec 	.word	0x200001ec

00002124 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    2124:	b580      	push	{r7, lr}
    2126:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    2128:	4b04      	ldr	r3, [pc, #16]	; (213c <system_interrupt_enable_global+0x18>)
    212a:	2201      	movs	r2, #1
    212c:	701a      	strb	r2, [r3, #0]
    212e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2132:	b662      	cpsie	i
}
    2134:	46c0      	nop			; (mov r8, r8)
    2136:	46bd      	mov	sp, r7
    2138:	bd80      	pop	{r7, pc}
    213a:	46c0      	nop			; (mov r8, r8)
    213c:	20000161 	.word	0x20000161

00002140 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
    2140:	b580      	push	{r7, lr}
    2142:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2144:	b672      	cpsid	i
    2146:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    214a:	4b03      	ldr	r3, [pc, #12]	; (2158 <system_interrupt_disable_global+0x18>)
    214c:	2200      	movs	r2, #0
    214e:	701a      	strb	r2, [r3, #0]
}
    2150:	46c0      	nop			; (mov r8, r8)
    2152:	46bd      	mov	sp, r7
    2154:	bd80      	pop	{r7, pc}
    2156:	46c0      	nop			; (mov r8, r8)
    2158:	20000161 	.word	0x20000161

0000215c <data_handler>:




void data_handler(char buffer[])
{
    215c:	b5f0      	push	{r4, r5, r6, r7, lr}
    215e:	b099      	sub	sp, #100	; 0x64
    2160:	af00      	add	r7, sp, #0
    2162:	60f8      	str	r0, [r7, #12]
	int buf_s = strlen(buffer);
    2164:	68fb      	ldr	r3, [r7, #12]
    2166:	0018      	movs	r0, r3
    2168:	4beb      	ldr	r3, [pc, #940]	; (2518 <data_handler+0x3bc>)
    216a:	4798      	blx	r3
    216c:	0003      	movs	r3, r0
    216e:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (strncmp(buffer,test_bob,3) == 0)
    2170:	49ea      	ldr	r1, [pc, #936]	; (251c <data_handler+0x3c0>)
    2172:	68fb      	ldr	r3, [r7, #12]
    2174:	2203      	movs	r2, #3
    2176:	0018      	movs	r0, r3
    2178:	4be9      	ldr	r3, [pc, #932]	; (2520 <data_handler+0x3c4>)
    217a:	4798      	blx	r3
    217c:	1e03      	subs	r3, r0, #0
    217e:	d132      	bne.n	21e6 <data_handler+0x8a>
	{
		ble_uart_write("bob was found");
    2180:	4be8      	ldr	r3, [pc, #928]	; (2524 <data_handler+0x3c8>)
    2182:	0018      	movs	r0, r3
    2184:	4be8      	ldr	r3, [pc, #928]	; (2528 <data_handler+0x3cc>)
    2186:	4798      	blx	r3
		
		if (strlen(buffer) > strlen(test_bob))
    2188:	68fb      	ldr	r3, [r7, #12]
    218a:	0018      	movs	r0, r3
    218c:	4be2      	ldr	r3, [pc, #904]	; (2518 <data_handler+0x3bc>)
    218e:	4798      	blx	r3
    2190:	0004      	movs	r4, r0
    2192:	4be2      	ldr	r3, [pc, #904]	; (251c <data_handler+0x3c0>)
    2194:	0018      	movs	r0, r3
    2196:	4be0      	ldr	r3, [pc, #896]	; (2518 <data_handler+0x3bc>)
    2198:	4798      	blx	r3
    219a:	0003      	movs	r3, r0
    219c:	429c      	cmp	r4, r3
    219e:	d922      	bls.n	21e6 <data_handler+0x8a>
		{
			int arg1;
			sscanf(buffer,"PWM %d",&arg1);
    21a0:	2350      	movs	r3, #80	; 0x50
    21a2:	2208      	movs	r2, #8
    21a4:	18ba      	adds	r2, r7, r2
    21a6:	18d2      	adds	r2, r2, r3
    21a8:	49e0      	ldr	r1, [pc, #896]	; (252c <data_handler+0x3d0>)
    21aa:	68fb      	ldr	r3, [r7, #12]
    21ac:	0018      	movs	r0, r3
    21ae:	4be0      	ldr	r3, [pc, #896]	; (2530 <data_handler+0x3d4>)
    21b0:	4798      	blx	r3
			//arg1 = buffer[4]-'0';
			if (arg1 < 1)
    21b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    21b4:	2b00      	cmp	r3, #0
    21b6:	dc01      	bgt.n	21bc <data_handler+0x60>
			{
				arg1 = 1;
    21b8:	2301      	movs	r3, #1
    21ba:	65bb      	str	r3, [r7, #88]	; 0x58
			}
			pwm_bob = arg1;
    21bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
    21be:	4bdd      	ldr	r3, [pc, #884]	; (2534 <data_handler+0x3d8>)
    21c0:	601a      	str	r2, [r3, #0]
			char string_buffer[32];
			sprintf(string_buffer,": %d",arg1);
    21c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
    21c4:	49dc      	ldr	r1, [pc, #880]	; (2538 <data_handler+0x3dc>)
    21c6:	230c      	movs	r3, #12
    21c8:	2008      	movs	r0, #8
    21ca:	4684      	mov	ip, r0
    21cc:	44bc      	add	ip, r7
    21ce:	4463      	add	r3, ip
    21d0:	0018      	movs	r0, r3
    21d2:	4bda      	ldr	r3, [pc, #872]	; (253c <data_handler+0x3e0>)
    21d4:	4798      	blx	r3
			ble_uart_write(string_buffer);
    21d6:	230c      	movs	r3, #12
    21d8:	2208      	movs	r2, #8
    21da:	4694      	mov	ip, r2
    21dc:	44bc      	add	ip, r7
    21de:	4463      	add	r3, ip
    21e0:	0018      	movs	r0, r3
    21e2:	4bd1      	ldr	r3, [pc, #836]	; (2528 <data_handler+0x3cc>)
    21e4:	4798      	blx	r3
		}
	}


	if(strncmp(buffer,FLASH_ALL_ON,4) == 0)
    21e6:	49d6      	ldr	r1, [pc, #856]	; (2540 <data_handler+0x3e4>)
    21e8:	68fb      	ldr	r3, [r7, #12]
    21ea:	2204      	movs	r2, #4
    21ec:	0018      	movs	r0, r3
    21ee:	4bcc      	ldr	r3, [pc, #816]	; (2520 <data_handler+0x3c4>)
    21f0:	4798      	blx	r3
    21f2:	1e03      	subs	r3, r0, #0
    21f4:	d000      	beq.n	21f8 <data_handler+0x9c>
    21f6:	e088      	b.n	230a <data_handler+0x1ae>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
    21f8:	2301      	movs	r3, #1
    21fa:	2200      	movs	r2, #0
    21fc:	2101      	movs	r1, #1
    21fe:	2000      	movs	r0, #0
    2200:	4cd0      	ldr	r4, [pc, #832]	; (2544 <data_handler+0x3e8>)
    2202:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
    2204:	2301      	movs	r3, #1
    2206:	2200      	movs	r2, #0
    2208:	2102      	movs	r1, #2
    220a:	2000      	movs	r0, #0
    220c:	4ccd      	ldr	r4, [pc, #820]	; (2544 <data_handler+0x3e8>)
    220e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
    2210:	2301      	movs	r3, #1
    2212:	2200      	movs	r2, #0
    2214:	2103      	movs	r1, #3
    2216:	2000      	movs	r0, #0
    2218:	4cca      	ldr	r4, [pc, #808]	; (2544 <data_handler+0x3e8>)
    221a:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
    221c:	2301      	movs	r3, #1
    221e:	2200      	movs	r2, #0
    2220:	2104      	movs	r1, #4
    2222:	2000      	movs	r0, #0
    2224:	4cc7      	ldr	r4, [pc, #796]	; (2544 <data_handler+0x3e8>)
    2226:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,true);
    2228:	2301      	movs	r3, #1
    222a:	2201      	movs	r2, #1
    222c:	2102      	movs	r1, #2
    222e:	2000      	movs	r0, #0
    2230:	4cc4      	ldr	r4, [pc, #784]	; (2544 <data_handler+0x3e8>)
    2232:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,true);
    2234:	2301      	movs	r3, #1
    2236:	2201      	movs	r2, #1
    2238:	2101      	movs	r1, #1
    223a:	2000      	movs	r0, #0
    223c:	4cc1      	ldr	r4, [pc, #772]	; (2544 <data_handler+0x3e8>)
    223e:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,true);
    2240:	2301      	movs	r3, #1
    2242:	2202      	movs	r2, #2
    2244:	2102      	movs	r1, #2
    2246:	2000      	movs	r0, #0
    2248:	4cbe      	ldr	r4, [pc, #760]	; (2544 <data_handler+0x3e8>)
    224a:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,true);
    224c:	2301      	movs	r3, #1
    224e:	2202      	movs	r2, #2
    2250:	2101      	movs	r1, #1
    2252:	2000      	movs	r0, #0
    2254:	4cbb      	ldr	r4, [pc, #748]	; (2544 <data_handler+0x3e8>)
    2256:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,true);
    2258:	2301      	movs	r3, #1
    225a:	2202      	movs	r2, #2
    225c:	2104      	movs	r1, #4
    225e:	2000      	movs	r0, #0
    2260:	4cb8      	ldr	r4, [pc, #736]	; (2544 <data_handler+0x3e8>)
    2262:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,true);
    2264:	2301      	movs	r3, #1
    2266:	2202      	movs	r2, #2
    2268:	2103      	movs	r1, #3
    226a:	2000      	movs	r0, #0
    226c:	4cb5      	ldr	r4, [pc, #724]	; (2544 <data_handler+0x3e8>)
    226e:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,true);
    2270:	2301      	movs	r3, #1
    2272:	2201      	movs	r2, #1
    2274:	2103      	movs	r1, #3
    2276:	2000      	movs	r0, #0
    2278:	4cb2      	ldr	r4, [pc, #712]	; (2544 <data_handler+0x3e8>)
    227a:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,true);
    227c:	2301      	movs	r3, #1
    227e:	2201      	movs	r2, #1
    2280:	2104      	movs	r1, #4
    2282:	2000      	movs	r0, #0
    2284:	4caf      	ldr	r4, [pc, #700]	; (2544 <data_handler+0x3e8>)
    2286:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,true);
    2288:	2301      	movs	r3, #1
    228a:	2203      	movs	r2, #3
    228c:	2102      	movs	r1, #2
    228e:	2000      	movs	r0, #0
    2290:	4cac      	ldr	r4, [pc, #688]	; (2544 <data_handler+0x3e8>)
    2292:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,true);
    2294:	2301      	movs	r3, #1
    2296:	2203      	movs	r2, #3
    2298:	2101      	movs	r1, #1
    229a:	2000      	movs	r0, #0
    229c:	4ca9      	ldr	r4, [pc, #676]	; (2544 <data_handler+0x3e8>)
    229e:	47a0      	blx	r4
		
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR, SUB_LEFT_PIN,true);
    22a0:	2301      	movs	r3, #1
    22a2:	2203      	movs	r2, #3
    22a4:	2103      	movs	r1, #3
    22a6:	2000      	movs	r0, #0
    22a8:	4ca6      	ldr	r4, [pc, #664]	; (2544 <data_handler+0x3e8>)
    22aa:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR, SUB_RIGHT_PIN,true);
    22ac:	2301      	movs	r3, #1
    22ae:	2204      	movs	r2, #4
    22b0:	2103      	movs	r1, #3
    22b2:	2000      	movs	r0, #0
    22b4:	4ca3      	ldr	r4, [pc, #652]	; (2544 <data_handler+0x3e8>)
    22b6:	47a0      	blx	r4
		
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,true);
    22b8:	2301      	movs	r3, #1
    22ba:	2204      	movs	r2, #4
    22bc:	2101      	movs	r1, #1
    22be:	2000      	movs	r0, #0
    22c0:	4ca0      	ldr	r4, [pc, #640]	; (2544 <data_handler+0x3e8>)
    22c2:	47a0      	blx	r4
		
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,true);
    22c4:	2301      	movs	r3, #1
    22c6:	2203      	movs	r2, #3
    22c8:	2105      	movs	r1, #5
    22ca:	2000      	movs	r0, #0
    22cc:	4c9d      	ldr	r4, [pc, #628]	; (2544 <data_handler+0x3e8>)
    22ce:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,true);
    22d0:	2301      	movs	r3, #1
    22d2:	2202      	movs	r2, #2
    22d4:	2105      	movs	r1, #5
    22d6:	2000      	movs	r0, #0
    22d8:	4c9a      	ldr	r4, [pc, #616]	; (2544 <data_handler+0x3e8>)
    22da:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,true);
    22dc:	2301      	movs	r3, #1
    22de:	2204      	movs	r2, #4
    22e0:	2105      	movs	r1, #5
    22e2:	2000      	movs	r0, #0
    22e4:	4c97      	ldr	r4, [pc, #604]	; (2544 <data_handler+0x3e8>)
    22e6:	47a0      	blx	r4
		
		flash_all = true;
    22e8:	4b97      	ldr	r3, [pc, #604]	; (2548 <data_handler+0x3ec>)
    22ea:	2201      	movs	r2, #1
    22ec:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    22ee:	68fb      	ldr	r3, [r7, #12]
    22f0:	0018      	movs	r0, r3
    22f2:	4b8d      	ldr	r3, [pc, #564]	; (2528 <data_handler+0x3cc>)
    22f4:	4798      	blx	r3
		ble_uart_write(" - ");
    22f6:	4b95      	ldr	r3, [pc, #596]	; (254c <data_handler+0x3f0>)
    22f8:	0018      	movs	r0, r3
    22fa:	4b8b      	ldr	r3, [pc, #556]	; (2528 <data_handler+0x3cc>)
    22fc:	4798      	blx	r3
		ble_uart_write("ACK");
    22fe:	4b94      	ldr	r3, [pc, #592]	; (2550 <data_handler+0x3f4>)
    2300:	0018      	movs	r0, r3
    2302:	4b89      	ldr	r3, [pc, #548]	; (2528 <data_handler+0x3cc>)
    2304:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2306:	f000 ffbd 	bl	3284 <data_handler+0x1128>
		flash_all = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASH_ALL_OFF,4) == 0)
    230a:	4992      	ldr	r1, [pc, #584]	; (2554 <data_handler+0x3f8>)
    230c:	68fb      	ldr	r3, [r7, #12]
    230e:	2204      	movs	r2, #4
    2310:	0018      	movs	r0, r3
    2312:	4b83      	ldr	r3, [pc, #524]	; (2520 <data_handler+0x3c4>)
    2314:	4798      	blx	r3
    2316:	1e03      	subs	r3, r0, #0
    2318:	d000      	beq.n	231c <data_handler+0x1c0>
    231a:	e088      	b.n	242e <data_handler+0x2d2>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    231c:	2300      	movs	r3, #0
    231e:	2200      	movs	r2, #0
    2320:	2101      	movs	r1, #1
    2322:	2000      	movs	r0, #0
    2324:	4c87      	ldr	r4, [pc, #540]	; (2544 <data_handler+0x3e8>)
    2326:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    2328:	2300      	movs	r3, #0
    232a:	2200      	movs	r2, #0
    232c:	2102      	movs	r1, #2
    232e:	2000      	movs	r0, #0
    2330:	4c84      	ldr	r4, [pc, #528]	; (2544 <data_handler+0x3e8>)
    2332:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    2334:	2300      	movs	r3, #0
    2336:	2200      	movs	r2, #0
    2338:	2103      	movs	r1, #3
    233a:	2000      	movs	r0, #0
    233c:	4c81      	ldr	r4, [pc, #516]	; (2544 <data_handler+0x3e8>)
    233e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    2340:	2300      	movs	r3, #0
    2342:	2200      	movs	r2, #0
    2344:	2104      	movs	r1, #4
    2346:	2000      	movs	r0, #0
    2348:	4c7e      	ldr	r4, [pc, #504]	; (2544 <data_handler+0x3e8>)
    234a:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,false);
    234c:	2300      	movs	r3, #0
    234e:	2201      	movs	r2, #1
    2350:	2102      	movs	r1, #2
    2352:	2000      	movs	r0, #0
    2354:	4c7b      	ldr	r4, [pc, #492]	; (2544 <data_handler+0x3e8>)
    2356:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,false);
    2358:	2300      	movs	r3, #0
    235a:	2201      	movs	r2, #1
    235c:	2101      	movs	r1, #1
    235e:	2000      	movs	r0, #0
    2360:	4c78      	ldr	r4, [pc, #480]	; (2544 <data_handler+0x3e8>)
    2362:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,false);
    2364:	2300      	movs	r3, #0
    2366:	2202      	movs	r2, #2
    2368:	2102      	movs	r1, #2
    236a:	2000      	movs	r0, #0
    236c:	4c75      	ldr	r4, [pc, #468]	; (2544 <data_handler+0x3e8>)
    236e:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,false);
    2370:	2300      	movs	r3, #0
    2372:	2202      	movs	r2, #2
    2374:	2101      	movs	r1, #1
    2376:	2000      	movs	r0, #0
    2378:	4c72      	ldr	r4, [pc, #456]	; (2544 <data_handler+0x3e8>)
    237a:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,false);
    237c:	2300      	movs	r3, #0
    237e:	2202      	movs	r2, #2
    2380:	2104      	movs	r1, #4
    2382:	2000      	movs	r0, #0
    2384:	4c6f      	ldr	r4, [pc, #444]	; (2544 <data_handler+0x3e8>)
    2386:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,false);
    2388:	2300      	movs	r3, #0
    238a:	2202      	movs	r2, #2
    238c:	2103      	movs	r1, #3
    238e:	2000      	movs	r0, #0
    2390:	4c6c      	ldr	r4, [pc, #432]	; (2544 <data_handler+0x3e8>)
    2392:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,false);
    2394:	2300      	movs	r3, #0
    2396:	2201      	movs	r2, #1
    2398:	2103      	movs	r1, #3
    239a:	2000      	movs	r0, #0
    239c:	4c69      	ldr	r4, [pc, #420]	; (2544 <data_handler+0x3e8>)
    239e:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,false);
    23a0:	2300      	movs	r3, #0
    23a2:	2201      	movs	r2, #1
    23a4:	2104      	movs	r1, #4
    23a6:	2000      	movs	r0, #0
    23a8:	4c66      	ldr	r4, [pc, #408]	; (2544 <data_handler+0x3e8>)
    23aa:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,false);
    23ac:	2300      	movs	r3, #0
    23ae:	2203      	movs	r2, #3
    23b0:	2102      	movs	r1, #2
    23b2:	2000      	movs	r0, #0
    23b4:	4c63      	ldr	r4, [pc, #396]	; (2544 <data_handler+0x3e8>)
    23b6:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,false);
    23b8:	2300      	movs	r3, #0
    23ba:	2203      	movs	r2, #3
    23bc:	2101      	movs	r1, #1
    23be:	2000      	movs	r0, #0
    23c0:	4c60      	ldr	r4, [pc, #384]	; (2544 <data_handler+0x3e8>)
    23c2:	47a0      	blx	r4
		
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR,SUB_LEFT_PIN,false);
    23c4:	2300      	movs	r3, #0
    23c6:	2203      	movs	r2, #3
    23c8:	2103      	movs	r1, #3
    23ca:	2000      	movs	r0, #0
    23cc:	4c5d      	ldr	r4, [pc, #372]	; (2544 <data_handler+0x3e8>)
    23ce:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR,SUB_RIGHT_PIN,false);
    23d0:	2300      	movs	r3, #0
    23d2:	2204      	movs	r2, #4
    23d4:	2103      	movs	r1, #3
    23d6:	2000      	movs	r0, #0
    23d8:	4c5a      	ldr	r4, [pc, #360]	; (2544 <data_handler+0x3e8>)
    23da:	47a0      	blx	r4
		
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,false);
    23dc:	2300      	movs	r3, #0
    23de:	2204      	movs	r2, #4
    23e0:	2101      	movs	r1, #1
    23e2:	2000      	movs	r0, #0
    23e4:	4c57      	ldr	r4, [pc, #348]	; (2544 <data_handler+0x3e8>)
    23e6:	47a0      	blx	r4
		
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,false);
    23e8:	2300      	movs	r3, #0
    23ea:	2203      	movs	r2, #3
    23ec:	2105      	movs	r1, #5
    23ee:	2000      	movs	r0, #0
    23f0:	4c54      	ldr	r4, [pc, #336]	; (2544 <data_handler+0x3e8>)
    23f2:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,false);
    23f4:	2300      	movs	r3, #0
    23f6:	2202      	movs	r2, #2
    23f8:	2105      	movs	r1, #5
    23fa:	2000      	movs	r0, #0
    23fc:	4c51      	ldr	r4, [pc, #324]	; (2544 <data_handler+0x3e8>)
    23fe:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,false);
    2400:	2300      	movs	r3, #0
    2402:	2204      	movs	r2, #4
    2404:	2105      	movs	r1, #5
    2406:	2000      	movs	r0, #0
    2408:	4c4e      	ldr	r4, [pc, #312]	; (2544 <data_handler+0x3e8>)
    240a:	47a0      	blx	r4
		
		flash_all = false;
    240c:	4b4e      	ldr	r3, [pc, #312]	; (2548 <data_handler+0x3ec>)
    240e:	2200      	movs	r2, #0
    2410:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2412:	68fb      	ldr	r3, [r7, #12]
    2414:	0018      	movs	r0, r3
    2416:	4b44      	ldr	r3, [pc, #272]	; (2528 <data_handler+0x3cc>)
    2418:	4798      	blx	r3
		ble_uart_write(" - ");
    241a:	4b4c      	ldr	r3, [pc, #304]	; (254c <data_handler+0x3f0>)
    241c:	0018      	movs	r0, r3
    241e:	4b42      	ldr	r3, [pc, #264]	; (2528 <data_handler+0x3cc>)
    2420:	4798      	blx	r3
		ble_uart_write("ACK");
    2422:	4b4b      	ldr	r3, [pc, #300]	; (2550 <data_handler+0x3f4>)
    2424:	0018      	movs	r0, r3
    2426:	4b40      	ldr	r3, [pc, #256]	; (2528 <data_handler+0x3cc>)
    2428:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    242a:	f000 ff2b 	bl	3284 <data_handler+0x1128>
		flash_all = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BLINK_ALL_ON,5) == 0)
    242e:	494a      	ldr	r1, [pc, #296]	; (2558 <data_handler+0x3fc>)
    2430:	68fb      	ldr	r3, [r7, #12]
    2432:	2205      	movs	r2, #5
    2434:	0018      	movs	r0, r3
    2436:	4b3a      	ldr	r3, [pc, #232]	; (2520 <data_handler+0x3c4>)
    2438:	4798      	blx	r3
    243a:	1e03      	subs	r3, r0, #0
    243c:	d10a      	bne.n	2454 <data_handler+0x2f8>
	{
		blink_left = true;
    243e:	4b47      	ldr	r3, [pc, #284]	; (255c <data_handler+0x400>)
    2440:	2201      	movs	r2, #1
    2442:	701a      	strb	r2, [r3, #0]
		blink_right = true;
    2444:	4b46      	ldr	r3, [pc, #280]	; (2560 <data_handler+0x404>)
    2446:	2201      	movs	r2, #1
    2448:	701a      	strb	r2, [r3, #0]
		blink_all = true;
    244a:	4b46      	ldr	r3, [pc, #280]	; (2564 <data_handler+0x408>)
    244c:	2201      	movs	r2, #1
    244e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2450:	f000 ff18 	bl	3284 <data_handler+0x1128>
	{
		blink_left = true;
		blink_right = true;
		blink_all = true;
	}
	else if(strncmp(buffer,BLINK_ALL_OFF,5) == 0)
    2454:	4944      	ldr	r1, [pc, #272]	; (2568 <data_handler+0x40c>)
    2456:	68fb      	ldr	r3, [r7, #12]
    2458:	2205      	movs	r2, #5
    245a:	0018      	movs	r0, r3
    245c:	4b30      	ldr	r3, [pc, #192]	; (2520 <data_handler+0x3c4>)
    245e:	4798      	blx	r3
    2460:	1e03      	subs	r3, r0, #0
    2462:	d10a      	bne.n	247a <data_handler+0x31e>
	{
		blink_left = false;
    2464:	4b3d      	ldr	r3, [pc, #244]	; (255c <data_handler+0x400>)
    2466:	2200      	movs	r2, #0
    2468:	701a      	strb	r2, [r3, #0]
		blink_right = false;
    246a:	4b3d      	ldr	r3, [pc, #244]	; (2560 <data_handler+0x404>)
    246c:	2200      	movs	r2, #0
    246e:	701a      	strb	r2, [r3, #0]
		blink_all = false;
    2470:	4b3c      	ldr	r3, [pc, #240]	; (2564 <data_handler+0x408>)
    2472:	2200      	movs	r2, #0
    2474:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2476:	f000 ff05 	bl	3284 <data_handler+0x1128>
	{
		blink_left = false;
		blink_right = false;
		blink_all = false;
	}
	else if(strncmp(buffer,BLINK_LEFT_ON,5) == 0)
    247a:	493c      	ldr	r1, [pc, #240]	; (256c <data_handler+0x410>)
    247c:	68fb      	ldr	r3, [r7, #12]
    247e:	2205      	movs	r2, #5
    2480:	0018      	movs	r0, r3
    2482:	4b27      	ldr	r3, [pc, #156]	; (2520 <data_handler+0x3c4>)
    2484:	4798      	blx	r3
    2486:	1e03      	subs	r3, r0, #0
    2488:	d104      	bne.n	2494 <data_handler+0x338>
	{
		blink_left = true;
    248a:	4b34      	ldr	r3, [pc, #208]	; (255c <data_handler+0x400>)
    248c:	2201      	movs	r2, #1
    248e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2490:	f000 fef8 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,BLINK_LEFT_ON,5) == 0)
	{
		blink_left = true;
	}
	else if(strncmp(buffer,BLINK_LEFT_OFF,5) == 0)
    2494:	4936      	ldr	r1, [pc, #216]	; (2570 <data_handler+0x414>)
    2496:	68fb      	ldr	r3, [r7, #12]
    2498:	2205      	movs	r2, #5
    249a:	0018      	movs	r0, r3
    249c:	4b20      	ldr	r3, [pc, #128]	; (2520 <data_handler+0x3c4>)
    249e:	4798      	blx	r3
    24a0:	1e03      	subs	r3, r0, #0
    24a2:	d104      	bne.n	24ae <data_handler+0x352>
	{
		blink_left = false;
    24a4:	4b2d      	ldr	r3, [pc, #180]	; (255c <data_handler+0x400>)
    24a6:	2200      	movs	r2, #0
    24a8:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    24aa:	f000 feeb 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,BLINK_LEFT_OFF,5) == 0)
	{
		blink_left = false;
	}
	else if(strncmp(buffer,BLINK_RIGHT_ON,5) == 0)
    24ae:	4931      	ldr	r1, [pc, #196]	; (2574 <data_handler+0x418>)
    24b0:	68fb      	ldr	r3, [r7, #12]
    24b2:	2205      	movs	r2, #5
    24b4:	0018      	movs	r0, r3
    24b6:	4b1a      	ldr	r3, [pc, #104]	; (2520 <data_handler+0x3c4>)
    24b8:	4798      	blx	r3
    24ba:	1e03      	subs	r3, r0, #0
    24bc:	d104      	bne.n	24c8 <data_handler+0x36c>
	{
		blink_right = true;
    24be:	4b28      	ldr	r3, [pc, #160]	; (2560 <data_handler+0x404>)
    24c0:	2201      	movs	r2, #1
    24c2:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    24c4:	f000 fede 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,BLINK_RIGHT_ON,5) == 0)
	{
		blink_right = true;
	}
	else if(strncmp(buffer,BLINK_RIGHT_OFF,5) == 0)
    24c8:	492b      	ldr	r1, [pc, #172]	; (2578 <data_handler+0x41c>)
    24ca:	68fb      	ldr	r3, [r7, #12]
    24cc:	2205      	movs	r2, #5
    24ce:	0018      	movs	r0, r3
    24d0:	4b13      	ldr	r3, [pc, #76]	; (2520 <data_handler+0x3c4>)
    24d2:	4798      	blx	r3
    24d4:	1e03      	subs	r3, r0, #0
    24d6:	d104      	bne.n	24e2 <data_handler+0x386>
	{
		blink_right = false;
    24d8:	4b21      	ldr	r3, [pc, #132]	; (2560 <data_handler+0x404>)
    24da:	2200      	movs	r2, #0
    24dc:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    24de:	f000 fed1 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,BLINK_RIGHT_OFF,5) == 0)
	{
		blink_right = false;
	}
	else if(strncmp(buffer,HORN_0_ON,6) == 0)
    24e2:	4926      	ldr	r1, [pc, #152]	; (257c <data_handler+0x420>)
    24e4:	68fb      	ldr	r3, [r7, #12]
    24e6:	2206      	movs	r2, #6
    24e8:	0018      	movs	r0, r3
    24ea:	4b0d      	ldr	r3, [pc, #52]	; (2520 <data_handler+0x3c4>)
    24ec:	4798      	blx	r3
    24ee:	1e03      	subs	r3, r0, #0
    24f0:	d104      	bne.n	24fc <data_handler+0x3a0>
	{
		horn0 = true;
    24f2:	4b23      	ldr	r3, [pc, #140]	; (2580 <data_handler+0x424>)
    24f4:	2201      	movs	r2, #1
    24f6:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    24f8:	f000 fec4 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_0_ON,6) == 0)
	{
		horn0 = true;
	}
	else if(strncmp(buffer,HORN_0_OFF,6) == 0)
    24fc:	4921      	ldr	r1, [pc, #132]	; (2584 <data_handler+0x428>)
    24fe:	68fb      	ldr	r3, [r7, #12]
    2500:	2206      	movs	r2, #6
    2502:	0018      	movs	r0, r3
    2504:	4b06      	ldr	r3, [pc, #24]	; (2520 <data_handler+0x3c4>)
    2506:	4798      	blx	r3
    2508:	1e03      	subs	r3, r0, #0
    250a:	d13d      	bne.n	2588 <data_handler+0x42c>
	{
		horn0 = false;
    250c:	4b1c      	ldr	r3, [pc, #112]	; (2580 <data_handler+0x424>)
    250e:	2200      	movs	r2, #0
    2510:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2512:	f000 feb7 	bl	3284 <data_handler+0x1128>
    2516:	46c0      	nop			; (mov r8, r8)
    2518:	00008901 	.word	0x00008901
    251c:	2000000c 	.word	0x2000000c
    2520:	0000890f 	.word	0x0000890f
    2524:	00009bd4 	.word	0x00009bd4
    2528:	0000202d 	.word	0x0000202d
    252c:	00009be4 	.word	0x00009be4
    2530:	000088ad 	.word	0x000088ad
    2534:	200003c8 	.word	0x200003c8
    2538:	00009bec 	.word	0x00009bec
    253c:	00008869 	.word	0x00008869
    2540:	00009bf4 	.word	0x00009bf4
    2544:	00003e89 	.word	0x00003e89
    2548:	20000332 	.word	0x20000332
    254c:	00009bfc 	.word	0x00009bfc
    2550:	00009c00 	.word	0x00009c00
    2554:	00009c04 	.word	0x00009c04
    2558:	00009c0c 	.word	0x00009c0c
    255c:	2000027d 	.word	0x2000027d
    2560:	20000331 	.word	0x20000331
    2564:	2000032e 	.word	0x2000032e
    2568:	00009c14 	.word	0x00009c14
    256c:	00009c1c 	.word	0x00009c1c
    2570:	00009c24 	.word	0x00009c24
    2574:	00009c2c 	.word	0x00009c2c
    2578:	00009c34 	.word	0x00009c34
    257c:	00009c3c 	.word	0x00009c3c
    2580:	20000334 	.word	0x20000334
    2584:	00009c44 	.word	0x00009c44
	}
	else if(strncmp(buffer,HORN_0_OFF,6) == 0)
	{
		horn0 = false;
	}
	else if(strncmp(buffer,HORN_1_ON,6) == 0)
    2588:	49cb      	ldr	r1, [pc, #812]	; (28b8 <data_handler+0x75c>)
    258a:	68fb      	ldr	r3, [r7, #12]
    258c:	2206      	movs	r2, #6
    258e:	0018      	movs	r0, r3
    2590:	4bca      	ldr	r3, [pc, #808]	; (28bc <data_handler+0x760>)
    2592:	4798      	blx	r3
    2594:	1e03      	subs	r3, r0, #0
    2596:	d104      	bne.n	25a2 <data_handler+0x446>
	{
		horn1 = true;
    2598:	4bc9      	ldr	r3, [pc, #804]	; (28c0 <data_handler+0x764>)
    259a:	2201      	movs	r2, #1
    259c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    259e:	f000 fe71 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_1_ON,6) == 0)
	{
		horn1 = true;
	}
	else if(strncmp(buffer,HORN_1_OFF,6) == 0)
    25a2:	49c8      	ldr	r1, [pc, #800]	; (28c4 <data_handler+0x768>)
    25a4:	68fb      	ldr	r3, [r7, #12]
    25a6:	2206      	movs	r2, #6
    25a8:	0018      	movs	r0, r3
    25aa:	4bc4      	ldr	r3, [pc, #784]	; (28bc <data_handler+0x760>)
    25ac:	4798      	blx	r3
    25ae:	1e03      	subs	r3, r0, #0
    25b0:	d104      	bne.n	25bc <data_handler+0x460>
	{
		horn1 = false;
    25b2:	4bc3      	ldr	r3, [pc, #780]	; (28c0 <data_handler+0x764>)
    25b4:	2200      	movs	r2, #0
    25b6:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    25b8:	f000 fe64 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_1_OFF,6) == 0)
	{
		horn1 = false;
	}
	else if(strncmp(buffer,HORN_2_ON,6) == 0)
    25bc:	49c2      	ldr	r1, [pc, #776]	; (28c8 <data_handler+0x76c>)
    25be:	68fb      	ldr	r3, [r7, #12]
    25c0:	2206      	movs	r2, #6
    25c2:	0018      	movs	r0, r3
    25c4:	4bbd      	ldr	r3, [pc, #756]	; (28bc <data_handler+0x760>)
    25c6:	4798      	blx	r3
    25c8:	1e03      	subs	r3, r0, #0
    25ca:	d104      	bne.n	25d6 <data_handler+0x47a>
	{
		horn2 = true;
    25cc:	4bbf      	ldr	r3, [pc, #764]	; (28cc <data_handler+0x770>)
    25ce:	2201      	movs	r2, #1
    25d0:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    25d2:	f000 fe57 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_2_ON,6) == 0)
	{
		horn2 = true;
	}
	else if(strncmp(buffer,HORN_2_OFF,6) == 0)
    25d6:	49be      	ldr	r1, [pc, #760]	; (28d0 <data_handler+0x774>)
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	2206      	movs	r2, #6
    25dc:	0018      	movs	r0, r3
    25de:	4bb7      	ldr	r3, [pc, #732]	; (28bc <data_handler+0x760>)
    25e0:	4798      	blx	r3
    25e2:	1e03      	subs	r3, r0, #0
    25e4:	d104      	bne.n	25f0 <data_handler+0x494>
	{
		horn2 = false;
    25e6:	4bb9      	ldr	r3, [pc, #740]	; (28cc <data_handler+0x770>)
    25e8:	2200      	movs	r2, #0
    25ea:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    25ec:	f000 fe4a 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_2_OFF,6) == 0)
	{
		horn2 = false;
	}
	else if(strncmp(buffer,HORN_3_ON,6) == 0)
    25f0:	49b8      	ldr	r1, [pc, #736]	; (28d4 <data_handler+0x778>)
    25f2:	68fb      	ldr	r3, [r7, #12]
    25f4:	2206      	movs	r2, #6
    25f6:	0018      	movs	r0, r3
    25f8:	4bb0      	ldr	r3, [pc, #704]	; (28bc <data_handler+0x760>)
    25fa:	4798      	blx	r3
    25fc:	1e03      	subs	r3, r0, #0
    25fe:	d104      	bne.n	260a <data_handler+0x4ae>
	{
		horn3 = true;
    2600:	4bb5      	ldr	r3, [pc, #724]	; (28d8 <data_handler+0x77c>)
    2602:	2201      	movs	r2, #1
    2604:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2606:	f000 fe3d 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_3_ON,6) == 0)
	{
		horn3 = true;
	}
	else if(strncmp(buffer,HORN_3_OFF,6) == 0)
    260a:	49b4      	ldr	r1, [pc, #720]	; (28dc <data_handler+0x780>)
    260c:	68fb      	ldr	r3, [r7, #12]
    260e:	2206      	movs	r2, #6
    2610:	0018      	movs	r0, r3
    2612:	4baa      	ldr	r3, [pc, #680]	; (28bc <data_handler+0x760>)
    2614:	4798      	blx	r3
    2616:	1e03      	subs	r3, r0, #0
    2618:	d104      	bne.n	2624 <data_handler+0x4c8>
	{
		horn3 = false;
    261a:	4baf      	ldr	r3, [pc, #700]	; (28d8 <data_handler+0x77c>)
    261c:	2200      	movs	r2, #0
    261e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2620:	f000 fe30 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,HORN_3_OFF,6) == 0)
	{
		horn3 = false;
	}
	else if(strncmp(buffer,SOUND_0_ON,6) == 0)
    2624:	49ae      	ldr	r1, [pc, #696]	; (28e0 <data_handler+0x784>)
    2626:	68fb      	ldr	r3, [r7, #12]
    2628:	2206      	movs	r2, #6
    262a:	0018      	movs	r0, r3
    262c:	4ba3      	ldr	r3, [pc, #652]	; (28bc <data_handler+0x760>)
    262e:	4798      	blx	r3
    2630:	1e03      	subs	r3, r0, #0
    2632:	d104      	bne.n	263e <data_handler+0x4e2>
	{
		press_sb_btn_once(SB_PIN_BTN00);
    2634:	200b      	movs	r0, #11
    2636:	4bab      	ldr	r3, [pc, #684]	; (28e4 <data_handler+0x788>)
    2638:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    263a:	f000 fe23 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_0_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN00);
	}
	else if(strncmp(buffer,SOUND_0_OFF,6) == 0)
    263e:	49aa      	ldr	r1, [pc, #680]	; (28e8 <data_handler+0x78c>)
    2640:	68fb      	ldr	r3, [r7, #12]
    2642:	2206      	movs	r2, #6
    2644:	0018      	movs	r0, r3
    2646:	4b9d      	ldr	r3, [pc, #628]	; (28bc <data_handler+0x760>)
    2648:	4798      	blx	r3
    264a:	1e03      	subs	r3, r0, #0
    264c:	d104      	bne.n	2658 <data_handler+0x4fc>
	{
		release_sb_btn(SB_PIN_BTN00);
    264e:	200b      	movs	r0, #11
    2650:	4ba6      	ldr	r3, [pc, #664]	; (28ec <data_handler+0x790>)
    2652:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2654:	f000 fe16 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_0_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN00);
	}
	else if(strncmp(buffer,SOUND_1_ON,6) == 0)
    2658:	49a5      	ldr	r1, [pc, #660]	; (28f0 <data_handler+0x794>)
    265a:	68fb      	ldr	r3, [r7, #12]
    265c:	2206      	movs	r2, #6
    265e:	0018      	movs	r0, r3
    2660:	4b96      	ldr	r3, [pc, #600]	; (28bc <data_handler+0x760>)
    2662:	4798      	blx	r3
    2664:	1e03      	subs	r3, r0, #0
    2666:	d104      	bne.n	2672 <data_handler+0x516>
	{
		press_sb_btn_once(SB_PIN_BTN01);
    2668:	200c      	movs	r0, #12
    266a:	4b9e      	ldr	r3, [pc, #632]	; (28e4 <data_handler+0x788>)
    266c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    266e:	f000 fe09 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_1_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN01);
	}
	else if(strncmp(buffer,SOUND_1_OFF,6) == 0)
    2672:	49a0      	ldr	r1, [pc, #640]	; (28f4 <data_handler+0x798>)
    2674:	68fb      	ldr	r3, [r7, #12]
    2676:	2206      	movs	r2, #6
    2678:	0018      	movs	r0, r3
    267a:	4b90      	ldr	r3, [pc, #576]	; (28bc <data_handler+0x760>)
    267c:	4798      	blx	r3
    267e:	1e03      	subs	r3, r0, #0
    2680:	d104      	bne.n	268c <data_handler+0x530>
	{
		release_sb_btn(SB_PIN_BTN01);
    2682:	200c      	movs	r0, #12
    2684:	4b99      	ldr	r3, [pc, #612]	; (28ec <data_handler+0x790>)
    2686:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2688:	f000 fdfc 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_1_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN01);
	}
	else if(strncmp(buffer,SOUND_2_ON,6) == 0)
    268c:	499a      	ldr	r1, [pc, #616]	; (28f8 <data_handler+0x79c>)
    268e:	68fb      	ldr	r3, [r7, #12]
    2690:	2206      	movs	r2, #6
    2692:	0018      	movs	r0, r3
    2694:	4b89      	ldr	r3, [pc, #548]	; (28bc <data_handler+0x760>)
    2696:	4798      	blx	r3
    2698:	1e03      	subs	r3, r0, #0
    269a:	d104      	bne.n	26a6 <data_handler+0x54a>
	{
		press_sb_btn_once(SB_PIN_BTN02);
    269c:	200d      	movs	r0, #13
    269e:	4b91      	ldr	r3, [pc, #580]	; (28e4 <data_handler+0x788>)
    26a0:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    26a2:	f000 fdef 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_2_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN02);
	}
	else if(strncmp(buffer,SOUND_2_OFF,6) == 0)
    26a6:	4995      	ldr	r1, [pc, #596]	; (28fc <data_handler+0x7a0>)
    26a8:	68fb      	ldr	r3, [r7, #12]
    26aa:	2206      	movs	r2, #6
    26ac:	0018      	movs	r0, r3
    26ae:	4b83      	ldr	r3, [pc, #524]	; (28bc <data_handler+0x760>)
    26b0:	4798      	blx	r3
    26b2:	1e03      	subs	r3, r0, #0
    26b4:	d104      	bne.n	26c0 <data_handler+0x564>
	{
		release_sb_btn(SB_PIN_BTN02);
    26b6:	200d      	movs	r0, #13
    26b8:	4b8c      	ldr	r3, [pc, #560]	; (28ec <data_handler+0x790>)
    26ba:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    26bc:	f000 fde2 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_2_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN02);
	}
	else if(strncmp(buffer,SOUND_3_ON,6) == 0)
    26c0:	498f      	ldr	r1, [pc, #572]	; (2900 <data_handler+0x7a4>)
    26c2:	68fb      	ldr	r3, [r7, #12]
    26c4:	2206      	movs	r2, #6
    26c6:	0018      	movs	r0, r3
    26c8:	4b7c      	ldr	r3, [pc, #496]	; (28bc <data_handler+0x760>)
    26ca:	4798      	blx	r3
    26cc:	1e03      	subs	r3, r0, #0
    26ce:	d104      	bne.n	26da <data_handler+0x57e>
	{
		press_sb_btn_once(SB_PIN_BTN03);
    26d0:	200e      	movs	r0, #14
    26d2:	4b84      	ldr	r3, [pc, #528]	; (28e4 <data_handler+0x788>)
    26d4:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    26d6:	f000 fdd5 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_3_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN03);
	}
	else if(strncmp(buffer,SOUND_3_OFF,6) == 0)
    26da:	498a      	ldr	r1, [pc, #552]	; (2904 <data_handler+0x7a8>)
    26dc:	68fb      	ldr	r3, [r7, #12]
    26de:	2206      	movs	r2, #6
    26e0:	0018      	movs	r0, r3
    26e2:	4b76      	ldr	r3, [pc, #472]	; (28bc <data_handler+0x760>)
    26e4:	4798      	blx	r3
    26e6:	1e03      	subs	r3, r0, #0
    26e8:	d104      	bne.n	26f4 <data_handler+0x598>
	{
		release_sb_btn(SB_PIN_BTN03);
    26ea:	200e      	movs	r0, #14
    26ec:	4b7f      	ldr	r3, [pc, #508]	; (28ec <data_handler+0x790>)
    26ee:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    26f0:	f000 fdc8 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_3_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN03);
	}
	else if(strncmp(buffer,SOUND_4_ON,6) == 0)
    26f4:	4984      	ldr	r1, [pc, #528]	; (2908 <data_handler+0x7ac>)
    26f6:	68fb      	ldr	r3, [r7, #12]
    26f8:	2206      	movs	r2, #6
    26fa:	0018      	movs	r0, r3
    26fc:	4b6f      	ldr	r3, [pc, #444]	; (28bc <data_handler+0x760>)
    26fe:	4798      	blx	r3
    2700:	1e03      	subs	r3, r0, #0
    2702:	d104      	bne.n	270e <data_handler+0x5b2>
	{
		press_sb_btn_once(SB_PIN_BTN04);
    2704:	200f      	movs	r0, #15
    2706:	4b77      	ldr	r3, [pc, #476]	; (28e4 <data_handler+0x788>)
    2708:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    270a:	f000 fdbb 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_4_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN04);
	}
	else if(strncmp(buffer,SOUND_4_OFF,6) == 0)
    270e:	497f      	ldr	r1, [pc, #508]	; (290c <data_handler+0x7b0>)
    2710:	68fb      	ldr	r3, [r7, #12]
    2712:	2206      	movs	r2, #6
    2714:	0018      	movs	r0, r3
    2716:	4b69      	ldr	r3, [pc, #420]	; (28bc <data_handler+0x760>)
    2718:	4798      	blx	r3
    271a:	1e03      	subs	r3, r0, #0
    271c:	d104      	bne.n	2728 <data_handler+0x5cc>
	{
		release_sb_btn(SB_PIN_BTN04);
    271e:	200f      	movs	r0, #15
    2720:	4b72      	ldr	r3, [pc, #456]	; (28ec <data_handler+0x790>)
    2722:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2724:	f000 fdae 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_4_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN04);
	}
	else if(strncmp(buffer,SOUND_5_ON,6) == 0)
    2728:	4979      	ldr	r1, [pc, #484]	; (2910 <data_handler+0x7b4>)
    272a:	68fb      	ldr	r3, [r7, #12]
    272c:	2206      	movs	r2, #6
    272e:	0018      	movs	r0, r3
    2730:	4b62      	ldr	r3, [pc, #392]	; (28bc <data_handler+0x760>)
    2732:	4798      	blx	r3
    2734:	1e03      	subs	r3, r0, #0
    2736:	d104      	bne.n	2742 <data_handler+0x5e6>
	{
		press_sb_btn_once(SB_PIN_BTN05);
    2738:	2010      	movs	r0, #16
    273a:	4b6a      	ldr	r3, [pc, #424]	; (28e4 <data_handler+0x788>)
    273c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    273e:	f000 fda1 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_5_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN05);
	}
	else if(strncmp(buffer,SOUND_5_OFF,6) == 0)
    2742:	4974      	ldr	r1, [pc, #464]	; (2914 <data_handler+0x7b8>)
    2744:	68fb      	ldr	r3, [r7, #12]
    2746:	2206      	movs	r2, #6
    2748:	0018      	movs	r0, r3
    274a:	4b5c      	ldr	r3, [pc, #368]	; (28bc <data_handler+0x760>)
    274c:	4798      	blx	r3
    274e:	1e03      	subs	r3, r0, #0
    2750:	d104      	bne.n	275c <data_handler+0x600>
	{
		release_sb_btn(SB_PIN_BTN05);
    2752:	2010      	movs	r0, #16
    2754:	4b65      	ldr	r3, [pc, #404]	; (28ec <data_handler+0x790>)
    2756:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2758:	f000 fd94 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_5_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN05);
	}
	else if(strncmp(buffer,SOUND_6_ON,6) == 0)
    275c:	496e      	ldr	r1, [pc, #440]	; (2918 <data_handler+0x7bc>)
    275e:	68fb      	ldr	r3, [r7, #12]
    2760:	2206      	movs	r2, #6
    2762:	0018      	movs	r0, r3
    2764:	4b55      	ldr	r3, [pc, #340]	; (28bc <data_handler+0x760>)
    2766:	4798      	blx	r3
    2768:	1e03      	subs	r3, r0, #0
    276a:	d104      	bne.n	2776 <data_handler+0x61a>
	{
		press_sb_btn_once(SB_PIN_BTN06);
    276c:	2011      	movs	r0, #17
    276e:	4b5d      	ldr	r3, [pc, #372]	; (28e4 <data_handler+0x788>)
    2770:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2772:	f000 fd87 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_6_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN06);
	}
	else if(strncmp(buffer,SOUND_6_OFF,6) == 0)
    2776:	4969      	ldr	r1, [pc, #420]	; (291c <data_handler+0x7c0>)
    2778:	68fb      	ldr	r3, [r7, #12]
    277a:	2206      	movs	r2, #6
    277c:	0018      	movs	r0, r3
    277e:	4b4f      	ldr	r3, [pc, #316]	; (28bc <data_handler+0x760>)
    2780:	4798      	blx	r3
    2782:	1e03      	subs	r3, r0, #0
    2784:	d104      	bne.n	2790 <data_handler+0x634>
	{
		release_sb_btn(SB_PIN_BTN06);
    2786:	2011      	movs	r0, #17
    2788:	4b58      	ldr	r3, [pc, #352]	; (28ec <data_handler+0x790>)
    278a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    278c:	f000 fd7a 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_6_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN06);
	}
	else if(strncmp(buffer,SOUND_7_ON,6) == 0)
    2790:	4963      	ldr	r1, [pc, #396]	; (2920 <data_handler+0x7c4>)
    2792:	68fb      	ldr	r3, [r7, #12]
    2794:	2206      	movs	r2, #6
    2796:	0018      	movs	r0, r3
    2798:	4b48      	ldr	r3, [pc, #288]	; (28bc <data_handler+0x760>)
    279a:	4798      	blx	r3
    279c:	1e03      	subs	r3, r0, #0
    279e:	d104      	bne.n	27aa <data_handler+0x64e>
	{
		press_sb_btn_once(SB_PIN_BTN07);
    27a0:	2012      	movs	r0, #18
    27a2:	4b50      	ldr	r3, [pc, #320]	; (28e4 <data_handler+0x788>)
    27a4:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    27a6:	f000 fd6d 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_7_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN07);
	}
	else if(strncmp(buffer,SOUND_7_OFF,6) == 0)
    27aa:	495e      	ldr	r1, [pc, #376]	; (2924 <data_handler+0x7c8>)
    27ac:	68fb      	ldr	r3, [r7, #12]
    27ae:	2206      	movs	r2, #6
    27b0:	0018      	movs	r0, r3
    27b2:	4b42      	ldr	r3, [pc, #264]	; (28bc <data_handler+0x760>)
    27b4:	4798      	blx	r3
    27b6:	1e03      	subs	r3, r0, #0
    27b8:	d104      	bne.n	27c4 <data_handler+0x668>
	{
		release_sb_btn(SB_PIN_BTN07);
    27ba:	2012      	movs	r0, #18
    27bc:	4b4b      	ldr	r3, [pc, #300]	; (28ec <data_handler+0x790>)
    27be:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    27c0:	f000 fd60 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_7_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN07);
	}
	else if(strncmp(buffer,SOUND_8_ON,6) == 0)
    27c4:	4958      	ldr	r1, [pc, #352]	; (2928 <data_handler+0x7cc>)
    27c6:	68fb      	ldr	r3, [r7, #12]
    27c8:	2206      	movs	r2, #6
    27ca:	0018      	movs	r0, r3
    27cc:	4b3b      	ldr	r3, [pc, #236]	; (28bc <data_handler+0x760>)
    27ce:	4798      	blx	r3
    27d0:	1e03      	subs	r3, r0, #0
    27d2:	d104      	bne.n	27de <data_handler+0x682>
	{
		press_sb_btn_once(SB_PIN_BTN08);
    27d4:	2013      	movs	r0, #19
    27d6:	4b43      	ldr	r3, [pc, #268]	; (28e4 <data_handler+0x788>)
    27d8:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    27da:	f000 fd53 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_8_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN08);
	}
	else if(strncmp(buffer,SOUND_8_OFF,6) == 0)
    27de:	4953      	ldr	r1, [pc, #332]	; (292c <data_handler+0x7d0>)
    27e0:	68fb      	ldr	r3, [r7, #12]
    27e2:	2206      	movs	r2, #6
    27e4:	0018      	movs	r0, r3
    27e6:	4b35      	ldr	r3, [pc, #212]	; (28bc <data_handler+0x760>)
    27e8:	4798      	blx	r3
    27ea:	1e03      	subs	r3, r0, #0
    27ec:	d104      	bne.n	27f8 <data_handler+0x69c>
	{
		release_sb_btn(SB_PIN_BTN08);
    27ee:	2013      	movs	r0, #19
    27f0:	4b3e      	ldr	r3, [pc, #248]	; (28ec <data_handler+0x790>)
    27f2:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    27f4:	f000 fd46 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_8_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN08);
	}
	else if(strncmp(buffer,SOUND_9_ON,6) == 0)
    27f8:	494d      	ldr	r1, [pc, #308]	; (2930 <data_handler+0x7d4>)
    27fa:	68fb      	ldr	r3, [r7, #12]
    27fc:	2206      	movs	r2, #6
    27fe:	0018      	movs	r0, r3
    2800:	4b2e      	ldr	r3, [pc, #184]	; (28bc <data_handler+0x760>)
    2802:	4798      	blx	r3
    2804:	1e03      	subs	r3, r0, #0
    2806:	d104      	bne.n	2812 <data_handler+0x6b6>
	{
		press_sb_btn_once(SB_PIN_BTN09);
    2808:	2014      	movs	r0, #20
    280a:	4b36      	ldr	r3, [pc, #216]	; (28e4 <data_handler+0x788>)
    280c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    280e:	f000 fd39 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_9_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN09);
	}
	else if(strncmp(buffer,SOUND_9_OFF,6) == 0)
    2812:	4948      	ldr	r1, [pc, #288]	; (2934 <data_handler+0x7d8>)
    2814:	68fb      	ldr	r3, [r7, #12]
    2816:	2206      	movs	r2, #6
    2818:	0018      	movs	r0, r3
    281a:	4b28      	ldr	r3, [pc, #160]	; (28bc <data_handler+0x760>)
    281c:	4798      	blx	r3
    281e:	1e03      	subs	r3, r0, #0
    2820:	d104      	bne.n	282c <data_handler+0x6d0>
	{
		release_sb_btn(SB_PIN_BTN09);
    2822:	2014      	movs	r0, #20
    2824:	4b31      	ldr	r3, [pc, #196]	; (28ec <data_handler+0x790>)
    2826:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2828:	f000 fd2c 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_9_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN09);
	}
	else if(strncmp(buffer,SOUND_10_ON,6) == 0)
    282c:	4942      	ldr	r1, [pc, #264]	; (2938 <data_handler+0x7dc>)
    282e:	68fb      	ldr	r3, [r7, #12]
    2830:	2206      	movs	r2, #6
    2832:	0018      	movs	r0, r3
    2834:	4b21      	ldr	r3, [pc, #132]	; (28bc <data_handler+0x760>)
    2836:	4798      	blx	r3
    2838:	1e03      	subs	r3, r0, #0
    283a:	d104      	bne.n	2846 <data_handler+0x6ea>
	{
		press_sb_btn_once(SB_PIN_BTN10);
    283c:	2015      	movs	r0, #21
    283e:	4b29      	ldr	r3, [pc, #164]	; (28e4 <data_handler+0x788>)
    2840:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2842:	f000 fd1f 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_10_ON,6) == 0)
	{
		press_sb_btn_once(SB_PIN_BTN10);
	}
	else if(strncmp(buffer,SOUND_10_OFF,6) == 0)
    2846:	493d      	ldr	r1, [pc, #244]	; (293c <data_handler+0x7e0>)
    2848:	68fb      	ldr	r3, [r7, #12]
    284a:	2206      	movs	r2, #6
    284c:	0018      	movs	r0, r3
    284e:	4b1b      	ldr	r3, [pc, #108]	; (28bc <data_handler+0x760>)
    2850:	4798      	blx	r3
    2852:	1e03      	subs	r3, r0, #0
    2854:	d104      	bne.n	2860 <data_handler+0x704>
	{
		release_sb_btn(SB_PIN_BTN10);
    2856:	2015      	movs	r0, #21
    2858:	4b24      	ldr	r3, [pc, #144]	; (28ec <data_handler+0x790>)
    285a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    285c:	f000 fd12 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,SOUND_10_OFF,6) == 0)
	{
		release_sb_btn(SB_PIN_BTN10);
	}
	else if (strncmp(buffer,SOUND_RESET,sizeof(SOUND_RESET)-1) == 0)
    2860:	4937      	ldr	r1, [pc, #220]	; (2940 <data_handler+0x7e4>)
    2862:	68fb      	ldr	r3, [r7, #12]
    2864:	2208      	movs	r2, #8
    2866:	0018      	movs	r0, r3
    2868:	4b14      	ldr	r3, [pc, #80]	; (28bc <data_handler+0x760>)
    286a:	4798      	blx	r3
    286c:	1e03      	subs	r3, r0, #0
    286e:	d107      	bne.n	2880 <data_handler+0x724>
	{
		ble_uart_write("SB: RESETTING");
    2870:	4b34      	ldr	r3, [pc, #208]	; (2944 <data_handler+0x7e8>)
    2872:	0018      	movs	r0, r3
    2874:	4b34      	ldr	r3, [pc, #208]	; (2948 <data_handler+0x7ec>)
    2876:	4798      	blx	r3
		sounds_reset();
    2878:	4b34      	ldr	r3, [pc, #208]	; (294c <data_handler+0x7f0>)
    287a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    287c:	f000 fd02 	bl	3284 <data_handler+0x1128>
	else if (strncmp(buffer,SOUND_RESET,sizeof(SOUND_RESET)-1) == 0)
	{
		ble_uart_write("SB: RESETTING");
		sounds_reset();
	}
	else if(strncmp(buffer,PARTY_ON,5) == 0)
    2880:	4933      	ldr	r1, [pc, #204]	; (2950 <data_handler+0x7f4>)
    2882:	68fb      	ldr	r3, [r7, #12]
    2884:	2205      	movs	r2, #5
    2886:	0018      	movs	r0, r3
    2888:	4b0c      	ldr	r3, [pc, #48]	; (28bc <data_handler+0x760>)
    288a:	4798      	blx	r3
    288c:	1e03      	subs	r3, r0, #0
    288e:	d104      	bne.n	289a <data_handler+0x73e>
	{
		party = true;
    2890:	4b30      	ldr	r3, [pc, #192]	; (2954 <data_handler+0x7f8>)
    2892:	2201      	movs	r2, #1
    2894:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2896:	f000 fcf5 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,PARTY_ON,5) == 0)
	{
		party = true;
	}
	else if(strncmp(buffer,PARTY_OFF,5) == 0)
    289a:	492f      	ldr	r1, [pc, #188]	; (2958 <data_handler+0x7fc>)
    289c:	68fb      	ldr	r3, [r7, #12]
    289e:	2205      	movs	r2, #5
    28a0:	0018      	movs	r0, r3
    28a2:	4b06      	ldr	r3, [pc, #24]	; (28bc <data_handler+0x760>)
    28a4:	4798      	blx	r3
    28a6:	1e03      	subs	r3, r0, #0
    28a8:	d15a      	bne.n	2960 <data_handler+0x804>
	{
		party = false;
    28aa:	4b2a      	ldr	r3, [pc, #168]	; (2954 <data_handler+0x7f8>)
    28ac:	2200      	movs	r2, #0
    28ae:	701a      	strb	r2, [r3, #0]
		reset_all_lights();
    28b0:	4b2a      	ldr	r3, [pc, #168]	; (295c <data_handler+0x800>)
    28b2:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    28b4:	f000 fce6 	bl	3284 <data_handler+0x1128>
    28b8:	00009c4c 	.word	0x00009c4c
    28bc:	0000890f 	.word	0x0000890f
    28c0:	2000027e 	.word	0x2000027e
    28c4:	00009c54 	.word	0x00009c54
    28c8:	00009c5c 	.word	0x00009c5c
    28cc:	20000319 	.word	0x20000319
    28d0:	00009c64 	.word	0x00009c64
    28d4:	00009c6c 	.word	0x00009c6c
    28d8:	2000033c 	.word	0x2000033c
    28dc:	00009c74 	.word	0x00009c74
    28e0:	00009c7c 	.word	0x00009c7c
    28e4:	00005259 	.word	0x00005259
    28e8:	00009c84 	.word	0x00009c84
    28ec:	000052e1 	.word	0x000052e1
    28f0:	00009c8c 	.word	0x00009c8c
    28f4:	00009c94 	.word	0x00009c94
    28f8:	00009c9c 	.word	0x00009c9c
    28fc:	00009ca4 	.word	0x00009ca4
    2900:	00009cac 	.word	0x00009cac
    2904:	00009cb4 	.word	0x00009cb4
    2908:	00009cbc 	.word	0x00009cbc
    290c:	00009cc4 	.word	0x00009cc4
    2910:	00009ccc 	.word	0x00009ccc
    2914:	00009cd4 	.word	0x00009cd4
    2918:	00009cdc 	.word	0x00009cdc
    291c:	00009ce4 	.word	0x00009ce4
    2920:	00009cec 	.word	0x00009cec
    2924:	00009cf4 	.word	0x00009cf4
    2928:	00009cfc 	.word	0x00009cfc
    292c:	00009d04 	.word	0x00009d04
    2930:	00009d0c 	.word	0x00009d0c
    2934:	00009d14 	.word	0x00009d14
    2938:	00009d1c 	.word	0x00009d1c
    293c:	00009d24 	.word	0x00009d24
    2940:	00009d2c 	.word	0x00009d2c
    2944:	00009d38 	.word	0x00009d38
    2948:	0000202d 	.word	0x0000202d
    294c:	00005305 	.word	0x00005305
    2950:	00009d48 	.word	0x00009d48
    2954:	2000032d 	.word	0x2000032d
    2958:	00009d50 	.word	0x00009d50
    295c:	00003c11 	.word	0x00003c11
	else if(strncmp(buffer,PARTY_OFF,5) == 0)
	{
		party = false;
		reset_all_lights();
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
    2960:	49dc      	ldr	r1, [pc, #880]	; (2cd4 <data_handler+0xb78>)
    2962:	68fb      	ldr	r3, [r7, #12]
    2964:	2205      	movs	r2, #5
    2966:	0018      	movs	r0, r3
    2968:	4bdb      	ldr	r3, [pc, #876]	; (2cd8 <data_handler+0xb7c>)
    296a:	4798      	blx	r3
    296c:	1e03      	subs	r3, r0, #0
    296e:	d104      	bne.n	297a <data_handler+0x81e>
	{
		water = true;
    2970:	4bda      	ldr	r3, [pc, #872]	; (2cdc <data_handler+0xb80>)
    2972:	2201      	movs	r2, #1
    2974:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2976:	f000 fc85 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
	{
		water = true;
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
    297a:	49d6      	ldr	r1, [pc, #856]	; (2cd4 <data_handler+0xb78>)
    297c:	68fb      	ldr	r3, [r7, #12]
    297e:	2205      	movs	r2, #5
    2980:	0018      	movs	r0, r3
    2982:	4bd5      	ldr	r3, [pc, #852]	; (2cd8 <data_handler+0xb7c>)
    2984:	4798      	blx	r3
    2986:	1e03      	subs	r3, r0, #0
    2988:	d104      	bne.n	2994 <data_handler+0x838>
	{
		water = false;
    298a:	4bd4      	ldr	r3, [pc, #848]	; (2cdc <data_handler+0xb80>)
    298c:	2200      	movs	r2, #0
    298e:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2990:	f000 fc78 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,WATER_ON,5) == 0)
	{
		water = false;
	}
	else if(strncmp(buffer,START_ON,5) == 0)
    2994:	49d2      	ldr	r1, [pc, #840]	; (2ce0 <data_handler+0xb84>)
    2996:	68fb      	ldr	r3, [r7, #12]
    2998:	2205      	movs	r2, #5
    299a:	0018      	movs	r0, r3
    299c:	4bce      	ldr	r3, [pc, #824]	; (2cd8 <data_handler+0xb7c>)
    299e:	4798      	blx	r3
    29a0:	1e03      	subs	r3, r0, #0
    29a2:	d104      	bne.n	29ae <data_handler+0x852>
	{
		start = true;
    29a4:	4bcf      	ldr	r3, [pc, #828]	; (2ce4 <data_handler+0xb88>)
    29a6:	2201      	movs	r2, #1
    29a8:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    29aa:	f000 fc6b 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,START_ON,5) == 0)
	{
		start = true;
	}
	else if(strncmp(buffer,START_OFF,5) == 0)
    29ae:	49ce      	ldr	r1, [pc, #824]	; (2ce8 <data_handler+0xb8c>)
    29b0:	68fb      	ldr	r3, [r7, #12]
    29b2:	2205      	movs	r2, #5
    29b4:	0018      	movs	r0, r3
    29b6:	4bc8      	ldr	r3, [pc, #800]	; (2cd8 <data_handler+0xb7c>)
    29b8:	4798      	blx	r3
    29ba:	1e03      	subs	r3, r0, #0
    29bc:	d104      	bne.n	29c8 <data_handler+0x86c>
	{
		start = false;
    29be:	4bc9      	ldr	r3, [pc, #804]	; (2ce4 <data_handler+0xb88>)
    29c0:	2200      	movs	r2, #0
    29c2:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    29c4:	f000 fc5e 	bl	3284 <data_handler+0x1128>
	}
	else if(strncmp(buffer,START_OFF,5) == 0)
	{
		start = false;
	}
	else if(strncmp(buffer,LED_BAR_ON,5) == 0)
    29c8:	49c8      	ldr	r1, [pc, #800]	; (2cec <data_handler+0xb90>)
    29ca:	68fb      	ldr	r3, [r7, #12]
    29cc:	2205      	movs	r2, #5
    29ce:	0018      	movs	r0, r3
    29d0:	4bc1      	ldr	r3, [pc, #772]	; (2cd8 <data_handler+0xb7c>)
    29d2:	4798      	blx	r3
    29d4:	1e03      	subs	r3, r0, #0
    29d6:	d122      	bne.n	2a1e <data_handler+0x8c2>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,true);
    29d8:	2301      	movs	r3, #1
    29da:	2202      	movs	r2, #2
    29dc:	2101      	movs	r1, #1
    29de:	2000      	movs	r0, #0
    29e0:	4cc3      	ldr	r4, [pc, #780]	; (2cf0 <data_handler+0xb94>)
    29e2:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,true);
    29e4:	2301      	movs	r3, #1
    29e6:	2202      	movs	r2, #2
    29e8:	2102      	movs	r1, #2
    29ea:	2000      	movs	r0, #0
    29ec:	4cc0      	ldr	r4, [pc, #768]	; (2cf0 <data_handler+0xb94>)
    29ee:	47a0      	blx	r4
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,true);
    29f0:	2301      	movs	r3, #1
    29f2:	2204      	movs	r2, #4
    29f4:	2101      	movs	r1, #1
    29f6:	2000      	movs	r0, #0
    29f8:	4cbd      	ldr	r4, [pc, #756]	; (2cf0 <data_handler+0xb94>)
    29fa:	47a0      	blx	r4
		led_bar = true;
    29fc:	4bbd      	ldr	r3, [pc, #756]	; (2cf4 <data_handler+0xb98>)
    29fe:	2201      	movs	r2, #1
    2a00:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2a02:	68fb      	ldr	r3, [r7, #12]
    2a04:	0018      	movs	r0, r3
    2a06:	4bbc      	ldr	r3, [pc, #752]	; (2cf8 <data_handler+0xb9c>)
    2a08:	4798      	blx	r3
		ble_uart_write(" - ");
    2a0a:	4bbc      	ldr	r3, [pc, #752]	; (2cfc <data_handler+0xba0>)
    2a0c:	0018      	movs	r0, r3
    2a0e:	4bba      	ldr	r3, [pc, #744]	; (2cf8 <data_handler+0xb9c>)
    2a10:	4798      	blx	r3
		ble_uart_write("ACK");
    2a12:	4bbb      	ldr	r3, [pc, #748]	; (2d00 <data_handler+0xba4>)
    2a14:	0018      	movs	r0, r3
    2a16:	4bb8      	ldr	r3, [pc, #736]	; (2cf8 <data_handler+0xb9c>)
    2a18:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2a1a:	f000 fc33 	bl	3284 <data_handler+0x1128>
		led_bar = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,LED_BAR_OFF,5) == 0)
    2a1e:	49b9      	ldr	r1, [pc, #740]	; (2d04 <data_handler+0xba8>)
    2a20:	68fb      	ldr	r3, [r7, #12]
    2a22:	2205      	movs	r2, #5
    2a24:	0018      	movs	r0, r3
    2a26:	4bac      	ldr	r3, [pc, #688]	; (2cd8 <data_handler+0xb7c>)
    2a28:	4798      	blx	r3
    2a2a:	1e03      	subs	r3, r0, #0
    2a2c:	d122      	bne.n	2a74 <data_handler+0x918>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,false);
    2a2e:	2300      	movs	r3, #0
    2a30:	2202      	movs	r2, #2
    2a32:	2101      	movs	r1, #1
    2a34:	2000      	movs	r0, #0
    2a36:	4cae      	ldr	r4, [pc, #696]	; (2cf0 <data_handler+0xb94>)
    2a38:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,false);
    2a3a:	2300      	movs	r3, #0
    2a3c:	2202      	movs	r2, #2
    2a3e:	2102      	movs	r1, #2
    2a40:	2000      	movs	r0, #0
    2a42:	4cab      	ldr	r4, [pc, #684]	; (2cf0 <data_handler+0xb94>)
    2a44:	47a0      	blx	r4
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,false);
    2a46:	2300      	movs	r3, #0
    2a48:	2204      	movs	r2, #4
    2a4a:	2101      	movs	r1, #1
    2a4c:	2000      	movs	r0, #0
    2a4e:	4ca8      	ldr	r4, [pc, #672]	; (2cf0 <data_handler+0xb94>)
    2a50:	47a0      	blx	r4
		led_bar = false;
    2a52:	4ba8      	ldr	r3, [pc, #672]	; (2cf4 <data_handler+0xb98>)
    2a54:	2200      	movs	r2, #0
    2a56:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2a58:	68fb      	ldr	r3, [r7, #12]
    2a5a:	0018      	movs	r0, r3
    2a5c:	4ba6      	ldr	r3, [pc, #664]	; (2cf8 <data_handler+0xb9c>)
    2a5e:	4798      	blx	r3
		ble_uart_write(" - ");
    2a60:	4ba6      	ldr	r3, [pc, #664]	; (2cfc <data_handler+0xba0>)
    2a62:	0018      	movs	r0, r3
    2a64:	4ba4      	ldr	r3, [pc, #656]	; (2cf8 <data_handler+0xb9c>)
    2a66:	4798      	blx	r3
		ble_uart_write("ACK");
    2a68:	4ba5      	ldr	r3, [pc, #660]	; (2d00 <data_handler+0xba4>)
    2a6a:	0018      	movs	r0, r3
    2a6c:	4ba2      	ldr	r3, [pc, #648]	; (2cf8 <data_handler+0xb9c>)
    2a6e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2a70:	f000 fc08 	bl	3284 <data_handler+0x1128>
		led_bar = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,HDL_ON,5) == 0)
    2a74:	49a4      	ldr	r1, [pc, #656]	; (2d08 <data_handler+0xbac>)
    2a76:	68fb      	ldr	r3, [r7, #12]
    2a78:	2205      	movs	r2, #5
    2a7a:	0018      	movs	r0, r3
    2a7c:	4b96      	ldr	r3, [pc, #600]	; (2cd8 <data_handler+0xb7c>)
    2a7e:	4798      	blx	r3
    2a80:	1e03      	subs	r3, r0, #0
    2a82:	d137      	bne.n	2af4 <data_handler+0x998>
	{
		system_interrupt_disable_global();
    2a84:	4ba1      	ldr	r3, [pc, #644]	; (2d0c <data_handler+0xbb0>)
    2a86:	4798      	blx	r3
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,true);
    2a88:	2301      	movs	r3, #1
    2a8a:	2201      	movs	r2, #1
    2a8c:	2102      	movs	r1, #2
    2a8e:	2000      	movs	r0, #0
    2a90:	4c97      	ldr	r4, [pc, #604]	; (2cf0 <data_handler+0xb94>)
    2a92:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,true);
    2a94:	2301      	movs	r3, #1
    2a96:	2201      	movs	r2, #1
    2a98:	2101      	movs	r1, #1
    2a9a:	2000      	movs	r0, #0
    2a9c:	4c94      	ldr	r4, [pc, #592]	; (2cf0 <data_handler+0xb94>)
    2a9e:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
    2aa0:	2301      	movs	r3, #1
    2aa2:	2200      	movs	r2, #0
    2aa4:	2101      	movs	r1, #1
    2aa6:	2000      	movs	r0, #0
    2aa8:	4c91      	ldr	r4, [pc, #580]	; (2cf0 <data_handler+0xb94>)
    2aaa:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
    2aac:	2301      	movs	r3, #1
    2aae:	2200      	movs	r2, #0
    2ab0:	2102      	movs	r1, #2
    2ab2:	2000      	movs	r0, #0
    2ab4:	4c8e      	ldr	r4, [pc, #568]	; (2cf0 <data_handler+0xb94>)
    2ab6:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
    2ab8:	2301      	movs	r3, #1
    2aba:	2200      	movs	r2, #0
    2abc:	2103      	movs	r1, #3
    2abe:	2000      	movs	r0, #0
    2ac0:	4c8b      	ldr	r4, [pc, #556]	; (2cf0 <data_handler+0xb94>)
    2ac2:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
    2ac4:	2301      	movs	r3, #1
    2ac6:	2200      	movs	r2, #0
    2ac8:	2104      	movs	r1, #4
    2aca:	2000      	movs	r0, #0
    2acc:	4c88      	ldr	r4, [pc, #544]	; (2cf0 <data_handler+0xb94>)
    2ace:	47a0      	blx	r4
		mcp23017_reset();
    2ad0:	4b8f      	ldr	r3, [pc, #572]	; (2d10 <data_handler+0xbb4>)
    2ad2:	4798      	blx	r3
		system_interrupt_enable_global();
    2ad4:	4b8f      	ldr	r3, [pc, #572]	; (2d14 <data_handler+0xbb8>)
    2ad6:	4798      	blx	r3
		ble_uart_write(buffer);
    2ad8:	68fb      	ldr	r3, [r7, #12]
    2ada:	0018      	movs	r0, r3
    2adc:	4b86      	ldr	r3, [pc, #536]	; (2cf8 <data_handler+0xb9c>)
    2ade:	4798      	blx	r3
		ble_uart_write(" - ");
    2ae0:	4b86      	ldr	r3, [pc, #536]	; (2cfc <data_handler+0xba0>)
    2ae2:	0018      	movs	r0, r3
    2ae4:	4b84      	ldr	r3, [pc, #528]	; (2cf8 <data_handler+0xb9c>)
    2ae6:	4798      	blx	r3
		ble_uart_write("ACK");
    2ae8:	4b85      	ldr	r3, [pc, #532]	; (2d00 <data_handler+0xba4>)
    2aea:	0018      	movs	r0, r3
    2aec:	4b82      	ldr	r3, [pc, #520]	; (2cf8 <data_handler+0xb9c>)
    2aee:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2af0:	f000 fbc8 	bl	3284 <data_handler+0x1128>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,HDL_OFF,5) == 0)
    2af4:	4988      	ldr	r1, [pc, #544]	; (2d18 <data_handler+0xbbc>)
    2af6:	68fb      	ldr	r3, [r7, #12]
    2af8:	2205      	movs	r2, #5
    2afa:	0018      	movs	r0, r3
    2afc:	4b76      	ldr	r3, [pc, #472]	; (2cd8 <data_handler+0xb7c>)
    2afe:	4798      	blx	r3
    2b00:	1e03      	subs	r3, r0, #0
    2b02:	d136      	bne.n	2b72 <data_handler+0xa16>
	{
		system_interrupt_disable_global();
    2b04:	4b81      	ldr	r3, [pc, #516]	; (2d0c <data_handler+0xbb0>)
    2b06:	4798      	blx	r3
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,false);
    2b08:	2300      	movs	r3, #0
    2b0a:	2201      	movs	r2, #1
    2b0c:	2102      	movs	r1, #2
    2b0e:	2000      	movs	r0, #0
    2b10:	4c77      	ldr	r4, [pc, #476]	; (2cf0 <data_handler+0xb94>)
    2b12:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,false);
    2b14:	2300      	movs	r3, #0
    2b16:	2201      	movs	r2, #1
    2b18:	2101      	movs	r1, #1
    2b1a:	2000      	movs	r0, #0
    2b1c:	4c74      	ldr	r4, [pc, #464]	; (2cf0 <data_handler+0xb94>)
    2b1e:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    2b20:	2300      	movs	r3, #0
    2b22:	2200      	movs	r2, #0
    2b24:	2101      	movs	r1, #1
    2b26:	2000      	movs	r0, #0
    2b28:	4c71      	ldr	r4, [pc, #452]	; (2cf0 <data_handler+0xb94>)
    2b2a:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    2b2c:	2300      	movs	r3, #0
    2b2e:	2200      	movs	r2, #0
    2b30:	2102      	movs	r1, #2
    2b32:	2000      	movs	r0, #0
    2b34:	4c6e      	ldr	r4, [pc, #440]	; (2cf0 <data_handler+0xb94>)
    2b36:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    2b38:	2300      	movs	r3, #0
    2b3a:	2200      	movs	r2, #0
    2b3c:	2103      	movs	r1, #3
    2b3e:	2000      	movs	r0, #0
    2b40:	4c6b      	ldr	r4, [pc, #428]	; (2cf0 <data_handler+0xb94>)
    2b42:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    2b44:	2300      	movs	r3, #0
    2b46:	2200      	movs	r2, #0
    2b48:	2104      	movs	r1, #4
    2b4a:	2000      	movs	r0, #0
    2b4c:	4c68      	ldr	r4, [pc, #416]	; (2cf0 <data_handler+0xb94>)
    2b4e:	47a0      	blx	r4
		mcp23017_reset();
    2b50:	4b6f      	ldr	r3, [pc, #444]	; (2d10 <data_handler+0xbb4>)
    2b52:	4798      	blx	r3
		system_interrupt_enable_global();
    2b54:	4b6f      	ldr	r3, [pc, #444]	; (2d14 <data_handler+0xbb8>)
    2b56:	4798      	blx	r3
		ble_uart_write(buffer);
    2b58:	68fb      	ldr	r3, [r7, #12]
    2b5a:	0018      	movs	r0, r3
    2b5c:	4b66      	ldr	r3, [pc, #408]	; (2cf8 <data_handler+0xb9c>)
    2b5e:	4798      	blx	r3
		ble_uart_write(" - ");
    2b60:	4b66      	ldr	r3, [pc, #408]	; (2cfc <data_handler+0xba0>)
    2b62:	0018      	movs	r0, r3
    2b64:	4b64      	ldr	r3, [pc, #400]	; (2cf8 <data_handler+0xb9c>)
    2b66:	4798      	blx	r3
		ble_uart_write("ACK");
    2b68:	4b65      	ldr	r3, [pc, #404]	; (2d00 <data_handler+0xba4>)
    2b6a:	0018      	movs	r0, r3
    2b6c:	4b62      	ldr	r3, [pc, #392]	; (2cf8 <data_handler+0xb9c>)
    2b6e:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2b70:	e388      	b.n	3284 <data_handler+0x1128>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BRIAN_ON,7) == 0)
    2b72:	496a      	ldr	r1, [pc, #424]	; (2d1c <data_handler+0xbc0>)
    2b74:	68fb      	ldr	r3, [r7, #12]
    2b76:	2207      	movs	r2, #7
    2b78:	0018      	movs	r0, r3
    2b7a:	4b57      	ldr	r3, [pc, #348]	; (2cd8 <data_handler+0xb7c>)
    2b7c:	4798      	blx	r3
    2b7e:	1e03      	subs	r3, r0, #0
    2b80:	d136      	bne.n	2bf0 <data_handler+0xa94>
	{
		system_interrupt_disable_global();
    2b82:	4b62      	ldr	r3, [pc, #392]	; (2d0c <data_handler+0xbb0>)
    2b84:	4798      	blx	r3
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,true);
    2b86:	2301      	movs	r3, #1
    2b88:	2203      	movs	r2, #3
    2b8a:	2102      	movs	r1, #2
    2b8c:	2000      	movs	r0, #0
    2b8e:	4c58      	ldr	r4, [pc, #352]	; (2cf0 <data_handler+0xb94>)
    2b90:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,true);
    2b92:	2301      	movs	r3, #1
    2b94:	2203      	movs	r2, #3
    2b96:	2101      	movs	r1, #1
    2b98:	2000      	movs	r0, #0
    2b9a:	4c55      	ldr	r4, [pc, #340]	; (2cf0 <data_handler+0xb94>)
    2b9c:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,true);
    2b9e:	2301      	movs	r3, #1
    2ba0:	2200      	movs	r2, #0
    2ba2:	2101      	movs	r1, #1
    2ba4:	2000      	movs	r0, #0
    2ba6:	4c52      	ldr	r4, [pc, #328]	; (2cf0 <data_handler+0xb94>)
    2ba8:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,true);
    2baa:	2301      	movs	r3, #1
    2bac:	2200      	movs	r2, #0
    2bae:	2102      	movs	r1, #2
    2bb0:	2000      	movs	r0, #0
    2bb2:	4c4f      	ldr	r4, [pc, #316]	; (2cf0 <data_handler+0xb94>)
    2bb4:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,true);
    2bb6:	2301      	movs	r3, #1
    2bb8:	2200      	movs	r2, #0
    2bba:	2103      	movs	r1, #3
    2bbc:	2000      	movs	r0, #0
    2bbe:	4c4c      	ldr	r4, [pc, #304]	; (2cf0 <data_handler+0xb94>)
    2bc0:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,true);
    2bc2:	2301      	movs	r3, #1
    2bc4:	2200      	movs	r2, #0
    2bc6:	2104      	movs	r1, #4
    2bc8:	2000      	movs	r0, #0
    2bca:	4c49      	ldr	r4, [pc, #292]	; (2cf0 <data_handler+0xb94>)
    2bcc:	47a0      	blx	r4
		mcp23017_reset();
    2bce:	4b50      	ldr	r3, [pc, #320]	; (2d10 <data_handler+0xbb4>)
    2bd0:	4798      	blx	r3
		system_interrupt_enable_global();
    2bd2:	4b50      	ldr	r3, [pc, #320]	; (2d14 <data_handler+0xbb8>)
    2bd4:	4798      	blx	r3
		ble_uart_write(buffer);
    2bd6:	68fb      	ldr	r3, [r7, #12]
    2bd8:	0018      	movs	r0, r3
    2bda:	4b47      	ldr	r3, [pc, #284]	; (2cf8 <data_handler+0xb9c>)
    2bdc:	4798      	blx	r3
		ble_uart_write(" - ");
    2bde:	4b47      	ldr	r3, [pc, #284]	; (2cfc <data_handler+0xba0>)
    2be0:	0018      	movs	r0, r3
    2be2:	4b45      	ldr	r3, [pc, #276]	; (2cf8 <data_handler+0xb9c>)
    2be4:	4798      	blx	r3
		ble_uart_write("ACK");
    2be6:	4b46      	ldr	r3, [pc, #280]	; (2d00 <data_handler+0xba4>)
    2be8:	0018      	movs	r0, r3
    2bea:	4b43      	ldr	r3, [pc, #268]	; (2cf8 <data_handler+0xb9c>)
    2bec:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2bee:	e349      	b.n	3284 <data_handler+0x1128>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,BRIAN_OFF,7) == 0)
    2bf0:	494b      	ldr	r1, [pc, #300]	; (2d20 <data_handler+0xbc4>)
    2bf2:	68fb      	ldr	r3, [r7, #12]
    2bf4:	2207      	movs	r2, #7
    2bf6:	0018      	movs	r0, r3
    2bf8:	4b37      	ldr	r3, [pc, #220]	; (2cd8 <data_handler+0xb7c>)
    2bfa:	4798      	blx	r3
    2bfc:	1e03      	subs	r3, r0, #0
    2bfe:	d136      	bne.n	2c6e <data_handler+0xb12>
	{
		system_interrupt_disable_global();
    2c00:	4b42      	ldr	r3, [pc, #264]	; (2d0c <data_handler+0xbb0>)
    2c02:	4798      	blx	r3
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,false);
    2c04:	2300      	movs	r3, #0
    2c06:	2203      	movs	r2, #3
    2c08:	2102      	movs	r1, #2
    2c0a:	2000      	movs	r0, #0
    2c0c:	4c38      	ldr	r4, [pc, #224]	; (2cf0 <data_handler+0xb94>)
    2c0e:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,false);
    2c10:	2300      	movs	r3, #0
    2c12:	2203      	movs	r2, #3
    2c14:	2101      	movs	r1, #1
    2c16:	2000      	movs	r0, #0
    2c18:	4c35      	ldr	r4, [pc, #212]	; (2cf0 <data_handler+0xb94>)
    2c1a:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,false);
    2c1c:	2300      	movs	r3, #0
    2c1e:	2200      	movs	r2, #0
    2c20:	2101      	movs	r1, #1
    2c22:	2000      	movs	r0, #0
    2c24:	4c32      	ldr	r4, [pc, #200]	; (2cf0 <data_handler+0xb94>)
    2c26:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,false);
    2c28:	2300      	movs	r3, #0
    2c2a:	2200      	movs	r2, #0
    2c2c:	2102      	movs	r1, #2
    2c2e:	2000      	movs	r0, #0
    2c30:	4c2f      	ldr	r4, [pc, #188]	; (2cf0 <data_handler+0xb94>)
    2c32:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,false);
    2c34:	2300      	movs	r3, #0
    2c36:	2200      	movs	r2, #0
    2c38:	2103      	movs	r1, #3
    2c3a:	2000      	movs	r0, #0
    2c3c:	4c2c      	ldr	r4, [pc, #176]	; (2cf0 <data_handler+0xb94>)
    2c3e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,false);
    2c40:	2300      	movs	r3, #0
    2c42:	2200      	movs	r2, #0
    2c44:	2104      	movs	r1, #4
    2c46:	2000      	movs	r0, #0
    2c48:	4c29      	ldr	r4, [pc, #164]	; (2cf0 <data_handler+0xb94>)
    2c4a:	47a0      	blx	r4
		mcp23017_reset();
    2c4c:	4b30      	ldr	r3, [pc, #192]	; (2d10 <data_handler+0xbb4>)
    2c4e:	4798      	blx	r3
		system_interrupt_enable_global();
    2c50:	4b30      	ldr	r3, [pc, #192]	; (2d14 <data_handler+0xbb8>)
    2c52:	4798      	blx	r3
		ble_uart_write(buffer);
    2c54:	68fb      	ldr	r3, [r7, #12]
    2c56:	0018      	movs	r0, r3
    2c58:	4b27      	ldr	r3, [pc, #156]	; (2cf8 <data_handler+0xb9c>)
    2c5a:	4798      	blx	r3
		ble_uart_write(" - ");
    2c5c:	4b27      	ldr	r3, [pc, #156]	; (2cfc <data_handler+0xba0>)
    2c5e:	0018      	movs	r0, r3
    2c60:	4b25      	ldr	r3, [pc, #148]	; (2cf8 <data_handler+0xb9c>)
    2c62:	4798      	blx	r3
		ble_uart_write("ACK");
    2c64:	4b26      	ldr	r3, [pc, #152]	; (2d00 <data_handler+0xba4>)
    2c66:	0018      	movs	r0, r3
    2c68:	4b23      	ldr	r3, [pc, #140]	; (2cf8 <data_handler+0xb9c>)
    2c6a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2c6c:	e30a      	b.n	3284 <data_handler+0x1128>
		system_interrupt_enable_global();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY1_ON,7) == 0)
    2c6e:	492d      	ldr	r1, [pc, #180]	; (2d24 <data_handler+0xbc8>)
    2c70:	68fb      	ldr	r3, [r7, #12]
    2c72:	2207      	movs	r2, #7
    2c74:	0018      	movs	r0, r3
    2c76:	4b18      	ldr	r3, [pc, #96]	; (2cd8 <data_handler+0xb7c>)
    2c78:	4798      	blx	r3
    2c7a:	1e03      	subs	r3, r0, #0
    2c7c:	d10f      	bne.n	2c9e <data_handler+0xb42>
	{
		flashy1 = true;
    2c7e:	4b2a      	ldr	r3, [pc, #168]	; (2d28 <data_handler+0xbcc>)
    2c80:	2201      	movs	r2, #1
    2c82:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2c84:	68fb      	ldr	r3, [r7, #12]
    2c86:	0018      	movs	r0, r3
    2c88:	4b1b      	ldr	r3, [pc, #108]	; (2cf8 <data_handler+0xb9c>)
    2c8a:	4798      	blx	r3
		ble_uart_write(" - ");
    2c8c:	4b1b      	ldr	r3, [pc, #108]	; (2cfc <data_handler+0xba0>)
    2c8e:	0018      	movs	r0, r3
    2c90:	4b19      	ldr	r3, [pc, #100]	; (2cf8 <data_handler+0xb9c>)
    2c92:	4798      	blx	r3
		ble_uart_write("ACK");
    2c94:	4b1a      	ldr	r3, [pc, #104]	; (2d00 <data_handler+0xba4>)
    2c96:	0018      	movs	r0, r3
    2c98:	4b17      	ldr	r3, [pc, #92]	; (2cf8 <data_handler+0xb9c>)
    2c9a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2c9c:	e2f2      	b.n	3284 <data_handler+0x1128>
		flashy1 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY1_OFF,7) == 0)
    2c9e:	4923      	ldr	r1, [pc, #140]	; (2d2c <data_handler+0xbd0>)
    2ca0:	68fb      	ldr	r3, [r7, #12]
    2ca2:	2207      	movs	r2, #7
    2ca4:	0018      	movs	r0, r3
    2ca6:	4b0c      	ldr	r3, [pc, #48]	; (2cd8 <data_handler+0xb7c>)
    2ca8:	4798      	blx	r3
    2caa:	1e03      	subs	r3, r0, #0
    2cac:	d142      	bne.n	2d34 <data_handler+0xbd8>
	{
		flashy1 = false;
    2cae:	4b1e      	ldr	r3, [pc, #120]	; (2d28 <data_handler+0xbcc>)
    2cb0:	2200      	movs	r2, #0
    2cb2:	701a      	strb	r2, [r3, #0]
		reset_all_lights();
    2cb4:	4b1e      	ldr	r3, [pc, #120]	; (2d30 <data_handler+0xbd4>)
    2cb6:	4798      	blx	r3
		ble_uart_write(buffer);
    2cb8:	68fb      	ldr	r3, [r7, #12]
    2cba:	0018      	movs	r0, r3
    2cbc:	4b0e      	ldr	r3, [pc, #56]	; (2cf8 <data_handler+0xb9c>)
    2cbe:	4798      	blx	r3
		ble_uart_write(" - ");
    2cc0:	4b0e      	ldr	r3, [pc, #56]	; (2cfc <data_handler+0xba0>)
    2cc2:	0018      	movs	r0, r3
    2cc4:	4b0c      	ldr	r3, [pc, #48]	; (2cf8 <data_handler+0xb9c>)
    2cc6:	4798      	blx	r3
		ble_uart_write("ACK");
    2cc8:	4b0d      	ldr	r3, [pc, #52]	; (2d00 <data_handler+0xba4>)
    2cca:	0018      	movs	r0, r3
    2ccc:	4b0a      	ldr	r3, [pc, #40]	; (2cf8 <data_handler+0xb9c>)
    2cce:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2cd0:	e2d8      	b.n	3284 <data_handler+0x1128>
    2cd2:	46c0      	nop			; (mov r8, r8)
    2cd4:	00009d58 	.word	0x00009d58
    2cd8:	0000890f 	.word	0x0000890f
    2cdc:	20000269 	.word	0x20000269
    2ce0:	00009d60 	.word	0x00009d60
    2ce4:	2000033a 	.word	0x2000033a
    2ce8:	00009d68 	.word	0x00009d68
    2cec:	00009d70 	.word	0x00009d70
    2cf0:	00003e89 	.word	0x00003e89
    2cf4:	20000318 	.word	0x20000318
    2cf8:	0000202d 	.word	0x0000202d
    2cfc:	00009bfc 	.word	0x00009bfc
    2d00:	00009c00 	.word	0x00009c00
    2d04:	00009d78 	.word	0x00009d78
    2d08:	00009d80 	.word	0x00009d80
    2d0c:	00002141 	.word	0x00002141
    2d10:	00004665 	.word	0x00004665
    2d14:	00002125 	.word	0x00002125
    2d18:	00009d88 	.word	0x00009d88
    2d1c:	00009d90 	.word	0x00009d90
    2d20:	00009d98 	.word	0x00009d98
    2d24:	00009da0 	.word	0x00009da0
    2d28:	20000284 	.word	0x20000284
    2d2c:	00009da8 	.word	0x00009da8
    2d30:	00003c11 	.word	0x00003c11
		reset_all_lights();
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY2_ON,7) == 0)
    2d34:	49d2      	ldr	r1, [pc, #840]	; (3080 <data_handler+0xf24>)
    2d36:	68fb      	ldr	r3, [r7, #12]
    2d38:	2207      	movs	r2, #7
    2d3a:	0018      	movs	r0, r3
    2d3c:	4bd1      	ldr	r3, [pc, #836]	; (3084 <data_handler+0xf28>)
    2d3e:	4798      	blx	r3
    2d40:	1e03      	subs	r3, r0, #0
    2d42:	d10f      	bne.n	2d64 <data_handler+0xc08>
	{
		flashy2 = true;
    2d44:	4bd0      	ldr	r3, [pc, #832]	; (3088 <data_handler+0xf2c>)
    2d46:	2201      	movs	r2, #1
    2d48:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2d4a:	68fb      	ldr	r3, [r7, #12]
    2d4c:	0018      	movs	r0, r3
    2d4e:	4bcf      	ldr	r3, [pc, #828]	; (308c <data_handler+0xf30>)
    2d50:	4798      	blx	r3
		ble_uart_write(" - ");
    2d52:	4bcf      	ldr	r3, [pc, #828]	; (3090 <data_handler+0xf34>)
    2d54:	0018      	movs	r0, r3
    2d56:	4bcd      	ldr	r3, [pc, #820]	; (308c <data_handler+0xf30>)
    2d58:	4798      	blx	r3
		ble_uart_write("ACK");
    2d5a:	4bce      	ldr	r3, [pc, #824]	; (3094 <data_handler+0xf38>)
    2d5c:	0018      	movs	r0, r3
    2d5e:	4bcb      	ldr	r3, [pc, #812]	; (308c <data_handler+0xf30>)
    2d60:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2d62:	e28f      	b.n	3284 <data_handler+0x1128>
		flashy2 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY2_OFF,7) == 0)
    2d64:	49cc      	ldr	r1, [pc, #816]	; (3098 <data_handler+0xf3c>)
    2d66:	68fb      	ldr	r3, [r7, #12]
    2d68:	2207      	movs	r2, #7
    2d6a:	0018      	movs	r0, r3
    2d6c:	4bc5      	ldr	r3, [pc, #788]	; (3084 <data_handler+0xf28>)
    2d6e:	4798      	blx	r3
    2d70:	1e03      	subs	r3, r0, #0
    2d72:	d111      	bne.n	2d98 <data_handler+0xc3c>
	{
		reset_all_lights();
    2d74:	4bc9      	ldr	r3, [pc, #804]	; (309c <data_handler+0xf40>)
    2d76:	4798      	blx	r3
		flashy2 = false;
    2d78:	4bc3      	ldr	r3, [pc, #780]	; (3088 <data_handler+0xf2c>)
    2d7a:	2200      	movs	r2, #0
    2d7c:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2d7e:	68fb      	ldr	r3, [r7, #12]
    2d80:	0018      	movs	r0, r3
    2d82:	4bc2      	ldr	r3, [pc, #776]	; (308c <data_handler+0xf30>)
    2d84:	4798      	blx	r3
		ble_uart_write(" - ");
    2d86:	4bc2      	ldr	r3, [pc, #776]	; (3090 <data_handler+0xf34>)
    2d88:	0018      	movs	r0, r3
    2d8a:	4bc0      	ldr	r3, [pc, #768]	; (308c <data_handler+0xf30>)
    2d8c:	4798      	blx	r3
		ble_uart_write("ACK");
    2d8e:	4bc1      	ldr	r3, [pc, #772]	; (3094 <data_handler+0xf38>)
    2d90:	0018      	movs	r0, r3
    2d92:	4bbe      	ldr	r3, [pc, #760]	; (308c <data_handler+0xf30>)
    2d94:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2d96:	e275      	b.n	3284 <data_handler+0x1128>
		flashy2 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY3_ON,7) == 0)
    2d98:	49c1      	ldr	r1, [pc, #772]	; (30a0 <data_handler+0xf44>)
    2d9a:	68fb      	ldr	r3, [r7, #12]
    2d9c:	2207      	movs	r2, #7
    2d9e:	0018      	movs	r0, r3
    2da0:	4bb8      	ldr	r3, [pc, #736]	; (3084 <data_handler+0xf28>)
    2da2:	4798      	blx	r3
    2da4:	1e03      	subs	r3, r0, #0
    2da6:	d10f      	bne.n	2dc8 <data_handler+0xc6c>
	{
		flashy3 = true;
    2da8:	4bbe      	ldr	r3, [pc, #760]	; (30a4 <data_handler+0xf48>)
    2daa:	2201      	movs	r2, #1
    2dac:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2dae:	68fb      	ldr	r3, [r7, #12]
    2db0:	0018      	movs	r0, r3
    2db2:	4bb6      	ldr	r3, [pc, #728]	; (308c <data_handler+0xf30>)
    2db4:	4798      	blx	r3
		ble_uart_write(" - ");
    2db6:	4bb6      	ldr	r3, [pc, #728]	; (3090 <data_handler+0xf34>)
    2db8:	0018      	movs	r0, r3
    2dba:	4bb4      	ldr	r3, [pc, #720]	; (308c <data_handler+0xf30>)
    2dbc:	4798      	blx	r3
		ble_uart_write("ACK");
    2dbe:	4bb5      	ldr	r3, [pc, #724]	; (3094 <data_handler+0xf38>)
    2dc0:	0018      	movs	r0, r3
    2dc2:	4bb2      	ldr	r3, [pc, #712]	; (308c <data_handler+0xf30>)
    2dc4:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2dc6:	e25d      	b.n	3284 <data_handler+0x1128>
		flashy3 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHY3_OFF,7) == 0)
    2dc8:	49b7      	ldr	r1, [pc, #732]	; (30a8 <data_handler+0xf4c>)
    2dca:	68fb      	ldr	r3, [r7, #12]
    2dcc:	2207      	movs	r2, #7
    2dce:	0018      	movs	r0, r3
    2dd0:	4bac      	ldr	r3, [pc, #688]	; (3084 <data_handler+0xf28>)
    2dd2:	4798      	blx	r3
    2dd4:	1e03      	subs	r3, r0, #0
    2dd6:	d111      	bne.n	2dfc <data_handler+0xca0>
	{
		reset_all_lights();
    2dd8:	4bb0      	ldr	r3, [pc, #704]	; (309c <data_handler+0xf40>)
    2dda:	4798      	blx	r3
		flashy3 = false;
    2ddc:	4bb1      	ldr	r3, [pc, #708]	; (30a4 <data_handler+0xf48>)
    2dde:	2200      	movs	r2, #0
    2de0:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2de2:	68fb      	ldr	r3, [r7, #12]
    2de4:	0018      	movs	r0, r3
    2de6:	4ba9      	ldr	r3, [pc, #676]	; (308c <data_handler+0xf30>)
    2de8:	4798      	blx	r3
		ble_uart_write(" - ");
    2dea:	4ba9      	ldr	r3, [pc, #676]	; (3090 <data_handler+0xf34>)
    2dec:	0018      	movs	r0, r3
    2dee:	4ba7      	ldr	r3, [pc, #668]	; (308c <data_handler+0xf30>)
    2df0:	4798      	blx	r3
		ble_uart_write("ACK");
    2df2:	4ba8      	ldr	r3, [pc, #672]	; (3094 <data_handler+0xf38>)
    2df4:	0018      	movs	r0, r3
    2df6:	4ba5      	ldr	r3, [pc, #660]	; (308c <data_handler+0xf30>)
    2df8:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2dfa:	e243      	b.n	3284 <data_handler+0x1128>
		flashy3 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHYFADE_ON,8) == 0)
    2dfc:	49ab      	ldr	r1, [pc, #684]	; (30ac <data_handler+0xf50>)
    2dfe:	68fb      	ldr	r3, [r7, #12]
    2e00:	2208      	movs	r2, #8
    2e02:	0018      	movs	r0, r3
    2e04:	4b9f      	ldr	r3, [pc, #636]	; (3084 <data_handler+0xf28>)
    2e06:	4798      	blx	r3
    2e08:	1e03      	subs	r3, r0, #0
    2e0a:	d10f      	bne.n	2e2c <data_handler+0xcd0>
	{
		flashyfade = true;
    2e0c:	4ba8      	ldr	r3, [pc, #672]	; (30b0 <data_handler+0xf54>)
    2e0e:	2201      	movs	r2, #1
    2e10:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2e12:	68fb      	ldr	r3, [r7, #12]
    2e14:	0018      	movs	r0, r3
    2e16:	4b9d      	ldr	r3, [pc, #628]	; (308c <data_handler+0xf30>)
    2e18:	4798      	blx	r3
		ble_uart_write(" - ");
    2e1a:	4b9d      	ldr	r3, [pc, #628]	; (3090 <data_handler+0xf34>)
    2e1c:	0018      	movs	r0, r3
    2e1e:	4b9b      	ldr	r3, [pc, #620]	; (308c <data_handler+0xf30>)
    2e20:	4798      	blx	r3
		ble_uart_write("ACK");
    2e22:	4b9c      	ldr	r3, [pc, #624]	; (3094 <data_handler+0xf38>)
    2e24:	0018      	movs	r0, r3
    2e26:	4b99      	ldr	r3, [pc, #612]	; (308c <data_handler+0xf30>)
    2e28:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2e2a:	e22b      	b.n	3284 <data_handler+0x1128>
		flashyfade = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,FLASHYFADE_OFF,8) == 0)
    2e2c:	49a1      	ldr	r1, [pc, #644]	; (30b4 <data_handler+0xf58>)
    2e2e:	68fb      	ldr	r3, [r7, #12]
    2e30:	2208      	movs	r2, #8
    2e32:	0018      	movs	r0, r3
    2e34:	4b93      	ldr	r3, [pc, #588]	; (3084 <data_handler+0xf28>)
    2e36:	4798      	blx	r3
    2e38:	1e03      	subs	r3, r0, #0
    2e3a:	d111      	bne.n	2e60 <data_handler+0xd04>
	{
		reset_all_lights();
    2e3c:	4b97      	ldr	r3, [pc, #604]	; (309c <data_handler+0xf40>)
    2e3e:	4798      	blx	r3
		flashyfade = false;
    2e40:	4b9b      	ldr	r3, [pc, #620]	; (30b0 <data_handler+0xf54>)
    2e42:	2200      	movs	r2, #0
    2e44:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    2e46:	68fb      	ldr	r3, [r7, #12]
    2e48:	0018      	movs	r0, r3
    2e4a:	4b90      	ldr	r3, [pc, #576]	; (308c <data_handler+0xf30>)
    2e4c:	4798      	blx	r3
		ble_uart_write(" - ");
    2e4e:	4b90      	ldr	r3, [pc, #576]	; (3090 <data_handler+0xf34>)
    2e50:	0018      	movs	r0, r3
    2e52:	4b8e      	ldr	r3, [pc, #568]	; (308c <data_handler+0xf30>)
    2e54:	4798      	blx	r3
		ble_uart_write("ACK");
    2e56:	4b8f      	ldr	r3, [pc, #572]	; (3094 <data_handler+0xf38>)
    2e58:	0018      	movs	r0, r3
    2e5a:	4b8c      	ldr	r3, [pc, #560]	; (308c <data_handler+0xf30>)
    2e5c:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2e5e:	e211      	b.n	3284 <data_handler+0x1128>
		flashyfade = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if (strncmp(buffer,MASTER_RESET,10) == 0)
    2e60:	4995      	ldr	r1, [pc, #596]	; (30b8 <data_handler+0xf5c>)
    2e62:	68fb      	ldr	r3, [r7, #12]
    2e64:	220a      	movs	r2, #10
    2e66:	0018      	movs	r0, r3
    2e68:	4b86      	ldr	r3, [pc, #536]	; (3084 <data_handler+0xf28>)
    2e6a:	4798      	blx	r3
    2e6c:	1e03      	subs	r3, r0, #0
    2e6e:	d126      	bne.n	2ebe <data_handler+0xd62>
	{
		ble_uart_write("RESET ACK\n");
    2e70:	4b92      	ldr	r3, [pc, #584]	; (30bc <data_handler+0xf60>)
    2e72:	0018      	movs	r0, r3
    2e74:	4b85      	ldr	r3, [pc, #532]	; (308c <data_handler+0xf30>)
    2e76:	4798      	blx	r3
		delay_ms(250);
    2e78:	2000      	movs	r0, #0
    2e7a:	4b91      	ldr	r3, [pc, #580]	; (30c0 <data_handler+0xf64>)
    2e7c:	4798      	blx	r3
    2e7e:	0003      	movs	r3, r0
    2e80:	603b      	str	r3, [r7, #0]
    2e82:	2300      	movs	r3, #0
    2e84:	607b      	str	r3, [r7, #4]
    2e86:	4c8f      	ldr	r4, [pc, #572]	; (30c4 <data_handler+0xf68>)
    2e88:	22fa      	movs	r2, #250	; 0xfa
    2e8a:	2300      	movs	r3, #0
    2e8c:	6838      	ldr	r0, [r7, #0]
    2e8e:	6879      	ldr	r1, [r7, #4]
    2e90:	47a0      	blx	r4
    2e92:	0003      	movs	r3, r0
    2e94:	000c      	movs	r4, r1
    2e96:	0019      	movs	r1, r3
    2e98:	0022      	movs	r2, r4
    2e9a:	4b8b      	ldr	r3, [pc, #556]	; (30c8 <data_handler+0xf6c>)
    2e9c:	2400      	movs	r4, #0
    2e9e:	18c9      	adds	r1, r1, r3
    2ea0:	4162      	adcs	r2, r4
    2ea2:	0008      	movs	r0, r1
    2ea4:	0011      	movs	r1, r2
    2ea6:	4c89      	ldr	r4, [pc, #548]	; (30cc <data_handler+0xf70>)
    2ea8:	4a89      	ldr	r2, [pc, #548]	; (30d0 <data_handler+0xf74>)
    2eaa:	2300      	movs	r3, #0
    2eac:	47a0      	blx	r4
    2eae:	0003      	movs	r3, r0
    2eb0:	000c      	movs	r4, r1
    2eb2:	0018      	movs	r0, r3
    2eb4:	4b87      	ldr	r3, [pc, #540]	; (30d4 <data_handler+0xf78>)
    2eb6:	4798      	blx	r3
		wdt_init();
    2eb8:	4b87      	ldr	r3, [pc, #540]	; (30d8 <data_handler+0xf7c>)
    2eba:	4798      	blx	r3
		while (1)
		{
			//
		}
    2ebc:	e7fe      	b.n	2ebc <data_handler+0xd60>
	}
	else if (strncmp(buffer,MINOR_RESET,sizeof(MINOR_RESET)-1) == 0)
    2ebe:	4987      	ldr	r1, [pc, #540]	; (30dc <data_handler+0xf80>)
    2ec0:	68fb      	ldr	r3, [r7, #12]
    2ec2:	2209      	movs	r2, #9
    2ec4:	0018      	movs	r0, r3
    2ec6:	4b6f      	ldr	r3, [pc, #444]	; (3084 <data_handler+0xf28>)
    2ec8:	4798      	blx	r3
    2eca:	1e03      	subs	r3, r0, #0
    2ecc:	d12f      	bne.n	2f2e <data_handler+0xdd2>
	{
		ble_uart_write("MINOR RESET ACK\n");
    2ece:	4b84      	ldr	r3, [pc, #528]	; (30e0 <data_handler+0xf84>)
    2ed0:	0018      	movs	r0, r3
    2ed2:	4b6e      	ldr	r3, [pc, #440]	; (308c <data_handler+0xf30>)
    2ed4:	4798      	blx	r3
		delay_ms(250);
    2ed6:	2000      	movs	r0, #0
    2ed8:	4b79      	ldr	r3, [pc, #484]	; (30c0 <data_handler+0xf64>)
    2eda:	4798      	blx	r3
    2edc:	0003      	movs	r3, r0
    2ede:	001d      	movs	r5, r3
    2ee0:	2300      	movs	r3, #0
    2ee2:	001e      	movs	r6, r3
    2ee4:	4c77      	ldr	r4, [pc, #476]	; (30c4 <data_handler+0xf68>)
    2ee6:	22fa      	movs	r2, #250	; 0xfa
    2ee8:	2300      	movs	r3, #0
    2eea:	0028      	movs	r0, r5
    2eec:	0031      	movs	r1, r6
    2eee:	47a0      	blx	r4
    2ef0:	0003      	movs	r3, r0
    2ef2:	000c      	movs	r4, r1
    2ef4:	0019      	movs	r1, r3
    2ef6:	0022      	movs	r2, r4
    2ef8:	4b73      	ldr	r3, [pc, #460]	; (30c8 <data_handler+0xf6c>)
    2efa:	2400      	movs	r4, #0
    2efc:	18c9      	adds	r1, r1, r3
    2efe:	4162      	adcs	r2, r4
    2f00:	0008      	movs	r0, r1
    2f02:	0011      	movs	r1, r2
    2f04:	4c71      	ldr	r4, [pc, #452]	; (30cc <data_handler+0xf70>)
    2f06:	4a72      	ldr	r2, [pc, #456]	; (30d0 <data_handler+0xf74>)
    2f08:	2300      	movs	r3, #0
    2f0a:	47a0      	blx	r4
    2f0c:	0003      	movs	r3, r0
    2f0e:	000c      	movs	r4, r1
    2f10:	0018      	movs	r0, r3
    2f12:	4b70      	ldr	r3, [pc, #448]	; (30d4 <data_handler+0xf78>)
    2f14:	4798      	blx	r3
		sounds_reset();
    2f16:	4b73      	ldr	r3, [pc, #460]	; (30e4 <data_handler+0xf88>)
    2f18:	4798      	blx	r3
		init_all_ports();
    2f1a:	4b73      	ldr	r3, [pc, #460]	; (30e8 <data_handler+0xf8c>)
    2f1c:	4798      	blx	r3
		party = false;
    2f1e:	4b73      	ldr	r3, [pc, #460]	; (30ec <data_handler+0xf90>)
    2f20:	2200      	movs	r2, #0
    2f22:	701a      	strb	r2, [r3, #0]
		ble_uart_write("MINOR RESET DONE\n");
    2f24:	4b72      	ldr	r3, [pc, #456]	; (30f0 <data_handler+0xf94>)
    2f26:	0018      	movs	r0, r3
    2f28:	4b58      	ldr	r3, [pc, #352]	; (308c <data_handler+0xf30>)
    2f2a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2f2c:	e1aa      	b.n	3284 <data_handler+0x1128>
		sounds_reset();
		init_all_ports();
		party = false;
		ble_uart_write("MINOR RESET DONE\n");
	}
	else if (strncmp(buffer,PARTY_TRESH_0,sizeof(PARTY_TRESH_0)-1)  == 0)
    2f2e:	4971      	ldr	r1, [pc, #452]	; (30f4 <data_handler+0xf98>)
    2f30:	68fb      	ldr	r3, [r7, #12]
    2f32:	2208      	movs	r2, #8
    2f34:	0018      	movs	r0, r3
    2f36:	4b53      	ldr	r3, [pc, #332]	; (3084 <data_handler+0xf28>)
    2f38:	4798      	blx	r3
    2f3a:	1e03      	subs	r3, r0, #0
    2f3c:	d10f      	bne.n	2f5e <data_handler+0xe02>
	{
		int temp = sizeof(PARTY_TRESH_0);//party_treshold;
    2f3e:	2309      	movs	r3, #9
    2f40:	657b      	str	r3, [r7, #84]	; 0x54
		sscanf(buffer,"PRTTRSH0 %d",&temp);
    2f42:	234c      	movs	r3, #76	; 0x4c
    2f44:	2208      	movs	r2, #8
    2f46:	18ba      	adds	r2, r7, r2
    2f48:	18d2      	adds	r2, r2, r3
    2f4a:	496b      	ldr	r1, [pc, #428]	; (30f8 <data_handler+0xf9c>)
    2f4c:	68fb      	ldr	r3, [r7, #12]
    2f4e:	0018      	movs	r0, r3
    2f50:	4b6a      	ldr	r3, [pc, #424]	; (30fc <data_handler+0xfa0>)
    2f52:	4798      	blx	r3
		party_thresholds[0] = (uint16_t)temp;
    2f54:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    2f56:	b29a      	uxth	r2, r3
    2f58:	4b69      	ldr	r3, [pc, #420]	; (3100 <data_handler+0xfa4>)
    2f5a:	801a      	strh	r2, [r3, #0]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2f5c:	e192      	b.n	3284 <data_handler+0x1128>
	{
		int temp = sizeof(PARTY_TRESH_0);//party_treshold;
		sscanf(buffer,"PRTTRSH0 %d",&temp);
		party_thresholds[0] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_1,sizeof(PARTY_TRESH_1)-1) == 0)
    2f5e:	4969      	ldr	r1, [pc, #420]	; (3104 <data_handler+0xfa8>)
    2f60:	68fb      	ldr	r3, [r7, #12]
    2f62:	2208      	movs	r2, #8
    2f64:	0018      	movs	r0, r3
    2f66:	4b47      	ldr	r3, [pc, #284]	; (3084 <data_handler+0xf28>)
    2f68:	4798      	blx	r3
    2f6a:	1e03      	subs	r3, r0, #0
    2f6c:	d10f      	bne.n	2f8e <data_handler+0xe32>
	{
		int temp = party_treshold;
    2f6e:	4b66      	ldr	r3, [pc, #408]	; (3108 <data_handler+0xfac>)
    2f70:	653b      	str	r3, [r7, #80]	; 0x50
		sscanf(buffer,"PRTTRSH1 %d",&temp);
    2f72:	2348      	movs	r3, #72	; 0x48
    2f74:	2208      	movs	r2, #8
    2f76:	18ba      	adds	r2, r7, r2
    2f78:	18d2      	adds	r2, r2, r3
    2f7a:	4964      	ldr	r1, [pc, #400]	; (310c <data_handler+0xfb0>)
    2f7c:	68fb      	ldr	r3, [r7, #12]
    2f7e:	0018      	movs	r0, r3
    2f80:	4b5e      	ldr	r3, [pc, #376]	; (30fc <data_handler+0xfa0>)
    2f82:	4798      	blx	r3
		party_thresholds[1] = (uint16_t)temp;
    2f84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    2f86:	b29a      	uxth	r2, r3
    2f88:	4b5d      	ldr	r3, [pc, #372]	; (3100 <data_handler+0xfa4>)
    2f8a:	805a      	strh	r2, [r3, #2]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2f8c:	e17a      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH1 %d",&temp);
		party_thresholds[1] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_2,sizeof(PARTY_TRESH_2)-1) == 0)
    2f8e:	4960      	ldr	r1, [pc, #384]	; (3110 <data_handler+0xfb4>)
    2f90:	68fb      	ldr	r3, [r7, #12]
    2f92:	2208      	movs	r2, #8
    2f94:	0018      	movs	r0, r3
    2f96:	4b3b      	ldr	r3, [pc, #236]	; (3084 <data_handler+0xf28>)
    2f98:	4798      	blx	r3
    2f9a:	1e03      	subs	r3, r0, #0
    2f9c:	d10f      	bne.n	2fbe <data_handler+0xe62>
	{
		int temp = party_treshold;
    2f9e:	4b5a      	ldr	r3, [pc, #360]	; (3108 <data_handler+0xfac>)
    2fa0:	64fb      	str	r3, [r7, #76]	; 0x4c
		sscanf(buffer,"PRTTRSH2 %d",&temp);
    2fa2:	2344      	movs	r3, #68	; 0x44
    2fa4:	2208      	movs	r2, #8
    2fa6:	18ba      	adds	r2, r7, r2
    2fa8:	18d2      	adds	r2, r2, r3
    2faa:	495a      	ldr	r1, [pc, #360]	; (3114 <data_handler+0xfb8>)
    2fac:	68fb      	ldr	r3, [r7, #12]
    2fae:	0018      	movs	r0, r3
    2fb0:	4b52      	ldr	r3, [pc, #328]	; (30fc <data_handler+0xfa0>)
    2fb2:	4798      	blx	r3
		party_thresholds[2] = (uint16_t)temp;
    2fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    2fb6:	b29a      	uxth	r2, r3
    2fb8:	4b51      	ldr	r3, [pc, #324]	; (3100 <data_handler+0xfa4>)
    2fba:	809a      	strh	r2, [r3, #4]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2fbc:	e162      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH2 %d",&temp);
		party_thresholds[2] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_3,sizeof(PARTY_TRESH_3)-1) == 0)
    2fbe:	4956      	ldr	r1, [pc, #344]	; (3118 <data_handler+0xfbc>)
    2fc0:	68fb      	ldr	r3, [r7, #12]
    2fc2:	2208      	movs	r2, #8
    2fc4:	0018      	movs	r0, r3
    2fc6:	4b2f      	ldr	r3, [pc, #188]	; (3084 <data_handler+0xf28>)
    2fc8:	4798      	blx	r3
    2fca:	1e03      	subs	r3, r0, #0
    2fcc:	d10f      	bne.n	2fee <data_handler+0xe92>
	{
		int temp = party_treshold;
    2fce:	4b4e      	ldr	r3, [pc, #312]	; (3108 <data_handler+0xfac>)
    2fd0:	64bb      	str	r3, [r7, #72]	; 0x48
		sscanf(buffer,"PRTTRSH3 %d",&temp);
    2fd2:	2340      	movs	r3, #64	; 0x40
    2fd4:	2208      	movs	r2, #8
    2fd6:	18ba      	adds	r2, r7, r2
    2fd8:	18d2      	adds	r2, r2, r3
    2fda:	4950      	ldr	r1, [pc, #320]	; (311c <data_handler+0xfc0>)
    2fdc:	68fb      	ldr	r3, [r7, #12]
    2fde:	0018      	movs	r0, r3
    2fe0:	4b46      	ldr	r3, [pc, #280]	; (30fc <data_handler+0xfa0>)
    2fe2:	4798      	blx	r3
		party_thresholds[3] = (uint16_t)temp;
    2fe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    2fe6:	b29a      	uxth	r2, r3
    2fe8:	4b45      	ldr	r3, [pc, #276]	; (3100 <data_handler+0xfa4>)
    2fea:	80da      	strh	r2, [r3, #6]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    2fec:	e14a      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH3 %d",&temp);
		party_thresholds[3] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_4,sizeof(PARTY_TRESH_4)-1) == 0)
    2fee:	494c      	ldr	r1, [pc, #304]	; (3120 <data_handler+0xfc4>)
    2ff0:	68fb      	ldr	r3, [r7, #12]
    2ff2:	2208      	movs	r2, #8
    2ff4:	0018      	movs	r0, r3
    2ff6:	4b23      	ldr	r3, [pc, #140]	; (3084 <data_handler+0xf28>)
    2ff8:	4798      	blx	r3
    2ffa:	1e03      	subs	r3, r0, #0
    2ffc:	d10f      	bne.n	301e <data_handler+0xec2>
	{
		int temp = party_treshold;
    2ffe:	4b42      	ldr	r3, [pc, #264]	; (3108 <data_handler+0xfac>)
    3000:	647b      	str	r3, [r7, #68]	; 0x44
		sscanf(buffer,"PRTTRSH4 %d",&temp);
    3002:	233c      	movs	r3, #60	; 0x3c
    3004:	2208      	movs	r2, #8
    3006:	18ba      	adds	r2, r7, r2
    3008:	18d2      	adds	r2, r2, r3
    300a:	4946      	ldr	r1, [pc, #280]	; (3124 <data_handler+0xfc8>)
    300c:	68fb      	ldr	r3, [r7, #12]
    300e:	0018      	movs	r0, r3
    3010:	4b3a      	ldr	r3, [pc, #232]	; (30fc <data_handler+0xfa0>)
    3012:	4798      	blx	r3
		party_thresholds[4] = (uint16_t)temp;
    3014:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    3016:	b29a      	uxth	r2, r3
    3018:	4b39      	ldr	r3, [pc, #228]	; (3100 <data_handler+0xfa4>)
    301a:	811a      	strh	r2, [r3, #8]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    301c:	e132      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH4 %d",&temp);
		party_thresholds[4] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_5,sizeof(PARTY_TRESH_5)-1) == 0)
    301e:	4942      	ldr	r1, [pc, #264]	; (3128 <data_handler+0xfcc>)
    3020:	68fb      	ldr	r3, [r7, #12]
    3022:	2208      	movs	r2, #8
    3024:	0018      	movs	r0, r3
    3026:	4b17      	ldr	r3, [pc, #92]	; (3084 <data_handler+0xf28>)
    3028:	4798      	blx	r3
    302a:	1e03      	subs	r3, r0, #0
    302c:	d10f      	bne.n	304e <data_handler+0xef2>
	{
		int temp = party_treshold;
    302e:	4b36      	ldr	r3, [pc, #216]	; (3108 <data_handler+0xfac>)
    3030:	643b      	str	r3, [r7, #64]	; 0x40
		sscanf(buffer,"PRTTRSH5 %d",&temp);
    3032:	2338      	movs	r3, #56	; 0x38
    3034:	2208      	movs	r2, #8
    3036:	18ba      	adds	r2, r7, r2
    3038:	18d2      	adds	r2, r2, r3
    303a:	493c      	ldr	r1, [pc, #240]	; (312c <data_handler+0xfd0>)
    303c:	68fb      	ldr	r3, [r7, #12]
    303e:	0018      	movs	r0, r3
    3040:	4b2e      	ldr	r3, [pc, #184]	; (30fc <data_handler+0xfa0>)
    3042:	4798      	blx	r3
		party_thresholds[5] = (uint16_t)temp;
    3044:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    3046:	b29a      	uxth	r2, r3
    3048:	4b2d      	ldr	r3, [pc, #180]	; (3100 <data_handler+0xfa4>)
    304a:	815a      	strh	r2, [r3, #10]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    304c:	e11a      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH5 %d",&temp);
		party_thresholds[5] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_6,sizeof(PARTY_TRESH_6)-1) == 0)
    304e:	4938      	ldr	r1, [pc, #224]	; (3130 <data_handler+0xfd4>)
    3050:	68fb      	ldr	r3, [r7, #12]
    3052:	2208      	movs	r2, #8
    3054:	0018      	movs	r0, r3
    3056:	4b0b      	ldr	r3, [pc, #44]	; (3084 <data_handler+0xf28>)
    3058:	4798      	blx	r3
    305a:	1e03      	subs	r3, r0, #0
    305c:	d16c      	bne.n	3138 <data_handler+0xfdc>
	{
		int temp = party_treshold;
    305e:	4b2a      	ldr	r3, [pc, #168]	; (3108 <data_handler+0xfac>)
    3060:	63fb      	str	r3, [r7, #60]	; 0x3c
		sscanf(buffer,"PRTTRSH6 %d",&temp);
    3062:	2334      	movs	r3, #52	; 0x34
    3064:	2208      	movs	r2, #8
    3066:	18ba      	adds	r2, r7, r2
    3068:	18d2      	adds	r2, r2, r3
    306a:	4932      	ldr	r1, [pc, #200]	; (3134 <data_handler+0xfd8>)
    306c:	68fb      	ldr	r3, [r7, #12]
    306e:	0018      	movs	r0, r3
    3070:	4b22      	ldr	r3, [pc, #136]	; (30fc <data_handler+0xfa0>)
    3072:	4798      	blx	r3
		party_thresholds[6] = (uint16_t)temp;
    3074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    3076:	b29a      	uxth	r2, r3
    3078:	4b21      	ldr	r3, [pc, #132]	; (3100 <data_handler+0xfa4>)
    307a:	819a      	strh	r2, [r3, #12]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    307c:	e102      	b.n	3284 <data_handler+0x1128>
    307e:	46c0      	nop			; (mov r8, r8)
    3080:	00009db0 	.word	0x00009db0
    3084:	0000890f 	.word	0x0000890f
    3088:	2000031b 	.word	0x2000031b
    308c:	0000202d 	.word	0x0000202d
    3090:	00009bfc 	.word	0x00009bfc
    3094:	00009c00 	.word	0x00009c00
    3098:	00009db8 	.word	0x00009db8
    309c:	00003c11 	.word	0x00003c11
    30a0:	00009dc0 	.word	0x00009dc0
    30a4:	20000339 	.word	0x20000339
    30a8:	00009dc8 	.word	0x00009dc8
    30ac:	00009dd0 	.word	0x00009dd0
    30b0:	20000337 	.word	0x20000337
    30b4:	00009ddc 	.word	0x00009ddc
    30b8:	00009de8 	.word	0x00009de8
    30bc:	00009df4 	.word	0x00009df4
    30c0:	00005e91 	.word	0x00005e91
    30c4:	00006ce1 	.word	0x00006ce1
    30c8:	00001b57 	.word	0x00001b57
    30cc:	00006ca1 	.word	0x00006ca1
    30d0:	00001b58 	.word	0x00001b58
    30d4:	20000001 	.word	0x20000001
    30d8:	00000149 	.word	0x00000149
    30dc:	00009e00 	.word	0x00009e00
    30e0:	00009e0c 	.word	0x00009e0c
    30e4:	00005305 	.word	0x00005305
    30e8:	00004405 	.word	0x00004405
    30ec:	2000032d 	.word	0x2000032d
    30f0:	00009e20 	.word	0x00009e20
    30f4:	00009e34 	.word	0x00009e34
    30f8:	00009e40 	.word	0x00009e40
    30fc:	000088ad 	.word	0x000088ad
    3100:	20000288 	.word	0x20000288
    3104:	00009e4c 	.word	0x00009e4c
    3108:	000009c4 	.word	0x000009c4
    310c:	00009e58 	.word	0x00009e58
    3110:	00009e64 	.word	0x00009e64
    3114:	00009e70 	.word	0x00009e70
    3118:	00009e7c 	.word	0x00009e7c
    311c:	00009e88 	.word	0x00009e88
    3120:	00009e94 	.word	0x00009e94
    3124:	00009ea0 	.word	0x00009ea0
    3128:	00009eac 	.word	0x00009eac
    312c:	00009eb8 	.word	0x00009eb8
    3130:	00009ec4 	.word	0x00009ec4
    3134:	00009ed0 	.word	0x00009ed0
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH6 %d",&temp);
		party_thresholds[6] = (uint16_t)temp;
	}
	else if (strncmp(buffer,PARTY_TRESH_7,sizeof(PARTY_TRESH_7)-1) == 0)
    3138:	4954      	ldr	r1, [pc, #336]	; (328c <data_handler+0x1130>)
    313a:	68fb      	ldr	r3, [r7, #12]
    313c:	2208      	movs	r2, #8
    313e:	0018      	movs	r0, r3
    3140:	4b53      	ldr	r3, [pc, #332]	; (3290 <data_handler+0x1134>)
    3142:	4798      	blx	r3
    3144:	1e03      	subs	r3, r0, #0
    3146:	d10f      	bne.n	3168 <data_handler+0x100c>
	{
		int temp = party_treshold;
    3148:	4b52      	ldr	r3, [pc, #328]	; (3294 <data_handler+0x1138>)
    314a:	63bb      	str	r3, [r7, #56]	; 0x38
		sscanf(buffer,"PRTTRSH7 %d",&temp);
    314c:	2330      	movs	r3, #48	; 0x30
    314e:	2208      	movs	r2, #8
    3150:	18ba      	adds	r2, r7, r2
    3152:	18d2      	adds	r2, r2, r3
    3154:	4950      	ldr	r1, [pc, #320]	; (3298 <data_handler+0x113c>)
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	0018      	movs	r0, r3
    315a:	4b50      	ldr	r3, [pc, #320]	; (329c <data_handler+0x1140>)
    315c:	4798      	blx	r3
		party_thresholds[7] = (uint16_t)temp;
    315e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    3160:	b29a      	uxth	r2, r3
    3162:	4b4f      	ldr	r3, [pc, #316]	; (32a0 <data_handler+0x1144>)
    3164:	81da      	strh	r2, [r3, #14]
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    3166:	e08d      	b.n	3284 <data_handler+0x1128>
	{
		int temp = party_treshold;
		sscanf(buffer,"PRTTRSH7 %d",&temp);
		party_thresholds[7] = (uint16_t)temp;
	}
	else if (strncmp(buffer,CUT_OUT_VALVE_ON,sizeof(CUT_OUT_VALVE_ON)-1) == 0)
    3168:	494e      	ldr	r1, [pc, #312]	; (32a4 <data_handler+0x1148>)
    316a:	68fb      	ldr	r3, [r7, #12]
    316c:	2205      	movs	r2, #5
    316e:	0018      	movs	r0, r3
    3170:	4b47      	ldr	r3, [pc, #284]	; (3290 <data_handler+0x1134>)
    3172:	4798      	blx	r3
    3174:	1e03      	subs	r3, r0, #0
    3176:	d112      	bne.n	319e <data_handler+0x1042>
	{
		valve_open = true;
    3178:	4b4b      	ldr	r3, [pc, #300]	; (32a8 <data_handler+0x114c>)
    317a:	2201      	movs	r2, #1
    317c:	701a      	strb	r2, [r3, #0]
		valve_close = false;
    317e:	4b4b      	ldr	r3, [pc, #300]	; (32ac <data_handler+0x1150>)
    3180:	2200      	movs	r2, #0
    3182:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    3184:	68fb      	ldr	r3, [r7, #12]
    3186:	0018      	movs	r0, r3
    3188:	4b49      	ldr	r3, [pc, #292]	; (32b0 <data_handler+0x1154>)
    318a:	4798      	blx	r3
		ble_uart_write(" - ");
    318c:	4b49      	ldr	r3, [pc, #292]	; (32b4 <data_handler+0x1158>)
    318e:	0018      	movs	r0, r3
    3190:	4b47      	ldr	r3, [pc, #284]	; (32b0 <data_handler+0x1154>)
    3192:	4798      	blx	r3
		ble_uart_write("ACK");
    3194:	4b48      	ldr	r3, [pc, #288]	; (32b8 <data_handler+0x115c>)
    3196:	0018      	movs	r0, r3
    3198:	4b45      	ldr	r3, [pc, #276]	; (32b0 <data_handler+0x1154>)
    319a:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    319c:	e072      	b.n	3284 <data_handler+0x1128>
		valve_close = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if (strncmp(buffer,CUT_OUT_VALVE_OFF,sizeof(CUT_OUT_VALVE_OFF)-1) == 0)
    319e:	4947      	ldr	r1, [pc, #284]	; (32bc <data_handler+0x1160>)
    31a0:	68fb      	ldr	r3, [r7, #12]
    31a2:	2205      	movs	r2, #5
    31a4:	0018      	movs	r0, r3
    31a6:	4b3a      	ldr	r3, [pc, #232]	; (3290 <data_handler+0x1134>)
    31a8:	4798      	blx	r3
    31aa:	1e03      	subs	r3, r0, #0
    31ac:	d112      	bne.n	31d4 <data_handler+0x1078>
	{
		valve_open = false;
    31ae:	4b3e      	ldr	r3, [pc, #248]	; (32a8 <data_handler+0x114c>)
    31b0:	2200      	movs	r2, #0
    31b2:	701a      	strb	r2, [r3, #0]
		valve_close = true;
    31b4:	4b3d      	ldr	r3, [pc, #244]	; (32ac <data_handler+0x1150>)
    31b6:	2201      	movs	r2, #1
    31b8:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    31ba:	68fb      	ldr	r3, [r7, #12]
    31bc:	0018      	movs	r0, r3
    31be:	4b3c      	ldr	r3, [pc, #240]	; (32b0 <data_handler+0x1154>)
    31c0:	4798      	blx	r3
		ble_uart_write(" - ");
    31c2:	4b3c      	ldr	r3, [pc, #240]	; (32b4 <data_handler+0x1158>)
    31c4:	0018      	movs	r0, r3
    31c6:	4b3a      	ldr	r3, [pc, #232]	; (32b0 <data_handler+0x1154>)
    31c8:	4798      	blx	r3
		ble_uart_write("ACK");
    31ca:	4b3b      	ldr	r3, [pc, #236]	; (32b8 <data_handler+0x115c>)
    31cc:	0018      	movs	r0, r3
    31ce:	4b38      	ldr	r3, [pc, #224]	; (32b0 <data_handler+0x1154>)
    31d0:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    31d2:	e057      	b.n	3284 <data_handler+0x1128>
		valve_close = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,PARTY_REV2_ON,sizeof(PARTY_REV2_ON)-1) == 0)
    31d4:	493a      	ldr	r1, [pc, #232]	; (32c0 <data_handler+0x1164>)
    31d6:	68fb      	ldr	r3, [r7, #12]
    31d8:	2207      	movs	r2, #7
    31da:	0018      	movs	r0, r3
    31dc:	4b2c      	ldr	r3, [pc, #176]	; (3290 <data_handler+0x1134>)
    31de:	4798      	blx	r3
    31e0:	1e03      	subs	r3, r0, #0
    31e2:	d120      	bne.n	3226 <data_handler+0x10ca>
	{
		uint8_t temp;
		sscanf(buffer,"PRTRV21 %d",&temp);
    31e4:	232f      	movs	r3, #47	; 0x2f
    31e6:	2208      	movs	r2, #8
    31e8:	18ba      	adds	r2, r7, r2
    31ea:	18d2      	adds	r2, r2, r3
    31ec:	4935      	ldr	r1, [pc, #212]	; (32c4 <data_handler+0x1168>)
    31ee:	68fb      	ldr	r3, [r7, #12]
    31f0:	0018      	movs	r0, r3
    31f2:	4b2a      	ldr	r3, [pc, #168]	; (329c <data_handler+0x1140>)
    31f4:	4798      	blx	r3
		party_band_chosen = temp;
    31f6:	232f      	movs	r3, #47	; 0x2f
    31f8:	2208      	movs	r2, #8
    31fa:	4694      	mov	ip, r2
    31fc:	44bc      	add	ip, r7
    31fe:	4463      	add	r3, ip
    3200:	781a      	ldrb	r2, [r3, #0]
    3202:	4b31      	ldr	r3, [pc, #196]	; (32c8 <data_handler+0x116c>)
    3204:	701a      	strb	r2, [r3, #0]
		partyrev2 = true;
    3206:	4b31      	ldr	r3, [pc, #196]	; (32cc <data_handler+0x1170>)
    3208:	2201      	movs	r2, #1
    320a:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    320c:	68fb      	ldr	r3, [r7, #12]
    320e:	0018      	movs	r0, r3
    3210:	4b27      	ldr	r3, [pc, #156]	; (32b0 <data_handler+0x1154>)
    3212:	4798      	blx	r3
		ble_uart_write(" - ");
    3214:	4b27      	ldr	r3, [pc, #156]	; (32b4 <data_handler+0x1158>)
    3216:	0018      	movs	r0, r3
    3218:	4b25      	ldr	r3, [pc, #148]	; (32b0 <data_handler+0x1154>)
    321a:	4798      	blx	r3
		ble_uart_write("ACK");
    321c:	4b26      	ldr	r3, [pc, #152]	; (32b8 <data_handler+0x115c>)
    321e:	0018      	movs	r0, r3
    3220:	4b23      	ldr	r3, [pc, #140]	; (32b0 <data_handler+0x1154>)
    3222:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    3224:	e02e      	b.n	3284 <data_handler+0x1128>
		partyrev2 = true;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,PARTY_REV2_OFF,sizeof(PARTY_REV2_OFF)-1) == 0)
    3226:	492a      	ldr	r1, [pc, #168]	; (32d0 <data_handler+0x1174>)
    3228:	68fb      	ldr	r3, [r7, #12]
    322a:	2207      	movs	r2, #7
    322c:	0018      	movs	r0, r3
    322e:	4b18      	ldr	r3, [pc, #96]	; (3290 <data_handler+0x1134>)
    3230:	4798      	blx	r3
    3232:	1e03      	subs	r3, r0, #0
    3234:	d10f      	bne.n	3256 <data_handler+0x10fa>
	{
		partyrev2 = false;
    3236:	4b25      	ldr	r3, [pc, #148]	; (32cc <data_handler+0x1170>)
    3238:	2200      	movs	r2, #0
    323a:	701a      	strb	r2, [r3, #0]
		ble_uart_write(buffer);
    323c:	68fb      	ldr	r3, [r7, #12]
    323e:	0018      	movs	r0, r3
    3240:	4b1b      	ldr	r3, [pc, #108]	; (32b0 <data_handler+0x1154>)
    3242:	4798      	blx	r3
		ble_uart_write(" - ");
    3244:	4b1b      	ldr	r3, [pc, #108]	; (32b4 <data_handler+0x1158>)
    3246:	0018      	movs	r0, r3
    3248:	4b19      	ldr	r3, [pc, #100]	; (32b0 <data_handler+0x1154>)
    324a:	4798      	blx	r3
		ble_uart_write("ACK");
    324c:	4b1a      	ldr	r3, [pc, #104]	; (32b8 <data_handler+0x115c>)
    324e:	0018      	movs	r0, r3
    3250:	4b17      	ldr	r3, [pc, #92]	; (32b0 <data_handler+0x1154>)
    3252:	4798      	blx	r3
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
		execute_order_66 = true;
	}
}
    3254:	e016      	b.n	3284 <data_handler+0x1128>
		partyrev2 = false;
		ble_uart_write(buffer);
		ble_uart_write(" - ");
		ble_uart_write("ACK");
	}
	else if(strncmp(buffer,MASTER_TEST,sizeof(MASTER_TEST)-1) == 0)
    3256:	491f      	ldr	r1, [pc, #124]	; (32d4 <data_handler+0x1178>)
    3258:	68fb      	ldr	r3, [r7, #12]
    325a:	220a      	movs	r2, #10
    325c:	0018      	movs	r0, r3
    325e:	4b0c      	ldr	r3, [pc, #48]	; (3290 <data_handler+0x1134>)
    3260:	4798      	blx	r3
    3262:	1e03      	subs	r3, r0, #0
    3264:	d10e      	bne.n	3284 <data_handler+0x1128>
	{
		ble_uart_write(buffer);
    3266:	68fb      	ldr	r3, [r7, #12]
    3268:	0018      	movs	r0, r3
    326a:	4b11      	ldr	r3, [pc, #68]	; (32b0 <data_handler+0x1154>)
    326c:	4798      	blx	r3
		ble_uart_write(" - ");
    326e:	4b11      	ldr	r3, [pc, #68]	; (32b4 <data_handler+0x1158>)
    3270:	0018      	movs	r0, r3
    3272:	4b0f      	ldr	r3, [pc, #60]	; (32b0 <data_handler+0x1154>)
    3274:	4798      	blx	r3
		ble_uart_write("ACK");
    3276:	4b10      	ldr	r3, [pc, #64]	; (32b8 <data_handler+0x115c>)
    3278:	0018      	movs	r0, r3
    327a:	4b0d      	ldr	r3, [pc, #52]	; (32b0 <data_handler+0x1154>)
    327c:	4798      	blx	r3
		execute_order_66 = true;
    327e:	4b16      	ldr	r3, [pc, #88]	; (32d8 <data_handler+0x117c>)
    3280:	2201      	movs	r2, #1
    3282:	701a      	strb	r2, [r3, #0]
	}
}
    3284:	46c0      	nop			; (mov r8, r8)
    3286:	46bd      	mov	sp, r7
    3288:	b019      	add	sp, #100	; 0x64
    328a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    328c:	00009edc 	.word	0x00009edc
    3290:	0000890f 	.word	0x0000890f
    3294:	000009c4 	.word	0x000009c4
    3298:	00009ee8 	.word	0x00009ee8
    329c:	000088ad 	.word	0x000088ad
    32a0:	20000288 	.word	0x20000288
    32a4:	00009ef4 	.word	0x00009ef4
    32a8:	20000283 	.word	0x20000283
    32ac:	20000280 	.word	0x20000280
    32b0:	0000202d 	.word	0x0000202d
    32b4:	00009bfc 	.word	0x00009bfc
    32b8:	00009c00 	.word	0x00009c00
    32bc:	00009efc 	.word	0x00009efc
    32c0:	00009f04 	.word	0x00009f04
    32c4:	00009f0c 	.word	0x00009f0c
    32c8:	2000033b 	.word	0x2000033b
    32cc:	20000281 	.word	0x20000281
    32d0:	00009f18 	.word	0x00009f18
    32d4:	00009f20 	.word	0x00009f20
    32d8:	200003c0 	.word	0x200003c0

000032dc <update_all_ports>:

void update_all_ports()
{
    32dc:	b580      	push	{r7, lr}
    32de:	b082      	sub	sp, #8
    32e0:	af00      	add	r7, sp, #0
	if (!port_update_ongoing)
    32e2:	4b27      	ldr	r3, [pc, #156]	; (3380 <update_all_ports+0xa4>)
    32e4:	781b      	ldrb	r3, [r3, #0]
    32e6:	2201      	movs	r2, #1
    32e8:	4053      	eors	r3, r2
    32ea:	b2db      	uxtb	r3, r3
    32ec:	2b00      	cmp	r3, #0
    32ee:	d042      	beq.n	3376 <update_all_ports+0x9a>
	{
		port_update_ongoing = true;
    32f0:	4b23      	ldr	r3, [pc, #140]	; (3380 <update_all_ports+0xa4>)
    32f2:	2201      	movs	r2, #1
    32f4:	701a      	strb	r2, [r3, #0]
		init_all_ports();
    32f6:	4b23      	ldr	r3, [pc, #140]	; (3384 <update_all_ports+0xa8>)
    32f8:	4798      	blx	r3
		for (int i=0;i<8;i++)
    32fa:	2300      	movs	r3, #0
    32fc:	607b      	str	r3, [r7, #4]
    32fe:	e034      	b.n	336a <update_all_ports+0x8e>
		{
			mcp23017_data.devices[i].outputs.pa7 = 1;
    3300:	4a21      	ldr	r2, [pc, #132]	; (3388 <update_all_ports+0xac>)
    3302:	687b      	ldr	r3, [r7, #4]
    3304:	2108      	movs	r1, #8
    3306:	011b      	lsls	r3, r3, #4
    3308:	18d3      	adds	r3, r2, r3
    330a:	185b      	adds	r3, r3, r1
    330c:	781a      	ldrb	r2, [r3, #0]
    330e:	2180      	movs	r1, #128	; 0x80
    3310:	4249      	negs	r1, r1
    3312:	430a      	orrs	r2, r1
    3314:	701a      	strb	r2, [r3, #0]
			mcp23017_data.devices[i].outputs.pb7 = 1;
    3316:	4a1c      	ldr	r2, [pc, #112]	; (3388 <update_all_ports+0xac>)
    3318:	687b      	ldr	r3, [r7, #4]
    331a:	2108      	movs	r1, #8
    331c:	011b      	lsls	r3, r3, #4
    331e:	18d3      	adds	r3, r2, r3
    3320:	185b      	adds	r3, r3, r1
    3322:	785a      	ldrb	r2, [r3, #1]
    3324:	2180      	movs	r1, #128	; 0x80
    3326:	4249      	negs	r1, r1
    3328:	430a      	orrs	r2, r1
    332a:	705a      	strb	r2, [r3, #1]
			mcp23017_data.devices[i].status = mcp23017_set_pins(MCP23017_I2C_ADDR_000+i,mcp23017_data.devices[i].outputs.ports[0],mcp23017_data.devices[i].outputs.ports[1]);
    332c:	687b      	ldr	r3, [r7, #4]
    332e:	b2db      	uxtb	r3, r3
    3330:	3320      	adds	r3, #32
    3332:	b2d8      	uxtb	r0, r3
    3334:	4a14      	ldr	r2, [pc, #80]	; (3388 <update_all_ports+0xac>)
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	011b      	lsls	r3, r3, #4
    333a:	18d3      	adds	r3, r2, r3
    333c:	3308      	adds	r3, #8
    333e:	7819      	ldrb	r1, [r3, #0]
    3340:	4a11      	ldr	r2, [pc, #68]	; (3388 <update_all_ports+0xac>)
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	011b      	lsls	r3, r3, #4
    3346:	18d3      	adds	r3, r2, r3
    3348:	3309      	adds	r3, #9
    334a:	781b      	ldrb	r3, [r3, #0]
    334c:	001a      	movs	r2, r3
    334e:	4b0f      	ldr	r3, [pc, #60]	; (338c <update_all_ports+0xb0>)
    3350:	4798      	blx	r3
    3352:	0003      	movs	r3, r0
    3354:	0019      	movs	r1, r3
    3356:	4a0c      	ldr	r2, [pc, #48]	; (3388 <update_all_ports+0xac>)
    3358:	687b      	ldr	r3, [r7, #4]
    335a:	011b      	lsls	r3, r3, #4
    335c:	18d3      	adds	r3, r2, r3
    335e:	3303      	adds	r3, #3
    3360:	1c0a      	adds	r2, r1, #0
    3362:	701a      	strb	r2, [r3, #0]
{
	if (!port_update_ongoing)
	{
		port_update_ongoing = true;
		init_all_ports();
		for (int i=0;i<8;i++)
    3364:	687b      	ldr	r3, [r7, #4]
    3366:	3301      	adds	r3, #1
    3368:	607b      	str	r3, [r7, #4]
    336a:	687b      	ldr	r3, [r7, #4]
    336c:	2b07      	cmp	r3, #7
    336e:	ddc7      	ble.n	3300 <update_all_ports+0x24>
		{
			mcp23017_data.devices[i].outputs.pa7 = 1;
			mcp23017_data.devices[i].outputs.pb7 = 1;
			mcp23017_data.devices[i].status = mcp23017_set_pins(MCP23017_I2C_ADDR_000+i,mcp23017_data.devices[i].outputs.ports[0],mcp23017_data.devices[i].outputs.ports[1]);
		}
		port_update_ongoing = false;
    3370:	4b03      	ldr	r3, [pc, #12]	; (3380 <update_all_ports+0xa4>)
    3372:	2200      	movs	r2, #0
    3374:	701a      	strb	r2, [r3, #0]
	}
}
    3376:	46c0      	nop			; (mov r8, r8)
    3378:	46bd      	mov	sp, r7
    337a:	b002      	add	sp, #8
    337c:	bd80      	pop	{r7, pc}
    337e:	46c0      	nop			; (mov r8, r8)
    3380:	20000333 	.word	0x20000333
    3384:	00004405 	.word	0x00004405
    3388:	200000e0 	.word	0x200000e0
    338c:	000044dd 	.word	0x000044dd

00003390 <party_lights>:
	}
}


void party_lights(uint16_t party_vals[])
{
    3390:	b590      	push	{r4, r7, lr}
    3392:	b083      	sub	sp, #12
    3394:	af00      	add	r7, sp, #0
    3396:	6078      	str	r0, [r7, #4]
	if (party_vals[0] > party_thresholds[0])
    3398:	687b      	ldr	r3, [r7, #4]
    339a:	881a      	ldrh	r2, [r3, #0]
    339c:	4b94      	ldr	r3, [pc, #592]	; (35f0 <party_lights+0x260>)
    339e:	881b      	ldrh	r3, [r3, #0]
    33a0:	429a      	cmp	r2, r3
    33a2:	d91e      	bls.n	33e2 <party_lights+0x52>
	{
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR,SUB_LEFT_PIN,true);
    33a4:	2301      	movs	r3, #1
    33a6:	2203      	movs	r2, #3
    33a8:	2103      	movs	r1, #3
    33aa:	2000      	movs	r0, #0
    33ac:	4c91      	ldr	r4, [pc, #580]	; (35f4 <party_lights+0x264>)
    33ae:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR,SUB_RIGHT_PIN,true);
    33b0:	2301      	movs	r3, #1
    33b2:	2204      	movs	r2, #4
    33b4:	2103      	movs	r1, #3
    33b6:	2000      	movs	r0, #0
    33b8:	4c8e      	ldr	r4, [pc, #568]	; (35f4 <party_lights+0x264>)
    33ba:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    33bc:	2301      	movs	r3, #1
    33be:	2201      	movs	r2, #1
    33c0:	2104      	movs	r1, #4
    33c2:	2000      	movs	r0, #0
    33c4:	4c8b      	ldr	r4, [pc, #556]	; (35f4 <party_lights+0x264>)
    33c6:	47a0      	blx	r4
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    33c8:	2301      	movs	r3, #1
    33ca:	2201      	movs	r2, #1
    33cc:	2103      	movs	r1, #3
    33ce:	2000      	movs	r0, #0
    33d0:	4c88      	ldr	r4, [pc, #544]	; (35f4 <party_lights+0x264>)
    33d2:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,true);
    33d4:	2301      	movs	r3, #1
    33d6:	2204      	movs	r2, #4
    33d8:	2105      	movs	r1, #5
    33da:	2000      	movs	r0, #0
    33dc:	4c85      	ldr	r4, [pc, #532]	; (35f4 <party_lights+0x264>)
    33de:	47a0      	blx	r4
    33e0:	e01d      	b.n	341e <party_lights+0x8e>
	}
	else
	{
		configure_pin(SUB_LEFT_PORT,SUB_LEFT_ADR, SUB_LEFT_PIN,false);
    33e2:	2300      	movs	r3, #0
    33e4:	2203      	movs	r2, #3
    33e6:	2103      	movs	r1, #3
    33e8:	2000      	movs	r0, #0
    33ea:	4c82      	ldr	r4, [pc, #520]	; (35f4 <party_lights+0x264>)
    33ec:	47a0      	blx	r4
		configure_pin(SUB_RIGHT_PORT,SUB_RIGHT_ADR, SUB_RIGHT_PIN,false);
    33ee:	2300      	movs	r3, #0
    33f0:	2204      	movs	r2, #4
    33f2:	2103      	movs	r1, #3
    33f4:	2000      	movs	r0, #0
    33f6:	4c7f      	ldr	r4, [pc, #508]	; (35f4 <party_lights+0x264>)
    33f8:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    33fa:	2300      	movs	r3, #0
    33fc:	2201      	movs	r2, #1
    33fe:	2104      	movs	r1, #4
    3400:	2000      	movs	r0, #0
    3402:	4c7c      	ldr	r4, [pc, #496]	; (35f4 <party_lights+0x264>)
    3404:	47a0      	blx	r4
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    3406:	2300      	movs	r3, #0
    3408:	2201      	movs	r2, #1
    340a:	2103      	movs	r1, #3
    340c:	2000      	movs	r0, #0
    340e:	4c79      	ldr	r4, [pc, #484]	; (35f4 <party_lights+0x264>)
    3410:	47a0      	blx	r4
		configure_pin(CABIN_BACK_PORT,CABIN_BACK_ADR,CABIN_BACK_PIN,false);
    3412:	2300      	movs	r3, #0
    3414:	2204      	movs	r2, #4
    3416:	2105      	movs	r1, #5
    3418:	2000      	movs	r0, #0
    341a:	4c76      	ldr	r4, [pc, #472]	; (35f4 <party_lights+0x264>)
    341c:	47a0      	blx	r4
	}
	if (party_vals[1] > party_thresholds[1])
    341e:	687b      	ldr	r3, [r7, #4]
    3420:	3302      	adds	r3, #2
    3422:	881a      	ldrh	r2, [r3, #0]
    3424:	4b72      	ldr	r3, [pc, #456]	; (35f0 <party_lights+0x260>)
    3426:	885b      	ldrh	r3, [r3, #2]
    3428:	429a      	cmp	r2, r3
    342a:	d918      	bls.n	345e <party_lights+0xce>
	{
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    342c:	2301      	movs	r3, #1
    342e:	2200      	movs	r2, #0
    3430:	2102      	movs	r1, #2
    3432:	2000      	movs	r0, #0
    3434:	4c6f      	ldr	r4, [pc, #444]	; (35f4 <party_lights+0x264>)
    3436:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    3438:	2301      	movs	r3, #1
    343a:	2200      	movs	r2, #0
    343c:	2101      	movs	r1, #1
    343e:	2000      	movs	r0, #0
    3440:	4c6c      	ldr	r4, [pc, #432]	; (35f4 <party_lights+0x264>)
    3442:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    3444:	2301      	movs	r3, #1
    3446:	2200      	movs	r2, #0
    3448:	2104      	movs	r1, #4
    344a:	2000      	movs	r0, #0
    344c:	4c69      	ldr	r4, [pc, #420]	; (35f4 <party_lights+0x264>)
    344e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    3450:	2301      	movs	r3, #1
    3452:	2200      	movs	r2, #0
    3454:	2103      	movs	r1, #3
    3456:	2000      	movs	r0, #0
    3458:	4c66      	ldr	r4, [pc, #408]	; (35f4 <party_lights+0x264>)
    345a:	47a0      	blx	r4
    345c:	e017      	b.n	348e <party_lights+0xfe>
	}
	else
	{
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,false);
    345e:	2300      	movs	r3, #0
    3460:	2200      	movs	r2, #0
    3462:	2102      	movs	r1, #2
    3464:	2000      	movs	r0, #0
    3466:	4c63      	ldr	r4, [pc, #396]	; (35f4 <party_lights+0x264>)
    3468:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,false);
    346a:	2300      	movs	r3, #0
    346c:	2200      	movs	r2, #0
    346e:	2101      	movs	r1, #1
    3470:	2000      	movs	r0, #0
    3472:	4c60      	ldr	r4, [pc, #384]	; (35f4 <party_lights+0x264>)
    3474:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    3476:	2300      	movs	r3, #0
    3478:	2200      	movs	r2, #0
    347a:	2104      	movs	r1, #4
    347c:	2000      	movs	r0, #0
    347e:	4c5d      	ldr	r4, [pc, #372]	; (35f4 <party_lights+0x264>)
    3480:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    3482:	2300      	movs	r3, #0
    3484:	2200      	movs	r2, #0
    3486:	2103      	movs	r1, #3
    3488:	2000      	movs	r0, #0
    348a:	4c5a      	ldr	r4, [pc, #360]	; (35f4 <party_lights+0x264>)
    348c:	47a0      	blx	r4
	}
	if (party_vals[2] > party_thresholds[2])
    348e:	687b      	ldr	r3, [r7, #4]
    3490:	3304      	adds	r3, #4
    3492:	881a      	ldrh	r2, [r3, #0]
    3494:	4b56      	ldr	r3, [pc, #344]	; (35f0 <party_lights+0x260>)
    3496:	889b      	ldrh	r3, [r3, #4]
    3498:	429a      	cmp	r2, r3
    349a:	d90c      	bls.n	34b6 <party_lights+0x126>
	{
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    349c:	2301      	movs	r3, #1
    349e:	2201      	movs	r2, #1
    34a0:	2102      	movs	r1, #2
    34a2:	2000      	movs	r0, #0
    34a4:	4c53      	ldr	r4, [pc, #332]	; (35f4 <party_lights+0x264>)
    34a6:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    34a8:	2301      	movs	r3, #1
    34aa:	2201      	movs	r2, #1
    34ac:	2101      	movs	r1, #1
    34ae:	2000      	movs	r0, #0
    34b0:	4c50      	ldr	r4, [pc, #320]	; (35f4 <party_lights+0x264>)
    34b2:	47a0      	blx	r4
    34b4:	e00b      	b.n	34ce <party_lights+0x13e>
	}
	else
	{
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    34b6:	2300      	movs	r3, #0
    34b8:	2201      	movs	r2, #1
    34ba:	2102      	movs	r1, #2
    34bc:	2000      	movs	r0, #0
    34be:	4c4d      	ldr	r4, [pc, #308]	; (35f4 <party_lights+0x264>)
    34c0:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    34c2:	2300      	movs	r3, #0
    34c4:	2201      	movs	r2, #1
    34c6:	2101      	movs	r1, #1
    34c8:	2000      	movs	r0, #0
    34ca:	4c4a      	ldr	r4, [pc, #296]	; (35f4 <party_lights+0x264>)
    34cc:	47a0      	blx	r4
	}
	if (party_vals[3] > party_thresholds[3])
    34ce:	687b      	ldr	r3, [r7, #4]
    34d0:	3306      	adds	r3, #6
    34d2:	881a      	ldrh	r2, [r3, #0]
    34d4:	4b46      	ldr	r3, [pc, #280]	; (35f0 <party_lights+0x260>)
    34d6:	88db      	ldrh	r3, [r3, #6]
    34d8:	429a      	cmp	r2, r3
    34da:	d912      	bls.n	3502 <party_lights+0x172>
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    34dc:	2301      	movs	r3, #1
    34de:	2202      	movs	r2, #2
    34e0:	2102      	movs	r1, #2
    34e2:	2000      	movs	r0, #0
    34e4:	4c43      	ldr	r4, [pc, #268]	; (35f4 <party_lights+0x264>)
    34e6:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    34e8:	2301      	movs	r3, #1
    34ea:	2202      	movs	r2, #2
    34ec:	2101      	movs	r1, #1
    34ee:	2000      	movs	r0, #0
    34f0:	4c40      	ldr	r4, [pc, #256]	; (35f4 <party_lights+0x264>)
    34f2:	47a0      	blx	r4
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,true);
    34f4:	2301      	movs	r3, #1
    34f6:	2203      	movs	r2, #3
    34f8:	2105      	movs	r1, #5
    34fa:	2000      	movs	r0, #0
    34fc:	4c3d      	ldr	r4, [pc, #244]	; (35f4 <party_lights+0x264>)
    34fe:	47a0      	blx	r4
    3500:	e011      	b.n	3526 <party_lights+0x196>
	}
	else
	{
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    3502:	2300      	movs	r3, #0
    3504:	2202      	movs	r2, #2
    3506:	2102      	movs	r1, #2
    3508:	2000      	movs	r0, #0
    350a:	4c3a      	ldr	r4, [pc, #232]	; (35f4 <party_lights+0x264>)
    350c:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    350e:	2300      	movs	r3, #0
    3510:	2202      	movs	r2, #2
    3512:	2101      	movs	r1, #1
    3514:	2000      	movs	r0, #0
    3516:	4c37      	ldr	r4, [pc, #220]	; (35f4 <party_lights+0x264>)
    3518:	47a0      	blx	r4
		configure_pin(CABIN_MIDDLE_PORT,CABIN_MIDDLE_ADR,CABIN_MIDDLE_PIN,false);
    351a:	2300      	movs	r3, #0
    351c:	2203      	movs	r2, #3
    351e:	2105      	movs	r1, #5
    3520:	2000      	movs	r0, #0
    3522:	4c34      	ldr	r4, [pc, #208]	; (35f4 <party_lights+0x264>)
    3524:	47a0      	blx	r4

	}
	if (party_vals[4] > party_thresholds[4])
    3526:	687b      	ldr	r3, [r7, #4]
    3528:	3308      	adds	r3, #8
    352a:	881a      	ldrh	r2, [r3, #0]
    352c:	4b30      	ldr	r3, [pc, #192]	; (35f0 <party_lights+0x260>)
    352e:	891b      	ldrh	r3, [r3, #8]
    3530:	429a      	cmp	r2, r3
    3532:	d912      	bls.n	355a <party_lights+0x1ca>
	{
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    3534:	2301      	movs	r3, #1
    3536:	2202      	movs	r2, #2
    3538:	2104      	movs	r1, #4
    353a:	2000      	movs	r0, #0
    353c:	4c2d      	ldr	r4, [pc, #180]	; (35f4 <party_lights+0x264>)
    353e:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    3540:	2301      	movs	r3, #1
    3542:	2202      	movs	r2, #2
    3544:	2103      	movs	r1, #3
    3546:	2000      	movs	r0, #0
    3548:	4c2a      	ldr	r4, [pc, #168]	; (35f4 <party_lights+0x264>)
    354a:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,true);
    354c:	2301      	movs	r3, #1
    354e:	2202      	movs	r2, #2
    3550:	2105      	movs	r1, #5
    3552:	2000      	movs	r0, #0
    3554:	4c27      	ldr	r4, [pc, #156]	; (35f4 <party_lights+0x264>)
    3556:	47a0      	blx	r4
    3558:	e011      	b.n	357e <party_lights+0x1ee>
	}
	else
	{
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,false);
    355a:	2300      	movs	r3, #0
    355c:	2202      	movs	r2, #2
    355e:	2104      	movs	r1, #4
    3560:	2000      	movs	r0, #0
    3562:	4c24      	ldr	r4, [pc, #144]	; (35f4 <party_lights+0x264>)
    3564:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,false);
    3566:	2300      	movs	r3, #0
    3568:	2202      	movs	r2, #2
    356a:	2103      	movs	r1, #3
    356c:	2000      	movs	r0, #0
    356e:	4c21      	ldr	r4, [pc, #132]	; (35f4 <party_lights+0x264>)
    3570:	47a0      	blx	r4
		configure_pin(CABIN_FRONT_PORT,CABIN_FRONT_ADR,CABIN_FRONT_PIN,false);
    3572:	2300      	movs	r3, #0
    3574:	2202      	movs	r2, #2
    3576:	2105      	movs	r1, #5
    3578:	2000      	movs	r0, #0
    357a:	4c1e      	ldr	r4, [pc, #120]	; (35f4 <party_lights+0x264>)
    357c:	47a0      	blx	r4
	}
	if (party_vals[5] > party_thresholds[5])
    357e:	687b      	ldr	r3, [r7, #4]
    3580:	330a      	adds	r3, #10
    3582:	881a      	ldrh	r2, [r3, #0]
    3584:	4b1a      	ldr	r3, [pc, #104]	; (35f0 <party_lights+0x260>)
    3586:	895b      	ldrh	r3, [r3, #10]
    3588:	429a      	cmp	r2, r3
    358a:	d90c      	bls.n	35a6 <party_lights+0x216>
	{
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    358c:	2301      	movs	r3, #1
    358e:	2203      	movs	r2, #3
    3590:	2101      	movs	r1, #1
    3592:	2000      	movs	r0, #0
    3594:	4c17      	ldr	r4, [pc, #92]	; (35f4 <party_lights+0x264>)
    3596:	47a0      	blx	r4
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    3598:	2301      	movs	r3, #1
    359a:	2203      	movs	r2, #3
    359c:	2102      	movs	r1, #2
    359e:	2000      	movs	r0, #0
    35a0:	4c14      	ldr	r4, [pc, #80]	; (35f4 <party_lights+0x264>)
    35a2:	47a0      	blx	r4
    35a4:	e00b      	b.n	35be <party_lights+0x22e>
	}
	else
	{
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    35a6:	2300      	movs	r3, #0
    35a8:	2203      	movs	r2, #3
    35aa:	2101      	movs	r1, #1
    35ac:	2000      	movs	r0, #0
    35ae:	4c11      	ldr	r4, [pc, #68]	; (35f4 <party_lights+0x264>)
    35b0:	47a0      	blx	r4
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    35b2:	2300      	movs	r3, #0
    35b4:	2203      	movs	r2, #3
    35b6:	2102      	movs	r1, #2
    35b8:	2000      	movs	r0, #0
    35ba:	4c0e      	ldr	r4, [pc, #56]	; (35f4 <party_lights+0x264>)
    35bc:	47a0      	blx	r4
	}
	if (party_vals[6] > party_thresholds[6])
    35be:	687b      	ldr	r3, [r7, #4]
    35c0:	330c      	adds	r3, #12
    35c2:	881a      	ldrh	r2, [r3, #0]
    35c4:	4b0a      	ldr	r3, [pc, #40]	; (35f0 <party_lights+0x260>)
    35c6:	899b      	ldrh	r3, [r3, #12]
    35c8:	429a      	cmp	r2, r3
    35ca:	d906      	bls.n	35da <party_lights+0x24a>
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    35cc:	2301      	movs	r3, #1
    35ce:	2204      	movs	r2, #4
    35d0:	2101      	movs	r1, #1
    35d2:	2000      	movs	r0, #0
    35d4:	4c07      	ldr	r4, [pc, #28]	; (35f4 <party_lights+0x264>)
    35d6:	47a0      	blx	r4
	}
	else
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
	}
}
    35d8:	e005      	b.n	35e6 <party_lights+0x256>
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
	}
	else
	{
		configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    35da:	2300      	movs	r3, #0
    35dc:	2204      	movs	r2, #4
    35de:	2101      	movs	r1, #1
    35e0:	2000      	movs	r0, #0
    35e2:	4c04      	ldr	r4, [pc, #16]	; (35f4 <party_lights+0x264>)
    35e4:	47a0      	blx	r4
	}
}
    35e6:	46c0      	nop			; (mov r8, r8)
    35e8:	46bd      	mov	sp, r7
    35ea:	b003      	add	sp, #12
    35ec:	bd90      	pop	{r4, r7, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	20000288 	.word	0x20000288
    35f4:	00003e89 	.word	0x00003e89

000035f8 <flashy_flash1>:
	configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,party_vals[band]>party_thresholds[band]+300);
	configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,party_vals[band]>party_thresholds[band]+300);
}

void flashy_flash1()
{
    35f8:	b5b0      	push	{r4, r5, r7, lr}
    35fa:	af00      	add	r7, sp, #0
	static uint8_t state = 0;
	switch(state)
    35fc:	4b48      	ldr	r3, [pc, #288]	; (3720 <flashy_flash1+0x128>)
    35fe:	781b      	ldrb	r3, [r3, #0]
    3600:	2b0c      	cmp	r3, #12
    3602:	d900      	bls.n	3606 <flashy_flash1+0xe>
    3604:	e07c      	b.n	3700 <flashy_flash1+0x108>
    3606:	009a      	lsls	r2, r3, #2
    3608:	4b46      	ldr	r3, [pc, #280]	; (3724 <flashy_flash1+0x12c>)
    360a:	18d3      	adds	r3, r2, r3
    360c:	681b      	ldr	r3, [r3, #0]
    360e:	469f      	mov	pc, r3
	{
		case 0:
			reset_all_lights();
    3610:	4b45      	ldr	r3, [pc, #276]	; (3728 <flashy_flash1+0x130>)
    3612:	4798      	blx	r3
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    3614:	2301      	movs	r3, #1
    3616:	2201      	movs	r2, #1
    3618:	2102      	movs	r1, #2
    361a:	2000      	movs	r0, #0
    361c:	4c43      	ldr	r4, [pc, #268]	; (372c <flashy_flash1+0x134>)
    361e:	47a0      	blx	r4
			break;
    3620:	e074      	b.n	370c <flashy_flash1+0x114>
		case 1:
			reset_all_lights();
    3622:	4b41      	ldr	r3, [pc, #260]	; (3728 <flashy_flash1+0x130>)
    3624:	4798      	blx	r3
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    3626:	2301      	movs	r3, #1
    3628:	2202      	movs	r2, #2
    362a:	2102      	movs	r1, #2
    362c:	2000      	movs	r0, #0
    362e:	4c3f      	ldr	r4, [pc, #252]	; (372c <flashy_flash1+0x134>)
    3630:	47a0      	blx	r4
			break;
    3632:	e06b      	b.n	370c <flashy_flash1+0x114>
		case 2:
			reset_all_lights();
    3634:	4b3c      	ldr	r3, [pc, #240]	; (3728 <flashy_flash1+0x130>)
    3636:	4798      	blx	r3
			configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    3638:	2301      	movs	r3, #1
    363a:	2200      	movs	r2, #0
    363c:	2102      	movs	r1, #2
    363e:	2000      	movs	r0, #0
    3640:	4c3a      	ldr	r4, [pc, #232]	; (372c <flashy_flash1+0x134>)
    3642:	47a0      	blx	r4
			break;
    3644:	e062      	b.n	370c <flashy_flash1+0x114>
		case 3:
			reset_all_lights();
    3646:	4b38      	ldr	r3, [pc, #224]	; (3728 <flashy_flash1+0x130>)
    3648:	4798      	blx	r3
			configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    364a:	2301      	movs	r3, #1
    364c:	2200      	movs	r2, #0
    364e:	2101      	movs	r1, #1
    3650:	2000      	movs	r0, #0
    3652:	4c36      	ldr	r4, [pc, #216]	; (372c <flashy_flash1+0x134>)
    3654:	47a0      	blx	r4
			state++;
    3656:	4b32      	ldr	r3, [pc, #200]	; (3720 <flashy_flash1+0x128>)
    3658:	781b      	ldrb	r3, [r3, #0]
    365a:	3301      	adds	r3, #1
    365c:	b2da      	uxtb	r2, r3
    365e:	4b30      	ldr	r3, [pc, #192]	; (3720 <flashy_flash1+0x128>)
    3660:	701a      	strb	r2, [r3, #0]
			break;
    3662:	e053      	b.n	370c <flashy_flash1+0x114>
		case 4:
			reset_all_lights();
    3664:	4b30      	ldr	r3, [pc, #192]	; (3728 <flashy_flash1+0x130>)
    3666:	4798      	blx	r3
			configure_pin(HIGH_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    3668:	2301      	movs	r3, #1
    366a:	2201      	movs	r2, #1
    366c:	2101      	movs	r1, #1
    366e:	2000      	movs	r0, #0
    3670:	4c2e      	ldr	r4, [pc, #184]	; (372c <flashy_flash1+0x134>)
    3672:	47a0      	blx	r4
			break;
    3674:	e04a      	b.n	370c <flashy_flash1+0x114>
		case 5:
			reset_all_lights();
    3676:	4b2c      	ldr	r3, [pc, #176]	; (3728 <flashy_flash1+0x130>)
    3678:	4798      	blx	r3
			configure_pin(LOW_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    367a:	2301      	movs	r3, #1
    367c:	2202      	movs	r2, #2
    367e:	2101      	movs	r1, #1
    3680:	2000      	movs	r0, #0
    3682:	4c2a      	ldr	r4, [pc, #168]	; (372c <flashy_flash1+0x134>)
    3684:	47a0      	blx	r4
			break;
    3686:	e041      	b.n	370c <flashy_flash1+0x114>
		case 6:
			reset_all_lights();
    3688:	4b27      	ldr	r3, [pc, #156]	; (3728 <flashy_flash1+0x130>)
    368a:	4798      	blx	r3
			configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    368c:	2301      	movs	r3, #1
    368e:	2202      	movs	r2, #2
    3690:	2103      	movs	r1, #3
    3692:	2000      	movs	r0, #0
    3694:	4c25      	ldr	r4, [pc, #148]	; (372c <flashy_flash1+0x134>)
    3696:	47a0      	blx	r4
			break;
    3698:	e038      	b.n	370c <flashy_flash1+0x114>
		case 7:
			reset_all_lights();
    369a:	4b23      	ldr	r3, [pc, #140]	; (3728 <flashy_flash1+0x130>)
    369c:	4798      	blx	r3
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    369e:	2301      	movs	r3, #1
    36a0:	2201      	movs	r2, #1
    36a2:	2103      	movs	r1, #3
    36a4:	2000      	movs	r0, #0
    36a6:	4c21      	ldr	r4, [pc, #132]	; (372c <flashy_flash1+0x134>)
    36a8:	47a0      	blx	r4
			break;
    36aa:	e02f      	b.n	370c <flashy_flash1+0x114>
		case 8:
			reset_all_lights();
    36ac:	4b1e      	ldr	r3, [pc, #120]	; (3728 <flashy_flash1+0x130>)
    36ae:	4798      	blx	r3
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    36b0:	2301      	movs	r3, #1
    36b2:	2200      	movs	r2, #0
    36b4:	2103      	movs	r1, #3
    36b6:	2000      	movs	r0, #0
    36b8:	4c1c      	ldr	r4, [pc, #112]	; (372c <flashy_flash1+0x134>)
    36ba:	47a0      	blx	r4
			break;
    36bc:	e026      	b.n	370c <flashy_flash1+0x114>
		case 9:
			reset_all_lights();
    36be:	4b1a      	ldr	r3, [pc, #104]	; (3728 <flashy_flash1+0x130>)
    36c0:	4798      	blx	r3
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    36c2:	2301      	movs	r3, #1
    36c4:	2200      	movs	r2, #0
    36c6:	2104      	movs	r1, #4
    36c8:	2000      	movs	r0, #0
    36ca:	4c18      	ldr	r4, [pc, #96]	; (372c <flashy_flash1+0x134>)
    36cc:	47a0      	blx	r4
			break;
    36ce:	e01d      	b.n	370c <flashy_flash1+0x114>
		case 10:
			reset_all_lights();
    36d0:	4b15      	ldr	r3, [pc, #84]	; (3728 <flashy_flash1+0x130>)
    36d2:	4798      	blx	r3
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    36d4:	2301      	movs	r3, #1
    36d6:	2201      	movs	r2, #1
    36d8:	2104      	movs	r1, #4
    36da:	2000      	movs	r0, #0
    36dc:	4c13      	ldr	r4, [pc, #76]	; (372c <flashy_flash1+0x134>)
    36de:	47a0      	blx	r4
			break;
    36e0:	e014      	b.n	370c <flashy_flash1+0x114>
		case 11:
			reset_all_lights();
    36e2:	4b11      	ldr	r3, [pc, #68]	; (3728 <flashy_flash1+0x130>)
    36e4:	4798      	blx	r3
			configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    36e6:	2301      	movs	r3, #1
    36e8:	2202      	movs	r2, #2
    36ea:	2104      	movs	r1, #4
    36ec:	2000      	movs	r0, #0
    36ee:	4c0f      	ldr	r4, [pc, #60]	; (372c <flashy_flash1+0x134>)
    36f0:	47a0      	blx	r4
			break;
    36f2:	e00b      	b.n	370c <flashy_flash1+0x114>
		case 12:
			reset_all_lights();
    36f4:	4b0c      	ldr	r3, [pc, #48]	; (3728 <flashy_flash1+0x130>)
    36f6:	4798      	blx	r3
			state = 0;
    36f8:	4b09      	ldr	r3, [pc, #36]	; (3720 <flashy_flash1+0x128>)
    36fa:	2200      	movs	r2, #0
    36fc:	701a      	strb	r2, [r3, #0]
			break;
    36fe:	e005      	b.n	370c <flashy_flash1+0x114>
		default:
			reset_all_lights();
    3700:	4b09      	ldr	r3, [pc, #36]	; (3728 <flashy_flash1+0x130>)
    3702:	4798      	blx	r3
			state = 0;
    3704:	4b06      	ldr	r3, [pc, #24]	; (3720 <flashy_flash1+0x128>)
    3706:	2200      	movs	r2, #0
    3708:	701a      	strb	r2, [r3, #0]
			break;
    370a:	46c0      	nop			; (mov r8, r8)
	}
	state++;
    370c:	4b04      	ldr	r3, [pc, #16]	; (3720 <flashy_flash1+0x128>)
    370e:	781b      	ldrb	r3, [r3, #0]
    3710:	3301      	adds	r3, #1
    3712:	b2da      	uxtb	r2, r3
    3714:	4b02      	ldr	r3, [pc, #8]	; (3720 <flashy_flash1+0x128>)
    3716:	701a      	strb	r2, [r3, #0]
}
    3718:	46c0      	nop			; (mov r8, r8)
    371a:	46bd      	mov	sp, r7
    371c:	bdb0      	pop	{r4, r5, r7, pc}
    371e:	46c0      	nop			; (mov r8, r8)
    3720:	200001f0 	.word	0x200001f0
    3724:	00009f68 	.word	0x00009f68
    3728:	00003c11 	.word	0x00003c11
    372c:	00003e89 	.word	0x00003e89

00003730 <flashy_flash2>:

void flashy_flash2()
{
    3730:	b5b0      	push	{r4, r5, r7, lr}
    3732:	af00      	add	r7, sp, #0
	static uint8_t state = 0;
	switch(state)
    3734:	4b8e      	ldr	r3, [pc, #568]	; (3970 <flashy_flash2+0x240>)
    3736:	781b      	ldrb	r3, [r3, #0]
    3738:	2b0a      	cmp	r3, #10
    373a:	d900      	bls.n	373e <flashy_flash2+0xe>
    373c:	e110      	b.n	3960 <flashy_flash2+0x230>
    373e:	009a      	lsls	r2, r3, #2
    3740:	4b8c      	ldr	r3, [pc, #560]	; (3974 <flashy_flash2+0x244>)
    3742:	18d3      	adds	r3, r2, r3
    3744:	681b      	ldr	r3, [r3, #0]
    3746:	469f      	mov	pc, r3
	{
		case 0:
			reset_all_lights();
    3748:	4b8b      	ldr	r3, [pc, #556]	; (3978 <flashy_flash2+0x248>)
    374a:	4798      	blx	r3
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    374c:	2301      	movs	r3, #1
    374e:	2204      	movs	r2, #4
    3750:	2101      	movs	r1, #1
    3752:	2000      	movs	r0, #0
    3754:	4c89      	ldr	r4, [pc, #548]	; (397c <flashy_flash2+0x24c>)
    3756:	47a0      	blx	r4
			state++;
    3758:	4b85      	ldr	r3, [pc, #532]	; (3970 <flashy_flash2+0x240>)
    375a:	781b      	ldrb	r3, [r3, #0]
    375c:	3301      	adds	r3, #1
    375e:	b2da      	uxtb	r2, r3
    3760:	4b83      	ldr	r3, [pc, #524]	; (3970 <flashy_flash2+0x240>)
    3762:	701a      	strb	r2, [r3, #0]
			break;
    3764:	e101      	b.n	396a <flashy_flash2+0x23a>
		case 1:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    3766:	2300      	movs	r3, #0
    3768:	2204      	movs	r2, #4
    376a:	2101      	movs	r1, #1
    376c:	2000      	movs	r0, #0
    376e:	4c83      	ldr	r4, [pc, #524]	; (397c <flashy_flash2+0x24c>)
    3770:	47a0      	blx	r4
			state++;
    3772:	4b7f      	ldr	r3, [pc, #508]	; (3970 <flashy_flash2+0x240>)
    3774:	781b      	ldrb	r3, [r3, #0]
    3776:	3301      	adds	r3, #1
    3778:	b2da      	uxtb	r2, r3
    377a:	4b7d      	ldr	r3, [pc, #500]	; (3970 <flashy_flash2+0x240>)
    377c:	701a      	strb	r2, [r3, #0]
			break;
    377e:	e0f4      	b.n	396a <flashy_flash2+0x23a>
		case 2:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    3780:	2301      	movs	r3, #1
    3782:	2204      	movs	r2, #4
    3784:	2101      	movs	r1, #1
    3786:	2000      	movs	r0, #0
    3788:	4c7c      	ldr	r4, [pc, #496]	; (397c <flashy_flash2+0x24c>)
    378a:	47a0      	blx	r4
			state++;
    378c:	4b78      	ldr	r3, [pc, #480]	; (3970 <flashy_flash2+0x240>)
    378e:	781b      	ldrb	r3, [r3, #0]
    3790:	3301      	adds	r3, #1
    3792:	b2da      	uxtb	r2, r3
    3794:	4b76      	ldr	r3, [pc, #472]	; (3970 <flashy_flash2+0x240>)
    3796:	701a      	strb	r2, [r3, #0]
			break;
    3798:	e0e7      	b.n	396a <flashy_flash2+0x23a>
		case 3:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    379a:	2300      	movs	r3, #0
    379c:	2204      	movs	r2, #4
    379e:	2101      	movs	r1, #1
    37a0:	2000      	movs	r0, #0
    37a2:	4c76      	ldr	r4, [pc, #472]	; (397c <flashy_flash2+0x24c>)
    37a4:	47a0      	blx	r4
			state++;
    37a6:	4b72      	ldr	r3, [pc, #456]	; (3970 <flashy_flash2+0x240>)
    37a8:	781b      	ldrb	r3, [r3, #0]
    37aa:	3301      	adds	r3, #1
    37ac:	b2da      	uxtb	r2, r3
    37ae:	4b70      	ldr	r3, [pc, #448]	; (3970 <flashy_flash2+0x240>)
    37b0:	701a      	strb	r2, [r3, #0]
			break;
    37b2:	e0da      	b.n	396a <flashy_flash2+0x23a>
		case 4:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR,LEDBAR_PIN,true);
    37b4:	2301      	movs	r3, #1
    37b6:	2204      	movs	r2, #4
    37b8:	2101      	movs	r1, #1
    37ba:	2000      	movs	r0, #0
    37bc:	4c6f      	ldr	r4, [pc, #444]	; (397c <flashy_flash2+0x24c>)
    37be:	47a0      	blx	r4
			state++;
    37c0:	4b6b      	ldr	r3, [pc, #428]	; (3970 <flashy_flash2+0x240>)
    37c2:	781b      	ldrb	r3, [r3, #0]
    37c4:	3301      	adds	r3, #1
    37c6:	b2da      	uxtb	r2, r3
    37c8:	4b69      	ldr	r3, [pc, #420]	; (3970 <flashy_flash2+0x240>)
    37ca:	701a      	strb	r2, [r3, #0]
			break;
    37cc:	e0cd      	b.n	396a <flashy_flash2+0x23a>
		case 5:
			configure_pin(LEDBAR_PORT,LEDBAR_ADR, LEDBAR_PIN,false);
    37ce:	2300      	movs	r3, #0
    37d0:	2204      	movs	r2, #4
    37d2:	2101      	movs	r1, #1
    37d4:	2000      	movs	r0, #0
    37d6:	4c69      	ldr	r4, [pc, #420]	; (397c <flashy_flash2+0x24c>)
    37d8:	47a0      	blx	r4
			state++;
    37da:	4b65      	ldr	r3, [pc, #404]	; (3970 <flashy_flash2+0x240>)
    37dc:	781b      	ldrb	r3, [r3, #0]
    37de:	3301      	adds	r3, #1
    37e0:	b2da      	uxtb	r2, r3
    37e2:	4b63      	ldr	r3, [pc, #396]	; (3970 <flashy_flash2+0x240>)
    37e4:	701a      	strb	r2, [r3, #0]
			break;
    37e6:	e0c0      	b.n	396a <flashy_flash2+0x23a>
		case 6:
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    37e8:	2301      	movs	r3, #1
    37ea:	2202      	movs	r2, #2
    37ec:	2101      	movs	r1, #1
    37ee:	2000      	movs	r0, #0
    37f0:	4c62      	ldr	r4, [pc, #392]	; (397c <flashy_flash2+0x24c>)
    37f2:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    37f4:	2301      	movs	r3, #1
    37f6:	2202      	movs	r2, #2
    37f8:	2102      	movs	r1, #2
    37fa:	2000      	movs	r0, #0
    37fc:	4c5f      	ldr	r4, [pc, #380]	; (397c <flashy_flash2+0x24c>)
    37fe:	47a0      	blx	r4
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    3800:	2301      	movs	r3, #1
    3802:	2201      	movs	r2, #1
    3804:	2103      	movs	r1, #3
    3806:	2000      	movs	r0, #0
    3808:	4c5c      	ldr	r4, [pc, #368]	; (397c <flashy_flash2+0x24c>)
    380a:	47a0      	blx	r4
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    380c:	2301      	movs	r3, #1
    380e:	2201      	movs	r2, #1
    3810:	2104      	movs	r1, #4
    3812:	2000      	movs	r0, #0
    3814:	4c59      	ldr	r4, [pc, #356]	; (397c <flashy_flash2+0x24c>)
    3816:	47a0      	blx	r4
			state++;
    3818:	4b55      	ldr	r3, [pc, #340]	; (3970 <flashy_flash2+0x240>)
    381a:	781b      	ldrb	r3, [r3, #0]
    381c:	3301      	adds	r3, #1
    381e:	b2da      	uxtb	r2, r3
    3820:	4b53      	ldr	r3, [pc, #332]	; (3970 <flashy_flash2+0x240>)
    3822:	701a      	strb	r2, [r3, #0]
			break;
    3824:	e0a1      	b.n	396a <flashy_flash2+0x23a>
		case 7:
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    3826:	2300      	movs	r3, #0
    3828:	2202      	movs	r2, #2
    382a:	2101      	movs	r1, #1
    382c:	2000      	movs	r0, #0
    382e:	4c53      	ldr	r4, [pc, #332]	; (397c <flashy_flash2+0x24c>)
    3830:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    3832:	2300      	movs	r3, #0
    3834:	2202      	movs	r2, #2
    3836:	2102      	movs	r1, #2
    3838:	2000      	movs	r0, #0
    383a:	4c50      	ldr	r4, [pc, #320]	; (397c <flashy_flash2+0x24c>)
    383c:	47a0      	blx	r4
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    383e:	2301      	movs	r3, #1
    3840:	2201      	movs	r2, #1
    3842:	2101      	movs	r1, #1
    3844:	2000      	movs	r0, #0
    3846:	4c4d      	ldr	r4, [pc, #308]	; (397c <flashy_flash2+0x24c>)
    3848:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    384a:	2301      	movs	r3, #1
    384c:	2201      	movs	r2, #1
    384e:	2102      	movs	r1, #2
    3850:	2000      	movs	r0, #0
    3852:	4c4a      	ldr	r4, [pc, #296]	; (397c <flashy_flash2+0x24c>)
    3854:	47a0      	blx	r4
			configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    3856:	2300      	movs	r3, #0
    3858:	2201      	movs	r2, #1
    385a:	2103      	movs	r1, #3
    385c:	2000      	movs	r0, #0
    385e:	4c47      	ldr	r4, [pc, #284]	; (397c <flashy_flash2+0x24c>)
    3860:	47a0      	blx	r4
			configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    3862:	2300      	movs	r3, #0
    3864:	2201      	movs	r2, #1
    3866:	2104      	movs	r1, #4
    3868:	2000      	movs	r0, #0
    386a:	4c44      	ldr	r4, [pc, #272]	; (397c <flashy_flash2+0x24c>)
    386c:	47a0      	blx	r4
			state++;
    386e:	4b40      	ldr	r3, [pc, #256]	; (3970 <flashy_flash2+0x240>)
    3870:	781b      	ldrb	r3, [r3, #0]
    3872:	3301      	adds	r3, #1
    3874:	b2da      	uxtb	r2, r3
    3876:	4b3e      	ldr	r3, [pc, #248]	; (3970 <flashy_flash2+0x240>)
    3878:	701a      	strb	r2, [r3, #0]
			break;
    387a:	e076      	b.n	396a <flashy_flash2+0x23a>
		case 8:
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    387c:	2300      	movs	r3, #0
    387e:	2201      	movs	r2, #1
    3880:	2101      	movs	r1, #1
    3882:	2000      	movs	r0, #0
    3884:	4c3d      	ldr	r4, [pc, #244]	; (397c <flashy_flash2+0x24c>)
    3886:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    3888:	2300      	movs	r3, #0
    388a:	2201      	movs	r2, #1
    388c:	2102      	movs	r1, #2
    388e:	2000      	movs	r0, #0
    3890:	4c3a      	ldr	r4, [pc, #232]	; (397c <flashy_flash2+0x24c>)
    3892:	47a0      	blx	r4
			configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    3894:	2301      	movs	r3, #1
    3896:	2203      	movs	r2, #3
    3898:	2101      	movs	r1, #1
    389a:	2000      	movs	r0, #0
    389c:	4c37      	ldr	r4, [pc, #220]	; (397c <flashy_flash2+0x24c>)
    389e:	47a0      	blx	r4
			configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    38a0:	2301      	movs	r3, #1
    38a2:	2203      	movs	r2, #3
    38a4:	2102      	movs	r1, #2
    38a6:	2000      	movs	r0, #0
    38a8:	4c34      	ldr	r4, [pc, #208]	; (397c <flashy_flash2+0x24c>)
    38aa:	47a0      	blx	r4
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    38ac:	2301      	movs	r3, #1
    38ae:	2200      	movs	r2, #0
    38b0:	2103      	movs	r1, #3
    38b2:	2000      	movs	r0, #0
    38b4:	4c31      	ldr	r4, [pc, #196]	; (397c <flashy_flash2+0x24c>)
    38b6:	47a0      	blx	r4
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    38b8:	2301      	movs	r3, #1
    38ba:	2200      	movs	r2, #0
    38bc:	2104      	movs	r1, #4
    38be:	2000      	movs	r0, #0
    38c0:	4c2e      	ldr	r4, [pc, #184]	; (397c <flashy_flash2+0x24c>)
    38c2:	47a0      	blx	r4
			state++;
    38c4:	4b2a      	ldr	r3, [pc, #168]	; (3970 <flashy_flash2+0x240>)
    38c6:	781b      	ldrb	r3, [r3, #0]
    38c8:	3301      	adds	r3, #1
    38ca:	b2da      	uxtb	r2, r3
    38cc:	4b28      	ldr	r3, [pc, #160]	; (3970 <flashy_flash2+0x240>)
    38ce:	701a      	strb	r2, [r3, #0]
			break;
    38d0:	e04b      	b.n	396a <flashy_flash2+0x23a>
		case 9:
			configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    38d2:	2300      	movs	r3, #0
    38d4:	2203      	movs	r2, #3
    38d6:	2101      	movs	r1, #1
    38d8:	2000      	movs	r0, #0
    38da:	4c28      	ldr	r4, [pc, #160]	; (397c <flashy_flash2+0x24c>)
    38dc:	47a0      	blx	r4
			configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    38de:	2300      	movs	r3, #0
    38e0:	2203      	movs	r2, #3
    38e2:	2102      	movs	r1, #2
    38e4:	2000      	movs	r0, #0
    38e6:	4c25      	ldr	r4, [pc, #148]	; (397c <flashy_flash2+0x24c>)
    38e8:	47a0      	blx	r4
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    38ea:	2301      	movs	r3, #1
    38ec:	2201      	movs	r2, #1
    38ee:	2101      	movs	r1, #1
    38f0:	2000      	movs	r0, #0
    38f2:	4c22      	ldr	r4, [pc, #136]	; (397c <flashy_flash2+0x24c>)
    38f4:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    38f6:	2301      	movs	r3, #1
    38f8:	2201      	movs	r2, #1
    38fa:	2102      	movs	r1, #2
    38fc:	2000      	movs	r0, #0
    38fe:	4c1f      	ldr	r4, [pc, #124]	; (397c <flashy_flash2+0x24c>)
    3900:	47a0      	blx	r4
			configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    3902:	2300      	movs	r3, #0
    3904:	2200      	movs	r2, #0
    3906:	2103      	movs	r1, #3
    3908:	2000      	movs	r0, #0
    390a:	4c1c      	ldr	r4, [pc, #112]	; (397c <flashy_flash2+0x24c>)
    390c:	47a0      	blx	r4
			configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    390e:	2300      	movs	r3, #0
    3910:	2200      	movs	r2, #0
    3912:	2104      	movs	r1, #4
    3914:	2000      	movs	r0, #0
    3916:	4c19      	ldr	r4, [pc, #100]	; (397c <flashy_flash2+0x24c>)
    3918:	47a0      	blx	r4
			state++;
    391a:	4b15      	ldr	r3, [pc, #84]	; (3970 <flashy_flash2+0x240>)
    391c:	781b      	ldrb	r3, [r3, #0]
    391e:	3301      	adds	r3, #1
    3920:	b2da      	uxtb	r2, r3
    3922:	4b13      	ldr	r3, [pc, #76]	; (3970 <flashy_flash2+0x240>)
    3924:	701a      	strb	r2, [r3, #0]
			break;
    3926:	e020      	b.n	396a <flashy_flash2+0x23a>
		case 10:
			configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    3928:	2300      	movs	r3, #0
    392a:	2201      	movs	r2, #1
    392c:	2101      	movs	r1, #1
    392e:	2000      	movs	r0, #0
    3930:	4c12      	ldr	r4, [pc, #72]	; (397c <flashy_flash2+0x24c>)
    3932:	47a0      	blx	r4
			configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    3934:	2300      	movs	r3, #0
    3936:	2201      	movs	r2, #1
    3938:	2102      	movs	r1, #2
    393a:	2000      	movs	r0, #0
    393c:	4c0f      	ldr	r4, [pc, #60]	; (397c <flashy_flash2+0x24c>)
    393e:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    3940:	2301      	movs	r3, #1
    3942:	2202      	movs	r2, #2
    3944:	2101      	movs	r1, #1
    3946:	2000      	movs	r0, #0
    3948:	4c0c      	ldr	r4, [pc, #48]	; (397c <flashy_flash2+0x24c>)
    394a:	47a0      	blx	r4
			configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    394c:	2301      	movs	r3, #1
    394e:	2202      	movs	r2, #2
    3950:	2102      	movs	r1, #2
    3952:	2000      	movs	r0, #0
    3954:	4c09      	ldr	r4, [pc, #36]	; (397c <flashy_flash2+0x24c>)
    3956:	47a0      	blx	r4
			state = 0;
    3958:	4b05      	ldr	r3, [pc, #20]	; (3970 <flashy_flash2+0x240>)
    395a:	2200      	movs	r2, #0
    395c:	701a      	strb	r2, [r3, #0]
			break;
    395e:	e004      	b.n	396a <flashy_flash2+0x23a>
		default:
			reset_all_lights();
    3960:	4b05      	ldr	r3, [pc, #20]	; (3978 <flashy_flash2+0x248>)
    3962:	4798      	blx	r3
			state = 0;
    3964:	4b02      	ldr	r3, [pc, #8]	; (3970 <flashy_flash2+0x240>)
    3966:	2200      	movs	r2, #0
    3968:	701a      	strb	r2, [r3, #0]
	}
}
    396a:	46c0      	nop			; (mov r8, r8)
    396c:	46bd      	mov	sp, r7
    396e:	bdb0      	pop	{r4, r5, r7, pc}
    3970:	200001f1 	.word	0x200001f1
    3974:	00009f9c 	.word	0x00009f9c
    3978:	00003c11 	.word	0x00003c11
    397c:	00003e89 	.word	0x00003e89

00003980 <flashy_fades>:

void flashy_fades()
{
    3980:	b5b0      	push	{r4, r5, r7, lr}
    3982:	af00      	add	r7, sp, #0
	//static uint8_t pwm_val = 0;
	static uint8_t duty_cycle = PWM_FREQ/4;
	
	if (pwm_count > duty_cycle)
    3984:	4b61      	ldr	r3, [pc, #388]	; (3b0c <flashy_fades+0x18c>)
    3986:	781b      	ldrb	r3, [r3, #0]
    3988:	1e1a      	subs	r2, r3, #0
    398a:	4b61      	ldr	r3, [pc, #388]	; (3b10 <flashy_fades+0x190>)
    398c:	681b      	ldr	r3, [r3, #0]
    398e:	429a      	cmp	r2, r3
    3990:	da54      	bge.n	3a3c <flashy_fades+0xbc>
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,true);
    3992:	2301      	movs	r3, #1
    3994:	2200      	movs	r2, #0
    3996:	2101      	movs	r1, #1
    3998:	2000      	movs	r0, #0
    399a:	4c5e      	ldr	r4, [pc, #376]	; (3b14 <flashy_fades+0x194>)
    399c:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,true);
    399e:	2301      	movs	r3, #1
    39a0:	2200      	movs	r2, #0
    39a2:	2102      	movs	r1, #2
    39a4:	2000      	movs	r0, #0
    39a6:	4c5b      	ldr	r4, [pc, #364]	; (3b14 <flashy_fades+0x194>)
    39a8:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR,POSITION_REAR_LEFT_PIN,true);
    39aa:	2301      	movs	r3, #1
    39ac:	2200      	movs	r2, #0
    39ae:	2103      	movs	r1, #3
    39b0:	2000      	movs	r0, #0
    39b2:	4c58      	ldr	r4, [pc, #352]	; (3b14 <flashy_fades+0x194>)
    39b4:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR,POSITION_REAR_RIGHT_PIN,true);
    39b6:	2301      	movs	r3, #1
    39b8:	2200      	movs	r2, #0
    39ba:	2104      	movs	r1, #4
    39bc:	2000      	movs	r0, #0
    39be:	4c55      	ldr	r4, [pc, #340]	; (3b14 <flashy_fades+0x194>)
    39c0:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,true);
    39c2:	2301      	movs	r3, #1
    39c4:	2201      	movs	r2, #1
    39c6:	2102      	movs	r1, #2
    39c8:	2000      	movs	r0, #0
    39ca:	4c52      	ldr	r4, [pc, #328]	; (3b14 <flashy_fades+0x194>)
    39cc:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,true);
    39ce:	2301      	movs	r3, #1
    39d0:	2201      	movs	r2, #1
    39d2:	2101      	movs	r1, #1
    39d4:	2000      	movs	r0, #0
    39d6:	4c4f      	ldr	r4, [pc, #316]	; (3b14 <flashy_fades+0x194>)
    39d8:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,true);
    39da:	2301      	movs	r3, #1
    39dc:	2202      	movs	r2, #2
    39de:	2102      	movs	r1, #2
    39e0:	2000      	movs	r0, #0
    39e2:	4c4c      	ldr	r4, [pc, #304]	; (3b14 <flashy_fades+0x194>)
    39e4:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,true);
    39e6:	2301      	movs	r3, #1
    39e8:	2202      	movs	r2, #2
    39ea:	2101      	movs	r1, #1
    39ec:	2000      	movs	r0, #0
    39ee:	4c49      	ldr	r4, [pc, #292]	; (3b14 <flashy_fades+0x194>)
    39f0:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,true);
    39f2:	2301      	movs	r3, #1
    39f4:	2202      	movs	r2, #2
    39f6:	2104      	movs	r1, #4
    39f8:	2000      	movs	r0, #0
    39fa:	4c46      	ldr	r4, [pc, #280]	; (3b14 <flashy_fades+0x194>)
    39fc:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,true);
    39fe:	2301      	movs	r3, #1
    3a00:	2202      	movs	r2, #2
    3a02:	2103      	movs	r1, #3
    3a04:	2000      	movs	r0, #0
    3a06:	4c43      	ldr	r4, [pc, #268]	; (3b14 <flashy_fades+0x194>)
    3a08:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR,REVERSE_LEFT_PIN,true);
    3a0a:	2301      	movs	r3, #1
    3a0c:	2201      	movs	r2, #1
    3a0e:	2103      	movs	r1, #3
    3a10:	2000      	movs	r0, #0
    3a12:	4c40      	ldr	r4, [pc, #256]	; (3b14 <flashy_fades+0x194>)
    3a14:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR,REVERSE_RIGHT_PIN,true);
    3a16:	2301      	movs	r3, #1
    3a18:	2201      	movs	r2, #1
    3a1a:	2104      	movs	r1, #4
    3a1c:	2000      	movs	r0, #0
    3a1e:	4c3d      	ldr	r4, [pc, #244]	; (3b14 <flashy_fades+0x194>)
    3a20:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR,FOG_FRONT_RIGHT_PIN,true);
    3a22:	2301      	movs	r3, #1
    3a24:	2203      	movs	r2, #3
    3a26:	2102      	movs	r1, #2
    3a28:	2000      	movs	r0, #0
    3a2a:	4c3a      	ldr	r4, [pc, #232]	; (3b14 <flashy_fades+0x194>)
    3a2c:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR,FOG_FRONT_LEFT_PIN,true);
    3a2e:	2301      	movs	r3, #1
    3a30:	2203      	movs	r2, #3
    3a32:	2101      	movs	r1, #1
    3a34:	2000      	movs	r0, #0
    3a36:	4c37      	ldr	r4, [pc, #220]	; (3b14 <flashy_fades+0x194>)
    3a38:	47a0      	blx	r4
    3a3a:	e053      	b.n	3ae4 <flashy_fades+0x164>
	}
	else
	{
		configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR, POSITION_FRONT_LEFT_PIN,false);
    3a3c:	2300      	movs	r3, #0
    3a3e:	2200      	movs	r2, #0
    3a40:	2101      	movs	r1, #1
    3a42:	2000      	movs	r0, #0
    3a44:	4c33      	ldr	r4, [pc, #204]	; (3b14 <flashy_fades+0x194>)
    3a46:	47a0      	blx	r4
		configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR, POSITION_FRONT_RIGHT_PIN,false);
    3a48:	2300      	movs	r3, #0
    3a4a:	2200      	movs	r2, #0
    3a4c:	2102      	movs	r1, #2
    3a4e:	2000      	movs	r0, #0
    3a50:	4c30      	ldr	r4, [pc, #192]	; (3b14 <flashy_fades+0x194>)
    3a52:	47a0      	blx	r4
		configure_pin(POSITION_REAR_LEFT_PORT,POSITION_REAR_LEFT_ADR, POSITION_REAR_LEFT_PIN,false);
    3a54:	2300      	movs	r3, #0
    3a56:	2200      	movs	r2, #0
    3a58:	2103      	movs	r1, #3
    3a5a:	2000      	movs	r0, #0
    3a5c:	4c2d      	ldr	r4, [pc, #180]	; (3b14 <flashy_fades+0x194>)
    3a5e:	47a0      	blx	r4
		configure_pin(POSITION_REAR_RIGHT_PORT,POSITION_REAR_RIGHT_ADR, POSITION_REAR_RIGHT_PIN,false);
    3a60:	2300      	movs	r3, #0
    3a62:	2200      	movs	r2, #0
    3a64:	2104      	movs	r1, #4
    3a66:	2000      	movs	r0, #0
    3a68:	4c2a      	ldr	r4, [pc, #168]	; (3b14 <flashy_fades+0x194>)
    3a6a:	47a0      	blx	r4
		
		configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR, LOW_BEAM_RIGHT_PIN,false);
    3a6c:	2300      	movs	r3, #0
    3a6e:	2201      	movs	r2, #1
    3a70:	2102      	movs	r1, #2
    3a72:	2000      	movs	r0, #0
    3a74:	4c27      	ldr	r4, [pc, #156]	; (3b14 <flashy_fades+0x194>)
    3a76:	47a0      	blx	r4
		configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR, LOW_BEAM_LEFT_PIN,false);
    3a78:	2300      	movs	r3, #0
    3a7a:	2201      	movs	r2, #1
    3a7c:	2101      	movs	r1, #1
    3a7e:	2000      	movs	r0, #0
    3a80:	4c24      	ldr	r4, [pc, #144]	; (3b14 <flashy_fades+0x194>)
    3a82:	47a0      	blx	r4
		
		configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR, HIGH_BEAM_RIGHT_PIN,false);
    3a84:	2300      	movs	r3, #0
    3a86:	2202      	movs	r2, #2
    3a88:	2102      	movs	r1, #2
    3a8a:	2000      	movs	r0, #0
    3a8c:	4c21      	ldr	r4, [pc, #132]	; (3b14 <flashy_fades+0x194>)
    3a8e:	47a0      	blx	r4
		configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR, HIGH_BEAM_LEFT_PIN,false);
    3a90:	2300      	movs	r3, #0
    3a92:	2202      	movs	r2, #2
    3a94:	2101      	movs	r1, #1
    3a96:	2000      	movs	r0, #0
    3a98:	4c1e      	ldr	r4, [pc, #120]	; (3b14 <flashy_fades+0x194>)
    3a9a:	47a0      	blx	r4
		
		configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR, BLINK_RIGHT_PIN,false);
    3a9c:	2300      	movs	r3, #0
    3a9e:	2202      	movs	r2, #2
    3aa0:	2104      	movs	r1, #4
    3aa2:	2000      	movs	r0, #0
    3aa4:	4c1b      	ldr	r4, [pc, #108]	; (3b14 <flashy_fades+0x194>)
    3aa6:	47a0      	blx	r4
		configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR, BLINK_LEFT_PIN,false);
    3aa8:	2300      	movs	r3, #0
    3aaa:	2202      	movs	r2, #2
    3aac:	2103      	movs	r1, #3
    3aae:	2000      	movs	r0, #0
    3ab0:	4c18      	ldr	r4, [pc, #96]	; (3b14 <flashy_fades+0x194>)
    3ab2:	47a0      	blx	r4
		
		configure_pin(REVERSE_LEFT_PORT,REVERSE_LEFT_ADR, REVERSE_LEFT_PIN,false);
    3ab4:	2300      	movs	r3, #0
    3ab6:	2201      	movs	r2, #1
    3ab8:	2103      	movs	r1, #3
    3aba:	2000      	movs	r0, #0
    3abc:	4c15      	ldr	r4, [pc, #84]	; (3b14 <flashy_fades+0x194>)
    3abe:	47a0      	blx	r4
		configure_pin(REVERSE_RIGHT_PORT,REVERSE_RIGHT_ADR, REVERSE_RIGHT_PIN,false);
    3ac0:	2300      	movs	r3, #0
    3ac2:	2201      	movs	r2, #1
    3ac4:	2104      	movs	r1, #4
    3ac6:	2000      	movs	r0, #0
    3ac8:	4c12      	ldr	r4, [pc, #72]	; (3b14 <flashy_fades+0x194>)
    3aca:	47a0      	blx	r4
		
		configure_pin(FOG_FRONT_RIGHT_PORT,FOG_FRONT_RIGHT_ADR, FOG_FRONT_RIGHT_PIN,false);
    3acc:	2300      	movs	r3, #0
    3ace:	2203      	movs	r2, #3
    3ad0:	2102      	movs	r1, #2
    3ad2:	2000      	movs	r0, #0
    3ad4:	4c0f      	ldr	r4, [pc, #60]	; (3b14 <flashy_fades+0x194>)
    3ad6:	47a0      	blx	r4
		configure_pin(FOG_FRONT_LEFT_PORT,FOG_FRONT_LEFT_ADR, FOG_FRONT_LEFT_PIN,false);
    3ad8:	2300      	movs	r3, #0
    3ada:	2203      	movs	r2, #3
    3adc:	2101      	movs	r1, #1
    3ade:	2000      	movs	r0, #0
    3ae0:	4c0c      	ldr	r4, [pc, #48]	; (3b14 <flashy_fades+0x194>)
    3ae2:	47a0      	blx	r4
	}
	
	//pwm_val++;
	if (pwm_count >= PWM_FREQ)
    3ae4:	4b0a      	ldr	r3, [pc, #40]	; (3b10 <flashy_fades+0x190>)
    3ae6:	681b      	ldr	r3, [r3, #0]
    3ae8:	2bf9      	cmp	r3, #249	; 0xf9
    3aea:	dd0c      	ble.n	3b06 <flashy_fades+0x186>
	{
		//pwm_val = 0;
		duty_cycle += PWM_FREQ/10;
    3aec:	4b07      	ldr	r3, [pc, #28]	; (3b0c <flashy_fades+0x18c>)
    3aee:	781b      	ldrb	r3, [r3, #0]
    3af0:	3319      	adds	r3, #25
    3af2:	b2da      	uxtb	r2, r3
    3af4:	4b05      	ldr	r3, [pc, #20]	; (3b0c <flashy_fades+0x18c>)
    3af6:	701a      	strb	r2, [r3, #0]
		if (duty_cycle >= PWM_FREQ)
    3af8:	4b04      	ldr	r3, [pc, #16]	; (3b0c <flashy_fades+0x18c>)
    3afa:	781b      	ldrb	r3, [r3, #0]
    3afc:	2bf9      	cmp	r3, #249	; 0xf9
    3afe:	d902      	bls.n	3b06 <flashy_fades+0x186>
		{
			duty_cycle = PWM_FREQ/4;
    3b00:	4b02      	ldr	r3, [pc, #8]	; (3b0c <flashy_fades+0x18c>)
    3b02:	223e      	movs	r2, #62	; 0x3e
    3b04:	701a      	strb	r2, [r3, #0]
		}
	}
}
    3b06:	46c0      	nop			; (mov r8, r8)
    3b08:	46bd      	mov	sp, r7
    3b0a:	bdb0      	pop	{r4, r5, r7, pc}
    3b0c:	20000160 	.word	0x20000160
    3b10:	200003f0 	.word	0x200003f0
    3b14:	00003e89 	.word	0x00003e89

00003b18 <flashy_flash3>:

void flashy_flash3(void)
{
    3b18:	b5b0      	push	{r4, r5, r7, lr}
    3b1a:	af00      	add	r7, sp, #0
	static uint8_t count = 0;
	
	reset_all_lights();
    3b1c:	4b38      	ldr	r3, [pc, #224]	; (3c00 <flashy_flash3+0xe8>)
    3b1e:	4798      	blx	r3

	configure_pin(BLINK_LEFT_PORT,BLINK_LEFT_ADR,BLINK_LEFT_PIN,bool_map_1[count][0]);
    3b20:	4b38      	ldr	r3, [pc, #224]	; (3c04 <flashy_flash3+0xec>)
    3b22:	781b      	ldrb	r3, [r3, #0]
    3b24:	001a      	movs	r2, r3
    3b26:	4b38      	ldr	r3, [pc, #224]	; (3c08 <flashy_flash3+0xf0>)
    3b28:	00d2      	lsls	r2, r2, #3
    3b2a:	5cd3      	ldrb	r3, [r2, r3]
    3b2c:	2202      	movs	r2, #2
    3b2e:	2103      	movs	r1, #3
    3b30:	2000      	movs	r0, #0
    3b32:	4c36      	ldr	r4, [pc, #216]	; (3c0c <flashy_flash3+0xf4>)
    3b34:	47a0      	blx	r4
	configure_pin(LOW_BEAM_LEFT_PORT,LOW_BEAM_LEFT_ADR,LOW_BEAM_LEFT_PIN,bool_map_1[count][1]);
    3b36:	4b33      	ldr	r3, [pc, #204]	; (3c04 <flashy_flash3+0xec>)
    3b38:	781b      	ldrb	r3, [r3, #0]
    3b3a:	4a33      	ldr	r2, [pc, #204]	; (3c08 <flashy_flash3+0xf0>)
    3b3c:	00db      	lsls	r3, r3, #3
    3b3e:	18d3      	adds	r3, r2, r3
    3b40:	3301      	adds	r3, #1
    3b42:	781b      	ldrb	r3, [r3, #0]
    3b44:	2201      	movs	r2, #1
    3b46:	2101      	movs	r1, #1
    3b48:	2000      	movs	r0, #0
    3b4a:	4c30      	ldr	r4, [pc, #192]	; (3c0c <flashy_flash3+0xf4>)
    3b4c:	47a0      	blx	r4
	configure_pin(HIGH_BEAM_LEFT_PORT,HIGH_BEAM_LEFT_ADR,HIGH_BEAM_LEFT_PIN,bool_map_1[count][2]);
    3b4e:	4b2d      	ldr	r3, [pc, #180]	; (3c04 <flashy_flash3+0xec>)
    3b50:	781b      	ldrb	r3, [r3, #0]
    3b52:	4a2d      	ldr	r2, [pc, #180]	; (3c08 <flashy_flash3+0xf0>)
    3b54:	00db      	lsls	r3, r3, #3
    3b56:	18d3      	adds	r3, r2, r3
    3b58:	3302      	adds	r3, #2
    3b5a:	781b      	ldrb	r3, [r3, #0]
    3b5c:	2202      	movs	r2, #2
    3b5e:	2101      	movs	r1, #1
    3b60:	2000      	movs	r0, #0
    3b62:	4c2a      	ldr	r4, [pc, #168]	; (3c0c <flashy_flash3+0xf4>)
    3b64:	47a0      	blx	r4
	configure_pin(POSITION_FRONT_LEFT_PORT,POSITION_FRONT_LEFT_ADR,POSITION_FRONT_LEFT_PIN,bool_map_1[count][3]);
    3b66:	4b27      	ldr	r3, [pc, #156]	; (3c04 <flashy_flash3+0xec>)
    3b68:	781b      	ldrb	r3, [r3, #0]
    3b6a:	4a27      	ldr	r2, [pc, #156]	; (3c08 <flashy_flash3+0xf0>)
    3b6c:	00db      	lsls	r3, r3, #3
    3b6e:	18d3      	adds	r3, r2, r3
    3b70:	3303      	adds	r3, #3
    3b72:	781b      	ldrb	r3, [r3, #0]
    3b74:	2200      	movs	r2, #0
    3b76:	2101      	movs	r1, #1
    3b78:	2000      	movs	r0, #0
    3b7a:	4c24      	ldr	r4, [pc, #144]	; (3c0c <flashy_flash3+0xf4>)
    3b7c:	47a0      	blx	r4
	configure_pin(POSITION_FRONT_RIGHT_PORT,POSITION_FRONT_RIGHT_ADR,POSITION_FRONT_RIGHT_PIN,bool_map_1[count][4]);
    3b7e:	4b21      	ldr	r3, [pc, #132]	; (3c04 <flashy_flash3+0xec>)
    3b80:	781b      	ldrb	r3, [r3, #0]
    3b82:	4a21      	ldr	r2, [pc, #132]	; (3c08 <flashy_flash3+0xf0>)
    3b84:	00db      	lsls	r3, r3, #3
    3b86:	18d3      	adds	r3, r2, r3
    3b88:	3304      	adds	r3, #4
    3b8a:	781b      	ldrb	r3, [r3, #0]
    3b8c:	2200      	movs	r2, #0
    3b8e:	2102      	movs	r1, #2
    3b90:	2000      	movs	r0, #0
    3b92:	4c1e      	ldr	r4, [pc, #120]	; (3c0c <flashy_flash3+0xf4>)
    3b94:	47a0      	blx	r4
	configure_pin(HIGH_BEAM_RIGHT_PORT,HIGH_BEAM_RIGHT_ADR,HIGH_BEAM_RIGHT_PIN,bool_map_1[count][5]);
    3b96:	4b1b      	ldr	r3, [pc, #108]	; (3c04 <flashy_flash3+0xec>)
    3b98:	781b      	ldrb	r3, [r3, #0]
    3b9a:	4a1b      	ldr	r2, [pc, #108]	; (3c08 <flashy_flash3+0xf0>)
    3b9c:	00db      	lsls	r3, r3, #3
    3b9e:	18d3      	adds	r3, r2, r3
    3ba0:	3305      	adds	r3, #5
    3ba2:	781b      	ldrb	r3, [r3, #0]
    3ba4:	2202      	movs	r2, #2
    3ba6:	2102      	movs	r1, #2
    3ba8:	2000      	movs	r0, #0
    3baa:	4c18      	ldr	r4, [pc, #96]	; (3c0c <flashy_flash3+0xf4>)
    3bac:	47a0      	blx	r4
	configure_pin(LOW_BEAM_RIGHT_PORT,LOW_BEAM_RIGHT_ADR,LOW_BEAM_RIGHT_PIN,bool_map_1[count][6]);
    3bae:	4b15      	ldr	r3, [pc, #84]	; (3c04 <flashy_flash3+0xec>)
    3bb0:	781b      	ldrb	r3, [r3, #0]
    3bb2:	4a15      	ldr	r2, [pc, #84]	; (3c08 <flashy_flash3+0xf0>)
    3bb4:	00db      	lsls	r3, r3, #3
    3bb6:	18d3      	adds	r3, r2, r3
    3bb8:	3306      	adds	r3, #6
    3bba:	781b      	ldrb	r3, [r3, #0]
    3bbc:	2201      	movs	r2, #1
    3bbe:	2102      	movs	r1, #2
    3bc0:	2000      	movs	r0, #0
    3bc2:	4c12      	ldr	r4, [pc, #72]	; (3c0c <flashy_flash3+0xf4>)
    3bc4:	47a0      	blx	r4
	configure_pin(BLINK_RIGHT_PORT,BLINK_RIGHT_ADR,BLINK_RIGHT_PIN,bool_map_1[count][7]);
    3bc6:	4b0f      	ldr	r3, [pc, #60]	; (3c04 <flashy_flash3+0xec>)
    3bc8:	781b      	ldrb	r3, [r3, #0]
    3bca:	4a0f      	ldr	r2, [pc, #60]	; (3c08 <flashy_flash3+0xf0>)
    3bcc:	00db      	lsls	r3, r3, #3
    3bce:	18d3      	adds	r3, r2, r3
    3bd0:	3307      	adds	r3, #7
    3bd2:	781b      	ldrb	r3, [r3, #0]
    3bd4:	2202      	movs	r2, #2
    3bd6:	2104      	movs	r1, #4
    3bd8:	2000      	movs	r0, #0
    3bda:	4c0c      	ldr	r4, [pc, #48]	; (3c0c <flashy_flash3+0xf4>)
    3bdc:	47a0      	blx	r4
	count++;
    3bde:	4b09      	ldr	r3, [pc, #36]	; (3c04 <flashy_flash3+0xec>)
    3be0:	781b      	ldrb	r3, [r3, #0]
    3be2:	3301      	adds	r3, #1
    3be4:	b2da      	uxtb	r2, r3
    3be6:	4b07      	ldr	r3, [pc, #28]	; (3c04 <flashy_flash3+0xec>)
    3be8:	701a      	strb	r2, [r3, #0]
	if(count > 25)
    3bea:	4b06      	ldr	r3, [pc, #24]	; (3c04 <flashy_flash3+0xec>)
    3bec:	781b      	ldrb	r3, [r3, #0]
    3bee:	2b19      	cmp	r3, #25
    3bf0:	d902      	bls.n	3bf8 <flashy_flash3+0xe0>
	{
		count = 0;
    3bf2:	4b04      	ldr	r3, [pc, #16]	; (3c04 <flashy_flash3+0xec>)
    3bf4:	2200      	movs	r2, #0
    3bf6:	701a      	strb	r2, [r3, #0]
	}
}
    3bf8:	46c0      	nop			; (mov r8, r8)
    3bfa:	46bd      	mov	sp, r7
    3bfc:	bdb0      	pop	{r4, r5, r7, pc}
    3bfe:	46c0      	nop			; (mov r8, r8)
    3c00:	00003c11 	.word	0x00003c11
    3c04:	200001f2 	.word	0x200001f2
    3c08:	20000010 	.word	0x20000010
    3c0c:	00003e89 	.word	0x00003e89

00003c10 <reset_all_lights>:

void reset_all_lights()
{
    3c10:	b580      	push	{r7, lr}
    3c12:	b082      	sub	sp, #8
    3c14:	af00      	add	r7, sp, #0
	for (int i=0;i<8;i++)
    3c16:	2300      	movs	r3, #0
    3c18:	607b      	str	r3, [r7, #4]
    3c1a:	e010      	b.n	3c3e <reset_all_lights+0x2e>
	{
		mcp23017_data.devices[i].outputs.ports[0] = 0x80;
    3c1c:	4a0b      	ldr	r2, [pc, #44]	; (3c4c <reset_all_lights+0x3c>)
    3c1e:	687b      	ldr	r3, [r7, #4]
    3c20:	011b      	lsls	r3, r3, #4
    3c22:	18d3      	adds	r3, r2, r3
    3c24:	3308      	adds	r3, #8
    3c26:	2280      	movs	r2, #128	; 0x80
    3c28:	701a      	strb	r2, [r3, #0]
		mcp23017_data.devices[i].outputs.ports[1] = 0x80;
    3c2a:	4a08      	ldr	r2, [pc, #32]	; (3c4c <reset_all_lights+0x3c>)
    3c2c:	687b      	ldr	r3, [r7, #4]
    3c2e:	011b      	lsls	r3, r3, #4
    3c30:	18d3      	adds	r3, r2, r3
    3c32:	3309      	adds	r3, #9
    3c34:	2280      	movs	r2, #128	; 0x80
    3c36:	701a      	strb	r2, [r3, #0]
	}
}

void reset_all_lights()
{
	for (int i=0;i<8;i++)
    3c38:	687b      	ldr	r3, [r7, #4]
    3c3a:	3301      	adds	r3, #1
    3c3c:	607b      	str	r3, [r7, #4]
    3c3e:	687b      	ldr	r3, [r7, #4]
    3c40:	2b07      	cmp	r3, #7
    3c42:	ddeb      	ble.n	3c1c <reset_all_lights+0xc>
	{
		mcp23017_data.devices[i].outputs.ports[0] = 0x80;
		mcp23017_data.devices[i].outputs.ports[1] = 0x80;
	}
}
    3c44:	46c0      	nop			; (mov r8, r8)
    3c46:	46bd      	mov	sp, r7
    3c48:	b002      	add	sp, #8
    3c4a:	bd80      	pop	{r7, pc}
    3c4c:	200000e0 	.word	0x200000e0

00003c50 <a_okay>:

bool a_okay()
{
    3c50:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c52:	464f      	mov	r7, r9
    3c54:	4646      	mov	r6, r8
    3c56:	b4c0      	push	{r6, r7}
    3c58:	b095      	sub	sp, #84	; 0x54
    3c5a:	af06      	add	r7, sp, #24
	char buffer[32];
	uint8_t states[8];
	mcp23017_read_all_ports(read_data,states);
    3c5c:	2308      	movs	r3, #8
    3c5e:	18fa      	adds	r2, r7, r3
    3c60:	4b81      	ldr	r3, [pc, #516]	; (3e68 <a_okay+0x218>)
    3c62:	0011      	movs	r1, r2
    3c64:	0018      	movs	r0, r3
    3c66:	4b81      	ldr	r3, [pc, #516]	; (3e6c <a_okay+0x21c>)
    3c68:	4798      	blx	r3
	
	bool return_val = true;
    3c6a:	232f      	movs	r3, #47	; 0x2f
    3c6c:	2208      	movs	r2, #8
    3c6e:	4694      	mov	ip, r2
    3c70:	44bc      	add	ip, r7
    3c72:	4463      	add	r3, ip
    3c74:	2201      	movs	r2, #1
    3c76:	701a      	strb	r2, [r3, #0]
	for (int i=0;i<8;i++)
    3c78:	2300      	movs	r3, #0
    3c7a:	633b      	str	r3, [r7, #48]	; 0x30
    3c7c:	e0a2      	b.n	3dc4 <a_okay+0x174>
	{
		if (mcp23017_data.devices[i].should_be_enabled)
    3c7e:	4b7c      	ldr	r3, [pc, #496]	; (3e70 <a_okay+0x220>)
    3c80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    3c82:	0112      	lsls	r2, r2, #4
    3c84:	5cd3      	ldrb	r3, [r2, r3]
    3c86:	2b00      	cmp	r3, #0
    3c88:	d06e      	beq.n	3d68 <a_okay+0x118>
		{
			mcp23017_data.devices[i].output_errors.ports[0] = mcp23017_data.devices[i].outputs.ports[0] - read_data[0][i];
    3c8a:	4a79      	ldr	r2, [pc, #484]	; (3e70 <a_okay+0x220>)
    3c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3c8e:	011b      	lsls	r3, r3, #4
    3c90:	18d3      	adds	r3, r2, r3
    3c92:	3308      	adds	r3, #8
    3c94:	781a      	ldrb	r2, [r3, #0]
    3c96:	4974      	ldr	r1, [pc, #464]	; (3e68 <a_okay+0x218>)
    3c98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3c9a:	18cb      	adds	r3, r1, r3
    3c9c:	781b      	ldrb	r3, [r3, #0]
    3c9e:	1ad3      	subs	r3, r2, r3
    3ca0:	b2d9      	uxtb	r1, r3
    3ca2:	4a73      	ldr	r2, [pc, #460]	; (3e70 <a_okay+0x220>)
    3ca4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3ca6:	011b      	lsls	r3, r3, #4
    3ca8:	18d3      	adds	r3, r2, r3
    3caa:	330c      	adds	r3, #12
    3cac:	1c0a      	adds	r2, r1, #0
    3cae:	701a      	strb	r2, [r3, #0]
			mcp23017_data.devices[i].output_errors.ports[1] = mcp23017_data.devices[i].outputs.ports[1] - read_data[1][i];
    3cb0:	4a6f      	ldr	r2, [pc, #444]	; (3e70 <a_okay+0x220>)
    3cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cb4:	011b      	lsls	r3, r3, #4
    3cb6:	18d3      	adds	r3, r2, r3
    3cb8:	3309      	adds	r3, #9
    3cba:	781a      	ldrb	r2, [r3, #0]
    3cbc:	496a      	ldr	r1, [pc, #424]	; (3e68 <a_okay+0x218>)
    3cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cc0:	18cb      	adds	r3, r1, r3
    3cc2:	3308      	adds	r3, #8
    3cc4:	781b      	ldrb	r3, [r3, #0]
    3cc6:	1ad3      	subs	r3, r2, r3
    3cc8:	b2d9      	uxtb	r1, r3
    3cca:	4a69      	ldr	r2, [pc, #420]	; (3e70 <a_okay+0x220>)
    3ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cce:	011b      	lsls	r3, r3, #4
    3cd0:	18d3      	adds	r3, r2, r3
    3cd2:	330d      	adds	r3, #13
    3cd4:	1c0a      	adds	r2, r1, #0
    3cd6:	701a      	strb	r2, [r3, #0]
			
			if ((mcp23017_data.devices[i].output_errors.ports[0] + mcp23017_data.devices[i].output_errors.ports[1]) > 0)
    3cd8:	4a65      	ldr	r2, [pc, #404]	; (3e70 <a_okay+0x220>)
    3cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cdc:	011b      	lsls	r3, r3, #4
    3cde:	18d3      	adds	r3, r2, r3
    3ce0:	330c      	adds	r3, #12
    3ce2:	781b      	ldrb	r3, [r3, #0]
    3ce4:	0019      	movs	r1, r3
    3ce6:	4a62      	ldr	r2, [pc, #392]	; (3e70 <a_okay+0x220>)
    3ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cea:	011b      	lsls	r3, r3, #4
    3cec:	18d3      	adds	r3, r2, r3
    3cee:	330d      	adds	r3, #13
    3cf0:	781b      	ldrb	r3, [r3, #0]
    3cf2:	18cb      	adds	r3, r1, r3
    3cf4:	2b00      	cmp	r3, #0
    3cf6:	dd06      	ble.n	3d06 <a_okay+0xb6>
			{
				mcp23017_data.devices[i].error_detected = true;
    3cf8:	4a5d      	ldr	r2, [pc, #372]	; (3e70 <a_okay+0x220>)
    3cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3cfc:	011b      	lsls	r3, r3, #4
    3cfe:	18d3      	adds	r3, r2, r3
    3d00:	3302      	adds	r3, #2
    3d02:	2201      	movs	r2, #1
    3d04:	701a      	strb	r2, [r3, #0]
			}
			
			if ((read_data[0][i] & ~0x80) != (mcp23017_data.devices[i].outputs.ports[0] & ~0x80))
    3d06:	4a58      	ldr	r2, [pc, #352]	; (3e68 <a_okay+0x218>)
    3d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d0a:	18d3      	adds	r3, r2, r3
    3d0c:	781a      	ldrb	r2, [r3, #0]
    3d0e:	4958      	ldr	r1, [pc, #352]	; (3e70 <a_okay+0x220>)
    3d10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d12:	011b      	lsls	r3, r3, #4
    3d14:	18cb      	adds	r3, r1, r3
    3d16:	3308      	adds	r3, #8
    3d18:	781b      	ldrb	r3, [r3, #0]
    3d1a:	4053      	eors	r3, r2
    3d1c:	b2db      	uxtb	r3, r3
    3d1e:	001a      	movs	r2, r3
    3d20:	2380      	movs	r3, #128	; 0x80
    3d22:	439a      	bics	r2, r3
    3d24:	1e13      	subs	r3, r2, #0
    3d26:	d006      	beq.n	3d36 <a_okay+0xe6>
			{
				return_val = false;
    3d28:	232f      	movs	r3, #47	; 0x2f
    3d2a:	2208      	movs	r2, #8
    3d2c:	4694      	mov	ip, r2
    3d2e:	44bc      	add	ip, r7
    3d30:	4463      	add	r3, ip
    3d32:	2200      	movs	r2, #0
    3d34:	701a      	strb	r2, [r3, #0]
			}
			if ((read_data[1][i] & ~0x80) != (mcp23017_data.devices[i].outputs.ports[1] & ~0x80))
    3d36:	4a4c      	ldr	r2, [pc, #304]	; (3e68 <a_okay+0x218>)
    3d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d3a:	18d3      	adds	r3, r2, r3
    3d3c:	3308      	adds	r3, #8
    3d3e:	781a      	ldrb	r2, [r3, #0]
    3d40:	494b      	ldr	r1, [pc, #300]	; (3e70 <a_okay+0x220>)
    3d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d44:	011b      	lsls	r3, r3, #4
    3d46:	18cb      	adds	r3, r1, r3
    3d48:	3309      	adds	r3, #9
    3d4a:	781b      	ldrb	r3, [r3, #0]
    3d4c:	4053      	eors	r3, r2
    3d4e:	b2db      	uxtb	r3, r3
    3d50:	001a      	movs	r2, r3
    3d52:	2380      	movs	r3, #128	; 0x80
    3d54:	439a      	bics	r2, r3
    3d56:	1e13      	subs	r3, r2, #0
    3d58:	d006      	beq.n	3d68 <a_okay+0x118>
			{
				return_val = false;
    3d5a:	232f      	movs	r3, #47	; 0x2f
    3d5c:	2208      	movs	r2, #8
    3d5e:	4694      	mov	ip, r2
    3d60:	44bc      	add	ip, r7
    3d62:	4463      	add	r3, ip
    3d64:	2200      	movs	r2, #0
    3d66:	701a      	strb	r2, [r3, #0]
			}
		}
		mcp23017_data.devices[i].status = states[i];
    3d68:	2308      	movs	r3, #8
    3d6a:	18fa      	adds	r2, r7, r3
    3d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d6e:	18d3      	adds	r3, r2, r3
    3d70:	7819      	ldrb	r1, [r3, #0]
    3d72:	4a3f      	ldr	r2, [pc, #252]	; (3e70 <a_okay+0x220>)
    3d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d76:	011b      	lsls	r3, r3, #4
    3d78:	18d3      	adds	r3, r2, r3
    3d7a:	3303      	adds	r3, #3
    3d7c:	1c0a      	adds	r2, r1, #0
    3d7e:	701a      	strb	r2, [r3, #0]
		sprintf(buffer,"ADDR: %d -> %d\n",i,mcp23017_data.devices[i].status);
    3d80:	4a3b      	ldr	r2, [pc, #236]	; (3e70 <a_okay+0x220>)
    3d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3d84:	011b      	lsls	r3, r3, #4
    3d86:	18d3      	adds	r3, r2, r3
    3d88:	3303      	adds	r3, #3
    3d8a:	781b      	ldrb	r3, [r3, #0]
    3d8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    3d8e:	4939      	ldr	r1, [pc, #228]	; (3e74 <a_okay+0x224>)
    3d90:	2008      	movs	r0, #8
    3d92:	2408      	movs	r4, #8
    3d94:	46a4      	mov	ip, r4
    3d96:	44bc      	add	ip, r7
    3d98:	4460      	add	r0, ip
    3d9a:	4c37      	ldr	r4, [pc, #220]	; (3e78 <a_okay+0x228>)
    3d9c:	47a0      	blx	r4
		ble_uart_write(buffer);
    3d9e:	2308      	movs	r3, #8
    3da0:	2208      	movs	r2, #8
    3da2:	4694      	mov	ip, r2
    3da4:	44bc      	add	ip, r7
    3da6:	4463      	add	r3, ip
    3da8:	0018      	movs	r0, r3
    3daa:	4b34      	ldr	r3, [pc, #208]	; (3e7c <a_okay+0x22c>)
    3dac:	4798      	blx	r3
		uart_write(buffer);
    3dae:	2308      	movs	r3, #8
    3db0:	2208      	movs	r2, #8
    3db2:	4694      	mov	ip, r2
    3db4:	44bc      	add	ip, r7
    3db6:	4463      	add	r3, ip
    3db8:	0018      	movs	r0, r3
    3dba:	4b31      	ldr	r3, [pc, #196]	; (3e80 <a_okay+0x230>)
    3dbc:	4798      	blx	r3
	char buffer[32];
	uint8_t states[8];
	mcp23017_read_all_ports(read_data,states);
	
	bool return_val = true;
	for (int i=0;i<8;i++)
    3dbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3dc0:	3301      	adds	r3, #1
    3dc2:	633b      	str	r3, [r7, #48]	; 0x30
    3dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    3dc6:	2b07      	cmp	r3, #7
    3dc8:	dc00      	bgt.n	3dcc <a_okay+0x17c>
    3dca:	e758      	b.n	3c7e <a_okay+0x2e>
		mcp23017_data.devices[i].status = states[i];
		sprintf(buffer,"ADDR: %d -> %d\n",i,mcp23017_data.devices[i].status);
		ble_uart_write(buffer);
		uart_write(buffer);
	}
	sprintf(buffer,"ERR: %d%d%d%d%d%d%d%d\r\n",mcp23017_data.devices[7].error_detected,mcp23017_data.devices[6].error_detected,mcp23017_data.devices[5].error_detected,mcp23017_data.devices[4].error_detected,mcp23017_data.devices[3].error_detected,mcp23017_data.devices[2].error_detected,mcp23017_data.devices[1].error_detected,mcp23017_data.devices[0].error_detected);
    3dcc:	4b28      	ldr	r3, [pc, #160]	; (3e70 <a_okay+0x220>)
    3dce:	2272      	movs	r2, #114	; 0x72
    3dd0:	5c9b      	ldrb	r3, [r3, r2]
    3dd2:	607b      	str	r3, [r7, #4]
    3dd4:	4b26      	ldr	r3, [pc, #152]	; (3e70 <a_okay+0x220>)
    3dd6:	2262      	movs	r2, #98	; 0x62
    3dd8:	5c9b      	ldrb	r3, [r3, r2]
    3dda:	603b      	str	r3, [r7, #0]
    3ddc:	4b24      	ldr	r3, [pc, #144]	; (3e70 <a_okay+0x220>)
    3dde:	2252      	movs	r2, #82	; 0x52
    3de0:	5c9b      	ldrb	r3, [r3, r2]
    3de2:	001c      	movs	r4, r3
    3de4:	4b22      	ldr	r3, [pc, #136]	; (3e70 <a_okay+0x220>)
    3de6:	2242      	movs	r2, #66	; 0x42
    3de8:	5c9b      	ldrb	r3, [r3, r2]
    3dea:	001d      	movs	r5, r3
    3dec:	4b20      	ldr	r3, [pc, #128]	; (3e70 <a_okay+0x220>)
    3dee:	2232      	movs	r2, #50	; 0x32
    3df0:	5c9b      	ldrb	r3, [r3, r2]
    3df2:	001e      	movs	r6, r3
    3df4:	4b1e      	ldr	r3, [pc, #120]	; (3e70 <a_okay+0x220>)
    3df6:	2222      	movs	r2, #34	; 0x22
    3df8:	5c9b      	ldrb	r3, [r3, r2]
    3dfa:	001a      	movs	r2, r3
    3dfc:	4b1c      	ldr	r3, [pc, #112]	; (3e70 <a_okay+0x220>)
    3dfe:	7c9b      	ldrb	r3, [r3, #18]
    3e00:	469c      	mov	ip, r3
    3e02:	4b1b      	ldr	r3, [pc, #108]	; (3e70 <a_okay+0x220>)
    3e04:	789b      	ldrb	r3, [r3, #2]
    3e06:	4699      	mov	r9, r3
    3e08:	491e      	ldr	r1, [pc, #120]	; (3e84 <a_okay+0x234>)
    3e0a:	2008      	movs	r0, #8
    3e0c:	2308      	movs	r3, #8
    3e0e:	4698      	mov	r8, r3
    3e10:	44b8      	add	r8, r7
    3e12:	4440      	add	r0, r8
    3e14:	464b      	mov	r3, r9
    3e16:	9305      	str	r3, [sp, #20]
    3e18:	4663      	mov	r3, ip
    3e1a:	9304      	str	r3, [sp, #16]
    3e1c:	9203      	str	r2, [sp, #12]
    3e1e:	9602      	str	r6, [sp, #8]
    3e20:	9501      	str	r5, [sp, #4]
    3e22:	9400      	str	r4, [sp, #0]
    3e24:	683b      	ldr	r3, [r7, #0]
    3e26:	687a      	ldr	r2, [r7, #4]
    3e28:	4c13      	ldr	r4, [pc, #76]	; (3e78 <a_okay+0x228>)
    3e2a:	47a0      	blx	r4
	ble_uart_write(buffer);
    3e2c:	2308      	movs	r3, #8
    3e2e:	2208      	movs	r2, #8
    3e30:	4694      	mov	ip, r2
    3e32:	44bc      	add	ip, r7
    3e34:	4463      	add	r3, ip
    3e36:	0018      	movs	r0, r3
    3e38:	4b10      	ldr	r3, [pc, #64]	; (3e7c <a_okay+0x22c>)
    3e3a:	4798      	blx	r3
	uart_write(buffer);
    3e3c:	2308      	movs	r3, #8
    3e3e:	2208      	movs	r2, #8
    3e40:	4694      	mov	ip, r2
    3e42:	44bc      	add	ip, r7
    3e44:	4463      	add	r3, ip
    3e46:	0018      	movs	r0, r3
    3e48:	4b0d      	ldr	r3, [pc, #52]	; (3e80 <a_okay+0x230>)
    3e4a:	4798      	blx	r3
	
	return return_val;
    3e4c:	232f      	movs	r3, #47	; 0x2f
    3e4e:	2208      	movs	r2, #8
    3e50:	4694      	mov	ip, r2
    3e52:	44bc      	add	ip, r7
    3e54:	4463      	add	r3, ip
    3e56:	781b      	ldrb	r3, [r3, #0]
}
    3e58:	0018      	movs	r0, r3
    3e5a:	46bd      	mov	sp, r7
    3e5c:	b00f      	add	sp, #60	; 0x3c
    3e5e:	bc0c      	pop	{r2, r3}
    3e60:	4690      	mov	r8, r2
    3e62:	4699      	mov	r9, r3
    3e64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3e66:	46c0      	nop			; (mov r8, r8)
    3e68:	2000031c 	.word	0x2000031c
    3e6c:	00004575 	.word	0x00004575
    3e70:	200000e0 	.word	0x200000e0
    3e74:	00009f2c 	.word	0x00009f2c
    3e78:	00008869 	.word	0x00008869
    3e7c:	0000202d 	.word	0x0000202d
    3e80:	0000561d 	.word	0x0000561d
    3e84:	00009f3c 	.word	0x00009f3c

00003e88 <configure_pin>:

void configure_pin(uint8_t port, uint8_t addr, uint8_t pin, bool value)
{
    3e88:	b5b0      	push	{r4, r5, r7, lr}
    3e8a:	b082      	sub	sp, #8
    3e8c:	af00      	add	r7, sp, #0
    3e8e:	0005      	movs	r5, r0
    3e90:	000c      	movs	r4, r1
    3e92:	0010      	movs	r0, r2
    3e94:	0019      	movs	r1, r3
    3e96:	1dfb      	adds	r3, r7, #7
    3e98:	1c2a      	adds	r2, r5, #0
    3e9a:	701a      	strb	r2, [r3, #0]
    3e9c:	1dbb      	adds	r3, r7, #6
    3e9e:	1c22      	adds	r2, r4, #0
    3ea0:	701a      	strb	r2, [r3, #0]
    3ea2:	1d7b      	adds	r3, r7, #5
    3ea4:	1c02      	adds	r2, r0, #0
    3ea6:	701a      	strb	r2, [r3, #0]
    3ea8:	1d3b      	adds	r3, r7, #4
    3eaa:	1c0a      	adds	r2, r1, #0
    3eac:	701a      	strb	r2, [r3, #0]
	if(value)
    3eae:	1d3b      	adds	r3, r7, #4
    3eb0:	781b      	ldrb	r3, [r3, #0]
    3eb2:	2b00      	cmp	r3, #0
    3eb4:	d01f      	beq.n	3ef6 <configure_pin+0x6e>
	{
		mcp23017_data.devices[addr].outputs.ports[port] |= (1 << pin);
    3eb6:	1dbb      	adds	r3, r7, #6
    3eb8:	781a      	ldrb	r2, [r3, #0]
    3eba:	1dfb      	adds	r3, r7, #7
    3ebc:	781b      	ldrb	r3, [r3, #0]
    3ebe:	1db9      	adds	r1, r7, #6
    3ec0:	7808      	ldrb	r0, [r1, #0]
    3ec2:	1df9      	adds	r1, r7, #7
    3ec4:	7809      	ldrb	r1, [r1, #0]
    3ec6:	4c1e      	ldr	r4, [pc, #120]	; (3f40 <configure_pin+0xb8>)
    3ec8:	0100      	lsls	r0, r0, #4
    3eca:	1820      	adds	r0, r4, r0
    3ecc:	1841      	adds	r1, r0, r1
    3ece:	3108      	adds	r1, #8
    3ed0:	7809      	ldrb	r1, [r1, #0]
    3ed2:	b248      	sxtb	r0, r1
    3ed4:	1d79      	adds	r1, r7, #5
    3ed6:	7809      	ldrb	r1, [r1, #0]
    3ed8:	2401      	movs	r4, #1
    3eda:	408c      	lsls	r4, r1
    3edc:	0021      	movs	r1, r4
    3ede:	b249      	sxtb	r1, r1
    3ee0:	4301      	orrs	r1, r0
    3ee2:	b249      	sxtb	r1, r1
    3ee4:	b2c8      	uxtb	r0, r1
    3ee6:	4916      	ldr	r1, [pc, #88]	; (3f40 <configure_pin+0xb8>)
    3ee8:	0112      	lsls	r2, r2, #4
    3eea:	188a      	adds	r2, r1, r2
    3eec:	18d3      	adds	r3, r2, r3
    3eee:	3308      	adds	r3, #8
    3ef0:	1c02      	adds	r2, r0, #0
    3ef2:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		mcp23017_data.devices[addr].outputs.ports[port] &= ~(1 << pin);
	}
}
    3ef4:	e020      	b.n	3f38 <configure_pin+0xb0>
	{
		mcp23017_data.devices[addr].outputs.ports[port] |= (1 << pin);
	}
	else
	{
		mcp23017_data.devices[addr].outputs.ports[port] &= ~(1 << pin);
    3ef6:	1dbb      	adds	r3, r7, #6
    3ef8:	781a      	ldrb	r2, [r3, #0]
    3efa:	1dfb      	adds	r3, r7, #7
    3efc:	781b      	ldrb	r3, [r3, #0]
    3efe:	1db9      	adds	r1, r7, #6
    3f00:	7808      	ldrb	r0, [r1, #0]
    3f02:	1df9      	adds	r1, r7, #7
    3f04:	7809      	ldrb	r1, [r1, #0]
    3f06:	4c0e      	ldr	r4, [pc, #56]	; (3f40 <configure_pin+0xb8>)
    3f08:	0100      	lsls	r0, r0, #4
    3f0a:	1820      	adds	r0, r4, r0
    3f0c:	1841      	adds	r1, r0, r1
    3f0e:	3108      	adds	r1, #8
    3f10:	7809      	ldrb	r1, [r1, #0]
    3f12:	b249      	sxtb	r1, r1
    3f14:	1d78      	adds	r0, r7, #5
    3f16:	7800      	ldrb	r0, [r0, #0]
    3f18:	2401      	movs	r4, #1
    3f1a:	4084      	lsls	r4, r0
    3f1c:	0020      	movs	r0, r4
    3f1e:	b240      	sxtb	r0, r0
    3f20:	43c0      	mvns	r0, r0
    3f22:	b240      	sxtb	r0, r0
    3f24:	4001      	ands	r1, r0
    3f26:	b249      	sxtb	r1, r1
    3f28:	b2c8      	uxtb	r0, r1
    3f2a:	4905      	ldr	r1, [pc, #20]	; (3f40 <configure_pin+0xb8>)
    3f2c:	0112      	lsls	r2, r2, #4
    3f2e:	188a      	adds	r2, r1, r2
    3f30:	18d3      	adds	r3, r2, r3
    3f32:	3308      	adds	r3, #8
    3f34:	1c02      	adds	r2, r0, #0
    3f36:	701a      	strb	r2, [r3, #0]
	}
}
    3f38:	46c0      	nop			; (mov r8, r8)
    3f3a:	46bd      	mov	sp, r7
    3f3c:	b002      	add	sp, #8
    3f3e:	bdb0      	pop	{r4, r5, r7, pc}
    3f40:	200000e0 	.word	0x200000e0

00003f44 <mcp23017_check_all>:
		mcp23017_data.devices[i].status = STATUS_OK;
	}
}

void mcp23017_check_all()
{
    3f44:	b590      	push	{r4, r7, lr}
    3f46:	b08b      	sub	sp, #44	; 0x2c
    3f48:	af00      	add	r7, sp, #0
	bool returnVal = false;
    3f4a:	2327      	movs	r3, #39	; 0x27
    3f4c:	18fb      	adds	r3, r7, r3
    3f4e:	2200      	movs	r2, #0
    3f50:	701a      	strb	r2, [r3, #0]
	uint8_t buffer[32];
	for (int i=0;i<8;i++)
    3f52:	2300      	movs	r3, #0
    3f54:	623b      	str	r3, [r7, #32]
    3f56:	e025      	b.n	3fa4 <mcp23017_check_all+0x60>
	{
		if (mcp23017_data.devices[i].should_be_enabled & mcp23017_data.devices[i].status != STATUS_OK)
    3f58:	4b1c      	ldr	r3, [pc, #112]	; (3fcc <mcp23017_check_all+0x88>)
    3f5a:	6a3a      	ldr	r2, [r7, #32]
    3f5c:	0112      	lsls	r2, r2, #4
    3f5e:	5cd3      	ldrb	r3, [r2, r3]
    3f60:	0019      	movs	r1, r3
    3f62:	4a1a      	ldr	r2, [pc, #104]	; (3fcc <mcp23017_check_all+0x88>)
    3f64:	6a3b      	ldr	r3, [r7, #32]
    3f66:	011b      	lsls	r3, r3, #4
    3f68:	18d3      	adds	r3, r2, r3
    3f6a:	3303      	adds	r3, #3
    3f6c:	781b      	ldrb	r3, [r3, #0]
    3f6e:	1e5a      	subs	r2, r3, #1
    3f70:	4193      	sbcs	r3, r2
    3f72:	b2db      	uxtb	r3, r3
    3f74:	400b      	ands	r3, r1
    3f76:	d012      	beq.n	3f9e <mcp23017_check_all+0x5a>
		{
			sprintf(buffer,"E: %d - %d\n",i,mcp23017_data.devices[i].status);
    3f78:	4a14      	ldr	r2, [pc, #80]	; (3fcc <mcp23017_check_all+0x88>)
    3f7a:	6a3b      	ldr	r3, [r7, #32]
    3f7c:	011b      	lsls	r3, r3, #4
    3f7e:	18d3      	adds	r3, r2, r3
    3f80:	3303      	adds	r3, #3
    3f82:	781b      	ldrb	r3, [r3, #0]
    3f84:	6a3a      	ldr	r2, [r7, #32]
    3f86:	4912      	ldr	r1, [pc, #72]	; (3fd0 <mcp23017_check_all+0x8c>)
    3f88:	0038      	movs	r0, r7
    3f8a:	4c12      	ldr	r4, [pc, #72]	; (3fd4 <mcp23017_check_all+0x90>)
    3f8c:	47a0      	blx	r4
			ble_uart_write(buffer);
    3f8e:	003b      	movs	r3, r7
    3f90:	0018      	movs	r0, r3
    3f92:	4b11      	ldr	r3, [pc, #68]	; (3fd8 <mcp23017_check_all+0x94>)
    3f94:	4798      	blx	r3
			returnVal = true;
    3f96:	2327      	movs	r3, #39	; 0x27
    3f98:	18fb      	adds	r3, r7, r3
    3f9a:	2201      	movs	r2, #1
    3f9c:	701a      	strb	r2, [r3, #0]

void mcp23017_check_all()
{
	bool returnVal = false;
	uint8_t buffer[32];
	for (int i=0;i<8;i++)
    3f9e:	6a3b      	ldr	r3, [r7, #32]
    3fa0:	3301      	adds	r3, #1
    3fa2:	623b      	str	r3, [r7, #32]
    3fa4:	6a3b      	ldr	r3, [r7, #32]
    3fa6:	2b07      	cmp	r3, #7
    3fa8:	ddd6      	ble.n	3f58 <mcp23017_check_all+0x14>
			sprintf(buffer,"E: %d - %d\n",i,mcp23017_data.devices[i].status);
			ble_uart_write(buffer);
			returnVal = true;
		}
	}
	if (!returnVal)
    3faa:	2327      	movs	r3, #39	; 0x27
    3fac:	18fb      	adds	r3, r7, r3
    3fae:	781b      	ldrb	r3, [r3, #0]
    3fb0:	2201      	movs	r2, #1
    3fb2:	4053      	eors	r3, r2
    3fb4:	b2db      	uxtb	r3, r3
    3fb6:	2b00      	cmp	r3, #0
    3fb8:	d003      	beq.n	3fc2 <mcp23017_check_all+0x7e>
	{
		ble_uart_write("ALL OK");
    3fba:	4b08      	ldr	r3, [pc, #32]	; (3fdc <mcp23017_check_all+0x98>)
    3fbc:	0018      	movs	r0, r3
    3fbe:	4b06      	ldr	r3, [pc, #24]	; (3fd8 <mcp23017_check_all+0x94>)
    3fc0:	4798      	blx	r3
	}
    3fc2:	46c0      	nop			; (mov r8, r8)
    3fc4:	46bd      	mov	sp, r7
    3fc6:	b00b      	add	sp, #44	; 0x2c
    3fc8:	bd90      	pop	{r4, r7, pc}
    3fca:	46c0      	nop			; (mov r8, r8)
    3fcc:	200000e0 	.word	0x200000e0
    3fd0:	00009f54 	.word	0x00009f54
    3fd4:	00008869 	.word	0x00008869
    3fd8:	0000202d 	.word	0x0000202d
    3fdc:	00009f60 	.word	0x00009f60

00003fe0 <i2c_master_is_syncing>:
 * \retval true   Module is busy synchronizing
 * \retval false  Module is not synchronizing
 */
static inline bool i2c_master_is_syncing (
		const struct i2c_master_module *const module)
{
    3fe0:	b580      	push	{r7, lr}
    3fe2:	b084      	sub	sp, #16
    3fe4:	af00      	add	r7, sp, #0
    3fe6:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    3fe8:	687b      	ldr	r3, [r7, #4]
    3fea:	681b      	ldr	r3, [r3, #0]
    3fec:	60fb      	str	r3, [r7, #12]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    3fee:	68fb      	ldr	r3, [r7, #12]
    3ff0:	69db      	ldr	r3, [r3, #28]
    3ff2:	2207      	movs	r2, #7
    3ff4:	4013      	ands	r3, r2
    3ff6:	1e5a      	subs	r2, r3, #1
    3ff8:	4193      	sbcs	r3, r2
    3ffa:	b2db      	uxtb	r3, r3
#else
#  error Unknown SERCOM SYNCBUSY scheme!
#endif
}
    3ffc:	0018      	movs	r0, r3
    3ffe:	46bd      	mov	sp, r7
    4000:	b004      	add	sp, #16
    4002:	bd80      	pop	{r7, pc}

00004004 <_i2c_master_wait_for_sync>:
 *
 * \param[in]  module  Pointer to software module structure
 */
static void _i2c_master_wait_for_sync(
		const struct i2c_master_module *const module)
{
    4004:	b580      	push	{r7, lr}
    4006:	b082      	sub	sp, #8
    4008:	af00      	add	r7, sp, #0
    400a:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    400c:	46c0      	nop			; (mov r8, r8)
    400e:	687b      	ldr	r3, [r7, #4]
    4010:	0018      	movs	r0, r3
    4012:	4b04      	ldr	r3, [pc, #16]	; (4024 <_i2c_master_wait_for_sync+0x20>)
    4014:	4798      	blx	r3
    4016:	1e03      	subs	r3, r0, #0
    4018:	d1f9      	bne.n	400e <_i2c_master_wait_for_sync+0xa>
		/* Wait for I2C module to sync. */
	}
}
    401a:	46c0      	nop			; (mov r8, r8)
    401c:	46bd      	mov	sp, r7
    401e:	b002      	add	sp, #8
    4020:	bd80      	pop	{r7, pc}
    4022:	46c0      	nop			; (mov r8, r8)
    4024:	00003fe1 	.word	0x00003fe1

00004028 <i2c_master_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration structure to be initiated
 */
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
    4028:	b580      	push	{r7, lr}
    402a:	b082      	sub	sp, #8
    402c:	af00      	add	r7, sp, #0
    402e:	6078      	str	r0, [r7, #4]
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    4030:	687b      	ldr	r3, [r7, #4]
    4032:	2264      	movs	r2, #100	; 0x64
    4034:	601a      	str	r2, [r3, #0]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    4036:	687b      	ldr	r3, [r7, #4]
    4038:	4a1b      	ldr	r2, [pc, #108]	; (40a8 <i2c_master_get_config_defaults+0x80>)
    403a:	605a      	str	r2, [r3, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    403c:	687b      	ldr	r3, [r7, #4]
    403e:	2200      	movs	r2, #0
    4040:	609a      	str	r2, [r3, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    4042:	687b      	ldr	r3, [r7, #4]
    4044:	2200      	movs	r2, #0
    4046:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    4048:	687b      	ldr	r3, [r7, #4]
    404a:	2200      	movs	r2, #0
    404c:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    404e:	687b      	ldr	r3, [r7, #4]
    4050:	2280      	movs	r2, #128	; 0x80
    4052:	0392      	lsls	r2, r2, #14
    4054:	611a      	str	r2, [r3, #16]
	config->buffer_timeout   = 65535;
    4056:	687b      	ldr	r3, [r7, #4]
    4058:	2201      	movs	r2, #1
    405a:	4252      	negs	r2, r2
    405c:	82da      	strh	r2, [r3, #22]
	config->unknown_bus_state_timeout = 65535;
    405e:	687b      	ldr	r3, [r7, #4]
    4060:	2201      	movs	r2, #1
    4062:	4252      	negs	r2, r2
    4064:	829a      	strh	r2, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    4066:	687b      	ldr	r3, [r7, #4]
    4068:	2200      	movs	r2, #0
    406a:	61da      	str	r2, [r3, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    406c:	687b      	ldr	r3, [r7, #4]
    406e:	2200      	movs	r2, #0
    4070:	621a      	str	r2, [r3, #32]
	config->scl_low_timeout  = false;
    4072:	687b      	ldr	r3, [r7, #4]
    4074:	2224      	movs	r2, #36	; 0x24
    4076:	2100      	movs	r1, #0
    4078:	5499      	strb	r1, [r3, r2]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    407a:	687b      	ldr	r3, [r7, #4]
    407c:	2200      	movs	r2, #0
    407e:	629a      	str	r2, [r3, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    4080:	687b      	ldr	r3, [r7, #4]
    4082:	222c      	movs	r2, #44	; 0x2c
    4084:	2100      	movs	r1, #0
    4086:	5499      	strb	r1, [r3, r2]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    4088:	687b      	ldr	r3, [r7, #4]
    408a:	222d      	movs	r2, #45	; 0x2d
    408c:	2100      	movs	r1, #0
    408e:	5499      	strb	r1, [r3, r2]
	config->master_scl_low_extend_timeout  = false;
    4090:	687b      	ldr	r3, [r7, #4]
    4092:	222e      	movs	r2, #46	; 0x2e
    4094:	2100      	movs	r1, #0
    4096:	5499      	strb	r1, [r3, r2]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    4098:	687b      	ldr	r3, [r7, #4]
    409a:	22d7      	movs	r2, #215	; 0xd7
    409c:	861a      	strh	r2, [r3, #48]	; 0x30
}
    409e:	46c0      	nop			; (mov r8, r8)
    40a0:	46bd      	mov	sp, r7
    40a2:	b002      	add	sp, #8
    40a4:	bd80      	pop	{r7, pc}
    40a6:	46c0      	nop			; (mov r8, r8)
    40a8:	00000d48 	.word	0x00000d48

000040ac <i2c_master_enable>:
 *
 * \param[in]  module  Pointer to the software module struct
 */
static inline void i2c_master_enable(
		const struct i2c_master_module *const module)
{
    40ac:	b580      	push	{r7, lr}
    40ae:	b084      	sub	sp, #16
    40b0:	af00      	add	r7, sp, #0
    40b2:	6078      	str	r0, [r7, #4]
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    40b4:	687b      	ldr	r3, [r7, #4]
    40b6:	681b      	ldr	r3, [r3, #0]
    40b8:	60bb      	str	r3, [r7, #8]

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
    40ba:	2300      	movs	r3, #0
    40bc:	60fb      	str	r3, [r7, #12]

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);
    40be:	687b      	ldr	r3, [r7, #4]
    40c0:	0018      	movs	r0, r3
    40c2:	4b10      	ldr	r3, [pc, #64]	; (4104 <i2c_master_enable+0x58>)
    40c4:	4798      	blx	r3

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    40c6:	68bb      	ldr	r3, [r7, #8]
    40c8:	681b      	ldr	r3, [r3, #0]
    40ca:	2202      	movs	r2, #2
    40cc:	431a      	orrs	r2, r3
    40ce:	68bb      	ldr	r3, [r7, #8]
    40d0:	601a      	str	r2, [r3, #0]
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    40d2:	e00c      	b.n	40ee <i2c_master_enable+0x42>
		timeout_counter++;
    40d4:	68fb      	ldr	r3, [r7, #12]
    40d6:	3301      	adds	r3, #1
    40d8:	60fb      	str	r3, [r7, #12]
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    40da:	687b      	ldr	r3, [r7, #4]
    40dc:	88db      	ldrh	r3, [r3, #6]
    40de:	1e1a      	subs	r2, r3, #0
    40e0:	68fb      	ldr	r3, [r7, #12]
    40e2:	429a      	cmp	r2, r3
    40e4:	d803      	bhi.n	40ee <i2c_master_enable+0x42>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    40e6:	68bb      	ldr	r3, [r7, #8]
    40e8:	2210      	movs	r2, #16
    40ea:	835a      	strh	r2, [r3, #26]
			/* Workaround #1 */
			return;
    40ec:	e006      	b.n	40fc <i2c_master_enable+0x50>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    40ee:	68bb      	ldr	r3, [r7, #8]
    40f0:	8b5b      	ldrh	r3, [r3, #26]
    40f2:	b29b      	uxth	r3, r3
    40f4:	001a      	movs	r2, r3
    40f6:	2310      	movs	r3, #16
    40f8:	4013      	ands	r3, r2
    40fa:	d0eb      	beq.n	40d4 <i2c_master_enable+0x28>
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
			/* Workaround #1 */
			return;
		}
	}
}
    40fc:	46bd      	mov	sp, r7
    40fe:	b004      	add	sp, #16
    4100:	bd80      	pop	{r7, pc}
    4102:	46c0      	nop			; (mov r8, r8)
    4104:	00004005 	.word	0x00004005

00004108 <configure_i2c_master>:
 */ 

#include "i2c.h"

void configure_i2c_master(void)
{
    4108:	b580      	push	{r7, lr}
    410a:	b08e      	sub	sp, #56	; 0x38
    410c:	af00      	add	r7, sp, #0
	/* Initialize config structure and software module. */
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
    410e:	1d3b      	adds	r3, r7, #4
    4110:	0018      	movs	r0, r3
    4112:	4b0e      	ldr	r3, [pc, #56]	; (414c <configure_i2c_master+0x44>)
    4114:	4798      	blx	r3
	/* Change buffer timeout to something longer. */
	config_i2c_master.buffer_timeout = 100;
    4116:	1d3b      	adds	r3, r7, #4
    4118:	2264      	movs	r2, #100	; 0x64
    411a:	82da      	strh	r2, [r3, #22]
	config_i2c_master.baud_rate = I2C_MASTER_BAUD_RATE_100KHZ;
    411c:	1d3b      	adds	r3, r7, #4
    411e:	2264      	movs	r2, #100	; 0x64
    4120:	601a      	str	r2, [r3, #0]
	config_i2c_master.pinmux_pad0 = PINMUX_PA22C_SERCOM3_PAD0;
    4122:	1d3b      	adds	r3, r7, #4
    4124:	4a0a      	ldr	r2, [pc, #40]	; (4150 <configure_i2c_master+0x48>)
    4126:	61da      	str	r2, [r3, #28]
	config_i2c_master.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1;
    4128:	1d3b      	adds	r3, r7, #4
    412a:	4a0a      	ldr	r2, [pc, #40]	; (4154 <configure_i2c_master+0x4c>)
    412c:	621a      	str	r2, [r3, #32]
	/* Initialize and enable device with config. */
	i2c_master_init(&i2c_master_instance, SERCOM3, &config_i2c_master);
    412e:	1d3a      	adds	r2, r7, #4
    4130:	4909      	ldr	r1, [pc, #36]	; (4158 <configure_i2c_master+0x50>)
    4132:	4b0a      	ldr	r3, [pc, #40]	; (415c <configure_i2c_master+0x54>)
    4134:	0018      	movs	r0, r3
    4136:	4b0a      	ldr	r3, [pc, #40]	; (4160 <configure_i2c_master+0x58>)
    4138:	4798      	blx	r3
	i2c_master_enable(&i2c_master_instance);
    413a:	4b08      	ldr	r3, [pc, #32]	; (415c <configure_i2c_master+0x54>)
    413c:	0018      	movs	r0, r3
    413e:	4b09      	ldr	r3, [pc, #36]	; (4164 <configure_i2c_master+0x5c>)
    4140:	4798      	blx	r3
}
    4142:	46c0      	nop			; (mov r8, r8)
    4144:	46bd      	mov	sp, r7
    4146:	b00e      	add	sp, #56	; 0x38
    4148:	bd80      	pop	{r7, pc}
    414a:	46c0      	nop			; (mov r8, r8)
    414c:	00004029 	.word	0x00004029
    4150:	00160002 	.word	0x00160002
    4154:	00170002 	.word	0x00170002
    4158:	42001400 	.word	0x42001400
    415c:	200003f4 	.word	0x200003f4
    4160:	00001241 	.word	0x00001241
    4164:	000040ad 	.word	0x000040ad

00004168 <i2c_write>:

uint8_t i2c_write(uint8_t address,uint8_t* data, uint8_t data_size)
{
    4168:	b580      	push	{r7, lr}
    416a:	b086      	sub	sp, #24
    416c:	af00      	add	r7, sp, #0
    416e:	6039      	str	r1, [r7, #0]
    4170:	0011      	movs	r1, r2
    4172:	1dfb      	adds	r3, r7, #7
    4174:	1c02      	adds	r2, r0, #0
    4176:	701a      	strb	r2, [r3, #0]
    4178:	1dbb      	adds	r3, r7, #6
    417a:	1c0a      	adds	r2, r1, #0
    417c:	701a      	strb	r2, [r3, #0]
	struct i2c_master_packet packet = {
    417e:	1dfb      	adds	r3, r7, #7
    4180:	781b      	ldrb	r3, [r3, #0]
    4182:	b29a      	uxth	r2, r3
    4184:	2308      	movs	r3, #8
    4186:	18fb      	adds	r3, r7, r3
    4188:	801a      	strh	r2, [r3, #0]
    418a:	1dbb      	adds	r3, r7, #6
    418c:	781b      	ldrb	r3, [r3, #0]
    418e:	b29a      	uxth	r2, r3
    4190:	2308      	movs	r3, #8
    4192:	18fb      	adds	r3, r7, r3
    4194:	805a      	strh	r2, [r3, #2]
    4196:	2308      	movs	r3, #8
    4198:	18fb      	adds	r3, r7, r3
    419a:	683a      	ldr	r2, [r7, #0]
    419c:	605a      	str	r2, [r3, #4]
    419e:	2308      	movs	r3, #8
    41a0:	18fb      	adds	r3, r7, r3
    41a2:	2200      	movs	r2, #0
    41a4:	721a      	strb	r2, [r3, #8]
    41a6:	2308      	movs	r3, #8
    41a8:	18fb      	adds	r3, r7, r3
    41aa:	2200      	movs	r2, #0
    41ac:	725a      	strb	r2, [r3, #9]
    41ae:	2308      	movs	r3, #8
    41b0:	18fb      	adds	r3, r7, r3
    41b2:	2200      	movs	r2, #0
    41b4:	729a      	strb	r2, [r3, #10]
		.data        = data,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	uint16_t timeout = 0;
    41b6:	2316      	movs	r3, #22
    41b8:	18fb      	adds	r3, r7, r3
    41ba:	2200      	movs	r2, #0
    41bc:	801a      	strh	r2, [r3, #0]

	return i2c_master_write_packet_wait(&i2c_master_instance,&packet);
    41be:	2308      	movs	r3, #8
    41c0:	18fa      	adds	r2, r7, r3
    41c2:	4b05      	ldr	r3, [pc, #20]	; (41d8 <i2c_write+0x70>)
    41c4:	0011      	movs	r1, r2
    41c6:	0018      	movs	r0, r3
    41c8:	4b04      	ldr	r3, [pc, #16]	; (41dc <i2c_write+0x74>)
    41ca:	4798      	blx	r3
    41cc:	0003      	movs	r3, r0
	{
		if (timeout++ == I2C_TIMEOUT) {
			break;
		}
	}*/
}
    41ce:	0018      	movs	r0, r3
    41d0:	46bd      	mov	sp, r7
    41d2:	b006      	add	sp, #24
    41d4:	bd80      	pop	{r7, pc}
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	200003f4 	.word	0x200003f4
    41dc:	00001841 	.word	0x00001841

000041e0 <i2c_read>:
	}	
	return found_array;
}

uint8_t i2c_read(uint8_t addr,uint8_t reg, uint8_t data_length,uint8_t* data_ptr)
{
    41e0:	b590      	push	{r4, r7, lr}
    41e2:	b08b      	sub	sp, #44	; 0x2c
    41e4:	af00      	add	r7, sp, #0
    41e6:	0004      	movs	r4, r0
    41e8:	0008      	movs	r0, r1
    41ea:	0011      	movs	r1, r2
    41ec:	603b      	str	r3, [r7, #0]
    41ee:	1dfb      	adds	r3, r7, #7
    41f0:	1c22      	adds	r2, r4, #0
    41f2:	701a      	strb	r2, [r3, #0]
    41f4:	1dbb      	adds	r3, r7, #6
    41f6:	1c02      	adds	r2, r0, #0
    41f8:	701a      	strb	r2, [r3, #0]
    41fa:	1d7b      	adds	r3, r7, #5
    41fc:	1c0a      	adds	r2, r1, #0
    41fe:	701a      	strb	r2, [r3, #0]
	//uint8_t read_datab[data_length];
	uint8_t state = 0;
    4200:	2325      	movs	r3, #37	; 0x25
    4202:	18fb      	adds	r3, r7, r3
    4204:	2200      	movs	r2, #0
    4206:	701a      	strb	r2, [r3, #0]
	//uint8_t address = (addr << 1) + 1;
	
	uint8_t data[2];
	data[0] = reg;
    4208:	2320      	movs	r3, #32
    420a:	18fb      	adds	r3, r7, r3
    420c:	1dba      	adds	r2, r7, #6
    420e:	7812      	ldrb	r2, [r2, #0]
    4210:	701a      	strb	r2, [r3, #0]
	data[1] = 0xFF;
    4212:	2320      	movs	r3, #32
    4214:	18fb      	adds	r3, r7, r3
    4216:	22ff      	movs	r2, #255	; 0xff
    4218:	705a      	strb	r2, [r3, #1]
	
	struct i2c_master_packet packet = {
    421a:	1dfb      	adds	r3, r7, #7
    421c:	781b      	ldrb	r3, [r3, #0]
    421e:	b29b      	uxth	r3, r3
    4220:	2280      	movs	r2, #128	; 0x80
    4222:	0052      	lsls	r2, r2, #1
    4224:	4313      	orrs	r3, r2
    4226:	b29a      	uxth	r2, r3
    4228:	2314      	movs	r3, #20
    422a:	18fb      	adds	r3, r7, r3
    422c:	801a      	strh	r2, [r3, #0]
    422e:	1d7b      	adds	r3, r7, #5
    4230:	781b      	ldrb	r3, [r3, #0]
    4232:	b29a      	uxth	r2, r3
    4234:	2314      	movs	r3, #20
    4236:	18fb      	adds	r3, r7, r3
    4238:	805a      	strh	r2, [r3, #2]
    423a:	2314      	movs	r3, #20
    423c:	18fb      	adds	r3, r7, r3
    423e:	2220      	movs	r2, #32
    4240:	18ba      	adds	r2, r7, r2
    4242:	605a      	str	r2, [r3, #4]
    4244:	2314      	movs	r3, #20
    4246:	18fb      	adds	r3, r7, r3
    4248:	2200      	movs	r2, #0
    424a:	721a      	strb	r2, [r3, #8]
    424c:	2314      	movs	r3, #20
    424e:	18fb      	adds	r3, r7, r3
    4250:	2200      	movs	r2, #0
    4252:	725a      	strb	r2, [r3, #9]
    4254:	2314      	movs	r3, #20
    4256:	18fb      	adds	r3, r7, r3
    4258:	2200      	movs	r2, #0
    425a:	729a      	strb	r2, [r3, #10]
		.data        = data,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	uint16_t timeout = 0;
    425c:	2326      	movs	r3, #38	; 0x26
    425e:	18fb      	adds	r3, r7, r3
    4260:	2200      	movs	r2, #0
    4262:	801a      	strh	r2, [r3, #0]

	do
	{
		state = i2c_master_write_packet_wait(&i2c_master_instance,&packet);
    4264:	2325      	movs	r3, #37	; 0x25
    4266:	18fc      	adds	r4, r7, r3
    4268:	2314      	movs	r3, #20
    426a:	18fa      	adds	r2, r7, r3
    426c:	4b23      	ldr	r3, [pc, #140]	; (42fc <i2c_read+0x11c>)
    426e:	0011      	movs	r1, r2
    4270:	0018      	movs	r0, r3
    4272:	4b23      	ldr	r3, [pc, #140]	; (4300 <i2c_read+0x120>)
    4274:	4798      	blx	r3
    4276:	0003      	movs	r3, r0
    4278:	7023      	strb	r3, [r4, #0]
		if (timeout++ == I2C_TIMEOUT) {
    427a:	2326      	movs	r3, #38	; 0x26
    427c:	18fb      	adds	r3, r7, r3
    427e:	881b      	ldrh	r3, [r3, #0]
    4280:	2226      	movs	r2, #38	; 0x26
    4282:	18ba      	adds	r2, r7, r2
    4284:	1c59      	adds	r1, r3, #1
    4286:	8011      	strh	r1, [r2, #0]
    4288:	2b0a      	cmp	r3, #10
    428a:	d103      	bne.n	4294 <i2c_read+0xb4>
			return state;
    428c:	2325      	movs	r3, #37	; 0x25
    428e:	18fb      	adds	r3, r7, r3
    4290:	781b      	ldrb	r3, [r3, #0]
    4292:	e02e      	b.n	42f2 <i2c_read+0x112>
			break;
		}
	}
	while (state != STATUS_OK);
    4294:	2325      	movs	r3, #37	; 0x25
    4296:	18fb      	adds	r3, r7, r3
    4298:	781b      	ldrb	r3, [r3, #0]
    429a:	2b00      	cmp	r3, #0
    429c:	d1e2      	bne.n	4264 <i2c_read+0x84>
	
	struct i2c_master_packet read_packet = {
    429e:	1dfb      	adds	r3, r7, #7
    42a0:	781b      	ldrb	r3, [r3, #0]
    42a2:	b29a      	uxth	r2, r3
    42a4:	2308      	movs	r3, #8
    42a6:	18fb      	adds	r3, r7, r3
    42a8:	801a      	strh	r2, [r3, #0]
    42aa:	1d7b      	adds	r3, r7, #5
    42ac:	781b      	ldrb	r3, [r3, #0]
    42ae:	b29a      	uxth	r2, r3
    42b0:	2308      	movs	r3, #8
    42b2:	18fb      	adds	r3, r7, r3
    42b4:	805a      	strh	r2, [r3, #2]
    42b6:	2308      	movs	r3, #8
    42b8:	18fb      	adds	r3, r7, r3
    42ba:	683a      	ldr	r2, [r7, #0]
    42bc:	605a      	str	r2, [r3, #4]
    42be:	2308      	movs	r3, #8
    42c0:	18fb      	adds	r3, r7, r3
    42c2:	2200      	movs	r2, #0
    42c4:	721a      	strb	r2, [r3, #8]
    42c6:	2308      	movs	r3, #8
    42c8:	18fb      	adds	r3, r7, r3
    42ca:	2200      	movs	r2, #0
    42cc:	725a      	strb	r2, [r3, #9]
    42ce:	2308      	movs	r3, #8
    42d0:	18fb      	adds	r3, r7, r3
    42d2:	2200      	movs	r2, #0
    42d4:	729a      	strb	r2, [r3, #10]
		.data        = data_ptr,
		.ten_bit_address = false,
		.high_speed      = false,
		.hs_master_code  = 0x0,
	};
	state = i2c_master_read_packet_wait(&i2c_master_instance,&read_packet);
    42d6:	2325      	movs	r3, #37	; 0x25
    42d8:	18fc      	adds	r4, r7, r3
    42da:	2308      	movs	r3, #8
    42dc:	18fa      	adds	r2, r7, r3
    42de:	4b07      	ldr	r3, [pc, #28]	; (42fc <i2c_read+0x11c>)
    42e0:	0011      	movs	r1, r2
    42e2:	0018      	movs	r0, r3
    42e4:	4b07      	ldr	r3, [pc, #28]	; (4304 <i2c_read+0x124>)
    42e6:	4798      	blx	r3
    42e8:	0003      	movs	r3, r0
    42ea:	7023      	strb	r3, [r4, #0]
	return state;
    42ec:	2325      	movs	r3, #37	; 0x25
    42ee:	18fb      	adds	r3, r7, r3
    42f0:	781b      	ldrb	r3, [r3, #0]
}
    42f2:	0018      	movs	r0, r3
    42f4:	46bd      	mov	sp, r7
    42f6:	b00b      	add	sp, #44	; 0x2c
    42f8:	bd90      	pop	{r4, r7, pc}
    42fa:	46c0      	nop			; (mov r8, r8)
    42fc:	200003f4 	.word	0x200003f4
    4300:	00001841 	.word	0x00001841
    4304:	00001699 	.word	0x00001699

00004308 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4308:	b580      	push	{r7, lr}
    430a:	b084      	sub	sp, #16
    430c:	af00      	add	r7, sp, #0
    430e:	0002      	movs	r2, r0
    4310:	1dfb      	adds	r3, r7, #7
    4312:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    4314:	230f      	movs	r3, #15
    4316:	18fb      	adds	r3, r7, r3
    4318:	1dfa      	adds	r2, r7, #7
    431a:	7812      	ldrb	r2, [r2, #0]
    431c:	09d2      	lsrs	r2, r2, #7
    431e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    4320:	230e      	movs	r3, #14
    4322:	18fb      	adds	r3, r7, r3
    4324:	1dfa      	adds	r2, r7, #7
    4326:	7812      	ldrb	r2, [r2, #0]
    4328:	0952      	lsrs	r2, r2, #5
    432a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    432c:	4b0d      	ldr	r3, [pc, #52]	; (4364 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    432e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    4330:	230f      	movs	r3, #15
    4332:	18fb      	adds	r3, r7, r3
    4334:	781b      	ldrb	r3, [r3, #0]
    4336:	2b00      	cmp	r3, #0
    4338:	d10f      	bne.n	435a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    433a:	230f      	movs	r3, #15
    433c:	18fb      	adds	r3, r7, r3
    433e:	781b      	ldrb	r3, [r3, #0]
    4340:	009b      	lsls	r3, r3, #2
    4342:	2210      	movs	r2, #16
    4344:	4694      	mov	ip, r2
    4346:	44bc      	add	ip, r7
    4348:	4463      	add	r3, ip
    434a:	3b08      	subs	r3, #8
    434c:	681a      	ldr	r2, [r3, #0]
    434e:	230e      	movs	r3, #14
    4350:	18fb      	adds	r3, r7, r3
    4352:	781b      	ldrb	r3, [r3, #0]
    4354:	01db      	lsls	r3, r3, #7
    4356:	18d3      	adds	r3, r2, r3
    4358:	e000      	b.n	435c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    435a:	2300      	movs	r3, #0
	}
}
    435c:	0018      	movs	r0, r3
    435e:	46bd      	mov	sp, r7
    4360:	b004      	add	sp, #16
    4362:	bd80      	pop	{r7, pc}
    4364:	41004400 	.word	0x41004400

00004368 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4368:	b580      	push	{r7, lr}
    436a:	b082      	sub	sp, #8
    436c:	af00      	add	r7, sp, #0
    436e:	0002      	movs	r2, r0
    4370:	1dfb      	adds	r3, r7, #7
    4372:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    4374:	1dfb      	adds	r3, r7, #7
    4376:	781b      	ldrb	r3, [r3, #0]
    4378:	0018      	movs	r0, r3
    437a:	4b03      	ldr	r3, [pc, #12]	; (4388 <port_get_group_from_gpio_pin+0x20>)
    437c:	4798      	blx	r3
    437e:	0003      	movs	r3, r0
}
    4380:	0018      	movs	r0, r3
    4382:	46bd      	mov	sp, r7
    4384:	b002      	add	sp, #8
    4386:	bd80      	pop	{r7, pc}
    4388:	00004309 	.word	0x00004309

0000438c <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    438c:	b580      	push	{r7, lr}
    438e:	b082      	sub	sp, #8
    4390:	af00      	add	r7, sp, #0
    4392:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    4394:	687b      	ldr	r3, [r7, #4]
    4396:	2200      	movs	r2, #0
    4398:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    439a:	687b      	ldr	r3, [r7, #4]
    439c:	2201      	movs	r2, #1
    439e:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    43a0:	687b      	ldr	r3, [r7, #4]
    43a2:	2200      	movs	r2, #0
    43a4:	709a      	strb	r2, [r3, #2]
}
    43a6:	46c0      	nop			; (mov r8, r8)
    43a8:	46bd      	mov	sp, r7
    43aa:	b002      	add	sp, #8
    43ac:	bd80      	pop	{r7, pc}
    43ae:	46c0      	nop			; (mov r8, r8)

000043b0 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    43b0:	b580      	push	{r7, lr}
    43b2:	b084      	sub	sp, #16
    43b4:	af00      	add	r7, sp, #0
    43b6:	0002      	movs	r2, r0
    43b8:	1dfb      	adds	r3, r7, #7
    43ba:	701a      	strb	r2, [r3, #0]
    43bc:	1dbb      	adds	r3, r7, #6
    43be:	1c0a      	adds	r2, r1, #0
    43c0:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    43c2:	1dfb      	adds	r3, r7, #7
    43c4:	781b      	ldrb	r3, [r3, #0]
    43c6:	0018      	movs	r0, r3
    43c8:	4b0d      	ldr	r3, [pc, #52]	; (4400 <port_pin_set_output_level+0x50>)
    43ca:	4798      	blx	r3
    43cc:	0003      	movs	r3, r0
    43ce:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    43d0:	1dfb      	adds	r3, r7, #7
    43d2:	781b      	ldrb	r3, [r3, #0]
    43d4:	221f      	movs	r2, #31
    43d6:	4013      	ands	r3, r2
    43d8:	2201      	movs	r2, #1
    43da:	409a      	lsls	r2, r3
    43dc:	0013      	movs	r3, r2
    43de:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    43e0:	1dbb      	adds	r3, r7, #6
    43e2:	781b      	ldrb	r3, [r3, #0]
    43e4:	2b00      	cmp	r3, #0
    43e6:	d003      	beq.n	43f0 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    43e8:	68fb      	ldr	r3, [r7, #12]
    43ea:	68ba      	ldr	r2, [r7, #8]
    43ec:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    43ee:	e002      	b.n	43f6 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    43f0:	68fb      	ldr	r3, [r7, #12]
    43f2:	68ba      	ldr	r2, [r7, #8]
    43f4:	615a      	str	r2, [r3, #20]
	}
}
    43f6:	46c0      	nop			; (mov r8, r8)
    43f8:	46bd      	mov	sp, r7
    43fa:	b004      	add	sp, #16
    43fc:	bd80      	pop	{r7, pc}
    43fe:	46c0      	nop			; (mov r8, r8)
    4400:	00004369 	.word	0x00004369

00004404 <init_all_ports>:
	data[1] = 0xFF;
	state = i2c_write(MCP23017_I2C_ADDR_000,(uint8_t *)data,2);
}

uint8_t init_all_ports(void)
{
    4404:	b590      	push	{r4, r7, lr}
    4406:	b085      	sub	sp, #20
    4408:	af00      	add	r7, sp, #0
	uint8_t states = 0;
    440a:	230f      	movs	r3, #15
    440c:	18fb      	adds	r3, r7, r3
    440e:	2200      	movs	r2, #0
    4410:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[1] = 0x00;
    4412:	1d3b      	adds	r3, r7, #4
    4414:	2200      	movs	r2, #0
    4416:	705a      	strb	r2, [r3, #1]
	
	for (int i=0;i<8;i++)
    4418:	2300      	movs	r3, #0
    441a:	60bb      	str	r3, [r7, #8]
    441c:	e036      	b.n	448c <init_all_ports+0x88>
	{
		data[0] = MCP23017_IODIRA;
    441e:	1d3b      	adds	r3, r7, #4
    4420:	2200      	movs	r2, #0
    4422:	701a      	strb	r2, [r3, #0]
		uint8_t state = i2c_write(MCP23017_I2C_ADDR_000+i,(uint8_t *)data,2);
    4424:	68bb      	ldr	r3, [r7, #8]
    4426:	b2db      	uxtb	r3, r3
    4428:	3320      	adds	r3, #32
    442a:	b2db      	uxtb	r3, r3
    442c:	1dfc      	adds	r4, r7, #7
    442e:	1d39      	adds	r1, r7, #4
    4430:	2202      	movs	r2, #2
    4432:	0018      	movs	r0, r3
    4434:	4b28      	ldr	r3, [pc, #160]	; (44d8 <init_all_ports+0xd4>)
    4436:	4798      	blx	r3
    4438:	0003      	movs	r3, r0
    443a:	7023      	strb	r3, [r4, #0]
		if (state == STATUS_OK)
    443c:	1dfb      	adds	r3, r7, #7
    443e:	781b      	ldrb	r3, [r3, #0]
    4440:	2b00      	cmp	r3, #0
    4442:	d120      	bne.n	4486 <init_all_ports+0x82>
		{
			data[0] = MCP23017_IODIRB;
    4444:	1d3b      	adds	r3, r7, #4
    4446:	2201      	movs	r2, #1
    4448:	701a      	strb	r2, [r3, #0]
			state = i2c_write(MCP23017_I2C_ADDR_000+i,(uint8_t *)data,2);
    444a:	68bb      	ldr	r3, [r7, #8]
    444c:	b2db      	uxtb	r3, r3
    444e:	3320      	adds	r3, #32
    4450:	b2db      	uxtb	r3, r3
    4452:	1dfc      	adds	r4, r7, #7
    4454:	1d39      	adds	r1, r7, #4
    4456:	2202      	movs	r2, #2
    4458:	0018      	movs	r0, r3
    445a:	4b1f      	ldr	r3, [pc, #124]	; (44d8 <init_all_ports+0xd4>)
    445c:	4798      	blx	r3
    445e:	0003      	movs	r3, r0
    4460:	7023      	strb	r3, [r4, #0]
			if (state == STATUS_OK)
    4462:	1dfb      	adds	r3, r7, #7
    4464:	781b      	ldrb	r3, [r3, #0]
    4466:	2b00      	cmp	r3, #0
    4468:	d10d      	bne.n	4486 <init_all_ports+0x82>
			{
				states |= (1 << i);
    446a:	2201      	movs	r2, #1
    446c:	68bb      	ldr	r3, [r7, #8]
    446e:	409a      	lsls	r2, r3
    4470:	0013      	movs	r3, r2
    4472:	b25a      	sxtb	r2, r3
    4474:	230f      	movs	r3, #15
    4476:	18fb      	adds	r3, r7, r3
    4478:	781b      	ldrb	r3, [r3, #0]
    447a:	b25b      	sxtb	r3, r3
    447c:	4313      	orrs	r3, r2
    447e:	b25a      	sxtb	r2, r3
    4480:	230f      	movs	r3, #15
    4482:	18fb      	adds	r3, r7, r3
    4484:	701a      	strb	r2, [r3, #0]
{
	uint8_t states = 0;
	uint8_t data[2];
	data[1] = 0x00;
	
	for (int i=0;i<8;i++)
    4486:	68bb      	ldr	r3, [r7, #8]
    4488:	3301      	adds	r3, #1
    448a:	60bb      	str	r3, [r7, #8]
    448c:	68bb      	ldr	r3, [r7, #8]
    448e:	2b07      	cmp	r3, #7
    4490:	ddc5      	ble.n	441e <init_all_ports+0x1a>
				states |= (1 << i);
			}
		}
	}
	
	data[1] = 0x80;
    4492:	1d3b      	adds	r3, r7, #4
    4494:	2280      	movs	r2, #128	; 0x80
    4496:	705a      	strb	r2, [r3, #1]
	data[0] = MCP23017_GPIOA;
    4498:	1d3b      	adds	r3, r7, #4
    449a:	2212      	movs	r2, #18
    449c:	701a      	strb	r2, [r3, #0]
	uint8_t state = i2c_write(MCP23017_I2C_ADDR_001,(uint8_t *)data,2);
    449e:	1dbc      	adds	r4, r7, #6
    44a0:	1d3b      	adds	r3, r7, #4
    44a2:	2202      	movs	r2, #2
    44a4:	0019      	movs	r1, r3
    44a6:	2021      	movs	r0, #33	; 0x21
    44a8:	4b0b      	ldr	r3, [pc, #44]	; (44d8 <init_all_ports+0xd4>)
    44aa:	4798      	blx	r3
    44ac:	0003      	movs	r3, r0
    44ae:	7023      	strb	r3, [r4, #0]
	data[0] = MCP23017_GPIOB;
    44b0:	1d3b      	adds	r3, r7, #4
    44b2:	2213      	movs	r2, #19
    44b4:	701a      	strb	r2, [r3, #0]
	state = i2c_write(MCP23017_I2C_ADDR_001,(uint8_t *)data,2);
    44b6:	1dbc      	adds	r4, r7, #6
    44b8:	1d3b      	adds	r3, r7, #4
    44ba:	2202      	movs	r2, #2
    44bc:	0019      	movs	r1, r3
    44be:	2021      	movs	r0, #33	; 0x21
    44c0:	4b05      	ldr	r3, [pc, #20]	; (44d8 <init_all_ports+0xd4>)
    44c2:	4798      	blx	r3
    44c4:	0003      	movs	r3, r0
    44c6:	7023      	strb	r3, [r4, #0]
	
	return states;
    44c8:	230f      	movs	r3, #15
    44ca:	18fb      	adds	r3, r7, r3
    44cc:	781b      	ldrb	r3, [r3, #0]
}
    44ce:	0018      	movs	r0, r3
    44d0:	46bd      	mov	sp, r7
    44d2:	b005      	add	sp, #20
    44d4:	bd90      	pop	{r4, r7, pc}
    44d6:	46c0      	nop			; (mov r8, r8)
    44d8:	00004169 	.word	0x00004169

000044dc <mcp23017_set_pins>:
	data[0] = MCP23017_GPIOB;
	state = i2c_write(MCP23017_I2C_ADDR_000,(uint8_t *)data,2);	
}

uint8_t mcp23017_set_pins(uint8_t addr, uint8_t porta, uint8_t portb)
{
    44dc:	b590      	push	{r4, r7, lr}
    44de:	b085      	sub	sp, #20
    44e0:	af00      	add	r7, sp, #0
    44e2:	0004      	movs	r4, r0
    44e4:	0008      	movs	r0, r1
    44e6:	0011      	movs	r1, r2
    44e8:	1dfb      	adds	r3, r7, #7
    44ea:	1c22      	adds	r2, r4, #0
    44ec:	701a      	strb	r2, [r3, #0]
    44ee:	1dbb      	adds	r3, r7, #6
    44f0:	1c02      	adds	r2, r0, #0
    44f2:	701a      	strb	r2, [r3, #0]
    44f4:	1d7b      	adds	r3, r7, #5
    44f6:	1c0a      	adds	r2, r1, #0
    44f8:	701a      	strb	r2, [r3, #0]
	uint8_t state = 0x00;
    44fa:	230f      	movs	r3, #15
    44fc:	18fb      	adds	r3, r7, r3
    44fe:	2200      	movs	r2, #0
    4500:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = MCP23017_GPIOA;
    4502:	230c      	movs	r3, #12
    4504:	18fb      	adds	r3, r7, r3
    4506:	2212      	movs	r2, #18
    4508:	701a      	strb	r2, [r3, #0]
	data[1] = porta;
    450a:	230c      	movs	r3, #12
    450c:	18fb      	adds	r3, r7, r3
    450e:	1dba      	adds	r2, r7, #6
    4510:	7812      	ldrb	r2, [r2, #0]
    4512:	705a      	strb	r2, [r3, #1]
	state = i2c_write(addr,(uint8_t *)data,2);
    4514:	230f      	movs	r3, #15
    4516:	18fc      	adds	r4, r7, r3
    4518:	230c      	movs	r3, #12
    451a:	18f9      	adds	r1, r7, r3
    451c:	1dfb      	adds	r3, r7, #7
    451e:	781b      	ldrb	r3, [r3, #0]
    4520:	2202      	movs	r2, #2
    4522:	0018      	movs	r0, r3
    4524:	4b12      	ldr	r3, [pc, #72]	; (4570 <mcp23017_set_pins+0x94>)
    4526:	4798      	blx	r3
    4528:	0003      	movs	r3, r0
    452a:	7023      	strb	r3, [r4, #0]
	data[0] = MCP23017_GPIOB;
    452c:	230c      	movs	r3, #12
    452e:	18fb      	adds	r3, r7, r3
    4530:	2213      	movs	r2, #19
    4532:	701a      	strb	r2, [r3, #0]
	data[1] = portb;
    4534:	230c      	movs	r3, #12
    4536:	18fb      	adds	r3, r7, r3
    4538:	1d7a      	adds	r2, r7, #5
    453a:	7812      	ldrb	r2, [r2, #0]
    453c:	705a      	strb	r2, [r3, #1]
	state |= i2c_write(addr,(uint8_t *)data,2);
    453e:	230c      	movs	r3, #12
    4540:	18f9      	adds	r1, r7, r3
    4542:	1dfb      	adds	r3, r7, #7
    4544:	781b      	ldrb	r3, [r3, #0]
    4546:	2202      	movs	r2, #2
    4548:	0018      	movs	r0, r3
    454a:	4b09      	ldr	r3, [pc, #36]	; (4570 <mcp23017_set_pins+0x94>)
    454c:	4798      	blx	r3
    454e:	0003      	movs	r3, r0
    4550:	0019      	movs	r1, r3
    4552:	230f      	movs	r3, #15
    4554:	18fb      	adds	r3, r7, r3
    4556:	220f      	movs	r2, #15
    4558:	18ba      	adds	r2, r7, r2
    455a:	7812      	ldrb	r2, [r2, #0]
    455c:	430a      	orrs	r2, r1
    455e:	701a      	strb	r2, [r3, #0]
	
	return state;
    4560:	230f      	movs	r3, #15
    4562:	18fb      	adds	r3, r7, r3
    4564:	781b      	ldrb	r3, [r3, #0]
}
    4566:	0018      	movs	r0, r3
    4568:	46bd      	mov	sp, r7
    456a:	b005      	add	sp, #20
    456c:	bd90      	pop	{r4, r7, pc}
    456e:	46c0      	nop			; (mov r8, r8)
    4570:	00004169 	.word	0x00004169

00004574 <mcp23017_read_all_ports>:

uint8_t data_being_read[8][2];

void mcp23017_read_all_ports(uint8_t read_data_ptr[2][8], uint8_t states[8])
{
    4574:	b5b0      	push	{r4, r5, r7, lr}
    4576:	b084      	sub	sp, #16
    4578:	af00      	add	r7, sp, #0
    457a:	6078      	str	r0, [r7, #4]
    457c:	6039      	str	r1, [r7, #0]
	uint8_t state = 0x00;
    457e:	230e      	movs	r3, #14
    4580:	18fb      	adds	r3, r7, r3
    4582:	2200      	movs	r2, #0
    4584:	701a      	strb	r2, [r3, #0]
	//uint8_t data = 0x00;
	for (uint8_t i=0;i<8;i++)
    4586:	230f      	movs	r3, #15
    4588:	18fb      	adds	r3, r7, r3
    458a:	2200      	movs	r2, #0
    458c:	701a      	strb	r2, [r3, #0]
    458e:	e03e      	b.n	460e <mcp23017_read_all_ports+0x9a>
	{
		//data = 0x00;
		//data_being_read[i][0] = 0;
		//read_data_ptr[i][0] = 0;
		state = i2c_read(MCP23017_I2C_ADDR_000+i,MCP23017_GPIOA, 1,(uint8_t *)&read_data_ptr[0][i]);
    4590:	230f      	movs	r3, #15
    4592:	18fb      	adds	r3, r7, r3
    4594:	781b      	ldrb	r3, [r3, #0]
    4596:	3320      	adds	r3, #32
    4598:	b2d8      	uxtb	r0, r3
    459a:	230f      	movs	r3, #15
    459c:	18fb      	adds	r3, r7, r3
    459e:	781b      	ldrb	r3, [r3, #0]
    45a0:	687a      	ldr	r2, [r7, #4]
    45a2:	18d3      	adds	r3, r2, r3
    45a4:	220e      	movs	r2, #14
    45a6:	18bc      	adds	r4, r7, r2
    45a8:	2201      	movs	r2, #1
    45aa:	2112      	movs	r1, #18
    45ac:	4d1c      	ldr	r5, [pc, #112]	; (4620 <mcp23017_read_all_ports+0xac>)
    45ae:	47a8      	blx	r5
    45b0:	0003      	movs	r3, r0
    45b2:	7023      	strb	r3, [r4, #0]
		//read_data[i][0] = data;
		//data_being_read[i][0] = data;
		//read_data_ptr[i][1] = 0;
		state |= i2c_read(MCP23017_I2C_ADDR_000+i,MCP23017_GPIOB, 1,(uint8_t *)&read_data_ptr[1][i]);
    45b4:	230f      	movs	r3, #15
    45b6:	18fb      	adds	r3, r7, r3
    45b8:	781b      	ldrb	r3, [r3, #0]
    45ba:	3320      	adds	r3, #32
    45bc:	b2d8      	uxtb	r0, r3
    45be:	687b      	ldr	r3, [r7, #4]
    45c0:	3308      	adds	r3, #8
    45c2:	001a      	movs	r2, r3
    45c4:	230f      	movs	r3, #15
    45c6:	18fb      	adds	r3, r7, r3
    45c8:	781b      	ldrb	r3, [r3, #0]
    45ca:	18d3      	adds	r3, r2, r3
    45cc:	2201      	movs	r2, #1
    45ce:	2113      	movs	r1, #19
    45d0:	4c13      	ldr	r4, [pc, #76]	; (4620 <mcp23017_read_all_ports+0xac>)
    45d2:	47a0      	blx	r4
    45d4:	0003      	movs	r3, r0
    45d6:	0019      	movs	r1, r3
    45d8:	230e      	movs	r3, #14
    45da:	18fb      	adds	r3, r7, r3
    45dc:	220e      	movs	r2, #14
    45de:	18ba      	adds	r2, r7, r2
    45e0:	7812      	ldrb	r2, [r2, #0]
    45e2:	430a      	orrs	r2, r1
    45e4:	701a      	strb	r2, [r3, #0]
		//data_being_read[i][1] = data;
		//read_data[i][1] = data;
		states[i] = state;
    45e6:	230f      	movs	r3, #15
    45e8:	18fb      	adds	r3, r7, r3
    45ea:	781b      	ldrb	r3, [r3, #0]
    45ec:	683a      	ldr	r2, [r7, #0]
    45ee:	18d3      	adds	r3, r2, r3
    45f0:	220e      	movs	r2, #14
    45f2:	18ba      	adds	r2, r7, r2
    45f4:	7812      	ldrb	r2, [r2, #0]
    45f6:	701a      	strb	r2, [r3, #0]
		state = 0x00;
    45f8:	230e      	movs	r3, #14
    45fa:	18fb      	adds	r3, r7, r3
    45fc:	2200      	movs	r2, #0
    45fe:	701a      	strb	r2, [r3, #0]

void mcp23017_read_all_ports(uint8_t read_data_ptr[2][8], uint8_t states[8])
{
	uint8_t state = 0x00;
	//uint8_t data = 0x00;
	for (uint8_t i=0;i<8;i++)
    4600:	230f      	movs	r3, #15
    4602:	18fb      	adds	r3, r7, r3
    4604:	781a      	ldrb	r2, [r3, #0]
    4606:	230f      	movs	r3, #15
    4608:	18fb      	adds	r3, r7, r3
    460a:	3201      	adds	r2, #1
    460c:	701a      	strb	r2, [r3, #0]
    460e:	230f      	movs	r3, #15
    4610:	18fb      	adds	r3, r7, r3
    4612:	781b      	ldrb	r3, [r3, #0]
    4614:	2b07      	cmp	r3, #7
    4616:	d9bb      	bls.n	4590 <mcp23017_read_all_ports+0x1c>
		states[i] = state;
		state = 0x00;
	}
	//read_data = data_being_read;
	//return state;
}
    4618:	46c0      	nop			; (mov r8, r8)
    461a:	46bd      	mov	sp, r7
    461c:	b004      	add	sp, #16
    461e:	bdb0      	pop	{r4, r5, r7, pc}
    4620:	000041e1 	.word	0x000041e1

00004624 <mcp23017_pin_init>:

void mcp23017_pin_init(void)
{
    4624:	b580      	push	{r7, lr}
    4626:	b082      	sub	sp, #8
    4628:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    462a:	1d3b      	adds	r3, r7, #4
    462c:	0018      	movs	r0, r3
    462e:	4b0a      	ldr	r3, [pc, #40]	; (4658 <mcp23017_pin_init+0x34>)
    4630:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    4632:	1d3b      	adds	r3, r7, #4
    4634:	2201      	movs	r2, #1
    4636:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4638:	1d3b      	adds	r3, r7, #4
    463a:	2201      	movs	r2, #1
    463c:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(MCP23017_PWR_PIN,&config_port_pin);
    463e:	1d3b      	adds	r3, r7, #4
    4640:	0019      	movs	r1, r3
    4642:	2007      	movs	r0, #7
    4644:	4b05      	ldr	r3, [pc, #20]	; (465c <mcp23017_pin_init+0x38>)
    4646:	4798      	blx	r3
	port_pin_set_output_level(MCP23017_PWR_PIN,true);
    4648:	2101      	movs	r1, #1
    464a:	2007      	movs	r0, #7
    464c:	4b04      	ldr	r3, [pc, #16]	; (4660 <mcp23017_pin_init+0x3c>)
    464e:	4798      	blx	r3
}
    4650:	46c0      	nop			; (mov r8, r8)
    4652:	46bd      	mov	sp, r7
    4654:	b002      	add	sp, #8
    4656:	bd80      	pop	{r7, pc}
    4658:	0000438d 	.word	0x0000438d
    465c:	00000ce9 	.word	0x00000ce9
    4660:	000043b1 	.word	0x000043b1

00004664 <mcp23017_reset>:

void mcp23017_reset(void)
{
    4664:	b5f0      	push	{r4, r5, r6, r7, lr}
    4666:	b087      	sub	sp, #28
    4668:	af00      	add	r7, sp, #0
	port_pin_set_output_level(MCP23017_PWR_PIN, false);
    466a:	2100      	movs	r1, #0
    466c:	2007      	movs	r0, #7
    466e:	4b32      	ldr	r3, [pc, #200]	; (4738 <mcp23017_reset+0xd4>)
    4670:	4798      	blx	r3
	delay_ms(250);
    4672:	2000      	movs	r0, #0
    4674:	4b31      	ldr	r3, [pc, #196]	; (473c <mcp23017_reset+0xd8>)
    4676:	4798      	blx	r3
    4678:	0003      	movs	r3, r0
    467a:	001d      	movs	r5, r3
    467c:	2300      	movs	r3, #0
    467e:	001e      	movs	r6, r3
    4680:	4c2f      	ldr	r4, [pc, #188]	; (4740 <mcp23017_reset+0xdc>)
    4682:	22fa      	movs	r2, #250	; 0xfa
    4684:	2300      	movs	r3, #0
    4686:	0028      	movs	r0, r5
    4688:	0031      	movs	r1, r6
    468a:	47a0      	blx	r4
    468c:	0003      	movs	r3, r0
    468e:	000c      	movs	r4, r1
    4690:	0019      	movs	r1, r3
    4692:	0022      	movs	r2, r4
    4694:	4b2b      	ldr	r3, [pc, #172]	; (4744 <mcp23017_reset+0xe0>)
    4696:	2400      	movs	r4, #0
    4698:	18c9      	adds	r1, r1, r3
    469a:	4162      	adcs	r2, r4
    469c:	0008      	movs	r0, r1
    469e:	0011      	movs	r1, r2
    46a0:	4c29      	ldr	r4, [pc, #164]	; (4748 <mcp23017_reset+0xe4>)
    46a2:	4a2a      	ldr	r2, [pc, #168]	; (474c <mcp23017_reset+0xe8>)
    46a4:	2300      	movs	r3, #0
    46a6:	47a0      	blx	r4
    46a8:	0003      	movs	r3, r0
    46aa:	000c      	movs	r4, r1
    46ac:	0018      	movs	r0, r3
    46ae:	4b28      	ldr	r3, [pc, #160]	; (4750 <mcp23017_reset+0xec>)
    46b0:	4798      	blx	r3
	port_pin_set_output_level(MCP23017_PWR_PIN, true);
    46b2:	2101      	movs	r1, #1
    46b4:	2007      	movs	r0, #7
    46b6:	4b20      	ldr	r3, [pc, #128]	; (4738 <mcp23017_reset+0xd4>)
    46b8:	4798      	blx	r3
	delay_ms(125);
    46ba:	2000      	movs	r0, #0
    46bc:	4b1f      	ldr	r3, [pc, #124]	; (473c <mcp23017_reset+0xd8>)
    46be:	4798      	blx	r3
    46c0:	0003      	movs	r3, r0
    46c2:	603b      	str	r3, [r7, #0]
    46c4:	2300      	movs	r3, #0
    46c6:	607b      	str	r3, [r7, #4]
    46c8:	6838      	ldr	r0, [r7, #0]
    46ca:	6879      	ldr	r1, [r7, #4]
    46cc:	0003      	movs	r3, r0
    46ce:	000c      	movs	r4, r1
    46d0:	0eda      	lsrs	r2, r3, #27
    46d2:	0165      	lsls	r5, r4, #5
    46d4:	617d      	str	r5, [r7, #20]
    46d6:	697d      	ldr	r5, [r7, #20]
    46d8:	4315      	orrs	r5, r2
    46da:	617d      	str	r5, [r7, #20]
    46dc:	015b      	lsls	r3, r3, #5
    46de:	613b      	str	r3, [r7, #16]
    46e0:	693c      	ldr	r4, [r7, #16]
    46e2:	697d      	ldr	r5, [r7, #20]
    46e4:	0002      	movs	r2, r0
    46e6:	000b      	movs	r3, r1
    46e8:	1aa4      	subs	r4, r4, r2
    46ea:	419d      	sbcs	r5, r3
    46ec:	0023      	movs	r3, r4
    46ee:	002c      	movs	r4, r5
    46f0:	0f9a      	lsrs	r2, r3, #30
    46f2:	00a5      	lsls	r5, r4, #2
    46f4:	60fd      	str	r5, [r7, #12]
    46f6:	68fd      	ldr	r5, [r7, #12]
    46f8:	4315      	orrs	r5, r2
    46fa:	60fd      	str	r5, [r7, #12]
    46fc:	009b      	lsls	r3, r3, #2
    46fe:	60bb      	str	r3, [r7, #8]
    4700:	0003      	movs	r3, r0
    4702:	000c      	movs	r4, r1
    4704:	68b9      	ldr	r1, [r7, #8]
    4706:	68fa      	ldr	r2, [r7, #12]
    4708:	185b      	adds	r3, r3, r1
    470a:	4154      	adcs	r4, r2
    470c:	490d      	ldr	r1, [pc, #52]	; (4744 <mcp23017_reset+0xe0>)
    470e:	2200      	movs	r2, #0
    4710:	185b      	adds	r3, r3, r1
    4712:	4154      	adcs	r4, r2
    4714:	0018      	movs	r0, r3
    4716:	0021      	movs	r1, r4
    4718:	4c0b      	ldr	r4, [pc, #44]	; (4748 <mcp23017_reset+0xe4>)
    471a:	4a0c      	ldr	r2, [pc, #48]	; (474c <mcp23017_reset+0xe8>)
    471c:	2300      	movs	r3, #0
    471e:	47a0      	blx	r4
    4720:	0003      	movs	r3, r0
    4722:	000c      	movs	r4, r1
    4724:	0018      	movs	r0, r3
    4726:	4b0a      	ldr	r3, [pc, #40]	; (4750 <mcp23017_reset+0xec>)
    4728:	4798      	blx	r3
	init_all_ports();
    472a:	4b0a      	ldr	r3, [pc, #40]	; (4754 <mcp23017_reset+0xf0>)
    472c:	4798      	blx	r3
	//TODO pull PWR or RESET to MCP23017 ICs.
}
    472e:	46c0      	nop			; (mov r8, r8)
    4730:	46bd      	mov	sp, r7
    4732:	b007      	add	sp, #28
    4734:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	000043b1 	.word	0x000043b1
    473c:	00005e91 	.word	0x00005e91
    4740:	00006ce1 	.word	0x00006ce1
    4744:	00001b57 	.word	0x00001b57
    4748:	00006ca1 	.word	0x00006ca1
    474c:	00001b58 	.word	0x00001b58
    4750:	20000001 	.word	0x20000001
    4754:	00004405 	.word	0x00004405

00004758 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    4758:	b580      	push	{r7, lr}
    475a:	b084      	sub	sp, #16
    475c:	af00      	add	r7, sp, #0
    475e:	0002      	movs	r2, r0
    4760:	1dfb      	adds	r3, r7, #7
    4762:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    4764:	230f      	movs	r3, #15
    4766:	18fb      	adds	r3, r7, r3
    4768:	1dfa      	adds	r2, r7, #7
    476a:	7812      	ldrb	r2, [r2, #0]
    476c:	09d2      	lsrs	r2, r2, #7
    476e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    4770:	230e      	movs	r3, #14
    4772:	18fb      	adds	r3, r7, r3
    4774:	1dfa      	adds	r2, r7, #7
    4776:	7812      	ldrb	r2, [r2, #0]
    4778:	0952      	lsrs	r2, r2, #5
    477a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    477c:	4b0d      	ldr	r3, [pc, #52]	; (47b4 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    477e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    4780:	230f      	movs	r3, #15
    4782:	18fb      	adds	r3, r7, r3
    4784:	781b      	ldrb	r3, [r3, #0]
    4786:	2b00      	cmp	r3, #0
    4788:	d10f      	bne.n	47aa <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    478a:	230f      	movs	r3, #15
    478c:	18fb      	adds	r3, r7, r3
    478e:	781b      	ldrb	r3, [r3, #0]
    4790:	009b      	lsls	r3, r3, #2
    4792:	2210      	movs	r2, #16
    4794:	4694      	mov	ip, r2
    4796:	44bc      	add	ip, r7
    4798:	4463      	add	r3, ip
    479a:	3b08      	subs	r3, #8
    479c:	681a      	ldr	r2, [r3, #0]
    479e:	230e      	movs	r3, #14
    47a0:	18fb      	adds	r3, r7, r3
    47a2:	781b      	ldrb	r3, [r3, #0]
    47a4:	01db      	lsls	r3, r3, #7
    47a6:	18d3      	adds	r3, r2, r3
    47a8:	e000      	b.n	47ac <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    47aa:	2300      	movs	r3, #0
	}
}
    47ac:	0018      	movs	r0, r3
    47ae:	46bd      	mov	sp, r7
    47b0:	b004      	add	sp, #16
    47b2:	bd80      	pop	{r7, pc}
    47b4:	41004400 	.word	0x41004400

000047b8 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    47b8:	b580      	push	{r7, lr}
    47ba:	b084      	sub	sp, #16
    47bc:	af00      	add	r7, sp, #0
    47be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    47c0:	687b      	ldr	r3, [r7, #4]
    47c2:	681b      	ldr	r3, [r3, #0]
    47c4:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    47c6:	68fb      	ldr	r3, [r7, #12]
    47c8:	7e5b      	ldrb	r3, [r3, #25]
    47ca:	b2db      	uxtb	r3, r3
    47cc:	b25b      	sxtb	r3, r3
    47ce:	2b00      	cmp	r3, #0
    47d0:	da01      	bge.n	47d6 <adc_is_syncing+0x1e>
		return true;
    47d2:	2301      	movs	r3, #1
    47d4:	e000      	b.n	47d8 <adc_is_syncing+0x20>
	}

	return false;
    47d6:	2300      	movs	r3, #0
}
    47d8:	0018      	movs	r0, r3
    47da:	46bd      	mov	sp, r7
    47dc:	b004      	add	sp, #16
    47de:	bd80      	pop	{r7, pc}

000047e0 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    47e0:	b580      	push	{r7, lr}
    47e2:	b086      	sub	sp, #24
    47e4:	af00      	add	r7, sp, #0
    47e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    47e8:	687b      	ldr	r3, [r7, #4]
    47ea:	681b      	ldr	r3, [r3, #0]
    47ec:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    47ee:	693b      	ldr	r3, [r7, #16]
    47f0:	7e1b      	ldrb	r3, [r3, #24]
    47f2:	b2db      	uxtb	r3, r3
    47f4:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    47f6:	2300      	movs	r3, #0
    47f8:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    47fa:	68fb      	ldr	r3, [r7, #12]
    47fc:	2201      	movs	r2, #1
    47fe:	4013      	ands	r3, r2
    4800:	d003      	beq.n	480a <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    4802:	697b      	ldr	r3, [r7, #20]
    4804:	2201      	movs	r2, #1
    4806:	4313      	orrs	r3, r2
    4808:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    480a:	68fb      	ldr	r3, [r7, #12]
    480c:	2204      	movs	r2, #4
    480e:	4013      	ands	r3, r2
    4810:	d003      	beq.n	481a <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    4812:	697b      	ldr	r3, [r7, #20]
    4814:	2202      	movs	r2, #2
    4816:	4313      	orrs	r3, r2
    4818:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    481a:	68fb      	ldr	r3, [r7, #12]
    481c:	2202      	movs	r2, #2
    481e:	4013      	ands	r3, r2
    4820:	d003      	beq.n	482a <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    4822:	697b      	ldr	r3, [r7, #20]
    4824:	2204      	movs	r2, #4
    4826:	4313      	orrs	r3, r2
    4828:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    482a:	697b      	ldr	r3, [r7, #20]
}
    482c:	0018      	movs	r0, r3
    482e:	46bd      	mov	sp, r7
    4830:	b006      	add	sp, #24
    4832:	bd80      	pop	{r7, pc}

00004834 <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    4834:	b580      	push	{r7, lr}
    4836:	b084      	sub	sp, #16
    4838:	af00      	add	r7, sp, #0
    483a:	6078      	str	r0, [r7, #4]
    483c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    483e:	687b      	ldr	r3, [r7, #4]
    4840:	681b      	ldr	r3, [r3, #0]
    4842:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    4844:	2300      	movs	r3, #0
    4846:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    4848:	683b      	ldr	r3, [r7, #0]
    484a:	2201      	movs	r2, #1
    484c:	4013      	ands	r3, r2
    484e:	d003      	beq.n	4858 <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    4850:	68fb      	ldr	r3, [r7, #12]
    4852:	2201      	movs	r2, #1
    4854:	4313      	orrs	r3, r2
    4856:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    4858:	683b      	ldr	r3, [r7, #0]
    485a:	2202      	movs	r2, #2
    485c:	4013      	ands	r3, r2
    485e:	d003      	beq.n	4868 <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    4860:	68fb      	ldr	r3, [r7, #12]
    4862:	2204      	movs	r2, #4
    4864:	4313      	orrs	r3, r2
    4866:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    4868:	683b      	ldr	r3, [r7, #0]
    486a:	2204      	movs	r2, #4
    486c:	4013      	ands	r3, r2
    486e:	d003      	beq.n	4878 <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    4870:	68fb      	ldr	r3, [r7, #12]
    4872:	2202      	movs	r2, #2
    4874:	4313      	orrs	r3, r2
    4876:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    4878:	68fb      	ldr	r3, [r7, #12]
    487a:	b2da      	uxtb	r2, r3
    487c:	68bb      	ldr	r3, [r7, #8]
    487e:	761a      	strb	r2, [r3, #24]
}
    4880:	46c0      	nop			; (mov r8, r8)
    4882:	46bd      	mov	sp, r7
    4884:	b004      	add	sp, #16
    4886:	bd80      	pop	{r7, pc}

00004888 <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    4888:	b580      	push	{r7, lr}
    488a:	b084      	sub	sp, #16
    488c:	af00      	add	r7, sp, #0
    488e:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    4890:	687b      	ldr	r3, [r7, #4]
    4892:	681b      	ldr	r3, [r3, #0]
    4894:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    4896:	46c0      	nop			; (mov r8, r8)
    4898:	687b      	ldr	r3, [r7, #4]
    489a:	0018      	movs	r0, r3
    489c:	4b0e      	ldr	r3, [pc, #56]	; (48d8 <adc_enable+0x50>)
    489e:	4798      	blx	r3
    48a0:	1e03      	subs	r3, r0, #0
    48a2:	d1f9      	bne.n	4898 <adc_enable+0x10>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    48a4:	68fb      	ldr	r3, [r7, #12]
    48a6:	220f      	movs	r2, #15
    48a8:	759a      	strb	r2, [r3, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    48aa:	68fb      	ldr	r3, [r7, #12]
    48ac:	220f      	movs	r2, #15
    48ae:	761a      	strb	r2, [r3, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    48b0:	68fb      	ldr	r3, [r7, #12]
    48b2:	781b      	ldrb	r3, [r3, #0]
    48b4:	b2db      	uxtb	r3, r3
    48b6:	2202      	movs	r2, #2
    48b8:	4313      	orrs	r3, r2
    48ba:	b2da      	uxtb	r2, r3
    48bc:	68fb      	ldr	r3, [r7, #12]
    48be:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    48c0:	46c0      	nop			; (mov r8, r8)
    48c2:	687b      	ldr	r3, [r7, #4]
    48c4:	0018      	movs	r0, r3
    48c6:	4b04      	ldr	r3, [pc, #16]	; (48d8 <adc_enable+0x50>)
    48c8:	4798      	blx	r3
    48ca:	1e03      	subs	r3, r0, #0
    48cc:	d1f9      	bne.n	48c2 <adc_enable+0x3a>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    48ce:	2300      	movs	r3, #0
}
    48d0:	0018      	movs	r0, r3
    48d2:	46bd      	mov	sp, r7
    48d4:	b004      	add	sp, #16
    48d6:	bd80      	pop	{r7, pc}
    48d8:	000047b9 	.word	0x000047b9

000048dc <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    48dc:	b580      	push	{r7, lr}
    48de:	b084      	sub	sp, #16
    48e0:	af00      	add	r7, sp, #0
    48e2:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    48e4:	687b      	ldr	r3, [r7, #4]
    48e6:	681b      	ldr	r3, [r3, #0]
    48e8:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    48ea:	46c0      	nop			; (mov r8, r8)
    48ec:	687b      	ldr	r3, [r7, #4]
    48ee:	0018      	movs	r0, r3
    48f0:	4b0b      	ldr	r3, [pc, #44]	; (4920 <adc_start_conversion+0x44>)
    48f2:	4798      	blx	r3
    48f4:	1e03      	subs	r3, r0, #0
    48f6:	d1f9      	bne.n	48ec <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    48f8:	68fb      	ldr	r3, [r7, #12]
    48fa:	7b1b      	ldrb	r3, [r3, #12]
    48fc:	b2db      	uxtb	r3, r3
    48fe:	2202      	movs	r2, #2
    4900:	4313      	orrs	r3, r2
    4902:	b2da      	uxtb	r2, r3
    4904:	68fb      	ldr	r3, [r7, #12]
    4906:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    4908:	46c0      	nop			; (mov r8, r8)
    490a:	687b      	ldr	r3, [r7, #4]
    490c:	0018      	movs	r0, r3
    490e:	4b04      	ldr	r3, [pc, #16]	; (4920 <adc_start_conversion+0x44>)
    4910:	4798      	blx	r3
    4912:	1e03      	subs	r3, r0, #0
    4914:	d1f9      	bne.n	490a <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    4916:	46c0      	nop			; (mov r8, r8)
    4918:	46bd      	mov	sp, r7
    491a:	b004      	add	sp, #16
    491c:	bd80      	pop	{r7, pc}
    491e:	46c0      	nop			; (mov r8, r8)
    4920:	000047b9 	.word	0x000047b9

00004924 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    4924:	b580      	push	{r7, lr}
    4926:	b084      	sub	sp, #16
    4928:	af00      	add	r7, sp, #0
    492a:	6078      	str	r0, [r7, #4]
    492c:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    492e:	687b      	ldr	r3, [r7, #4]
    4930:	0018      	movs	r0, r3
    4932:	4b18      	ldr	r3, [pc, #96]	; (4994 <adc_read+0x70>)
    4934:	4798      	blx	r3
    4936:	0002      	movs	r2, r0
    4938:	2301      	movs	r3, #1
    493a:	4013      	ands	r3, r2
    493c:	d101      	bne.n	4942 <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    493e:	2305      	movs	r3, #5
    4940:	e023      	b.n	498a <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    4942:	687b      	ldr	r3, [r7, #4]
    4944:	681b      	ldr	r3, [r3, #0]
    4946:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    4948:	46c0      	nop			; (mov r8, r8)
    494a:	687b      	ldr	r3, [r7, #4]
    494c:	0018      	movs	r0, r3
    494e:	4b12      	ldr	r3, [pc, #72]	; (4998 <adc_read+0x74>)
    4950:	4798      	blx	r3
    4952:	1e03      	subs	r3, r0, #0
    4954:	d1f9      	bne.n	494a <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    4956:	68fb      	ldr	r3, [r7, #12]
    4958:	8b5b      	ldrh	r3, [r3, #26]
    495a:	b29a      	uxth	r2, r3
    495c:	683b      	ldr	r3, [r7, #0]
    495e:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    4960:	687b      	ldr	r3, [r7, #4]
    4962:	2101      	movs	r1, #1
    4964:	0018      	movs	r0, r3
    4966:	4b0d      	ldr	r3, [pc, #52]	; (499c <adc_read+0x78>)
    4968:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    496a:	687b      	ldr	r3, [r7, #4]
    496c:	0018      	movs	r0, r3
    496e:	4b09      	ldr	r3, [pc, #36]	; (4994 <adc_read+0x70>)
    4970:	4798      	blx	r3
    4972:	0002      	movs	r2, r0
    4974:	2304      	movs	r3, #4
    4976:	4013      	ands	r3, r2
    4978:	d006      	beq.n	4988 <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    497a:	687b      	ldr	r3, [r7, #4]
    497c:	2104      	movs	r1, #4
    497e:	0018      	movs	r0, r3
    4980:	4b06      	ldr	r3, [pc, #24]	; (499c <adc_read+0x78>)
    4982:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    4984:	231e      	movs	r3, #30
    4986:	e000      	b.n	498a <adc_read+0x66>
	}

	return STATUS_OK;
    4988:	2300      	movs	r3, #0
}
    498a:	0018      	movs	r0, r3
    498c:	46bd      	mov	sp, r7
    498e:	b004      	add	sp, #16
    4990:	bd80      	pop	{r7, pc}
    4992:	46c0      	nop			; (mov r8, r8)
    4994:	000047e1 	.word	0x000047e1
    4998:	000047b9 	.word	0x000047b9
    499c:	00004835 	.word	0x00004835

000049a0 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    49a0:	b580      	push	{r7, lr}
    49a2:	b082      	sub	sp, #8
    49a4:	af00      	add	r7, sp, #0
    49a6:	0002      	movs	r2, r0
    49a8:	1dfb      	adds	r3, r7, #7
    49aa:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    49ac:	1dfb      	adds	r3, r7, #7
    49ae:	781b      	ldrb	r3, [r3, #0]
    49b0:	0018      	movs	r0, r3
    49b2:	4b03      	ldr	r3, [pc, #12]	; (49c0 <port_get_group_from_gpio_pin+0x20>)
    49b4:	4798      	blx	r3
    49b6:	0003      	movs	r3, r0
}
    49b8:	0018      	movs	r0, r3
    49ba:	46bd      	mov	sp, r7
    49bc:	b002      	add	sp, #8
    49be:	bd80      	pop	{r7, pc}
    49c0:	00004759 	.word	0x00004759

000049c4 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    49c4:	b580      	push	{r7, lr}
    49c6:	b082      	sub	sp, #8
    49c8:	af00      	add	r7, sp, #0
    49ca:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    49cc:	687b      	ldr	r3, [r7, #4]
    49ce:	2200      	movs	r2, #0
    49d0:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    49d2:	687b      	ldr	r3, [r7, #4]
    49d4:	2201      	movs	r2, #1
    49d6:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    49d8:	687b      	ldr	r3, [r7, #4]
    49da:	2200      	movs	r2, #0
    49dc:	709a      	strb	r2, [r3, #2]
}
    49de:	46c0      	nop			; (mov r8, r8)
    49e0:	46bd      	mov	sp, r7
    49e2:	b002      	add	sp, #8
    49e4:	bd80      	pop	{r7, pc}
    49e6:	46c0      	nop			; (mov r8, r8)

000049e8 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    49e8:	b580      	push	{r7, lr}
    49ea:	b084      	sub	sp, #16
    49ec:	af00      	add	r7, sp, #0
    49ee:	0002      	movs	r2, r0
    49f0:	1dfb      	adds	r3, r7, #7
    49f2:	701a      	strb	r2, [r3, #0]
    49f4:	1dbb      	adds	r3, r7, #6
    49f6:	1c0a      	adds	r2, r1, #0
    49f8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    49fa:	1dfb      	adds	r3, r7, #7
    49fc:	781b      	ldrb	r3, [r3, #0]
    49fe:	0018      	movs	r0, r3
    4a00:	4b0d      	ldr	r3, [pc, #52]	; (4a38 <port_pin_set_output_level+0x50>)
    4a02:	4798      	blx	r3
    4a04:	0003      	movs	r3, r0
    4a06:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    4a08:	1dfb      	adds	r3, r7, #7
    4a0a:	781b      	ldrb	r3, [r3, #0]
    4a0c:	221f      	movs	r2, #31
    4a0e:	4013      	ands	r3, r2
    4a10:	2201      	movs	r2, #1
    4a12:	409a      	lsls	r2, r3
    4a14:	0013      	movs	r3, r2
    4a16:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    4a18:	1dbb      	adds	r3, r7, #6
    4a1a:	781b      	ldrb	r3, [r3, #0]
    4a1c:	2b00      	cmp	r3, #0
    4a1e:	d003      	beq.n	4a28 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    4a20:	68fb      	ldr	r3, [r7, #12]
    4a22:	68ba      	ldr	r2, [r7, #8]
    4a24:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    4a26:	e002      	b.n	4a2e <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4a28:	68fb      	ldr	r3, [r7, #12]
    4a2a:	68ba      	ldr	r2, [r7, #8]
    4a2c:	615a      	str	r2, [r3, #20]
	}
}
    4a2e:	46c0      	nop			; (mov r8, r8)
    4a30:	46bd      	mov	sp, r7
    4a32:	b004      	add	sp, #16
    4a34:	bd80      	pop	{r7, pc}
    4a36:	46c0      	nop			; (mov r8, r8)
    4a38:	000049a1 	.word	0x000049a1

00004a3c <msgeq7_init>:
#include "msgeq7.h"

struct adc_module adc_instance;

void msgeq7_init()
{
    4a3c:	b580      	push	{r7, lr}
    4a3e:	af00      	add	r7, sp, #0
	msgeq7_port_init();
    4a40:	4b03      	ldr	r3, [pc, #12]	; (4a50 <msgeq7_init+0x14>)
    4a42:	4798      	blx	r3
	msgeq7_adc_init();
    4a44:	4b03      	ldr	r3, [pc, #12]	; (4a54 <msgeq7_init+0x18>)
    4a46:	4798      	blx	r3
}
    4a48:	46c0      	nop			; (mov r8, r8)
    4a4a:	46bd      	mov	sp, r7
    4a4c:	bd80      	pop	{r7, pc}
    4a4e:	46c0      	nop			; (mov r8, r8)
    4a50:	00004a59 	.word	0x00004a59
    4a54:	00004ab1 	.word	0x00004ab1

00004a58 <msgeq7_port_init>:

void msgeq7_port_init()
{
    4a58:	b580      	push	{r7, lr}
    4a5a:	b082      	sub	sp, #8
    4a5c:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    4a5e:	1d3b      	adds	r3, r7, #4
    4a60:	0018      	movs	r0, r3
    4a62:	4b10      	ldr	r3, [pc, #64]	; (4aa4 <msgeq7_port_init+0x4c>)
    4a64:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    4a66:	1d3b      	adds	r3, r7, #4
    4a68:	2202      	movs	r2, #2
    4a6a:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4a6c:	1d3b      	adds	r3, r7, #4
    4a6e:	2201      	movs	r2, #1
    4a70:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(MSGEQ7_PIN_RESET,&config_port_pin);
    4a72:	1d3b      	adds	r3, r7, #4
    4a74:	0019      	movs	r1, r3
    4a76:	2019      	movs	r0, #25
    4a78:	4b0b      	ldr	r3, [pc, #44]	; (4aa8 <msgeq7_port_init+0x50>)
    4a7a:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_RESET,false);
    4a7c:	2100      	movs	r1, #0
    4a7e:	2019      	movs	r0, #25
    4a80:	4b0a      	ldr	r3, [pc, #40]	; (4aac <msgeq7_port_init+0x54>)
    4a82:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    4a84:	1d3b      	adds	r3, r7, #4
    4a86:	2201      	movs	r2, #1
    4a88:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(MSGEQ7_PIN_STROBE,&config_port_pin);
    4a8a:	1d3b      	adds	r3, r7, #4
    4a8c:	0019      	movs	r1, r3
    4a8e:	2018      	movs	r0, #24
    4a90:	4b05      	ldr	r3, [pc, #20]	; (4aa8 <msgeq7_port_init+0x50>)
    4a92:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_STROBE,true);
    4a94:	2101      	movs	r1, #1
    4a96:	2018      	movs	r0, #24
    4a98:	4b04      	ldr	r3, [pc, #16]	; (4aac <msgeq7_port_init+0x54>)
    4a9a:	4798      	blx	r3
}
    4a9c:	46c0      	nop			; (mov r8, r8)
    4a9e:	46bd      	mov	sp, r7
    4aa0:	b002      	add	sp, #8
    4aa2:	bd80      	pop	{r7, pc}
    4aa4:	000049c5 	.word	0x000049c5
    4aa8:	00000ce9 	.word	0x00000ce9
    4aac:	000049e9 	.word	0x000049e9

00004ab0 <msgeq7_adc_init>:

void msgeq7_adc_init()
{
    4ab0:	b580      	push	{r7, lr}
    4ab2:	b08c      	sub	sp, #48	; 0x30
    4ab4:	af00      	add	r7, sp, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4ab6:	003b      	movs	r3, r7
    4ab8:	0018      	movs	r0, r3
    4aba:	4b0e      	ldr	r3, [pc, #56]	; (4af4 <msgeq7_adc_init+0x44>)
    4abc:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
    4abe:	003b      	movs	r3, r7
    4ac0:	2200      	movs	r2, #0
    4ac2:	609a      	str	r2, [r3, #8]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN2; //PIN_PB08
    4ac4:	003b      	movs	r3, r7
    4ac6:	2202      	movs	r2, #2
    4ac8:	731a      	strb	r2, [r3, #12]
	config_adc.differential_mode = false;
    4aca:	003b      	movs	r3, r7
    4acc:	2200      	movs	r2, #0
    4ace:	74da      	strb	r2, [r3, #19]
	config_adc.negative_input = ADC_NEGATIVE_INPUT_GND;
    4ad0:	003b      	movs	r3, r7
    4ad2:	22c0      	movs	r2, #192	; 0xc0
    4ad4:	0152      	lsls	r2, r2, #5
    4ad6:	81da      	strh	r2, [r3, #14]
	
	adc_init(&adc_instance, ADC, &config_adc);
    4ad8:	003a      	movs	r2, r7
    4ada:	4907      	ldr	r1, [pc, #28]	; (4af8 <msgeq7_adc_init+0x48>)
    4adc:	4b07      	ldr	r3, [pc, #28]	; (4afc <msgeq7_adc_init+0x4c>)
    4ade:	0018      	movs	r0, r3
    4ae0:	4b07      	ldr	r3, [pc, #28]	; (4b00 <msgeq7_adc_init+0x50>)
    4ae2:	4798      	blx	r3
	adc_enable(&adc_instance);
    4ae4:	4b05      	ldr	r3, [pc, #20]	; (4afc <msgeq7_adc_init+0x4c>)
    4ae6:	0018      	movs	r0, r3
    4ae8:	4b06      	ldr	r3, [pc, #24]	; (4b04 <msgeq7_adc_init+0x54>)
    4aea:	4798      	blx	r3
}
    4aec:	46c0      	nop			; (mov r8, r8)
    4aee:	46bd      	mov	sp, r7
    4af0:	b00c      	add	sp, #48	; 0x30
    4af2:	bd80      	pop	{r7, pc}
    4af4:	00000291 	.word	0x00000291
    4af8:	42004000 	.word	0x42004000
    4afc:	20000400 	.word	0x20000400
    4b00:	000008e1 	.word	0x000008e1
    4b04:	00004889 	.word	0x00004889

00004b08 <single_conversion>:


uint16_t single_conversion()
{
    4b08:	b580      	push	{r7, lr}
    4b0a:	b082      	sub	sp, #8
    4b0c:	af00      	add	r7, sp, #0
	adc_start_conversion(&adc_instance);
    4b0e:	4b09      	ldr	r3, [pc, #36]	; (4b34 <single_conversion+0x2c>)
    4b10:	0018      	movs	r0, r3
    4b12:	4b09      	ldr	r3, [pc, #36]	; (4b38 <single_conversion+0x30>)
    4b14:	4798      	blx	r3
	uint16_t result;

	do {
		/* Wait for conversion to be done and read out result */
	} while (adc_read(&adc_instance, &result) == STATUS_BUSY);
    4b16:	1dba      	adds	r2, r7, #6
    4b18:	4b06      	ldr	r3, [pc, #24]	; (4b34 <single_conversion+0x2c>)
    4b1a:	0011      	movs	r1, r2
    4b1c:	0018      	movs	r0, r3
    4b1e:	4b07      	ldr	r3, [pc, #28]	; (4b3c <single_conversion+0x34>)
    4b20:	4798      	blx	r3
    4b22:	1e03      	subs	r3, r0, #0
    4b24:	2b05      	cmp	r3, #5
    4b26:	d0f6      	beq.n	4b16 <single_conversion+0xe>
	return result;
    4b28:	1dbb      	adds	r3, r7, #6
    4b2a:	881b      	ldrh	r3, [r3, #0]
}
    4b2c:	0018      	movs	r0, r3
    4b2e:	46bd      	mov	sp, r7
    4b30:	b002      	add	sp, #8
    4b32:	bd80      	pop	{r7, pc}
    4b34:	20000400 	.word	0x20000400
    4b38:	000048dd 	.word	0x000048dd
    4b3c:	00004925 	.word	0x00004925

00004b40 <msgeq7_all_bands>:

void msgeq7_all_bands(uint16_t bands[])
{
    4b40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b42:	b08f      	sub	sp, #60	; 0x3c
    4b44:	af00      	add	r7, sp, #0
    4b46:	62f8      	str	r0, [r7, #44]	; 0x2c
	port_pin_set_output_level(MSGEQ7_PIN_RESET,true);
    4b48:	2101      	movs	r1, #1
    4b4a:	2019      	movs	r0, #25
    4b4c:	4b53      	ldr	r3, [pc, #332]	; (4c9c <msgeq7_all_bands+0x15c>)
    4b4e:	4798      	blx	r3
	delay_us(1);
    4b50:	2000      	movs	r0, #0
    4b52:	4b53      	ldr	r3, [pc, #332]	; (4ca0 <msgeq7_all_bands+0x160>)
    4b54:	4798      	blx	r3
    4b56:	0003      	movs	r3, r0
    4b58:	613b      	str	r3, [r7, #16]
    4b5a:	2300      	movs	r3, #0
    4b5c:	617b      	str	r3, [r7, #20]
    4b5e:	4b51      	ldr	r3, [pc, #324]	; (4ca4 <msgeq7_all_bands+0x164>)
    4b60:	2400      	movs	r4, #0
    4b62:	6938      	ldr	r0, [r7, #16]
    4b64:	6979      	ldr	r1, [r7, #20]
    4b66:	18c0      	adds	r0, r0, r3
    4b68:	4161      	adcs	r1, r4
    4b6a:	4c4f      	ldr	r4, [pc, #316]	; (4ca8 <msgeq7_all_bands+0x168>)
    4b6c:	4a4f      	ldr	r2, [pc, #316]	; (4cac <msgeq7_all_bands+0x16c>)
    4b6e:	2300      	movs	r3, #0
    4b70:	47a0      	blx	r4
    4b72:	0003      	movs	r3, r0
    4b74:	000c      	movs	r4, r1
    4b76:	0018      	movs	r0, r3
    4b78:	4b4d      	ldr	r3, [pc, #308]	; (4cb0 <msgeq7_all_bands+0x170>)
    4b7a:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_RESET,false);
    4b7c:	2100      	movs	r1, #0
    4b7e:	2019      	movs	r0, #25
    4b80:	4b46      	ldr	r3, [pc, #280]	; (4c9c <msgeq7_all_bands+0x15c>)
    4b82:	4798      	blx	r3
	delay_us(75);
    4b84:	2000      	movs	r0, #0
    4b86:	4b46      	ldr	r3, [pc, #280]	; (4ca0 <msgeq7_all_bands+0x160>)
    4b88:	4798      	blx	r3
    4b8a:	0003      	movs	r3, r0
    4b8c:	61bb      	str	r3, [r7, #24]
    4b8e:	2300      	movs	r3, #0
    4b90:	61fb      	str	r3, [r7, #28]
    4b92:	69bb      	ldr	r3, [r7, #24]
    4b94:	69fc      	ldr	r4, [r7, #28]
    4b96:	0f9a      	lsrs	r2, r3, #30
    4b98:	00a0      	lsls	r0, r4, #2
    4b9a:	6278      	str	r0, [r7, #36]	; 0x24
    4b9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    4b9e:	4310      	orrs	r0, r2
    4ba0:	6278      	str	r0, [r7, #36]	; 0x24
    4ba2:	009b      	lsls	r3, r3, #2
    4ba4:	623b      	str	r3, [r7, #32]
    4ba6:	6a3b      	ldr	r3, [r7, #32]
    4ba8:	6a7c      	ldr	r4, [r7, #36]	; 0x24
    4baa:	69b9      	ldr	r1, [r7, #24]
    4bac:	69fa      	ldr	r2, [r7, #28]
    4bae:	185b      	adds	r3, r3, r1
    4bb0:	4154      	adcs	r4, r2
    4bb2:	0f1a      	lsrs	r2, r3, #28
    4bb4:	0126      	lsls	r6, r4, #4
    4bb6:	4316      	orrs	r6, r2
    4bb8:	011d      	lsls	r5, r3, #4
    4bba:	1aed      	subs	r5, r5, r3
    4bbc:	41a6      	sbcs	r6, r4
    4bbe:	002b      	movs	r3, r5
    4bc0:	0034      	movs	r4, r6
    4bc2:	4938      	ldr	r1, [pc, #224]	; (4ca4 <msgeq7_all_bands+0x164>)
    4bc4:	2200      	movs	r2, #0
    4bc6:	185b      	adds	r3, r3, r1
    4bc8:	4154      	adcs	r4, r2
    4bca:	0018      	movs	r0, r3
    4bcc:	0021      	movs	r1, r4
    4bce:	4c36      	ldr	r4, [pc, #216]	; (4ca8 <msgeq7_all_bands+0x168>)
    4bd0:	4a36      	ldr	r2, [pc, #216]	; (4cac <msgeq7_all_bands+0x16c>)
    4bd2:	2300      	movs	r3, #0
    4bd4:	47a0      	blx	r4
    4bd6:	0003      	movs	r3, r0
    4bd8:	000c      	movs	r4, r1
    4bda:	0018      	movs	r0, r3
    4bdc:	4b34      	ldr	r3, [pc, #208]	; (4cb0 <msgeq7_all_bands+0x170>)
    4bde:	4798      	blx	r3
	
	for (int i=0;i<7;i++)
    4be0:	2300      	movs	r3, #0
    4be2:	637b      	str	r3, [r7, #52]	; 0x34
    4be4:	e052      	b.n	4c8c <msgeq7_all_bands+0x14c>
	{
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,false);
    4be6:	2100      	movs	r1, #0
    4be8:	2018      	movs	r0, #24
    4bea:	4b2c      	ldr	r3, [pc, #176]	; (4c9c <msgeq7_all_bands+0x15c>)
    4bec:	4798      	blx	r3
		delay_us(40);
    4bee:	2000      	movs	r0, #0
    4bf0:	4b2b      	ldr	r3, [pc, #172]	; (4ca0 <msgeq7_all_bands+0x160>)
    4bf2:	4798      	blx	r3
    4bf4:	0003      	movs	r3, r0
    4bf6:	60bb      	str	r3, [r7, #8]
    4bf8:	2300      	movs	r3, #0
    4bfa:	60fb      	str	r3, [r7, #12]
    4bfc:	4c2d      	ldr	r4, [pc, #180]	; (4cb4 <msgeq7_all_bands+0x174>)
    4bfe:	2228      	movs	r2, #40	; 0x28
    4c00:	2300      	movs	r3, #0
    4c02:	68b8      	ldr	r0, [r7, #8]
    4c04:	68f9      	ldr	r1, [r7, #12]
    4c06:	47a0      	blx	r4
    4c08:	0003      	movs	r3, r0
    4c0a:	000c      	movs	r4, r1
    4c0c:	0019      	movs	r1, r3
    4c0e:	0022      	movs	r2, r4
    4c10:	4b24      	ldr	r3, [pc, #144]	; (4ca4 <msgeq7_all_bands+0x164>)
    4c12:	2400      	movs	r4, #0
    4c14:	18c9      	adds	r1, r1, r3
    4c16:	4162      	adcs	r2, r4
    4c18:	0008      	movs	r0, r1
    4c1a:	0011      	movs	r1, r2
    4c1c:	4c22      	ldr	r4, [pc, #136]	; (4ca8 <msgeq7_all_bands+0x168>)
    4c1e:	4a23      	ldr	r2, [pc, #140]	; (4cac <msgeq7_all_bands+0x16c>)
    4c20:	2300      	movs	r3, #0
    4c22:	47a0      	blx	r4
    4c24:	0003      	movs	r3, r0
    4c26:	000c      	movs	r4, r1
    4c28:	0018      	movs	r0, r3
    4c2a:	4b21      	ldr	r3, [pc, #132]	; (4cb0 <msgeq7_all_bands+0x170>)
    4c2c:	4798      	blx	r3
		bands[i] = single_conversion();
    4c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    4c30:	005b      	lsls	r3, r3, #1
    4c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    4c34:	18d4      	adds	r4, r2, r3
    4c36:	4b20      	ldr	r3, [pc, #128]	; (4cb8 <msgeq7_all_bands+0x178>)
    4c38:	4798      	blx	r3
    4c3a:	0003      	movs	r3, r0
    4c3c:	8023      	strh	r3, [r4, #0]
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,true);
    4c3e:	2101      	movs	r1, #1
    4c40:	2018      	movs	r0, #24
    4c42:	4b16      	ldr	r3, [pc, #88]	; (4c9c <msgeq7_all_bands+0x15c>)
    4c44:	4798      	blx	r3
		delay_us(40);
    4c46:	2000      	movs	r0, #0
    4c48:	4b15      	ldr	r3, [pc, #84]	; (4ca0 <msgeq7_all_bands+0x160>)
    4c4a:	4798      	blx	r3
    4c4c:	0003      	movs	r3, r0
    4c4e:	603b      	str	r3, [r7, #0]
    4c50:	2300      	movs	r3, #0
    4c52:	607b      	str	r3, [r7, #4]
    4c54:	4c17      	ldr	r4, [pc, #92]	; (4cb4 <msgeq7_all_bands+0x174>)
    4c56:	2228      	movs	r2, #40	; 0x28
    4c58:	2300      	movs	r3, #0
    4c5a:	6838      	ldr	r0, [r7, #0]
    4c5c:	6879      	ldr	r1, [r7, #4]
    4c5e:	47a0      	blx	r4
    4c60:	0003      	movs	r3, r0
    4c62:	000c      	movs	r4, r1
    4c64:	0019      	movs	r1, r3
    4c66:	0022      	movs	r2, r4
    4c68:	4b0e      	ldr	r3, [pc, #56]	; (4ca4 <msgeq7_all_bands+0x164>)
    4c6a:	2400      	movs	r4, #0
    4c6c:	18c9      	adds	r1, r1, r3
    4c6e:	4162      	adcs	r2, r4
    4c70:	0008      	movs	r0, r1
    4c72:	0011      	movs	r1, r2
    4c74:	4c0c      	ldr	r4, [pc, #48]	; (4ca8 <msgeq7_all_bands+0x168>)
    4c76:	4a0d      	ldr	r2, [pc, #52]	; (4cac <msgeq7_all_bands+0x16c>)
    4c78:	2300      	movs	r3, #0
    4c7a:	47a0      	blx	r4
    4c7c:	0003      	movs	r3, r0
    4c7e:	000c      	movs	r4, r1
    4c80:	0018      	movs	r0, r3
    4c82:	4b0b      	ldr	r3, [pc, #44]	; (4cb0 <msgeq7_all_bands+0x170>)
    4c84:	4798      	blx	r3
	port_pin_set_output_level(MSGEQ7_PIN_RESET,true);
	delay_us(1);
	port_pin_set_output_level(MSGEQ7_PIN_RESET,false);
	delay_us(75);
	
	for (int i=0;i<7;i++)
    4c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    4c88:	3301      	adds	r3, #1
    4c8a:	637b      	str	r3, [r7, #52]	; 0x34
    4c8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    4c8e:	2b06      	cmp	r3, #6
    4c90:	dda9      	ble.n	4be6 <msgeq7_all_bands+0xa6>
		delay_us(40);
		bands[i] = single_conversion();
		port_pin_set_output_level(MSGEQ7_PIN_STROBE,true);
		delay_us(40);
	}
    4c92:	46c0      	nop			; (mov r8, r8)
    4c94:	46bd      	mov	sp, r7
    4c96:	b00f      	add	sp, #60	; 0x3c
    4c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c9a:	46c0      	nop			; (mov r8, r8)
    4c9c:	000049e9 	.word	0x000049e9
    4ca0:	00005e91 	.word	0x00005e91
    4ca4:	006acfbf 	.word	0x006acfbf
    4ca8:	00006ca1 	.word	0x00006ca1
    4cac:	006acfc0 	.word	0x006acfc0
    4cb0:	20000001 	.word	0x20000001
    4cb4:	00006ce1 	.word	0x00006ce1
    4cb8:	00004b09 	.word	0x00004b09

00004cbc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    4cbc:	b580      	push	{r7, lr}
    4cbe:	b082      	sub	sp, #8
    4cc0:	af00      	add	r7, sp, #0
    4cc2:	0002      	movs	r2, r0
    4cc4:	1dfb      	adds	r3, r7, #7
    4cc6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
    4cc8:	4b06      	ldr	r3, [pc, #24]	; (4ce4 <NVIC_EnableIRQ+0x28>)
    4cca:	1dfa      	adds	r2, r7, #7
    4ccc:	7812      	ldrb	r2, [r2, #0]
    4cce:	0011      	movs	r1, r2
    4cd0:	221f      	movs	r2, #31
    4cd2:	400a      	ands	r2, r1
    4cd4:	2101      	movs	r1, #1
    4cd6:	4091      	lsls	r1, r2
    4cd8:	000a      	movs	r2, r1
    4cda:	601a      	str	r2, [r3, #0]
}
    4cdc:	46c0      	nop			; (mov r8, r8)
    4cde:	46bd      	mov	sp, r7
    4ce0:	b002      	add	sp, #8
    4ce2:	bd80      	pop	{r7, pc}
    4ce4:	e000e100 	.word	0xe000e100

00004ce8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    4ce8:	b5b0      	push	{r4, r5, r7, lr}
    4cea:	b082      	sub	sp, #8
    4cec:	af00      	add	r7, sp, #0
    4cee:	0002      	movs	r2, r0
    4cf0:	6039      	str	r1, [r7, #0]
    4cf2:	1dfb      	adds	r3, r7, #7
    4cf4:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
    4cf6:	1dfb      	adds	r3, r7, #7
    4cf8:	781b      	ldrb	r3, [r3, #0]
    4cfa:	2b7f      	cmp	r3, #127	; 0x7f
    4cfc:	d932      	bls.n	4d64 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4cfe:	4c2f      	ldr	r4, [pc, #188]	; (4dbc <NVIC_SetPriority+0xd4>)
    4d00:	1dfb      	adds	r3, r7, #7
    4d02:	781b      	ldrb	r3, [r3, #0]
    4d04:	001a      	movs	r2, r3
    4d06:	230f      	movs	r3, #15
    4d08:	4013      	ands	r3, r2
    4d0a:	3b08      	subs	r3, #8
    4d0c:	0899      	lsrs	r1, r3, #2
    4d0e:	4a2b      	ldr	r2, [pc, #172]	; (4dbc <NVIC_SetPriority+0xd4>)
    4d10:	1dfb      	adds	r3, r7, #7
    4d12:	781b      	ldrb	r3, [r3, #0]
    4d14:	0018      	movs	r0, r3
    4d16:	230f      	movs	r3, #15
    4d18:	4003      	ands	r3, r0
    4d1a:	3b08      	subs	r3, #8
    4d1c:	089b      	lsrs	r3, r3, #2
    4d1e:	3306      	adds	r3, #6
    4d20:	009b      	lsls	r3, r3, #2
    4d22:	18d3      	adds	r3, r2, r3
    4d24:	3304      	adds	r3, #4
    4d26:	681b      	ldr	r3, [r3, #0]
    4d28:	1dfa      	adds	r2, r7, #7
    4d2a:	7812      	ldrb	r2, [r2, #0]
    4d2c:	0010      	movs	r0, r2
    4d2e:	2203      	movs	r2, #3
    4d30:	4002      	ands	r2, r0
    4d32:	00d2      	lsls	r2, r2, #3
    4d34:	20ff      	movs	r0, #255	; 0xff
    4d36:	4090      	lsls	r0, r2
    4d38:	0002      	movs	r2, r0
    4d3a:	43d2      	mvns	r2, r2
    4d3c:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    4d3e:	683b      	ldr	r3, [r7, #0]
    4d40:	019b      	lsls	r3, r3, #6
    4d42:	20ff      	movs	r0, #255	; 0xff
    4d44:	4018      	ands	r0, r3
    4d46:	1dfb      	adds	r3, r7, #7
    4d48:	781b      	ldrb	r3, [r3, #0]
    4d4a:	001d      	movs	r5, r3
    4d4c:	2303      	movs	r3, #3
    4d4e:	402b      	ands	r3, r5
    4d50:	00db      	lsls	r3, r3, #3
    4d52:	4098      	lsls	r0, r3
    4d54:	0003      	movs	r3, r0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4d56:	431a      	orrs	r2, r3
    4d58:	1d8b      	adds	r3, r1, #6
    4d5a:	009b      	lsls	r3, r3, #2
    4d5c:	18e3      	adds	r3, r4, r3
    4d5e:	3304      	adds	r3, #4
    4d60:	601a      	str	r2, [r3, #0]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    4d62:	e027      	b.n	4db4 <NVIC_SetPriority+0xcc>
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4d64:	4c16      	ldr	r4, [pc, #88]	; (4dc0 <NVIC_SetPriority+0xd8>)
    4d66:	1dfb      	adds	r3, r7, #7
    4d68:	781b      	ldrb	r3, [r3, #0]
    4d6a:	b25b      	sxtb	r3, r3
    4d6c:	089b      	lsrs	r3, r3, #2
    4d6e:	4914      	ldr	r1, [pc, #80]	; (4dc0 <NVIC_SetPriority+0xd8>)
    4d70:	1dfa      	adds	r2, r7, #7
    4d72:	7812      	ldrb	r2, [r2, #0]
    4d74:	b252      	sxtb	r2, r2
    4d76:	0892      	lsrs	r2, r2, #2
    4d78:	32c0      	adds	r2, #192	; 0xc0
    4d7a:	0092      	lsls	r2, r2, #2
    4d7c:	5852      	ldr	r2, [r2, r1]
    4d7e:	1df9      	adds	r1, r7, #7
    4d80:	7809      	ldrb	r1, [r1, #0]
    4d82:	0008      	movs	r0, r1
    4d84:	2103      	movs	r1, #3
    4d86:	4001      	ands	r1, r0
    4d88:	00c9      	lsls	r1, r1, #3
    4d8a:	20ff      	movs	r0, #255	; 0xff
    4d8c:	4088      	lsls	r0, r1
    4d8e:	0001      	movs	r1, r0
    4d90:	43c9      	mvns	r1, r1
    4d92:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
    4d94:	683a      	ldr	r2, [r7, #0]
    4d96:	0192      	lsls	r2, r2, #6
    4d98:	20ff      	movs	r0, #255	; 0xff
    4d9a:	4010      	ands	r0, r2
    4d9c:	1dfa      	adds	r2, r7, #7
    4d9e:	7812      	ldrb	r2, [r2, #0]
    4da0:	0015      	movs	r5, r2
    4da2:	2203      	movs	r2, #3
    4da4:	402a      	ands	r2, r5
    4da6:	00d2      	lsls	r2, r2, #3
    4da8:	4090      	lsls	r0, r2
    4daa:	0002      	movs	r2, r0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
    4dac:	430a      	orrs	r2, r1
    4dae:	33c0      	adds	r3, #192	; 0xc0
    4db0:	009b      	lsls	r3, r3, #2
    4db2:	511a      	str	r2, [r3, r4]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
    4db4:	46c0      	nop			; (mov r8, r8)
    4db6:	46bd      	mov	sp, r7
    4db8:	b002      	add	sp, #8
    4dba:	bdb0      	pop	{r4, r5, r7, pc}
    4dbc:	e000ed00 	.word	0xe000ed00
    4dc0:	e000e100 	.word	0xe000e100

00004dc4 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    4dc4:	b580      	push	{r7, lr}
    4dc6:	b082      	sub	sp, #8
    4dc8:	af00      	add	r7, sp, #0
    4dca:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    4dcc:	687b      	ldr	r3, [r7, #4]
    4dce:	2200      	movs	r2, #0
    4dd0:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    4dd2:	687b      	ldr	r3, [r7, #4]
    4dd4:	2201      	movs	r2, #1
    4dd6:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    4dd8:	687b      	ldr	r3, [r7, #4]
    4dda:	2200      	movs	r2, #0
    4ddc:	709a      	strb	r2, [r3, #2]
}
    4dde:	46c0      	nop			; (mov r8, r8)
    4de0:	46bd      	mov	sp, r7
    4de2:	b002      	add	sp, #8
    4de4:	bd80      	pop	{r7, pc}
    4de6:	46c0      	nop			; (mov r8, r8)

00004de8 <pwm_port>:
#include "ble_uart.h"
#include "i2c.h"
#include "uart.h"

void pwm_port(void)
{
    4de8:	b580      	push	{r7, lr}
    4dea:	b082      	sub	sp, #8
    4dec:	af00      	add	r7, sp, #0
	pwm_count = 0;
    4dee:	4b0b      	ldr	r3, [pc, #44]	; (4e1c <pwm_port+0x34>)
    4df0:	2200      	movs	r2, #0
    4df2:	601a      	str	r2, [r3, #0]
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    4df4:	1d3b      	adds	r3, r7, #4
    4df6:	0018      	movs	r0, r3
    4df8:	4b09      	ldr	r3, [pc, #36]	; (4e20 <pwm_port+0x38>)
    4dfa:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_NONE;
    4dfc:	1d3b      	adds	r3, r7, #4
    4dfe:	2200      	movs	r2, #0
    4e00:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    4e02:	1d3b      	adds	r3, r7, #4
    4e04:	2201      	movs	r2, #1
    4e06:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(PIN_PA02,&config_port_pin);
    4e08:	1d3b      	adds	r3, r7, #4
    4e0a:	0019      	movs	r1, r3
    4e0c:	2002      	movs	r0, #2
    4e0e:	4b05      	ldr	r3, [pc, #20]	; (4e24 <pwm_port+0x3c>)
    4e10:	4798      	blx	r3
}
    4e12:	46c0      	nop			; (mov r8, r8)
    4e14:	46bd      	mov	sp, r7
    4e16:	b002      	add	sp, #8
    4e18:	bd80      	pop	{r7, pc}
    4e1a:	46c0      	nop			; (mov r8, r8)
    4e1c:	200003f0 	.word	0x200003f0
    4e20:	00004dc5 	.word	0x00004dc5
    4e24:	00000ce9 	.word	0x00000ce9

00004e28 <init_TC3>:

void init_TC3(void)
{	
    4e28:	b580      	push	{r7, lr}
    4e2a:	af00      	add	r7, sp, #0
	PM->APBCMASK.reg |= PM_APBCMASK_TC3;
    4e2c:	4b15      	ldr	r3, [pc, #84]	; (4e84 <init_TC3+0x5c>)
    4e2e:	4a15      	ldr	r2, [pc, #84]	; (4e84 <init_TC3+0x5c>)
    4e30:	6a12      	ldr	r2, [r2, #32]
    4e32:	2180      	movs	r1, #128	; 0x80
    4e34:	0109      	lsls	r1, r1, #4
    4e36:	430a      	orrs	r2, r1
    4e38:	621a      	str	r2, [r3, #32]

	GCLK->CLKCTRL.reg = GCLK_CLKCTRL_CLKEN | GCLK_CLKCTRL_GEN(0) | GCLK_CLKCTRL_ID_TCC2_TC3;
    4e3a:	4b13      	ldr	r3, [pc, #76]	; (4e88 <init_TC3+0x60>)
    4e3c:	4a13      	ldr	r2, [pc, #76]	; (4e8c <init_TC3+0x64>)
    4e3e:	805a      	strh	r2, [r3, #2]
	
	TC3->COUNT16.CTRLA.reg = TC_CTRLA_MODE_COUNT16 | TC_CTRLA_WAVEGEN_MFRQ |
    4e40:	4b13      	ldr	r3, [pc, #76]	; (4e90 <init_TC3+0x68>)
    4e42:	4a14      	ldr	r2, [pc, #80]	; (4e94 <init_TC3+0x6c>)
    4e44:	801a      	strh	r2, [r3, #0]
	TC_CTRLA_PRESCALER_DIV1 | TC_CTRLA_PRESCSYNC_RESYNC;

	TC3->COUNT16.COUNT.reg = 0;
    4e46:	4b12      	ldr	r3, [pc, #72]	; (4e90 <init_TC3+0x68>)
    4e48:	2200      	movs	r2, #0
    4e4a:	821a      	strh	r2, [r3, #16]
	TC3->COUNT16.CC[0].reg = COMPARE_MATCH;
    4e4c:	4b10      	ldr	r3, [pc, #64]	; (4e90 <init_TC3+0x68>)
    4e4e:	22fa      	movs	r2, #250	; 0xfa
    4e50:	01d2      	lsls	r2, r2, #7
    4e52:	831a      	strh	r2, [r3, #24]
	
	
	TC3->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    4e54:	4a0e      	ldr	r2, [pc, #56]	; (4e90 <init_TC3+0x68>)
    4e56:	4b0e      	ldr	r3, [pc, #56]	; (4e90 <init_TC3+0x68>)
    4e58:	881b      	ldrh	r3, [r3, #0]
    4e5a:	b29b      	uxth	r3, r3
    4e5c:	2102      	movs	r1, #2
    4e5e:	430b      	orrs	r3, r1
    4e60:	b29b      	uxth	r3, r3
    4e62:	8013      	strh	r3, [r2, #0]
	TC3->COUNT16.DBGCTRL.reg = TC_DBGCTRL_DBGRUN;
    4e64:	4b0a      	ldr	r3, [pc, #40]	; (4e90 <init_TC3+0x68>)
    4e66:	2201      	movs	r2, #1
    4e68:	721a      	strb	r2, [r3, #8]
	TC3->COUNT16.INTENSET.reg = TC_INTENSET_MC0;
    4e6a:	4b09      	ldr	r3, [pc, #36]	; (4e90 <init_TC3+0x68>)
    4e6c:	2210      	movs	r2, #16
    4e6e:	735a      	strb	r2, [r3, #13]
	NVIC_EnableIRQ(TC3_IRQn);
    4e70:	2012      	movs	r0, #18
    4e72:	4b09      	ldr	r3, [pc, #36]	; (4e98 <init_TC3+0x70>)
    4e74:	4798      	blx	r3
	NVIC_SetPriority(TC3_IRQn,2);
    4e76:	2102      	movs	r1, #2
    4e78:	2012      	movs	r0, #18
    4e7a:	4b08      	ldr	r3, [pc, #32]	; (4e9c <init_TC3+0x74>)
    4e7c:	4798      	blx	r3
	/*PORT->Group[0].DIRSET.reg=18;
	PORT->Group[0].PINCFG[18].bit.PMUXEN=1;
	PORT->Group[0].PMUX[9].bit.PMUXE = 4;*/
}
    4e7e:	46c0      	nop			; (mov r8, r8)
    4e80:	46bd      	mov	sp, r7
    4e82:	bd80      	pop	{r7, pc}
    4e84:	40000400 	.word	0x40000400
    4e88:	40000c00 	.word	0x40000c00
    4e8c:	0000401b 	.word	0x0000401b
    4e90:	42002c00 	.word	0x42002c00
    4e94:	00002020 	.word	0x00002020
    4e98:	00004cbd 	.word	0x00004cbd
    4e9c:	00004ce9 	.word	0x00004ce9

00004ea0 <TC3_Handler>:
uint16_t values_bands[6];

bool a_okayish = true;
char buffer[64];
void TC3_Handler()
{
    4ea0:	b580      	push	{r7, lr}
    4ea2:	af00      	add	r7, sp, #0
	static bool blink_state = false;
	// Overflow interrupt triggered
	if ( TC3->COUNT16.INTFLAG.bit.OVF == 1 )
    4ea4:	4b1d      	ldr	r3, [pc, #116]	; (4f1c <TC3_Handler+0x7c>)
    4ea6:	7b9b      	ldrb	r3, [r3, #14]
    4ea8:	07db      	lsls	r3, r3, #31
    4eaa:	0fdb      	lsrs	r3, r3, #31
    4eac:	b2db      	uxtb	r3, r3
    4eae:	2b01      	cmp	r3, #1
    4eb0:	d131      	bne.n	4f16 <TC3_Handler+0x76>
	{
		if ((pwm_count % 5) == 0)
    4eb2:	4b1b      	ldr	r3, [pc, #108]	; (4f20 <TC3_Handler+0x80>)
    4eb4:	681a      	ldr	r2, [r3, #0]
    4eb6:	4b1b      	ldr	r3, [pc, #108]	; (4f24 <TC3_Handler+0x84>)
    4eb8:	2105      	movs	r1, #5
    4eba:	0010      	movs	r0, r2
    4ebc:	4798      	blx	r3
    4ebe:	1e0b      	subs	r3, r1, #0
    4ec0:	d107      	bne.n	4ed2 <TC3_Handler+0x32>
		{
			should_update = true;
    4ec2:	4b19      	ldr	r3, [pc, #100]	; (4f28 <TC3_Handler+0x88>)
    4ec4:	2201      	movs	r2, #1
    4ec6:	701a      	strb	r2, [r3, #0]
			should_updates++;
    4ec8:	4b18      	ldr	r3, [pc, #96]	; (4f2c <TC3_Handler+0x8c>)
    4eca:	681b      	ldr	r3, [r3, #0]
    4ecc:	1c5a      	adds	r2, r3, #1
    4ece:	4b17      	ldr	r3, [pc, #92]	; (4f2c <TC3_Handler+0x8c>)
    4ed0:	601a      	str	r2, [r3, #0]
		}
		
		pwm_count++;
    4ed2:	4b13      	ldr	r3, [pc, #76]	; (4f20 <TC3_Handler+0x80>)
    4ed4:	681b      	ldr	r3, [r3, #0]
    4ed6:	1c5a      	adds	r2, r3, #1
    4ed8:	4b11      	ldr	r3, [pc, #68]	; (4f20 <TC3_Handler+0x80>)
    4eda:	601a      	str	r2, [r3, #0]

		if (pwm_count > PWM_FREQ)
    4edc:	4b10      	ldr	r3, [pc, #64]	; (4f20 <TC3_Handler+0x80>)
    4ede:	681b      	ldr	r3, [r3, #0]
    4ee0:	2bfa      	cmp	r3, #250	; 0xfa
    4ee2:	dd15      	ble.n	4f10 <TC3_Handler+0x70>
		{
			should_updates = 0;
    4ee4:	4b11      	ldr	r3, [pc, #68]	; (4f2c <TC3_Handler+0x8c>)
    4ee6:	2200      	movs	r2, #0
    4ee8:	601a      	str	r2, [r3, #0]
			/*if ((seconds % 300) == 0)
			{
				execute_order_66 = true;
			}*/
			seconds++;
    4eea:	4b11      	ldr	r3, [pc, #68]	; (4f30 <TC3_Handler+0x90>)
    4eec:	681b      	ldr	r3, [r3, #0]
    4eee:	1c5a      	adds	r2, r3, #1
    4ef0:	4b0f      	ldr	r3, [pc, #60]	; (4f30 <TC3_Handler+0x90>)
    4ef2:	601a      	str	r2, [r3, #0]
			if ((seconds % 5) == 0)
    4ef4:	4b0e      	ldr	r3, [pc, #56]	; (4f30 <TC3_Handler+0x90>)
    4ef6:	681a      	ldr	r2, [r3, #0]
    4ef8:	4b0a      	ldr	r3, [pc, #40]	; (4f24 <TC3_Handler+0x84>)
    4efa:	2105      	movs	r1, #5
    4efc:	0010      	movs	r0, r2
    4efe:	4798      	blx	r3
    4f00:	1e0b      	subs	r3, r1, #0
    4f02:	d102      	bne.n	4f0a <TC3_Handler+0x6a>
			{
				should_check = true;
    4f04:	4b0b      	ldr	r3, [pc, #44]	; (4f34 <TC3_Handler+0x94>)
    4f06:	2201      	movs	r2, #1
    4f08:	701a      	strb	r2, [r3, #0]
			if (party)
			{
				sprintf(buffer,"%d %d %d %d %d %d",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
				ble_uart_write(buffer);
			}*/
			pwm_count = 0;
    4f0a:	4b05      	ldr	r3, [pc, #20]	; (4f20 <TC3_Handler+0x80>)
    4f0c:	2200      	movs	r2, #0
    4f0e:	601a      	str	r2, [r3, #0]
		}
		TC3->COUNT16.INTFLAG.reg = TC_INTFLAG_MC0;
    4f10:	4b02      	ldr	r3, [pc, #8]	; (4f1c <TC3_Handler+0x7c>)
    4f12:	2210      	movs	r2, #16
    4f14:	739a      	strb	r2, [r3, #14]
	}
}
    4f16:	46c0      	nop			; (mov r8, r8)
    4f18:	46bd      	mov	sp, r7
    4f1a:	bd80      	pop	{r7, pc}
    4f1c:	42002c00 	.word	0x42002c00
    4f20:	200003f0 	.word	0x200003f0
    4f24:	00006c95 	.word	0x00006c95
    4f28:	200003c1 	.word	0x200003c1
    4f2c:	200003c4 	.word	0x200003c4
    4f30:	200003cc 	.word	0x200003cc
    4f34:	200003d0 	.word	0x200003d0

00004f38 <things_to_do>:

void things_to_do(void)
{
    4f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f3a:	b087      	sub	sp, #28
    4f3c:	af04      	add	r7, sp, #16
	if (party)
    4f3e:	4b2b      	ldr	r3, [pc, #172]	; (4fec <things_to_do+0xb4>)
    4f40:	781b      	ldrb	r3, [r3, #0]
    4f42:	b2db      	uxtb	r3, r3
    4f44:	2b00      	cmp	r3, #0
    4f46:	d026      	beq.n	4f96 <things_to_do+0x5e>
	{
		msgeq7_all_bands(values_bands);
    4f48:	4b29      	ldr	r3, [pc, #164]	; (4ff0 <things_to_do+0xb8>)
    4f4a:	0018      	movs	r0, r3
    4f4c:	4b29      	ldr	r3, [pc, #164]	; (4ff4 <things_to_do+0xbc>)
    4f4e:	4798      	blx	r3
		party_lights(values_bands);
    4f50:	4b27      	ldr	r3, [pc, #156]	; (4ff0 <things_to_do+0xb8>)
    4f52:	0018      	movs	r0, r3
    4f54:	4b28      	ldr	r3, [pc, #160]	; (4ff8 <things_to_do+0xc0>)
    4f56:	4798      	blx	r3
		sprintf(buffer,"%04d %04d %04d %04d %04d %04d\r\n",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
    4f58:	4b25      	ldr	r3, [pc, #148]	; (4ff0 <things_to_do+0xb8>)
    4f5a:	881b      	ldrh	r3, [r3, #0]
    4f5c:	001e      	movs	r6, r3
    4f5e:	4b24      	ldr	r3, [pc, #144]	; (4ff0 <things_to_do+0xb8>)
    4f60:	885b      	ldrh	r3, [r3, #2]
    4f62:	607b      	str	r3, [r7, #4]
    4f64:	4b22      	ldr	r3, [pc, #136]	; (4ff0 <things_to_do+0xb8>)
    4f66:	889b      	ldrh	r3, [r3, #4]
    4f68:	001a      	movs	r2, r3
    4f6a:	4b21      	ldr	r3, [pc, #132]	; (4ff0 <things_to_do+0xb8>)
    4f6c:	88db      	ldrh	r3, [r3, #6]
    4f6e:	001c      	movs	r4, r3
    4f70:	4b1f      	ldr	r3, [pc, #124]	; (4ff0 <things_to_do+0xb8>)
    4f72:	891b      	ldrh	r3, [r3, #8]
    4f74:	001d      	movs	r5, r3
    4f76:	4b1e      	ldr	r3, [pc, #120]	; (4ff0 <things_to_do+0xb8>)
    4f78:	895b      	ldrh	r3, [r3, #10]
    4f7a:	4920      	ldr	r1, [pc, #128]	; (4ffc <things_to_do+0xc4>)
    4f7c:	4820      	ldr	r0, [pc, #128]	; (5000 <things_to_do+0xc8>)
    4f7e:	9303      	str	r3, [sp, #12]
    4f80:	9502      	str	r5, [sp, #8]
    4f82:	9401      	str	r4, [sp, #4]
    4f84:	9200      	str	r2, [sp, #0]
    4f86:	687b      	ldr	r3, [r7, #4]
    4f88:	0032      	movs	r2, r6
    4f8a:	4c1e      	ldr	r4, [pc, #120]	; (5004 <things_to_do+0xcc>)
    4f8c:	47a0      	blx	r4
		uart_write(&buffer);
    4f8e:	4b1c      	ldr	r3, [pc, #112]	; (5000 <things_to_do+0xc8>)
    4f90:	0018      	movs	r0, r3
    4f92:	4b1d      	ldr	r3, [pc, #116]	; (5008 <things_to_do+0xd0>)
    4f94:	4798      	blx	r3
	}
	if ((should_updates % 25) == 0)
    4f96:	4b1d      	ldr	r3, [pc, #116]	; (500c <things_to_do+0xd4>)
    4f98:	681a      	ldr	r2, [r3, #0]
    4f9a:	4b1d      	ldr	r3, [pc, #116]	; (5010 <things_to_do+0xd8>)
    4f9c:	2119      	movs	r1, #25
    4f9e:	0010      	movs	r0, r2
    4fa0:	4798      	blx	r3
    4fa2:	1e0b      	subs	r3, r1, #0
    4fa4:	d116      	bne.n	4fd4 <things_to_do+0x9c>
	{
		if (flashy1)
    4fa6:	4b1b      	ldr	r3, [pc, #108]	; (5014 <things_to_do+0xdc>)
    4fa8:	781b      	ldrb	r3, [r3, #0]
    4faa:	b2db      	uxtb	r3, r3
    4fac:	2b00      	cmp	r3, #0
    4fae:	d002      	beq.n	4fb6 <things_to_do+0x7e>
		{
			flashy_flash1();
    4fb0:	4b19      	ldr	r3, [pc, #100]	; (5018 <things_to_do+0xe0>)
    4fb2:	4798      	blx	r3
    4fb4:	e00e      	b.n	4fd4 <things_to_do+0x9c>
		}
		else if (flashy2)
    4fb6:	4b19      	ldr	r3, [pc, #100]	; (501c <things_to_do+0xe4>)
    4fb8:	781b      	ldrb	r3, [r3, #0]
    4fba:	b2db      	uxtb	r3, r3
    4fbc:	2b00      	cmp	r3, #0
    4fbe:	d002      	beq.n	4fc6 <things_to_do+0x8e>
		{
			flashy_flash2();
    4fc0:	4b17      	ldr	r3, [pc, #92]	; (5020 <things_to_do+0xe8>)
    4fc2:	4798      	blx	r3
    4fc4:	e006      	b.n	4fd4 <things_to_do+0x9c>
		}
		else if (flashy3)
    4fc6:	4b17      	ldr	r3, [pc, #92]	; (5024 <things_to_do+0xec>)
    4fc8:	781b      	ldrb	r3, [r3, #0]
    4fca:	b2db      	uxtb	r3, r3
    4fcc:	2b00      	cmp	r3, #0
    4fce:	d001      	beq.n	4fd4 <things_to_do+0x9c>
		{
			flashy_flash3();
    4fd0:	4b15      	ldr	r3, [pc, #84]	; (5028 <things_to_do+0xf0>)
    4fd2:	4798      	blx	r3
		}
	}
	if (flashyfade)
    4fd4:	4b15      	ldr	r3, [pc, #84]	; (502c <things_to_do+0xf4>)
    4fd6:	781b      	ldrb	r3, [r3, #0]
    4fd8:	b2db      	uxtb	r3, r3
    4fda:	2b00      	cmp	r3, #0
    4fdc:	d001      	beq.n	4fe2 <things_to_do+0xaa>
	{
		flashy_fades();
    4fde:	4b14      	ldr	r3, [pc, #80]	; (5030 <things_to_do+0xf8>)
    4fe0:	4798      	blx	r3
	/*if (party)
	{
		sprintf(buffer,"%d %d %d %d %d %d\r\n",values_bands[0],values_bands[1],values_bands[2],values_bands[3],values_bands[4],values_bands[5]);
		ble_uart_write(buffer);
	}*/
}
    4fe2:	46c0      	nop			; (mov r8, r8)
    4fe4:	46bd      	mov	sp, r7
    4fe6:	b003      	add	sp, #12
    4fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fea:	46c0      	nop			; (mov r8, r8)
    4fec:	2000032d 	.word	0x2000032d
    4ff0:	20000448 	.word	0x20000448
    4ff4:	00004b41 	.word	0x00004b41
    4ff8:	00003391 	.word	0x00003391
    4ffc:	00009fc8 	.word	0x00009fc8
    5000:	20000408 	.word	0x20000408
    5004:	00008869 	.word	0x00008869
    5008:	0000561d 	.word	0x0000561d
    500c:	200003c4 	.word	0x200003c4
    5010:	00006c95 	.word	0x00006c95
    5014:	20000284 	.word	0x20000284
    5018:	000035f9 	.word	0x000035f9
    501c:	2000031b 	.word	0x2000031b
    5020:	00003731 	.word	0x00003731
    5024:	20000339 	.word	0x20000339
    5028:	00003b19 	.word	0x00003b19
    502c:	20000337 	.word	0x20000337
    5030:	00003981 	.word	0x00003981

00005034 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    5034:	b580      	push	{r7, lr}
    5036:	b084      	sub	sp, #16
    5038:	af00      	add	r7, sp, #0
    503a:	0002      	movs	r2, r0
    503c:	1dfb      	adds	r3, r7, #7
    503e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    5040:	230f      	movs	r3, #15
    5042:	18fb      	adds	r3, r7, r3
    5044:	1dfa      	adds	r2, r7, #7
    5046:	7812      	ldrb	r2, [r2, #0]
    5048:	09d2      	lsrs	r2, r2, #7
    504a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    504c:	230e      	movs	r3, #14
    504e:	18fb      	adds	r3, r7, r3
    5050:	1dfa      	adds	r2, r7, #7
    5052:	7812      	ldrb	r2, [r2, #0]
    5054:	0952      	lsrs	r2, r2, #5
    5056:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    5058:	4b0d      	ldr	r3, [pc, #52]	; (5090 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    505a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    505c:	230f      	movs	r3, #15
    505e:	18fb      	adds	r3, r7, r3
    5060:	781b      	ldrb	r3, [r3, #0]
    5062:	2b00      	cmp	r3, #0
    5064:	d10f      	bne.n	5086 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    5066:	230f      	movs	r3, #15
    5068:	18fb      	adds	r3, r7, r3
    506a:	781b      	ldrb	r3, [r3, #0]
    506c:	009b      	lsls	r3, r3, #2
    506e:	2210      	movs	r2, #16
    5070:	4694      	mov	ip, r2
    5072:	44bc      	add	ip, r7
    5074:	4463      	add	r3, ip
    5076:	3b08      	subs	r3, #8
    5078:	681a      	ldr	r2, [r3, #0]
    507a:	230e      	movs	r3, #14
    507c:	18fb      	adds	r3, r7, r3
    507e:	781b      	ldrb	r3, [r3, #0]
    5080:	01db      	lsls	r3, r3, #7
    5082:	18d3      	adds	r3, r2, r3
    5084:	e000      	b.n	5088 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    5086:	2300      	movs	r3, #0
	}
}
    5088:	0018      	movs	r0, r3
    508a:	46bd      	mov	sp, r7
    508c:	b004      	add	sp, #16
    508e:	bd80      	pop	{r7, pc}
    5090:	41004400 	.word	0x41004400

00005094 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    5094:	b580      	push	{r7, lr}
    5096:	b082      	sub	sp, #8
    5098:	af00      	add	r7, sp, #0
    509a:	0002      	movs	r2, r0
    509c:	1dfb      	adds	r3, r7, #7
    509e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    50a0:	1dfb      	adds	r3, r7, #7
    50a2:	781b      	ldrb	r3, [r3, #0]
    50a4:	0018      	movs	r0, r3
    50a6:	4b03      	ldr	r3, [pc, #12]	; (50b4 <port_get_group_from_gpio_pin+0x20>)
    50a8:	4798      	blx	r3
    50aa:	0003      	movs	r3, r0
}
    50ac:	0018      	movs	r0, r3
    50ae:	46bd      	mov	sp, r7
    50b0:	b002      	add	sp, #8
    50b2:	bd80      	pop	{r7, pc}
    50b4:	00005035 	.word	0x00005035

000050b8 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    50b8:	b580      	push	{r7, lr}
    50ba:	b082      	sub	sp, #8
    50bc:	af00      	add	r7, sp, #0
    50be:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    50c0:	687b      	ldr	r3, [r7, #4]
    50c2:	2200      	movs	r2, #0
    50c4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    50c6:	687b      	ldr	r3, [r7, #4]
    50c8:	2201      	movs	r2, #1
    50ca:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    50cc:	687b      	ldr	r3, [r7, #4]
    50ce:	2200      	movs	r2, #0
    50d0:	709a      	strb	r2, [r3, #2]
}
    50d2:	46c0      	nop			; (mov r8, r8)
    50d4:	46bd      	mov	sp, r7
    50d6:	b002      	add	sp, #8
    50d8:	bd80      	pop	{r7, pc}
    50da:	46c0      	nop			; (mov r8, r8)

000050dc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    50dc:	b580      	push	{r7, lr}
    50de:	b084      	sub	sp, #16
    50e0:	af00      	add	r7, sp, #0
    50e2:	0002      	movs	r2, r0
    50e4:	1dfb      	adds	r3, r7, #7
    50e6:	701a      	strb	r2, [r3, #0]
    50e8:	1dbb      	adds	r3, r7, #6
    50ea:	1c0a      	adds	r2, r1, #0
    50ec:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    50ee:	1dfb      	adds	r3, r7, #7
    50f0:	781b      	ldrb	r3, [r3, #0]
    50f2:	0018      	movs	r0, r3
    50f4:	4b0d      	ldr	r3, [pc, #52]	; (512c <port_pin_set_output_level+0x50>)
    50f6:	4798      	blx	r3
    50f8:	0003      	movs	r3, r0
    50fa:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    50fc:	1dfb      	adds	r3, r7, #7
    50fe:	781b      	ldrb	r3, [r3, #0]
    5100:	221f      	movs	r2, #31
    5102:	4013      	ands	r3, r2
    5104:	2201      	movs	r2, #1
    5106:	409a      	lsls	r2, r3
    5108:	0013      	movs	r3, r2
    510a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    510c:	1dbb      	adds	r3, r7, #6
    510e:	781b      	ldrb	r3, [r3, #0]
    5110:	2b00      	cmp	r3, #0
    5112:	d003      	beq.n	511c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    5114:	68fb      	ldr	r3, [r7, #12]
    5116:	68ba      	ldr	r2, [r7, #8]
    5118:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    511a:	e002      	b.n	5122 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    511c:	68fb      	ldr	r3, [r7, #12]
    511e:	68ba      	ldr	r2, [r7, #8]
    5120:	615a      	str	r2, [r3, #20]
	}
}
    5122:	46c0      	nop			; (mov r8, r8)
    5124:	46bd      	mov	sp, r7
    5126:	b004      	add	sp, #16
    5128:	bd80      	pop	{r7, pc}
    512a:	46c0      	nop			; (mov r8, r8)
    512c:	00005095 	.word	0x00005095

00005130 <sounds_init_pins>:
 *  Author: Andreas
 */ 
#include "sounds.h"

void sounds_init_pins(void)
{
    5130:	b580      	push	{r7, lr}
    5132:	b082      	sub	sp, #8
    5134:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    5136:	1d3b      	adds	r3, r7, #4
    5138:	0018      	movs	r0, r3
    513a:	4b44      	ldr	r3, [pc, #272]	; (524c <sounds_init_pins+0x11c>)
    513c:	4798      	blx	r3
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    513e:	1d3b      	adds	r3, r7, #4
    5140:	2201      	movs	r2, #1
    5142:	705a      	strb	r2, [r3, #1]
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    5144:	1d3b      	adds	r3, r7, #4
    5146:	2201      	movs	r2, #1
    5148:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(SOUNDS_PIN_SS,&config_port_pin);
    514a:	1d3b      	adds	r3, r7, #4
    514c:	0019      	movs	r1, r3
    514e:	2005      	movs	r0, #5
    5150:	4b3f      	ldr	r3, [pc, #252]	; (5250 <sounds_init_pins+0x120>)
    5152:	4798      	blx	r3
	//port_pin_set_config(SOUNDS_PIN_SPDT_SEL1,&config_port_pin);
	//port_pin_set_config(SOUNDS_PIN_SPDT_SEL2,&config_port_pin);
	
	port_pin_set_config(SB_PIN_RESET,&config_port_pin);
    5154:	1d3b      	adds	r3, r7, #4
    5156:	0019      	movs	r1, r3
    5158:	201c      	movs	r0, #28
    515a:	4b3d      	ldr	r3, [pc, #244]	; (5250 <sounds_init_pins+0x120>)
    515c:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_RESET,true);
    515e:	2101      	movs	r1, #1
    5160:	201c      	movs	r0, #28
    5162:	4b3c      	ldr	r3, [pc, #240]	; (5254 <sounds_init_pins+0x124>)
    5164:	4798      	blx	r3
	
	
	
	
	port_pin_set_config(SB_PIN_BTN00,&config_port_pin);
    5166:	1d3b      	adds	r3, r7, #4
    5168:	0019      	movs	r1, r3
    516a:	200b      	movs	r0, #11
    516c:	4b38      	ldr	r3, [pc, #224]	; (5250 <sounds_init_pins+0x120>)
    516e:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN00,true);
    5170:	2101      	movs	r1, #1
    5172:	200b      	movs	r0, #11
    5174:	4b37      	ldr	r3, [pc, #220]	; (5254 <sounds_init_pins+0x124>)
    5176:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN01,&config_port_pin);
    5178:	1d3b      	adds	r3, r7, #4
    517a:	0019      	movs	r1, r3
    517c:	200c      	movs	r0, #12
    517e:	4b34      	ldr	r3, [pc, #208]	; (5250 <sounds_init_pins+0x120>)
    5180:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN01,true);
    5182:	2101      	movs	r1, #1
    5184:	200c      	movs	r0, #12
    5186:	4b33      	ldr	r3, [pc, #204]	; (5254 <sounds_init_pins+0x124>)
    5188:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN02,&config_port_pin);
    518a:	1d3b      	adds	r3, r7, #4
    518c:	0019      	movs	r1, r3
    518e:	200d      	movs	r0, #13
    5190:	4b2f      	ldr	r3, [pc, #188]	; (5250 <sounds_init_pins+0x120>)
    5192:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN02,true);
    5194:	2101      	movs	r1, #1
    5196:	200d      	movs	r0, #13
    5198:	4b2e      	ldr	r3, [pc, #184]	; (5254 <sounds_init_pins+0x124>)
    519a:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN03,&config_port_pin);
    519c:	1d3b      	adds	r3, r7, #4
    519e:	0019      	movs	r1, r3
    51a0:	200e      	movs	r0, #14
    51a2:	4b2b      	ldr	r3, [pc, #172]	; (5250 <sounds_init_pins+0x120>)
    51a4:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN03,true);
    51a6:	2101      	movs	r1, #1
    51a8:	200e      	movs	r0, #14
    51aa:	4b2a      	ldr	r3, [pc, #168]	; (5254 <sounds_init_pins+0x124>)
    51ac:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN04,&config_port_pin);
    51ae:	1d3b      	adds	r3, r7, #4
    51b0:	0019      	movs	r1, r3
    51b2:	200f      	movs	r0, #15
    51b4:	4b26      	ldr	r3, [pc, #152]	; (5250 <sounds_init_pins+0x120>)
    51b6:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN04,true);
    51b8:	2101      	movs	r1, #1
    51ba:	200f      	movs	r0, #15
    51bc:	4b25      	ldr	r3, [pc, #148]	; (5254 <sounds_init_pins+0x124>)
    51be:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN05,&config_port_pin);
    51c0:	1d3b      	adds	r3, r7, #4
    51c2:	0019      	movs	r1, r3
    51c4:	2010      	movs	r0, #16
    51c6:	4b22      	ldr	r3, [pc, #136]	; (5250 <sounds_init_pins+0x120>)
    51c8:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN05,true);
    51ca:	2101      	movs	r1, #1
    51cc:	2010      	movs	r0, #16
    51ce:	4b21      	ldr	r3, [pc, #132]	; (5254 <sounds_init_pins+0x124>)
    51d0:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN06,&config_port_pin);
    51d2:	1d3b      	adds	r3, r7, #4
    51d4:	0019      	movs	r1, r3
    51d6:	2011      	movs	r0, #17
    51d8:	4b1d      	ldr	r3, [pc, #116]	; (5250 <sounds_init_pins+0x120>)
    51da:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN06,true);
    51dc:	2101      	movs	r1, #1
    51de:	2011      	movs	r0, #17
    51e0:	4b1c      	ldr	r3, [pc, #112]	; (5254 <sounds_init_pins+0x124>)
    51e2:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN07,&config_port_pin);
    51e4:	1d3b      	adds	r3, r7, #4
    51e6:	0019      	movs	r1, r3
    51e8:	2012      	movs	r0, #18
    51ea:	4b19      	ldr	r3, [pc, #100]	; (5250 <sounds_init_pins+0x120>)
    51ec:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN07,true);
    51ee:	2101      	movs	r1, #1
    51f0:	2012      	movs	r0, #18
    51f2:	4b18      	ldr	r3, [pc, #96]	; (5254 <sounds_init_pins+0x124>)
    51f4:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN08,&config_port_pin);
    51f6:	1d3b      	adds	r3, r7, #4
    51f8:	0019      	movs	r1, r3
    51fa:	2013      	movs	r0, #19
    51fc:	4b14      	ldr	r3, [pc, #80]	; (5250 <sounds_init_pins+0x120>)
    51fe:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN08,true);
    5200:	2101      	movs	r1, #1
    5202:	2013      	movs	r0, #19
    5204:	4b13      	ldr	r3, [pc, #76]	; (5254 <sounds_init_pins+0x124>)
    5206:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN09,&config_port_pin);
    5208:	1d3b      	adds	r3, r7, #4
    520a:	0019      	movs	r1, r3
    520c:	2014      	movs	r0, #20
    520e:	4b10      	ldr	r3, [pc, #64]	; (5250 <sounds_init_pins+0x120>)
    5210:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN09,true);
    5212:	2101      	movs	r1, #1
    5214:	2014      	movs	r0, #20
    5216:	4b0f      	ldr	r3, [pc, #60]	; (5254 <sounds_init_pins+0x124>)
    5218:	4798      	blx	r3
	
	port_pin_set_config(SB_PIN_BTN10,&config_port_pin);
    521a:	1d3b      	adds	r3, r7, #4
    521c:	0019      	movs	r1, r3
    521e:	2015      	movs	r0, #21
    5220:	4b0b      	ldr	r3, [pc, #44]	; (5250 <sounds_init_pins+0x120>)
    5222:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_BTN10,true);
    5224:	2101      	movs	r1, #1
    5226:	2015      	movs	r0, #21
    5228:	4b0a      	ldr	r3, [pc, #40]	; (5254 <sounds_init_pins+0x124>)
    522a:	4798      	blx	r3
	
	config_port_pin.direction = PORT_PIN_PULL_UP;
    522c:	1d3b      	adds	r3, r7, #4
    522e:	2201      	movs	r2, #1
    5230:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(SB_PIN_UG,&config_port_pin);
    5232:	1d3b      	adds	r3, r7, #4
    5234:	0019      	movs	r1, r3
    5236:	201b      	movs	r0, #27
    5238:	4b05      	ldr	r3, [pc, #20]	; (5250 <sounds_init_pins+0x120>)
    523a:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_UG,true);
    523c:	2101      	movs	r1, #1
    523e:	201b      	movs	r0, #27
    5240:	4b04      	ldr	r3, [pc, #16]	; (5254 <sounds_init_pins+0x124>)
    5242:	4798      	blx	r3
}
    5244:	46c0      	nop			; (mov r8, r8)
    5246:	46bd      	mov	sp, r7
    5248:	b002      	add	sp, #8
    524a:	bd80      	pop	{r7, pc}
    524c:	000050b9 	.word	0x000050b9
    5250:	00000ce9 	.word	0x00000ce9
    5254:	000050dd 	.word	0x000050dd

00005258 <press_sb_btn_once>:
	port_pin_set_output_level(SOUNDS_PIN_SPDT_SEL1,false);
	port_pin_set_output_level(SOUNDS_PIN_SPDT_SEL2,false);
}*/

void press_sb_btn_once(uint8_t btn)
{
    5258:	b5f0      	push	{r4, r5, r6, r7, lr}
    525a:	b083      	sub	sp, #12
    525c:	af00      	add	r7, sp, #0
    525e:	0002      	movs	r2, r0
    5260:	1dfb      	adds	r3, r7, #7
    5262:	701a      	strb	r2, [r3, #0]
	//sounds_reset();
	/*for (int i=0;i<11;i++)
	{
		if (i+11 == btn)
		{*/
			port_pin_set_output_level(btn,false);
    5264:	1dfb      	adds	r3, r7, #7
    5266:	781b      	ldrb	r3, [r3, #0]
    5268:	2100      	movs	r1, #0
    526a:	0018      	movs	r0, r3
    526c:	4b15      	ldr	r3, [pc, #84]	; (52c4 <press_sb_btn_once+0x6c>)
    526e:	4798      	blx	r3
		else
		{
			port_pin_set_output_level(i+11,true);
		}
	}*/
	delay_ms(150);
    5270:	2000      	movs	r0, #0
    5272:	4b15      	ldr	r3, [pc, #84]	; (52c8 <press_sb_btn_once+0x70>)
    5274:	4798      	blx	r3
    5276:	0003      	movs	r3, r0
    5278:	001d      	movs	r5, r3
    527a:	2300      	movs	r3, #0
    527c:	001e      	movs	r6, r3
    527e:	4c13      	ldr	r4, [pc, #76]	; (52cc <press_sb_btn_once+0x74>)
    5280:	2296      	movs	r2, #150	; 0x96
    5282:	2300      	movs	r3, #0
    5284:	0028      	movs	r0, r5
    5286:	0031      	movs	r1, r6
    5288:	47a0      	blx	r4
    528a:	0003      	movs	r3, r0
    528c:	000c      	movs	r4, r1
    528e:	0019      	movs	r1, r3
    5290:	0022      	movs	r2, r4
    5292:	4b0f      	ldr	r3, [pc, #60]	; (52d0 <press_sb_btn_once+0x78>)
    5294:	2400      	movs	r4, #0
    5296:	18c9      	adds	r1, r1, r3
    5298:	4162      	adcs	r2, r4
    529a:	0008      	movs	r0, r1
    529c:	0011      	movs	r1, r2
    529e:	4c0d      	ldr	r4, [pc, #52]	; (52d4 <press_sb_btn_once+0x7c>)
    52a0:	4a0d      	ldr	r2, [pc, #52]	; (52d8 <press_sb_btn_once+0x80>)
    52a2:	2300      	movs	r3, #0
    52a4:	47a0      	blx	r4
    52a6:	0003      	movs	r3, r0
    52a8:	000c      	movs	r4, r1
    52aa:	0018      	movs	r0, r3
    52ac:	4b0b      	ldr	r3, [pc, #44]	; (52dc <press_sb_btn_once+0x84>)
    52ae:	4798      	blx	r3
	port_pin_set_output_level(btn,true);
    52b0:	1dfb      	adds	r3, r7, #7
    52b2:	781b      	ldrb	r3, [r3, #0]
    52b4:	2101      	movs	r1, #1
    52b6:	0018      	movs	r0, r3
    52b8:	4b02      	ldr	r3, [pc, #8]	; (52c4 <press_sb_btn_once+0x6c>)
    52ba:	4798      	blx	r3
}
    52bc:	46c0      	nop			; (mov r8, r8)
    52be:	46bd      	mov	sp, r7
    52c0:	b003      	add	sp, #12
    52c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52c4:	000050dd 	.word	0x000050dd
    52c8:	00005e91 	.word	0x00005e91
    52cc:	00006ce1 	.word	0x00006ce1
    52d0:	00001b57 	.word	0x00001b57
    52d4:	00006ca1 	.word	0x00006ca1
    52d8:	00001b58 	.word	0x00001b58
    52dc:	20000001 	.word	0x20000001

000052e0 <release_sb_btn>:
{
	port_pin_set_output_level(btn,false);
}

void release_sb_btn(uint8_t btn)
{
    52e0:	b580      	push	{r7, lr}
    52e2:	b082      	sub	sp, #8
    52e4:	af00      	add	r7, sp, #0
    52e6:	0002      	movs	r2, r0
    52e8:	1dfb      	adds	r3, r7, #7
    52ea:	701a      	strb	r2, [r3, #0]
	port_pin_set_output_level(btn,true);
    52ec:	1dfb      	adds	r3, r7, #7
    52ee:	781b      	ldrb	r3, [r3, #0]
    52f0:	2101      	movs	r1, #1
    52f2:	0018      	movs	r0, r3
    52f4:	4b02      	ldr	r3, [pc, #8]	; (5300 <release_sb_btn+0x20>)
    52f6:	4798      	blx	r3
}
    52f8:	46c0      	nop			; (mov r8, r8)
    52fa:	46bd      	mov	sp, r7
    52fc:	b002      	add	sp, #8
    52fe:	bd80      	pop	{r7, pc}
    5300:	000050dd 	.word	0x000050dd

00005304 <sounds_reset>:
{
	mcp23017_set_pins(MTH_ADDR,0x00,0x00);
}

void sounds_reset(void)
{
    5304:	b5f0      	push	{r4, r5, r6, r7, lr}
    5306:	b083      	sub	sp, #12
    5308:	af00      	add	r7, sp, #0
	port_pin_set_output_level(SB_PIN_RESET,false);
    530a:	2100      	movs	r1, #0
    530c:	201c      	movs	r0, #28
    530e:	4b35      	ldr	r3, [pc, #212]	; (53e4 <sounds_reset+0xe0>)
    5310:	4798      	blx	r3
	delay_ms(50);
    5312:	2000      	movs	r0, #0
    5314:	4b34      	ldr	r3, [pc, #208]	; (53e8 <sounds_reset+0xe4>)
    5316:	4798      	blx	r3
    5318:	0003      	movs	r3, r0
    531a:	603b      	str	r3, [r7, #0]
    531c:	2300      	movs	r3, #0
    531e:	607b      	str	r3, [r7, #4]
    5320:	4c32      	ldr	r4, [pc, #200]	; (53ec <sounds_reset+0xe8>)
    5322:	2232      	movs	r2, #50	; 0x32
    5324:	2300      	movs	r3, #0
    5326:	6838      	ldr	r0, [r7, #0]
    5328:	6879      	ldr	r1, [r7, #4]
    532a:	47a0      	blx	r4
    532c:	0003      	movs	r3, r0
    532e:	000c      	movs	r4, r1
    5330:	0019      	movs	r1, r3
    5332:	0022      	movs	r2, r4
    5334:	4b2e      	ldr	r3, [pc, #184]	; (53f0 <sounds_reset+0xec>)
    5336:	2400      	movs	r4, #0
    5338:	18c9      	adds	r1, r1, r3
    533a:	4162      	adcs	r2, r4
    533c:	0008      	movs	r0, r1
    533e:	0011      	movs	r1, r2
    5340:	4c2c      	ldr	r4, [pc, #176]	; (53f4 <sounds_reset+0xf0>)
    5342:	4a2d      	ldr	r2, [pc, #180]	; (53f8 <sounds_reset+0xf4>)
    5344:	2300      	movs	r3, #0
    5346:	47a0      	blx	r4
    5348:	0003      	movs	r3, r0
    534a:	000c      	movs	r4, r1
    534c:	0018      	movs	r0, r3
    534e:	4b2b      	ldr	r3, [pc, #172]	; (53fc <sounds_reset+0xf8>)
    5350:	4798      	blx	r3
	port_pin_set_output_level(SB_PIN_RESET,true);
    5352:	2101      	movs	r1, #1
    5354:	201c      	movs	r0, #28
    5356:	4b23      	ldr	r3, [pc, #140]	; (53e4 <sounds_reset+0xe0>)
    5358:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN00);
    535a:	200b      	movs	r0, #11
    535c:	4b28      	ldr	r3, [pc, #160]	; (5400 <sounds_reset+0xfc>)
    535e:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN01);
    5360:	200c      	movs	r0, #12
    5362:	4b27      	ldr	r3, [pc, #156]	; (5400 <sounds_reset+0xfc>)
    5364:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN02);
    5366:	200d      	movs	r0, #13
    5368:	4b25      	ldr	r3, [pc, #148]	; (5400 <sounds_reset+0xfc>)
    536a:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN03);
    536c:	200e      	movs	r0, #14
    536e:	4b24      	ldr	r3, [pc, #144]	; (5400 <sounds_reset+0xfc>)
    5370:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN04);
    5372:	200f      	movs	r0, #15
    5374:	4b22      	ldr	r3, [pc, #136]	; (5400 <sounds_reset+0xfc>)
    5376:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN05);
    5378:	2010      	movs	r0, #16
    537a:	4b21      	ldr	r3, [pc, #132]	; (5400 <sounds_reset+0xfc>)
    537c:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN06);
    537e:	2011      	movs	r0, #17
    5380:	4b1f      	ldr	r3, [pc, #124]	; (5400 <sounds_reset+0xfc>)
    5382:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN07);
    5384:	2012      	movs	r0, #18
    5386:	4b1e      	ldr	r3, [pc, #120]	; (5400 <sounds_reset+0xfc>)
    5388:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN08);
    538a:	2013      	movs	r0, #19
    538c:	4b1c      	ldr	r3, [pc, #112]	; (5400 <sounds_reset+0xfc>)
    538e:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN09);
    5390:	2014      	movs	r0, #20
    5392:	4b1b      	ldr	r3, [pc, #108]	; (5400 <sounds_reset+0xfc>)
    5394:	4798      	blx	r3
	release_sb_btn(SB_PIN_BTN10);
    5396:	2015      	movs	r0, #21
    5398:	4b19      	ldr	r3, [pc, #100]	; (5400 <sounds_reset+0xfc>)
    539a:	4798      	blx	r3
	delay_ms(150);
    539c:	2000      	movs	r0, #0
    539e:	4b12      	ldr	r3, [pc, #72]	; (53e8 <sounds_reset+0xe4>)
    53a0:	4798      	blx	r3
    53a2:	0003      	movs	r3, r0
    53a4:	001d      	movs	r5, r3
    53a6:	2300      	movs	r3, #0
    53a8:	001e      	movs	r6, r3
    53aa:	4c10      	ldr	r4, [pc, #64]	; (53ec <sounds_reset+0xe8>)
    53ac:	2296      	movs	r2, #150	; 0x96
    53ae:	2300      	movs	r3, #0
    53b0:	0028      	movs	r0, r5
    53b2:	0031      	movs	r1, r6
    53b4:	47a0      	blx	r4
    53b6:	0003      	movs	r3, r0
    53b8:	000c      	movs	r4, r1
    53ba:	0019      	movs	r1, r3
    53bc:	0022      	movs	r2, r4
    53be:	4b0c      	ldr	r3, [pc, #48]	; (53f0 <sounds_reset+0xec>)
    53c0:	2400      	movs	r4, #0
    53c2:	18c9      	adds	r1, r1, r3
    53c4:	4162      	adcs	r2, r4
    53c6:	0008      	movs	r0, r1
    53c8:	0011      	movs	r1, r2
    53ca:	4c0a      	ldr	r4, [pc, #40]	; (53f4 <sounds_reset+0xf0>)
    53cc:	4a0a      	ldr	r2, [pc, #40]	; (53f8 <sounds_reset+0xf4>)
    53ce:	2300      	movs	r3, #0
    53d0:	47a0      	blx	r4
    53d2:	0003      	movs	r3, r0
    53d4:	000c      	movs	r4, r1
    53d6:	0018      	movs	r0, r3
    53d8:	4b08      	ldr	r3, [pc, #32]	; (53fc <sounds_reset+0xf8>)
    53da:	4798      	blx	r3

    53dc:	46c0      	nop			; (mov r8, r8)
    53de:	46bd      	mov	sp, r7
    53e0:	b003      	add	sp, #12
    53e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    53e4:	000050dd 	.word	0x000050dd
    53e8:	00005e91 	.word	0x00005e91
    53ec:	00006ce1 	.word	0x00006ce1
    53f0:	00001b57 	.word	0x00001b57
    53f4:	00006ca1 	.word	0x00006ca1
    53f8:	00001b58 	.word	0x00001b58
    53fc:	20000001 	.word	0x20000001
    5400:	000052e1 	.word	0x000052e1

00005404 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    5404:	b580      	push	{r7, lr}
    5406:	b082      	sub	sp, #8
    5408:	af00      	add	r7, sp, #0
    540a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    540c:	687b      	ldr	r3, [r7, #4]
    540e:	2280      	movs	r2, #128	; 0x80
    5410:	05d2      	lsls	r2, r2, #23
    5412:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5414:	687b      	ldr	r3, [r7, #4]
    5416:	2200      	movs	r2, #0
    5418:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    541a:	687b      	ldr	r3, [r7, #4]
    541c:	22ff      	movs	r2, #255	; 0xff
    541e:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    5420:	687b      	ldr	r3, [r7, #4]
    5422:	2200      	movs	r2, #0
    5424:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5426:	687b      	ldr	r3, [r7, #4]
    5428:	2200      	movs	r2, #0
    542a:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    542c:	687b      	ldr	r3, [r7, #4]
    542e:	2296      	movs	r2, #150	; 0x96
    5430:	0192      	lsls	r2, r2, #6
    5432:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    5434:	687b      	ldr	r3, [r7, #4]
    5436:	2224      	movs	r2, #36	; 0x24
    5438:	2101      	movs	r1, #1
    543a:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    543c:	687b      	ldr	r3, [r7, #4]
    543e:	2225      	movs	r2, #37	; 0x25
    5440:	2101      	movs	r1, #1
    5442:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    5444:	687b      	ldr	r3, [r7, #4]
    5446:	2226      	movs	r2, #38	; 0x26
    5448:	2100      	movs	r1, #0
    544a:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    544c:	687b      	ldr	r3, [r7, #4]
    544e:	2227      	movs	r2, #39	; 0x27
    5450:	2100      	movs	r1, #0
    5452:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    5454:	687b      	ldr	r3, [r7, #4]
    5456:	2200      	movs	r2, #0
    5458:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    545a:	687b      	ldr	r3, [r7, #4]
    545c:	2288      	movs	r2, #136	; 0x88
    545e:	0352      	lsls	r2, r2, #13
    5460:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    5462:	687b      	ldr	r3, [r7, #4]
    5464:	222c      	movs	r2, #44	; 0x2c
    5466:	2100      	movs	r1, #0
    5468:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    546a:	687b      	ldr	r3, [r7, #4]
    546c:	222d      	movs	r2, #45	; 0x2d
    546e:	2100      	movs	r1, #0
    5470:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    5472:	687b      	ldr	r3, [r7, #4]
    5474:	2200      	movs	r2, #0
    5476:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    5478:	687b      	ldr	r3, [r7, #4]
    547a:	2200      	movs	r2, #0
    547c:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    547e:	687b      	ldr	r3, [r7, #4]
    5480:	2200      	movs	r2, #0
    5482:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    5484:	687b      	ldr	r3, [r7, #4]
    5486:	2200      	movs	r2, #0
    5488:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    548a:	687b      	ldr	r3, [r7, #4]
    548c:	2200      	movs	r2, #0
    548e:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5490:	687b      	ldr	r3, [r7, #4]
    5492:	2200      	movs	r2, #0
    5494:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5496:	687b      	ldr	r3, [r7, #4]
    5498:	2200      	movs	r2, #0
    549a:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    549c:	687b      	ldr	r3, [r7, #4]
    549e:	2200      	movs	r2, #0
    54a0:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    54a2:	687b      	ldr	r3, [r7, #4]
    54a4:	2200      	movs	r2, #0
    54a6:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    54a8:	687b      	ldr	r3, [r7, #4]
    54aa:	2200      	movs	r2, #0
    54ac:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    54ae:	687b      	ldr	r3, [r7, #4]
    54b0:	2213      	movs	r2, #19
    54b2:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    54b4:	687b      	ldr	r3, [r7, #4]
    54b6:	2200      	movs	r2, #0
    54b8:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    54ba:	46c0      	nop			; (mov r8, r8)
    54bc:	46bd      	mov	sp, r7
    54be:	b002      	add	sp, #8
    54c0:	bd80      	pop	{r7, pc}
    54c2:	46c0      	nop			; (mov r8, r8)

000054c4 <uart_init>:


volatile uint8_t uart_rx_buffer[MAX_RX_BUFFER_LENGTH];

void uart_init(void)
{		
    54c4:	b580      	push	{r7, lr}
    54c6:	b092      	sub	sp, #72	; 0x48
    54c8:	af00      	add	r7, sp, #0
 	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
    54ca:	1d3b      	adds	r3, r7, #4
    54cc:	0018      	movs	r0, r3
    54ce:	4b49      	ldr	r3, [pc, #292]	; (55f4 <uart_init+0x130>)
    54d0:	4798      	blx	r3
	usart_conf.mux_setting = CONF_STDIO_MUX_SETTING;
    54d2:	1d3b      	adds	r3, r7, #4
    54d4:	2280      	movs	r2, #128	; 0x80
    54d6:	0352      	lsls	r2, r2, #13
    54d8:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = CONF_STDIO_PINMUX_PAD0;
    54da:	1d3b      	adds	r3, r7, #4
    54dc:	4a46      	ldr	r2, [pc, #280]	; (55f8 <uart_init+0x134>)
    54de:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = CONF_STDIO_PINMUX_PAD1;
    54e0:	1d3b      	adds	r3, r7, #4
    54e2:	4a46      	ldr	r2, [pc, #280]	; (55fc <uart_init+0x138>)
    54e4:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = CONF_STDIO_PINMUX_PAD2;
    54e6:	1d3b      	adds	r3, r7, #4
    54e8:	2201      	movs	r2, #1
    54ea:	4252      	negs	r2, r2
    54ec:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = CONF_STDIO_PINMUX_PAD3;
    54ee:	1d3b      	adds	r3, r7, #4
    54f0:	2201      	movs	r2, #1
    54f2:	4252      	negs	r2, r2
    54f4:	63da      	str	r2, [r3, #60]	; 0x3c
	//usart_conf.baudrate    = CONF_STDIO_BAUDRATE;
	usart_conf.generator_source = GCLK_GENERATOR_3;
    54f6:	1d3b      	adds	r3, r7, #4
    54f8:	222d      	movs	r2, #45	; 0x2d
    54fa:	2103      	movs	r1, #3
    54fc:	5499      	strb	r1, [r3, r2]
	//usart_conf.stopbits = USART_STOPBITS_1;
	
		// Start the Software Reset and wait for it to finish
	CONF_STDIO_USART_MODULE->USART.CTRLA.bit.SWRST = 1 ;
    54fe:	4a40      	ldr	r2, [pc, #256]	; (5600 <uart_init+0x13c>)
    5500:	6813      	ldr	r3, [r2, #0]
    5502:	2101      	movs	r1, #1
    5504:	430b      	orrs	r3, r1
    5506:	6013      	str	r3, [r2, #0]
	while ( CONF_STDIO_USART_MODULE->USART.CTRLA.bit.SWRST || CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.SWRST );
    5508:	46c0      	nop			; (mov r8, r8)
    550a:	4b3d      	ldr	r3, [pc, #244]	; (5600 <uart_init+0x13c>)
    550c:	681b      	ldr	r3, [r3, #0]
    550e:	07db      	lsls	r3, r3, #31
    5510:	0fdb      	lsrs	r3, r3, #31
    5512:	b2db      	uxtb	r3, r3
    5514:	2b00      	cmp	r3, #0
    5516:	d1f8      	bne.n	550a <uart_init+0x46>
    5518:	4b39      	ldr	r3, [pc, #228]	; (5600 <uart_init+0x13c>)
    551a:	69db      	ldr	r3, [r3, #28]
    551c:	07db      	lsls	r3, r3, #31
    551e:	0fdb      	lsrs	r3, r3, #31
    5520:	b2db      	uxtb	r3, r3
    5522:	2b00      	cmp	r3, #0
    5524:	d1f1      	bne.n	550a <uart_init+0x46>
	
	// Turn on peripheral clock for SERCOM being used
	PM->APBCMASK.reg |= PM_APBCMASK_SERCOM5;
    5526:	4b37      	ldr	r3, [pc, #220]	; (5604 <uart_init+0x140>)
    5528:	4a36      	ldr	r2, [pc, #216]	; (5604 <uart_init+0x140>)
    552a:	6a12      	ldr	r2, [r2, #32]
    552c:	2180      	movs	r1, #128	; 0x80
    552e:	430a      	orrs	r2, r1
    5530:	621a      	str	r2, [r3, #32]

	//Setting clock
	GCLK->CLKCTRL.reg =
    5532:	4b35      	ldr	r3, [pc, #212]	; (5608 <uart_init+0x144>)
    5534:	4a35      	ldr	r2, [pc, #212]	; (560c <uart_init+0x148>)
    5536:	805a      	strh	r2, [r3, #2]
	GCLK_CLKCTRL_ID( (0x19U) )	|	// connected  SERCOMx to
	GCLK_CLKCTRL_GEN_GCLK3		|	// generic Clock Generator 0
	GCLK_CLKCTRL_CLKEN;			// and enable it

	while ( GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY ); // Wait for synchronization
    5538:	46c0      	nop			; (mov r8, r8)
    553a:	4b33      	ldr	r3, [pc, #204]	; (5608 <uart_init+0x144>)
    553c:	785b      	ldrb	r3, [r3, #1]
    553e:	b2db      	uxtb	r3, r3
    5540:	b25b      	sxtb	r3, r3
    5542:	2b00      	cmp	r3, #0
    5544:	dbf9      	blt.n	553a <uart_init+0x76>
	
	
	PORT->Group[1].DIRCLR.reg = PORT_PB03;	// RX as input
    5546:	4a32      	ldr	r2, [pc, #200]	; (5610 <uart_init+0x14c>)
    5548:	2384      	movs	r3, #132	; 0x84
    554a:	2108      	movs	r1, #8
    554c:	50d1      	str	r1, [r2, r3]
	
	PORT->Group[1].DIRSET.reg = PORT_PB02;	// TX as output
    554e:	4a30      	ldr	r2, [pc, #192]	; (5610 <uart_init+0x14c>)
    5550:	2388      	movs	r3, #136	; 0x88
    5552:	2104      	movs	r1, #4
    5554:	50d1      	str	r1, [r2, r3]
	PORT->Group[1].OUTSET.reg = PORT_PB02;	// TX idle state is high
    5556:	4a2e      	ldr	r2, [pc, #184]	; (5610 <uart_init+0x14c>)
    5558:	2398      	movs	r3, #152	; 0x98
    555a:	2104      	movs	r1, #4
    555c:	50d1      	str	r1, [r2, r3]

	// set port multiplexer for peripheral TX
	// =======================================
	uint32_t temp = (PORT->Group[1].PMUX[2>>1].reg) & PORT_PMUX_PMUXO( 3 );
    555e:	4a2c      	ldr	r2, [pc, #176]	; (5610 <uart_init+0x14c>)
    5560:	23b1      	movs	r3, #177	; 0xb1
    5562:	5cd3      	ldrb	r3, [r2, r3]
    5564:	b2db      	uxtb	r3, r3
    5566:	001a      	movs	r2, r3
    5568:	2330      	movs	r3, #48	; 0x30
    556a:	4013      	ands	r3, r2
    556c:	647b      	str	r3, [r7, #68]	; 0x44
	PORT->Group[1].PMUX[2>>1].reg = temp | PORT_PMUX_PMUXE( 3 );
    556e:	4a28      	ldr	r2, [pc, #160]	; (5610 <uart_init+0x14c>)
    5570:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    5572:	b2db      	uxtb	r3, r3
    5574:	2103      	movs	r1, #3
    5576:	430b      	orrs	r3, r1
    5578:	b2d9      	uxtb	r1, r3
    557a:	23b1      	movs	r3, #177	; 0xb1
    557c:	54d1      	strb	r1, [r2, r3]
	
	PORT->Group[1].PINCFG[2].reg = PORT_PINCFG_PMUXEN ; // Enable port mux
    557e:	4a24      	ldr	r2, [pc, #144]	; (5610 <uart_init+0x14c>)
    5580:	23c2      	movs	r3, #194	; 0xc2
    5582:	2101      	movs	r1, #1
    5584:	54d1      	strb	r1, [r2, r3]
	temp = (PORT->Group[1].PMUX[3>>1].reg) & PORT_PMUX_PMUXO( 3 );
    5586:	4a22      	ldr	r2, [pc, #136]	; (5610 <uart_init+0x14c>)
    5588:	23b1      	movs	r3, #177	; 0xb1
    558a:	5cd3      	ldrb	r3, [r2, r3]
    558c:	b2db      	uxtb	r3, r3
    558e:	001a      	movs	r2, r3
    5590:	2330      	movs	r3, #48	; 0x30
    5592:	4013      	ands	r3, r2
    5594:	647b      	str	r3, [r7, #68]	; 0x44
	PORT->Group[1].PMUX[3>>1].reg = temp | PORT_PMUX_PMUXE( 3 );
    5596:	4a1e      	ldr	r2, [pc, #120]	; (5610 <uart_init+0x14c>)
    5598:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    559a:	b2db      	uxtb	r3, r3
    559c:	2103      	movs	r1, #3
    559e:	430b      	orrs	r3, r1
    55a0:	b2d9      	uxtb	r1, r3
    55a2:	23b1      	movs	r3, #177	; 0xb1
    55a4:	54d1      	strb	r1, [r2, r3]
	PORT->Group[1].PINCFG[3].reg = PORT_PINCFG_PMUXEN | PORT_PINCFG_INEN; // Enable port mux
    55a6:	4a1a      	ldr	r2, [pc, #104]	; (5610 <uart_init+0x14c>)
    55a8:	23c3      	movs	r3, #195	; 0xc3
    55aa:	2103      	movs	r1, #3
    55ac:	54d1      	strb	r1, [r2, r3]
	
		
	CONF_STDIO_USART_MODULE->USART.CTRLA.reg =
    55ae:	4b14      	ldr	r3, [pc, #80]	; (5600 <uart_init+0x13c>)
    55b0:	4a18      	ldr	r2, [pc, #96]	; (5614 <uart_init+0x150>)
    55b2:	601a      	str	r2, [r3, #0]
	
	
	// Asynchronous arithmetic mode
	// 65535 * ( 1 - sampleRateValue * baudrate / SystemCoreClock);
	// 65535 - 65535 * (sampleRateValue * baudrate / SystemCoreClock));
	CONF_STDIO_USART_MODULE->USART.BAUD.reg = 65535.0f * ( 1.0f - (16.0 * (float)(BAUDRATE)) / (float)(SYSTEM_CLK));
    55b4:	4b12      	ldr	r3, [pc, #72]	; (5600 <uart_init+0x13c>)
    55b6:	4a18      	ldr	r2, [pc, #96]	; (5618 <uart_init+0x154>)
    55b8:	819a      	strh	r2, [r3, #12]
	//BLE_UART_SERCOM->USART.BAUD.bit.BAUD = 9600;
	
	CONF_STDIO_USART_MODULE->USART.CTRLB.reg =
    55ba:	4b11      	ldr	r3, [pc, #68]	; (5600 <uart_init+0x13c>)
    55bc:	22c0      	movs	r2, #192	; 0xc0
    55be:	0292      	lsls	r2, r2, #10
    55c0:	605a      	str	r2, [r3, #4]
	SERCOM_USART_CTRLB_CHSIZE(0)	|	// 8 bit character size
	SERCOM_USART_CTRLB_TXEN			|	// Enable Transmit
	SERCOM_USART_CTRLB_RXEN;			// Enable Receive

	// Get Synced
	while (CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.CTRLB);
    55c2:	46c0      	nop			; (mov r8, r8)
    55c4:	4b0e      	ldr	r3, [pc, #56]	; (5600 <uart_init+0x13c>)
    55c6:	69db      	ldr	r3, [r3, #28]
    55c8:	075b      	lsls	r3, r3, #29
    55ca:	0fdb      	lsrs	r3, r3, #31
    55cc:	b2db      	uxtb	r3, r3
    55ce:	2b00      	cmp	r3, #0
    55d0:	d1f8      	bne.n	55c4 <uart_init+0x100>
	/*// Enable interrupts
	NVIC_EnableIRQ(SERCOM2_IRQn);
	NVIC_SetPriority(SERCOM2_IRQn,1);*/
	
	// enable the peripheral block
	CONF_STDIO_USART_MODULE->USART.CTRLA.bit.ENABLE = 0x1u;
    55d2:	4a0b      	ldr	r2, [pc, #44]	; (5600 <uart_init+0x13c>)
    55d4:	6813      	ldr	r3, [r2, #0]
    55d6:	2102      	movs	r1, #2
    55d8:	430b      	orrs	r3, r1
    55da:	6013      	str	r3, [r2, #0]
	
	// Wait for sercom to enable
	while(CONF_STDIO_USART_MODULE->USART.SYNCBUSY.bit.ENABLE);
    55dc:	46c0      	nop			; (mov r8, r8)
    55de:	4b08      	ldr	r3, [pc, #32]	; (5600 <uart_init+0x13c>)
    55e0:	69db      	ldr	r3, [r3, #28]
    55e2:	079b      	lsls	r3, r3, #30
    55e4:	0fdb      	lsrs	r3, r3, #31
    55e6:	b2db      	uxtb	r3, r3
    55e8:	2b00      	cmp	r3, #0
    55ea:	d1f8      	bne.n	55de <uart_init+0x11a>
	
}
    55ec:	46c0      	nop			; (mov r8, r8)
    55ee:	46bd      	mov	sp, r7
    55f0:	b012      	add	sp, #72	; 0x48
    55f2:	bd80      	pop	{r7, pc}
    55f4:	00005405 	.word	0x00005405
    55f8:	00220003 	.word	0x00220003
    55fc:	00230003 	.word	0x00230003
    5600:	42001c00 	.word	0x42001c00
    5604:	40000400 	.word	0x40000400
    5608:	40000c00 	.word	0x40000c00
    560c:	00004319 	.word	0x00004319
    5610:	41004400 	.word	0x41004400
    5614:	40100084 	.word	0x40100084
    5618:	ffffc503 	.word	0xffffc503

0000561c <uart_write>:
{
	usart_read_buffer_job(&uart_instance,(uint8_t *)uart_rx_buffer, MAX_RX_BUFFER_LENGTH);
}

void uart_write(uint8_t* data)
{
    561c:	b580      	push	{r7, lr}
    561e:	b084      	sub	sp, #16
    5620:	af00      	add	r7, sp, #0
    5622:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
    5624:	2300      	movs	r3, #0
    5626:	60fb      	str	r3, [r7, #12]
	while(data[i] != '\0')
    5628:	e00f      	b.n	564a <uart_write+0x2e>
	{
		if(CONF_STDIO_USART_MODULE->USART.INTFLAG.bit.DRE == 1)
    562a:	4b0d      	ldr	r3, [pc, #52]	; (5660 <uart_write+0x44>)
    562c:	7e1b      	ldrb	r3, [r3, #24]
    562e:	07db      	lsls	r3, r3, #31
    5630:	0fdb      	lsrs	r3, r3, #31
    5632:	b2db      	uxtb	r3, r3
    5634:	2b01      	cmp	r3, #1
    5636:	d108      	bne.n	564a <uart_write+0x2e>
		{
			CONF_STDIO_USART_MODULE->USART.DATA.reg = (uint16_t)data[i++];
    5638:	4909      	ldr	r1, [pc, #36]	; (5660 <uart_write+0x44>)
    563a:	68fb      	ldr	r3, [r7, #12]
    563c:	1c5a      	adds	r2, r3, #1
    563e:	60fa      	str	r2, [r7, #12]
    5640:	687a      	ldr	r2, [r7, #4]
    5642:	18d3      	adds	r3, r2, r3
    5644:	781b      	ldrb	r3, [r3, #0]
    5646:	b29b      	uxth	r3, r3
    5648:	850b      	strh	r3, [r1, #40]	; 0x28
}

void uart_write(uint8_t* data)
{
	uint32_t i = 0;
	while(data[i] != '\0')
    564a:	687a      	ldr	r2, [r7, #4]
    564c:	68fb      	ldr	r3, [r7, #12]
    564e:	18d3      	adds	r3, r2, r3
    5650:	781b      	ldrb	r3, [r3, #0]
    5652:	2b00      	cmp	r3, #0
    5654:	d1e9      	bne.n	562a <uart_write+0xe>
		if(CONF_STDIO_USART_MODULE->USART.INTFLAG.bit.DRE == 1)
		{
			CONF_STDIO_USART_MODULE->USART.DATA.reg = (uint16_t)data[i++];
		}
	}
}
    5656:	46c0      	nop			; (mov r8, r8)
    5658:	46bd      	mov	sp, r7
    565a:	b004      	add	sp, #16
    565c:	bd80      	pop	{r7, pc}
    565e:	46c0      	nop			; (mov r8, r8)
    5660:	42001c00 	.word	0x42001c00

00005664 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    5664:	b580      	push	{r7, lr}
    5666:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    5668:	46c0      	nop			; (mov r8, r8)
    566a:	46bd      	mov	sp, r7
    566c:	bd80      	pop	{r7, pc}
    566e:	46c0      	nop			; (mov r8, r8)

00005670 <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    5670:	b580      	push	{r7, lr}
    5672:	b082      	sub	sp, #8
    5674:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    5676:	4b10      	ldr	r3, [pc, #64]	; (56b8 <cpu_irq_enter_critical+0x48>)
    5678:	681b      	ldr	r3, [r3, #0]
    567a:	2b00      	cmp	r3, #0
    567c:	d112      	bne.n	56a4 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    567e:	f3ef 8310 	mrs	r3, PRIMASK
    5682:	607b      	str	r3, [r7, #4]
  return(result);
    5684:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    5686:	2b00      	cmp	r3, #0
    5688:	d109      	bne.n	569e <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    568a:	b672      	cpsid	i
    568c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    5690:	4b0a      	ldr	r3, [pc, #40]	; (56bc <cpu_irq_enter_critical+0x4c>)
    5692:	2200      	movs	r2, #0
    5694:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    5696:	4b0a      	ldr	r3, [pc, #40]	; (56c0 <cpu_irq_enter_critical+0x50>)
    5698:	2201      	movs	r2, #1
    569a:	701a      	strb	r2, [r3, #0]
    569c:	e002      	b.n	56a4 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    569e:	4b08      	ldr	r3, [pc, #32]	; (56c0 <cpu_irq_enter_critical+0x50>)
    56a0:	2200      	movs	r2, #0
    56a2:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    56a4:	4b04      	ldr	r3, [pc, #16]	; (56b8 <cpu_irq_enter_critical+0x48>)
    56a6:	681b      	ldr	r3, [r3, #0]
    56a8:	1c5a      	adds	r2, r3, #1
    56aa:	4b03      	ldr	r3, [pc, #12]	; (56b8 <cpu_irq_enter_critical+0x48>)
    56ac:	601a      	str	r2, [r3, #0]
}
    56ae:	46c0      	nop			; (mov r8, r8)
    56b0:	46bd      	mov	sp, r7
    56b2:	b002      	add	sp, #8
    56b4:	bd80      	pop	{r7, pc}
    56b6:	46c0      	nop			; (mov r8, r8)
    56b8:	200001f4 	.word	0x200001f4
    56bc:	20000161 	.word	0x20000161
    56c0:	200001f8 	.word	0x200001f8

000056c4 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    56c4:	b580      	push	{r7, lr}
    56c6:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    56c8:	4b0b      	ldr	r3, [pc, #44]	; (56f8 <cpu_irq_leave_critical+0x34>)
    56ca:	681b      	ldr	r3, [r3, #0]
    56cc:	1e5a      	subs	r2, r3, #1
    56ce:	4b0a      	ldr	r3, [pc, #40]	; (56f8 <cpu_irq_leave_critical+0x34>)
    56d0:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    56d2:	4b09      	ldr	r3, [pc, #36]	; (56f8 <cpu_irq_leave_critical+0x34>)
    56d4:	681b      	ldr	r3, [r3, #0]
    56d6:	2b00      	cmp	r3, #0
    56d8:	d10a      	bne.n	56f0 <cpu_irq_leave_critical+0x2c>
    56da:	4b08      	ldr	r3, [pc, #32]	; (56fc <cpu_irq_leave_critical+0x38>)
    56dc:	781b      	ldrb	r3, [r3, #0]
    56de:	b2db      	uxtb	r3, r3
    56e0:	2b00      	cmp	r3, #0
    56e2:	d005      	beq.n	56f0 <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    56e4:	4b06      	ldr	r3, [pc, #24]	; (5700 <cpu_irq_leave_critical+0x3c>)
    56e6:	2201      	movs	r2, #1
    56e8:	701a      	strb	r2, [r3, #0]
    56ea:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    56ee:	b662      	cpsie	i
	}
}
    56f0:	46c0      	nop			; (mov r8, r8)
    56f2:	46bd      	mov	sp, r7
    56f4:	bd80      	pop	{r7, pc}
    56f6:	46c0      	nop			; (mov r8, r8)
    56f8:	200001f4 	.word	0x200001f4
    56fc:	200001f8 	.word	0x200001f8
    5700:	20000161 	.word	0x20000161

00005704 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    5704:	b580      	push	{r7, lr}
    5706:	b082      	sub	sp, #8
    5708:	af00      	add	r7, sp, #0
    570a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    570c:	687b      	ldr	r3, [r7, #4]
    570e:	2201      	movs	r2, #1
    5710:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    5712:	687b      	ldr	r3, [r7, #4]
    5714:	2200      	movs	r2, #0
    5716:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    5718:	687b      	ldr	r3, [r7, #4]
    571a:	2206      	movs	r2, #6
    571c:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    571e:	687b      	ldr	r3, [r7, #4]
    5720:	2200      	movs	r2, #0
    5722:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    5724:	687b      	ldr	r3, [r7, #4]
    5726:	2200      	movs	r2, #0
    5728:	725a      	strb	r2, [r3, #9]
}
    572a:	46c0      	nop			; (mov r8, r8)
    572c:	46bd      	mov	sp, r7
    572e:	b002      	add	sp, #8
    5730:	bd80      	pop	{r7, pc}
    5732:	46c0      	nop			; (mov r8, r8)

00005734 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    5734:	b580      	push	{r7, lr}
    5736:	b082      	sub	sp, #8
    5738:	af00      	add	r7, sp, #0
    573a:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    573c:	687b      	ldr	r3, [r7, #4]
    573e:	2203      	movs	r2, #3
    5740:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    5742:	687b      	ldr	r3, [r7, #4]
    5744:	2200      	movs	r2, #0
    5746:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    5748:	687b      	ldr	r3, [r7, #4]
    574a:	2201      	movs	r2, #1
    574c:	709a      	strb	r2, [r3, #2]
}
    574e:	46c0      	nop			; (mov r8, r8)
    5750:	46bd      	mov	sp, r7
    5752:	b002      	add	sp, #8
    5754:	bd80      	pop	{r7, pc}
    5756:	46c0      	nop			; (mov r8, r8)

00005758 <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    5758:	b580      	push	{r7, lr}
    575a:	b082      	sub	sp, #8
    575c:	af00      	add	r7, sp, #0
    575e:	0002      	movs	r2, r0
    5760:	1dfb      	adds	r3, r7, #7
    5762:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    5764:	4a03      	ldr	r2, [pc, #12]	; (5774 <system_cpu_clock_set_divider+0x1c>)
    5766:	1dfb      	adds	r3, r7, #7
    5768:	781b      	ldrb	r3, [r3, #0]
    576a:	7213      	strb	r3, [r2, #8]
}
    576c:	46c0      	nop			; (mov r8, r8)
    576e:	46bd      	mov	sp, r7
    5770:	b002      	add	sp, #8
    5772:	bd80      	pop	{r7, pc}
    5774:	40000400 	.word	0x40000400

00005778 <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    5778:	b580      	push	{r7, lr}
    577a:	b082      	sub	sp, #8
    577c:	af00      	add	r7, sp, #0
    577e:	0002      	movs	r2, r0
    5780:	1dfb      	adds	r3, r7, #7
    5782:	701a      	strb	r2, [r3, #0]
    5784:	1dbb      	adds	r3, r7, #6
    5786:	1c0a      	adds	r2, r1, #0
    5788:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    578a:	1dfb      	adds	r3, r7, #7
    578c:	781b      	ldrb	r3, [r3, #0]
    578e:	2b01      	cmp	r3, #1
    5790:	d008      	beq.n	57a4 <system_apb_clock_set_divider+0x2c>
    5792:	2b02      	cmp	r3, #2
    5794:	d00b      	beq.n	57ae <system_apb_clock_set_divider+0x36>
    5796:	2b00      	cmp	r3, #0
    5798:	d10e      	bne.n	57b8 <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    579a:	4a0b      	ldr	r2, [pc, #44]	; (57c8 <system_apb_clock_set_divider+0x50>)
    579c:	1dbb      	adds	r3, r7, #6
    579e:	781b      	ldrb	r3, [r3, #0]
    57a0:	7253      	strb	r3, [r2, #9]
			break;
    57a2:	e00b      	b.n	57bc <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    57a4:	4a08      	ldr	r2, [pc, #32]	; (57c8 <system_apb_clock_set_divider+0x50>)
    57a6:	1dbb      	adds	r3, r7, #6
    57a8:	781b      	ldrb	r3, [r3, #0]
    57aa:	7293      	strb	r3, [r2, #10]
			break;
    57ac:	e006      	b.n	57bc <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    57ae:	4a06      	ldr	r2, [pc, #24]	; (57c8 <system_apb_clock_set_divider+0x50>)
    57b0:	1dbb      	adds	r3, r7, #6
    57b2:	781b      	ldrb	r3, [r3, #0]
    57b4:	72d3      	strb	r3, [r2, #11]
			break;
    57b6:	e001      	b.n	57bc <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    57b8:	2317      	movs	r3, #23
    57ba:	e000      	b.n	57be <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    57bc:	2300      	movs	r3, #0
}
    57be:	0018      	movs	r0, r3
    57c0:	46bd      	mov	sp, r7
    57c2:	b002      	add	sp, #8
    57c4:	bd80      	pop	{r7, pc}
    57c6:	46c0      	nop			; (mov r8, r8)
    57c8:	40000400 	.word	0x40000400

000057cc <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    57cc:	b580      	push	{r7, lr}
    57ce:	b082      	sub	sp, #8
    57d0:	af00      	add	r7, sp, #0
    57d2:	0002      	movs	r2, r0
    57d4:	1dfb      	adds	r3, r7, #7
    57d6:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    57d8:	4a08      	ldr	r2, [pc, #32]	; (57fc <system_flash_set_waitstates+0x30>)
    57da:	1dfb      	adds	r3, r7, #7
    57dc:	781b      	ldrb	r3, [r3, #0]
    57de:	210f      	movs	r1, #15
    57e0:	400b      	ands	r3, r1
    57e2:	b2d9      	uxtb	r1, r3
    57e4:	6853      	ldr	r3, [r2, #4]
    57e6:	200f      	movs	r0, #15
    57e8:	4001      	ands	r1, r0
    57ea:	0049      	lsls	r1, r1, #1
    57ec:	201e      	movs	r0, #30
    57ee:	4383      	bics	r3, r0
    57f0:	430b      	orrs	r3, r1
    57f2:	6053      	str	r3, [r2, #4]
}
    57f4:	46c0      	nop			; (mov r8, r8)
    57f6:	46bd      	mov	sp, r7
    57f8:	b002      	add	sp, #8
    57fa:	bd80      	pop	{r7, pc}
    57fc:	41004000 	.word	0x41004000

00005800 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    5800:	b580      	push	{r7, lr}
    5802:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    5804:	46c0      	nop			; (mov r8, r8)
    5806:	4b04      	ldr	r3, [pc, #16]	; (5818 <_system_dfll_wait_for_sync+0x18>)
    5808:	68db      	ldr	r3, [r3, #12]
    580a:	2210      	movs	r2, #16
    580c:	4013      	ands	r3, r2
    580e:	d0fa      	beq.n	5806 <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    5810:	46c0      	nop			; (mov r8, r8)
    5812:	46bd      	mov	sp, r7
    5814:	bd80      	pop	{r7, pc}
    5816:	46c0      	nop			; (mov r8, r8)
    5818:	40000800 	.word	0x40000800

0000581c <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    581c:	b580      	push	{r7, lr}
    581e:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    5820:	4b0c      	ldr	r3, [pc, #48]	; (5854 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5822:	2202      	movs	r2, #2
    5824:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    5826:	4b0c      	ldr	r3, [pc, #48]	; (5858 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    5828:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    582a:	4a0a      	ldr	r2, [pc, #40]	; (5854 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    582c:	4b0b      	ldr	r3, [pc, #44]	; (585c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    582e:	689b      	ldr	r3, [r3, #8]
    5830:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    5832:	4a08      	ldr	r2, [pc, #32]	; (5854 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5834:	4b09      	ldr	r3, [pc, #36]	; (585c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    5836:	685b      	ldr	r3, [r3, #4]
    5838:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    583a:	4b06      	ldr	r3, [pc, #24]	; (5854 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    583c:	2200      	movs	r2, #0
    583e:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    5840:	4b05      	ldr	r3, [pc, #20]	; (5858 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    5842:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    5844:	4a03      	ldr	r2, [pc, #12]	; (5854 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    5846:	4b05      	ldr	r3, [pc, #20]	; (585c <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    5848:	681b      	ldr	r3, [r3, #0]
    584a:	b29b      	uxth	r3, r3
    584c:	8493      	strh	r3, [r2, #36]	; 0x24
}
    584e:	46c0      	nop			; (mov r8, r8)
    5850:	46bd      	mov	sp, r7
    5852:	bd80      	pop	{r7, pc}
    5854:	40000800 	.word	0x40000800
    5858:	00005801 	.word	0x00005801
    585c:	200001fc 	.word	0x200001fc

00005860 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    5860:	b580      	push	{r7, lr}
    5862:	b082      	sub	sp, #8
    5864:	af00      	add	r7, sp, #0
    5866:	0002      	movs	r2, r0
    5868:	1dfb      	adds	r3, r7, #7
    586a:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    586c:	1dfb      	adds	r3, r7, #7
    586e:	781b      	ldrb	r3, [r3, #0]
    5870:	2b08      	cmp	r3, #8
    5872:	d840      	bhi.n	58f6 <system_clock_source_get_hz+0x96>
    5874:	009a      	lsls	r2, r3, #2
    5876:	4b22      	ldr	r3, [pc, #136]	; (5900 <system_clock_source_get_hz+0xa0>)
    5878:	18d3      	adds	r3, r2, r3
    587a:	681b      	ldr	r3, [r3, #0]
    587c:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    587e:	4b21      	ldr	r3, [pc, #132]	; (5904 <system_clock_source_get_hz+0xa4>)
    5880:	691b      	ldr	r3, [r3, #16]
    5882:	e039      	b.n	58f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    5884:	4b20      	ldr	r3, [pc, #128]	; (5908 <system_clock_source_get_hz+0xa8>)
    5886:	6a1b      	ldr	r3, [r3, #32]
    5888:	059b      	lsls	r3, r3, #22
    588a:	0f9b      	lsrs	r3, r3, #30
    588c:	b2db      	uxtb	r3, r3
    588e:	001a      	movs	r2, r3
    5890:	4b1e      	ldr	r3, [pc, #120]	; (590c <system_clock_source_get_hz+0xac>)
    5892:	40d3      	lsrs	r3, r2
    5894:	e030      	b.n	58f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    5896:	2380      	movs	r3, #128	; 0x80
    5898:	021b      	lsls	r3, r3, #8
    589a:	e02d      	b.n	58f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    589c:	2380      	movs	r3, #128	; 0x80
    589e:	021b      	lsls	r3, r3, #8
    58a0:	e02a      	b.n	58f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    58a2:	4b18      	ldr	r3, [pc, #96]	; (5904 <system_clock_source_get_hz+0xa4>)
    58a4:	695b      	ldr	r3, [r3, #20]
    58a6:	e027      	b.n	58f8 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    58a8:	4b16      	ldr	r3, [pc, #88]	; (5904 <system_clock_source_get_hz+0xa4>)
    58aa:	681b      	ldr	r3, [r3, #0]
    58ac:	2202      	movs	r2, #2
    58ae:	4013      	ands	r3, r2
    58b0:	d101      	bne.n	58b6 <system_clock_source_get_hz+0x56>
			return 0;
    58b2:	2300      	movs	r3, #0
    58b4:	e020      	b.n	58f8 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    58b6:	4b16      	ldr	r3, [pc, #88]	; (5910 <system_clock_source_get_hz+0xb0>)
    58b8:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    58ba:	4b12      	ldr	r3, [pc, #72]	; (5904 <system_clock_source_get_hz+0xa4>)
    58bc:	681b      	ldr	r3, [r3, #0]
    58be:	2204      	movs	r2, #4
    58c0:	4013      	ands	r3, r2
    58c2:	d009      	beq.n	58d8 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    58c4:	2000      	movs	r0, #0
    58c6:	4b13      	ldr	r3, [pc, #76]	; (5914 <system_clock_source_get_hz+0xb4>)
    58c8:	4798      	blx	r3
    58ca:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    58cc:	4b0d      	ldr	r3, [pc, #52]	; (5904 <system_clock_source_get_hz+0xa4>)
    58ce:	689b      	ldr	r3, [r3, #8]
    58d0:	041b      	lsls	r3, r3, #16
    58d2:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    58d4:	4353      	muls	r3, r2
    58d6:	e00f      	b.n	58f8 <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    58d8:	4b0f      	ldr	r3, [pc, #60]	; (5918 <system_clock_source_get_hz+0xb8>)
    58da:	e00d      	b.n	58f8 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    58dc:	4a0a      	ldr	r2, [pc, #40]	; (5908 <system_clock_source_get_hz+0xa8>)
    58de:	2350      	movs	r3, #80	; 0x50
    58e0:	5cd3      	ldrb	r3, [r2, r3]
    58e2:	b2db      	uxtb	r3, r3
    58e4:	001a      	movs	r2, r3
    58e6:	2304      	movs	r3, #4
    58e8:	4013      	ands	r3, r2
    58ea:	d101      	bne.n	58f0 <system_clock_source_get_hz+0x90>
			return 0;
    58ec:	2300      	movs	r3, #0
    58ee:	e003      	b.n	58f8 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    58f0:	4b04      	ldr	r3, [pc, #16]	; (5904 <system_clock_source_get_hz+0xa4>)
    58f2:	68db      	ldr	r3, [r3, #12]
    58f4:	e000      	b.n	58f8 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    58f6:	2300      	movs	r3, #0
	}
}
    58f8:	0018      	movs	r0, r3
    58fa:	46bd      	mov	sp, r7
    58fc:	b002      	add	sp, #8
    58fe:	bd80      	pop	{r7, pc}
    5900:	00009fe8 	.word	0x00009fe8
    5904:	200001fc 	.word	0x200001fc
    5908:	40000800 	.word	0x40000800
    590c:	007a1200 	.word	0x007a1200
    5910:	00005801 	.word	0x00005801
    5914:	000060d5 	.word	0x000060d5
    5918:	02dc6c00 	.word	0x02dc6c00

0000591c <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    591c:	b580      	push	{r7, lr}
    591e:	b084      	sub	sp, #16
    5920:	af00      	add	r7, sp, #0
    5922:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    5924:	4b1a      	ldr	r3, [pc, #104]	; (5990 <system_clock_source_osc8m_set_config+0x74>)
    5926:	6a1b      	ldr	r3, [r3, #32]
    5928:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    592a:	687b      	ldr	r3, [r7, #4]
    592c:	781b      	ldrb	r3, [r3, #0]
    592e:	1c1a      	adds	r2, r3, #0
    5930:	2303      	movs	r3, #3
    5932:	4013      	ands	r3, r2
    5934:	b2da      	uxtb	r2, r3
    5936:	230d      	movs	r3, #13
    5938:	18fb      	adds	r3, r7, r3
    593a:	2103      	movs	r1, #3
    593c:	400a      	ands	r2, r1
    593e:	0010      	movs	r0, r2
    5940:	781a      	ldrb	r2, [r3, #0]
    5942:	2103      	movs	r1, #3
    5944:	438a      	bics	r2, r1
    5946:	1c11      	adds	r1, r2, #0
    5948:	1c02      	adds	r2, r0, #0
    594a:	430a      	orrs	r2, r1
    594c:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    594e:	687b      	ldr	r3, [r7, #4]
    5950:	789a      	ldrb	r2, [r3, #2]
    5952:	230c      	movs	r3, #12
    5954:	18fb      	adds	r3, r7, r3
    5956:	01d0      	lsls	r0, r2, #7
    5958:	781a      	ldrb	r2, [r3, #0]
    595a:	217f      	movs	r1, #127	; 0x7f
    595c:	400a      	ands	r2, r1
    595e:	1c11      	adds	r1, r2, #0
    5960:	1c02      	adds	r2, r0, #0
    5962:	430a      	orrs	r2, r1
    5964:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    5966:	687b      	ldr	r3, [r7, #4]
    5968:	785a      	ldrb	r2, [r3, #1]
    596a:	230c      	movs	r3, #12
    596c:	18fb      	adds	r3, r7, r3
    596e:	2101      	movs	r1, #1
    5970:	400a      	ands	r2, r1
    5972:	0190      	lsls	r0, r2, #6
    5974:	781a      	ldrb	r2, [r3, #0]
    5976:	2140      	movs	r1, #64	; 0x40
    5978:	438a      	bics	r2, r1
    597a:	1c11      	adds	r1, r2, #0
    597c:	1c02      	adds	r2, r0, #0
    597e:	430a      	orrs	r2, r1
    5980:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    5982:	4b03      	ldr	r3, [pc, #12]	; (5990 <system_clock_source_osc8m_set_config+0x74>)
    5984:	68fa      	ldr	r2, [r7, #12]
    5986:	621a      	str	r2, [r3, #32]
}
    5988:	46c0      	nop			; (mov r8, r8)
    598a:	46bd      	mov	sp, r7
    598c:	b004      	add	sp, #16
    598e:	bd80      	pop	{r7, pc}
    5990:	40000800 	.word	0x40000800

00005994 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    5994:	b580      	push	{r7, lr}
    5996:	b082      	sub	sp, #8
    5998:	af00      	add	r7, sp, #0
    599a:	0002      	movs	r2, r0
    599c:	1dfb      	adds	r3, r7, #7
    599e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    59a0:	1dfb      	adds	r3, r7, #7
    59a2:	781b      	ldrb	r3, [r3, #0]
    59a4:	2b08      	cmp	r3, #8
    59a6:	d83b      	bhi.n	5a20 <system_clock_source_enable+0x8c>
    59a8:	009a      	lsls	r2, r3, #2
    59aa:	4b21      	ldr	r3, [pc, #132]	; (5a30 <system_clock_source_enable+0x9c>)
    59ac:	18d3      	adds	r3, r2, r3
    59ae:	681b      	ldr	r3, [r3, #0]
    59b0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    59b2:	4b20      	ldr	r3, [pc, #128]	; (5a34 <system_clock_source_enable+0xa0>)
    59b4:	4a1f      	ldr	r2, [pc, #124]	; (5a34 <system_clock_source_enable+0xa0>)
    59b6:	6a12      	ldr	r2, [r2, #32]
    59b8:	2102      	movs	r1, #2
    59ba:	430a      	orrs	r2, r1
    59bc:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    59be:	2300      	movs	r3, #0
    59c0:	e031      	b.n	5a26 <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    59c2:	4b1c      	ldr	r3, [pc, #112]	; (5a34 <system_clock_source_enable+0xa0>)
    59c4:	4a1b      	ldr	r2, [pc, #108]	; (5a34 <system_clock_source_enable+0xa0>)
    59c6:	6992      	ldr	r2, [r2, #24]
    59c8:	2102      	movs	r1, #2
    59ca:	430a      	orrs	r2, r1
    59cc:	619a      	str	r2, [r3, #24]
		break;
    59ce:	e029      	b.n	5a24 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    59d0:	4a18      	ldr	r2, [pc, #96]	; (5a34 <system_clock_source_enable+0xa0>)
    59d2:	4b18      	ldr	r3, [pc, #96]	; (5a34 <system_clock_source_enable+0xa0>)
    59d4:	8a1b      	ldrh	r3, [r3, #16]
    59d6:	b29b      	uxth	r3, r3
    59d8:	2102      	movs	r1, #2
    59da:	430b      	orrs	r3, r1
    59dc:	b29b      	uxth	r3, r3
    59de:	8213      	strh	r3, [r2, #16]
		break;
    59e0:	e020      	b.n	5a24 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    59e2:	4a14      	ldr	r2, [pc, #80]	; (5a34 <system_clock_source_enable+0xa0>)
    59e4:	4b13      	ldr	r3, [pc, #76]	; (5a34 <system_clock_source_enable+0xa0>)
    59e6:	8a9b      	ldrh	r3, [r3, #20]
    59e8:	b29b      	uxth	r3, r3
    59ea:	2102      	movs	r1, #2
    59ec:	430b      	orrs	r3, r1
    59ee:	b29b      	uxth	r3, r3
    59f0:	8293      	strh	r3, [r2, #20]
		break;
    59f2:	e017      	b.n	5a24 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    59f4:	4b10      	ldr	r3, [pc, #64]	; (5a38 <system_clock_source_enable+0xa4>)
    59f6:	681b      	ldr	r3, [r3, #0]
    59f8:	2202      	movs	r2, #2
    59fa:	431a      	orrs	r2, r3
    59fc:	4b0e      	ldr	r3, [pc, #56]	; (5a38 <system_clock_source_enable+0xa4>)
    59fe:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    5a00:	4b0e      	ldr	r3, [pc, #56]	; (5a3c <system_clock_source_enable+0xa8>)
    5a02:	4798      	blx	r3
		break;
    5a04:	e00e      	b.n	5a24 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    5a06:	4a0b      	ldr	r2, [pc, #44]	; (5a34 <system_clock_source_enable+0xa0>)
    5a08:	490a      	ldr	r1, [pc, #40]	; (5a34 <system_clock_source_enable+0xa0>)
    5a0a:	2344      	movs	r3, #68	; 0x44
    5a0c:	5ccb      	ldrb	r3, [r1, r3]
    5a0e:	b2db      	uxtb	r3, r3
    5a10:	2102      	movs	r1, #2
    5a12:	430b      	orrs	r3, r1
    5a14:	b2d9      	uxtb	r1, r3
    5a16:	2344      	movs	r3, #68	; 0x44
    5a18:	54d1      	strb	r1, [r2, r3]
		break;
    5a1a:	e003      	b.n	5a24 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    5a1c:	2300      	movs	r3, #0
    5a1e:	e002      	b.n	5a26 <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    5a20:	2317      	movs	r3, #23
    5a22:	e000      	b.n	5a26 <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    5a24:	2300      	movs	r3, #0
}
    5a26:	0018      	movs	r0, r3
    5a28:	46bd      	mov	sp, r7
    5a2a:	b002      	add	sp, #8
    5a2c:	bd80      	pop	{r7, pc}
    5a2e:	46c0      	nop			; (mov r8, r8)
    5a30:	0000a00c 	.word	0x0000a00c
    5a34:	40000800 	.word	0x40000800
    5a38:	200001fc 	.word	0x200001fc
    5a3c:	0000581d 	.word	0x0000581d

00005a40 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    5a40:	b580      	push	{r7, lr}
    5a42:	b082      	sub	sp, #8
    5a44:	af00      	add	r7, sp, #0
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
#elif CONF_CLOCK_GCLK_4_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_4;
#elif CONF_CLOCK_GCLK_5_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_5;
    5a46:	003b      	movs	r3, r7
    5a48:	2205      	movs	r2, #5
    5a4a:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5a4c:	2300      	movs	r3, #0
    5a4e:	607b      	str	r3, [r7, #4]
    5a50:	e009      	b.n	5a66 <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    5a52:	687b      	ldr	r3, [r7, #4]
    5a54:	b2db      	uxtb	r3, r3
    5a56:	003a      	movs	r2, r7
    5a58:	0011      	movs	r1, r2
    5a5a:	0018      	movs	r0, r3
    5a5c:	4b05      	ldr	r3, [pc, #20]	; (5a74 <_switch_peripheral_gclk+0x34>)
    5a5e:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    5a60:	687b      	ldr	r3, [r7, #4]
    5a62:	3301      	adds	r3, #1
    5a64:	607b      	str	r3, [r7, #4]
    5a66:	687b      	ldr	r3, [r7, #4]
    5a68:	2b24      	cmp	r3, #36	; 0x24
    5a6a:	d9f2      	bls.n	5a52 <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    5a6c:	46c0      	nop			; (mov r8, r8)
    5a6e:	46bd      	mov	sp, r7
    5a70:	b002      	add	sp, #8
    5a72:	bd80      	pop	{r7, pc}
    5a74:	00005f69 	.word	0x00005f69

00005a78 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    5a78:	b580      	push	{r7, lr}
    5a7a:	b0a0      	sub	sp, #128	; 0x80
    5a7c:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    5a7e:	4b63      	ldr	r3, [pc, #396]	; (5c0c <system_clock_init+0x194>)
    5a80:	22c2      	movs	r2, #194	; 0xc2
    5a82:	00d2      	lsls	r2, r2, #3
    5a84:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    5a86:	2000      	movs	r0, #0
    5a88:	4b61      	ldr	r3, [pc, #388]	; (5c10 <system_clock_init+0x198>)
    5a8a:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    5a8c:	4b61      	ldr	r3, [pc, #388]	; (5c14 <system_clock_init+0x19c>)
    5a8e:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    5a90:	237c      	movs	r3, #124	; 0x7c
    5a92:	18fb      	adds	r3, r7, r3
    5a94:	0018      	movs	r0, r3
    5a96:	4b60      	ldr	r3, [pc, #384]	; (5c18 <system_clock_init+0x1a0>)
    5a98:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    5a9a:	237c      	movs	r3, #124	; 0x7c
    5a9c:	18fb      	adds	r3, r7, r3
    5a9e:	2200      	movs	r2, #0
    5aa0:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    5aa2:	237c      	movs	r3, #124	; 0x7c
    5aa4:	18fb      	adds	r3, r7, r3
    5aa6:	2201      	movs	r2, #1
    5aa8:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    5aaa:	237c      	movs	r3, #124	; 0x7c
    5aac:	18fb      	adds	r3, r7, r3
    5aae:	2200      	movs	r2, #0
    5ab0:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    5ab2:	237c      	movs	r3, #124	; 0x7c
    5ab4:	18fb      	adds	r3, r7, r3
    5ab6:	0018      	movs	r0, r3
    5ab8:	4b58      	ldr	r3, [pc, #352]	; (5c1c <system_clock_init+0x1a4>)
    5aba:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    5abc:	2006      	movs	r0, #6
    5abe:	4b58      	ldr	r3, [pc, #352]	; (5c20 <system_clock_init+0x1a8>)
    5ac0:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    5ac2:	4b58      	ldr	r3, [pc, #352]	; (5c24 <system_clock_init+0x1ac>)
    5ac4:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    5ac6:	2364      	movs	r3, #100	; 0x64
    5ac8:	18fb      	adds	r3, r7, r3
    5aca:	0018      	movs	r0, r3
    5acc:	4b56      	ldr	r3, [pc, #344]	; (5c28 <system_clock_init+0x1b0>)
    5ace:	4798      	blx	r3
    5ad0:	2364      	movs	r3, #100	; 0x64
    5ad2:	18fb      	adds	r3, r7, r3
    5ad4:	2206      	movs	r2, #6
    5ad6:	701a      	strb	r2, [r3, #0]
    5ad8:	2364      	movs	r3, #100	; 0x64
    5ada:	18fb      	adds	r3, r7, r3
    5adc:	2201      	movs	r2, #1
    5ade:	605a      	str	r2, [r3, #4]
    5ae0:	2364      	movs	r3, #100	; 0x64
    5ae2:	18fb      	adds	r3, r7, r3
    5ae4:	2201      	movs	r2, #1
    5ae6:	721a      	strb	r2, [r3, #8]
    5ae8:	2364      	movs	r3, #100	; 0x64
    5aea:	18fb      	adds	r3, r7, r3
    5aec:	2200      	movs	r2, #0
    5aee:	725a      	strb	r2, [r3, #9]
    5af0:	2364      	movs	r3, #100	; 0x64
    5af2:	18fb      	adds	r3, r7, r3
    5af4:	0019      	movs	r1, r3
    5af6:	2001      	movs	r0, #1
    5af8:	4b4c      	ldr	r3, [pc, #304]	; (5c2c <system_clock_init+0x1b4>)
    5afa:	4798      	blx	r3
    5afc:	2001      	movs	r0, #1
    5afe:	4b4c      	ldr	r3, [pc, #304]	; (5c30 <system_clock_init+0x1b8>)
    5b00:	4798      	blx	r3
    5b02:	2358      	movs	r3, #88	; 0x58
    5b04:	18fb      	adds	r3, r7, r3
    5b06:	0018      	movs	r0, r3
    5b08:	4b47      	ldr	r3, [pc, #284]	; (5c28 <system_clock_init+0x1b0>)
    5b0a:	4798      	blx	r3
    5b0c:	2358      	movs	r3, #88	; 0x58
    5b0e:	18fb      	adds	r3, r7, r3
    5b10:	2206      	movs	r2, #6
    5b12:	701a      	strb	r2, [r3, #0]
    5b14:	2358      	movs	r3, #88	; 0x58
    5b16:	18fb      	adds	r3, r7, r3
    5b18:	2201      	movs	r2, #1
    5b1a:	605a      	str	r2, [r3, #4]
    5b1c:	2358      	movs	r3, #88	; 0x58
    5b1e:	18fb      	adds	r3, r7, r3
    5b20:	2201      	movs	r2, #1
    5b22:	721a      	strb	r2, [r3, #8]
    5b24:	2358      	movs	r3, #88	; 0x58
    5b26:	18fb      	adds	r3, r7, r3
    5b28:	2200      	movs	r2, #0
    5b2a:	725a      	strb	r2, [r3, #9]
    5b2c:	2358      	movs	r3, #88	; 0x58
    5b2e:	18fb      	adds	r3, r7, r3
    5b30:	0019      	movs	r1, r3
    5b32:	2002      	movs	r0, #2
    5b34:	4b3d      	ldr	r3, [pc, #244]	; (5c2c <system_clock_init+0x1b4>)
    5b36:	4798      	blx	r3
    5b38:	2002      	movs	r0, #2
    5b3a:	4b3d      	ldr	r3, [pc, #244]	; (5c30 <system_clock_init+0x1b8>)
    5b3c:	4798      	blx	r3
    5b3e:	234c      	movs	r3, #76	; 0x4c
    5b40:	18fb      	adds	r3, r7, r3
    5b42:	0018      	movs	r0, r3
    5b44:	4b38      	ldr	r3, [pc, #224]	; (5c28 <system_clock_init+0x1b0>)
    5b46:	4798      	blx	r3
    5b48:	234c      	movs	r3, #76	; 0x4c
    5b4a:	18fb      	adds	r3, r7, r3
    5b4c:	2206      	movs	r2, #6
    5b4e:	701a      	strb	r2, [r3, #0]
    5b50:	234c      	movs	r3, #76	; 0x4c
    5b52:	18fb      	adds	r3, r7, r3
    5b54:	2201      	movs	r2, #1
    5b56:	605a      	str	r2, [r3, #4]
    5b58:	234c      	movs	r3, #76	; 0x4c
    5b5a:	18fb      	adds	r3, r7, r3
    5b5c:	2201      	movs	r2, #1
    5b5e:	721a      	strb	r2, [r3, #8]
    5b60:	234c      	movs	r3, #76	; 0x4c
    5b62:	18fb      	adds	r3, r7, r3
    5b64:	2200      	movs	r2, #0
    5b66:	725a      	strb	r2, [r3, #9]
    5b68:	234c      	movs	r3, #76	; 0x4c
    5b6a:	18fb      	adds	r3, r7, r3
    5b6c:	0019      	movs	r1, r3
    5b6e:	2003      	movs	r0, #3
    5b70:	4b2e      	ldr	r3, [pc, #184]	; (5c2c <system_clock_init+0x1b4>)
    5b72:	4798      	blx	r3
    5b74:	2003      	movs	r0, #3
    5b76:	4b2e      	ldr	r3, [pc, #184]	; (5c30 <system_clock_init+0x1b8>)
    5b78:	4798      	blx	r3
    5b7a:	2340      	movs	r3, #64	; 0x40
    5b7c:	18fb      	adds	r3, r7, r3
    5b7e:	0018      	movs	r0, r3
    5b80:	4b29      	ldr	r3, [pc, #164]	; (5c28 <system_clock_init+0x1b0>)
    5b82:	4798      	blx	r3
    5b84:	2340      	movs	r3, #64	; 0x40
    5b86:	18fb      	adds	r3, r7, r3
    5b88:	2206      	movs	r2, #6
    5b8a:	701a      	strb	r2, [r3, #0]
    5b8c:	2340      	movs	r3, #64	; 0x40
    5b8e:	18fb      	adds	r3, r7, r3
    5b90:	2201      	movs	r2, #1
    5b92:	605a      	str	r2, [r3, #4]
    5b94:	2340      	movs	r3, #64	; 0x40
    5b96:	18fb      	adds	r3, r7, r3
    5b98:	2200      	movs	r2, #0
    5b9a:	721a      	strb	r2, [r3, #8]
    5b9c:	2340      	movs	r3, #64	; 0x40
    5b9e:	18fb      	adds	r3, r7, r3
    5ba0:	2200      	movs	r2, #0
    5ba2:	725a      	strb	r2, [r3, #9]
    5ba4:	2340      	movs	r3, #64	; 0x40
    5ba6:	18fb      	adds	r3, r7, r3
    5ba8:	0019      	movs	r1, r3
    5baa:	2004      	movs	r0, #4
    5bac:	4b1f      	ldr	r3, [pc, #124]	; (5c2c <system_clock_init+0x1b4>)
    5bae:	4798      	blx	r3
    5bb0:	2004      	movs	r0, #4
    5bb2:	4b1f      	ldr	r3, [pc, #124]	; (5c30 <system_clock_init+0x1b8>)
    5bb4:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    5bb6:	2000      	movs	r0, #0
    5bb8:	4b1e      	ldr	r3, [pc, #120]	; (5c34 <system_clock_init+0x1bc>)
    5bba:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    5bbc:	2100      	movs	r1, #0
    5bbe:	2000      	movs	r0, #0
    5bc0:	4b1d      	ldr	r3, [pc, #116]	; (5c38 <system_clock_init+0x1c0>)
    5bc2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    5bc4:	2100      	movs	r1, #0
    5bc6:	2001      	movs	r0, #1
    5bc8:	4b1b      	ldr	r3, [pc, #108]	; (5c38 <system_clock_init+0x1c0>)
    5bca:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    5bcc:	2100      	movs	r1, #0
    5bce:	2002      	movs	r0, #2
    5bd0:	4b19      	ldr	r3, [pc, #100]	; (5c38 <system_clock_init+0x1c0>)
    5bd2:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    5bd4:	1d3b      	adds	r3, r7, #4
    5bd6:	0018      	movs	r0, r3
    5bd8:	4b13      	ldr	r3, [pc, #76]	; (5c28 <system_clock_init+0x1b0>)
    5bda:	4798      	blx	r3
    5bdc:	1d3b      	adds	r3, r7, #4
    5bde:	2206      	movs	r2, #6
    5be0:	701a      	strb	r2, [r3, #0]
    5be2:	1d3b      	adds	r3, r7, #4
    5be4:	2201      	movs	r2, #1
    5be6:	605a      	str	r2, [r3, #4]
    5be8:	1d3b      	adds	r3, r7, #4
    5bea:	2201      	movs	r2, #1
    5bec:	721a      	strb	r2, [r3, #8]
    5bee:	1d3b      	adds	r3, r7, #4
    5bf0:	2200      	movs	r2, #0
    5bf2:	725a      	strb	r2, [r3, #9]
    5bf4:	1d3b      	adds	r3, r7, #4
    5bf6:	0019      	movs	r1, r3
    5bf8:	2000      	movs	r0, #0
    5bfa:	4b0c      	ldr	r3, [pc, #48]	; (5c2c <system_clock_init+0x1b4>)
    5bfc:	4798      	blx	r3
    5bfe:	2000      	movs	r0, #0
    5c00:	4b0b      	ldr	r3, [pc, #44]	; (5c30 <system_clock_init+0x1b8>)
    5c02:	4798      	blx	r3
#endif
}
    5c04:	46c0      	nop			; (mov r8, r8)
    5c06:	46bd      	mov	sp, r7
    5c08:	b020      	add	sp, #128	; 0x80
    5c0a:	bd80      	pop	{r7, pc}
    5c0c:	40000800 	.word	0x40000800
    5c10:	000057cd 	.word	0x000057cd
    5c14:	00005a41 	.word	0x00005a41
    5c18:	00005735 	.word	0x00005735
    5c1c:	0000591d 	.word	0x0000591d
    5c20:	00005995 	.word	0x00005995
    5c24:	00005ce1 	.word	0x00005ce1
    5c28:	00005705 	.word	0x00005705
    5c2c:	00005d11 	.word	0x00005d11
    5c30:	00005e35 	.word	0x00005e35
    5c34:	00005759 	.word	0x00005759
    5c38:	00005779 	.word	0x00005779

00005c3c <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    5c3c:	b580      	push	{r7, lr}
    5c3e:	b082      	sub	sp, #8
    5c40:	af00      	add	r7, sp, #0
    5c42:	0002      	movs	r2, r0
    5c44:	6039      	str	r1, [r7, #0]
    5c46:	1dfb      	adds	r3, r7, #7
    5c48:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    5c4a:	1dfb      	adds	r3, r7, #7
    5c4c:	781b      	ldrb	r3, [r3, #0]
    5c4e:	2b01      	cmp	r3, #1
    5c50:	d00a      	beq.n	5c68 <system_apb_clock_set_mask+0x2c>
    5c52:	2b02      	cmp	r3, #2
    5c54:	d00f      	beq.n	5c76 <system_apb_clock_set_mask+0x3a>
    5c56:	2b00      	cmp	r3, #0
    5c58:	d114      	bne.n	5c84 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    5c5a:	4b0e      	ldr	r3, [pc, #56]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c5c:	4a0d      	ldr	r2, [pc, #52]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c5e:	6991      	ldr	r1, [r2, #24]
    5c60:	683a      	ldr	r2, [r7, #0]
    5c62:	430a      	orrs	r2, r1
    5c64:	619a      	str	r2, [r3, #24]
			break;
    5c66:	e00f      	b.n	5c88 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    5c68:	4b0a      	ldr	r3, [pc, #40]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c6a:	4a0a      	ldr	r2, [pc, #40]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c6c:	69d1      	ldr	r1, [r2, #28]
    5c6e:	683a      	ldr	r2, [r7, #0]
    5c70:	430a      	orrs	r2, r1
    5c72:	61da      	str	r2, [r3, #28]
			break;
    5c74:	e008      	b.n	5c88 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    5c76:	4b07      	ldr	r3, [pc, #28]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c78:	4a06      	ldr	r2, [pc, #24]	; (5c94 <system_apb_clock_set_mask+0x58>)
    5c7a:	6a11      	ldr	r1, [r2, #32]
    5c7c:	683a      	ldr	r2, [r7, #0]
    5c7e:	430a      	orrs	r2, r1
    5c80:	621a      	str	r2, [r3, #32]
			break;
    5c82:	e001      	b.n	5c88 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    5c84:	2317      	movs	r3, #23
    5c86:	e000      	b.n	5c8a <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    5c88:	2300      	movs	r3, #0
}
    5c8a:	0018      	movs	r0, r3
    5c8c:	46bd      	mov	sp, r7
    5c8e:	b002      	add	sp, #8
    5c90:	bd80      	pop	{r7, pc}
    5c92:	46c0      	nop			; (mov r8, r8)
    5c94:	40000400 	.word	0x40000400

00005c98 <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    5c98:	b580      	push	{r7, lr}
    5c9a:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    5c9c:	4b02      	ldr	r3, [pc, #8]	; (5ca8 <system_interrupt_enter_critical_section+0x10>)
    5c9e:	4798      	blx	r3
}
    5ca0:	46c0      	nop			; (mov r8, r8)
    5ca2:	46bd      	mov	sp, r7
    5ca4:	bd80      	pop	{r7, pc}
    5ca6:	46c0      	nop			; (mov r8, r8)
    5ca8:	00005671 	.word	0x00005671

00005cac <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    5cac:	b580      	push	{r7, lr}
    5cae:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    5cb0:	4b02      	ldr	r3, [pc, #8]	; (5cbc <system_interrupt_leave_critical_section+0x10>)
    5cb2:	4798      	blx	r3
}
    5cb4:	46c0      	nop			; (mov r8, r8)
    5cb6:	46bd      	mov	sp, r7
    5cb8:	bd80      	pop	{r7, pc}
    5cba:	46c0      	nop			; (mov r8, r8)
    5cbc:	000056c5 	.word	0x000056c5

00005cc0 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    5cc0:	b580      	push	{r7, lr}
    5cc2:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    5cc4:	4b05      	ldr	r3, [pc, #20]	; (5cdc <system_gclk_is_syncing+0x1c>)
    5cc6:	785b      	ldrb	r3, [r3, #1]
    5cc8:	b2db      	uxtb	r3, r3
    5cca:	b25b      	sxtb	r3, r3
    5ccc:	2b00      	cmp	r3, #0
    5cce:	da01      	bge.n	5cd4 <system_gclk_is_syncing+0x14>
		return true;
    5cd0:	2301      	movs	r3, #1
    5cd2:	e000      	b.n	5cd6 <system_gclk_is_syncing+0x16>
	}

	return false;
    5cd4:	2300      	movs	r3, #0
}
    5cd6:	0018      	movs	r0, r3
    5cd8:	46bd      	mov	sp, r7
    5cda:	bd80      	pop	{r7, pc}
    5cdc:	40000c00 	.word	0x40000c00

00005ce0 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    5ce0:	b580      	push	{r7, lr}
    5ce2:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    5ce4:	2108      	movs	r1, #8
    5ce6:	2000      	movs	r0, #0
    5ce8:	4b07      	ldr	r3, [pc, #28]	; (5d08 <system_gclk_init+0x28>)
    5cea:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    5cec:	4b07      	ldr	r3, [pc, #28]	; (5d0c <system_gclk_init+0x2c>)
    5cee:	2201      	movs	r2, #1
    5cf0:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    5cf2:	46c0      	nop			; (mov r8, r8)
    5cf4:	4b05      	ldr	r3, [pc, #20]	; (5d0c <system_gclk_init+0x2c>)
    5cf6:	781b      	ldrb	r3, [r3, #0]
    5cf8:	b2db      	uxtb	r3, r3
    5cfa:	001a      	movs	r2, r3
    5cfc:	2301      	movs	r3, #1
    5cfe:	4013      	ands	r3, r2
    5d00:	d1f8      	bne.n	5cf4 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    5d02:	46c0      	nop			; (mov r8, r8)
    5d04:	46bd      	mov	sp, r7
    5d06:	bd80      	pop	{r7, pc}
    5d08:	00005c3d 	.word	0x00005c3d
    5d0c:	40000c00 	.word	0x40000c00

00005d10 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    5d10:	b580      	push	{r7, lr}
    5d12:	b086      	sub	sp, #24
    5d14:	af00      	add	r7, sp, #0
    5d16:	0002      	movs	r2, r0
    5d18:	6039      	str	r1, [r7, #0]
    5d1a:	1dfb      	adds	r3, r7, #7
    5d1c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    5d1e:	1dfb      	adds	r3, r7, #7
    5d20:	781b      	ldrb	r3, [r3, #0]
    5d22:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    5d24:	1dfb      	adds	r3, r7, #7
    5d26:	781b      	ldrb	r3, [r3, #0]
    5d28:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    5d2a:	683b      	ldr	r3, [r7, #0]
    5d2c:	781b      	ldrb	r3, [r3, #0]
    5d2e:	021b      	lsls	r3, r3, #8
    5d30:	001a      	movs	r2, r3
    5d32:	697b      	ldr	r3, [r7, #20]
    5d34:	4313      	orrs	r3, r2
    5d36:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    5d38:	683b      	ldr	r3, [r7, #0]
    5d3a:	785b      	ldrb	r3, [r3, #1]
    5d3c:	2b00      	cmp	r3, #0
    5d3e:	d004      	beq.n	5d4a <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    5d40:	697b      	ldr	r3, [r7, #20]
    5d42:	2280      	movs	r2, #128	; 0x80
    5d44:	02d2      	lsls	r2, r2, #11
    5d46:	4313      	orrs	r3, r2
    5d48:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    5d4a:	683b      	ldr	r3, [r7, #0]
    5d4c:	7a5b      	ldrb	r3, [r3, #9]
    5d4e:	2b00      	cmp	r3, #0
    5d50:	d004      	beq.n	5d5c <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    5d52:	697b      	ldr	r3, [r7, #20]
    5d54:	2280      	movs	r2, #128	; 0x80
    5d56:	0312      	lsls	r2, r2, #12
    5d58:	4313      	orrs	r3, r2
    5d5a:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    5d5c:	683b      	ldr	r3, [r7, #0]
    5d5e:	685b      	ldr	r3, [r3, #4]
    5d60:	2b01      	cmp	r3, #1
    5d62:	d92c      	bls.n	5dbe <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    5d64:	683b      	ldr	r3, [r7, #0]
    5d66:	685a      	ldr	r2, [r3, #4]
    5d68:	683b      	ldr	r3, [r7, #0]
    5d6a:	685b      	ldr	r3, [r3, #4]
    5d6c:	3b01      	subs	r3, #1
    5d6e:	4013      	ands	r3, r2
    5d70:	d11a      	bne.n	5da8 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    5d72:	2300      	movs	r3, #0
    5d74:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5d76:	2302      	movs	r3, #2
    5d78:	60bb      	str	r3, [r7, #8]
    5d7a:	e005      	b.n	5d88 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    5d7c:	68fb      	ldr	r3, [r7, #12]
    5d7e:	3301      	adds	r3, #1
    5d80:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    5d82:	68bb      	ldr	r3, [r7, #8]
    5d84:	005b      	lsls	r3, r3, #1
    5d86:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    5d88:	683b      	ldr	r3, [r7, #0]
    5d8a:	685a      	ldr	r2, [r3, #4]
    5d8c:	68bb      	ldr	r3, [r7, #8]
    5d8e:	429a      	cmp	r2, r3
    5d90:	d8f4      	bhi.n	5d7c <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    5d92:	68fb      	ldr	r3, [r7, #12]
    5d94:	021b      	lsls	r3, r3, #8
    5d96:	693a      	ldr	r2, [r7, #16]
    5d98:	4313      	orrs	r3, r2
    5d9a:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    5d9c:	697b      	ldr	r3, [r7, #20]
    5d9e:	2280      	movs	r2, #128	; 0x80
    5da0:	0352      	lsls	r2, r2, #13
    5da2:	4313      	orrs	r3, r2
    5da4:	617b      	str	r3, [r7, #20]
    5da6:	e00a      	b.n	5dbe <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    5da8:	683b      	ldr	r3, [r7, #0]
    5daa:	685b      	ldr	r3, [r3, #4]
    5dac:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    5dae:	693a      	ldr	r2, [r7, #16]
    5db0:	4313      	orrs	r3, r2
    5db2:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    5db4:	697b      	ldr	r3, [r7, #20]
    5db6:	2280      	movs	r2, #128	; 0x80
    5db8:	0292      	lsls	r2, r2, #10
    5dba:	4313      	orrs	r3, r2
    5dbc:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    5dbe:	683b      	ldr	r3, [r7, #0]
    5dc0:	7a1b      	ldrb	r3, [r3, #8]
    5dc2:	2b00      	cmp	r3, #0
    5dc4:	d004      	beq.n	5dd0 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    5dc6:	697b      	ldr	r3, [r7, #20]
    5dc8:	2280      	movs	r2, #128	; 0x80
    5dca:	0392      	lsls	r2, r2, #14
    5dcc:	4313      	orrs	r3, r2
    5dce:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    5dd0:	46c0      	nop			; (mov r8, r8)
    5dd2:	4b13      	ldr	r3, [pc, #76]	; (5e20 <system_gclk_gen_set_config+0x110>)
    5dd4:	4798      	blx	r3
    5dd6:	1e03      	subs	r3, r0, #0
    5dd8:	d1fb      	bne.n	5dd2 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    5dda:	4b12      	ldr	r3, [pc, #72]	; (5e24 <system_gclk_gen_set_config+0x114>)
    5ddc:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5dde:	4a12      	ldr	r2, [pc, #72]	; (5e28 <system_gclk_gen_set_config+0x118>)
    5de0:	1dfb      	adds	r3, r7, #7
    5de2:	781b      	ldrb	r3, [r3, #0]
    5de4:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    5de6:	46c0      	nop			; (mov r8, r8)
    5de8:	4b0d      	ldr	r3, [pc, #52]	; (5e20 <system_gclk_gen_set_config+0x110>)
    5dea:	4798      	blx	r3
    5dec:	1e03      	subs	r3, r0, #0
    5dee:	d1fb      	bne.n	5de8 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    5df0:	4b0e      	ldr	r3, [pc, #56]	; (5e2c <system_gclk_gen_set_config+0x11c>)
    5df2:	693a      	ldr	r2, [r7, #16]
    5df4:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    5df6:	46c0      	nop			; (mov r8, r8)
    5df8:	4b09      	ldr	r3, [pc, #36]	; (5e20 <system_gclk_gen_set_config+0x110>)
    5dfa:	4798      	blx	r3
    5dfc:	1e03      	subs	r3, r0, #0
    5dfe:	d1fb      	bne.n	5df8 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    5e00:	4b0a      	ldr	r3, [pc, #40]	; (5e2c <system_gclk_gen_set_config+0x11c>)
    5e02:	4a0a      	ldr	r2, [pc, #40]	; (5e2c <system_gclk_gen_set_config+0x11c>)
    5e04:	6851      	ldr	r1, [r2, #4]
    5e06:	2280      	movs	r2, #128	; 0x80
    5e08:	0252      	lsls	r2, r2, #9
    5e0a:	4011      	ands	r1, r2
    5e0c:	697a      	ldr	r2, [r7, #20]
    5e0e:	430a      	orrs	r2, r1
    5e10:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    5e12:	4b07      	ldr	r3, [pc, #28]	; (5e30 <system_gclk_gen_set_config+0x120>)
    5e14:	4798      	blx	r3
}
    5e16:	46c0      	nop			; (mov r8, r8)
    5e18:	46bd      	mov	sp, r7
    5e1a:	b006      	add	sp, #24
    5e1c:	bd80      	pop	{r7, pc}
    5e1e:	46c0      	nop			; (mov r8, r8)
    5e20:	00005cc1 	.word	0x00005cc1
    5e24:	00005c99 	.word	0x00005c99
    5e28:	40000c08 	.word	0x40000c08
    5e2c:	40000c00 	.word	0x40000c00
    5e30:	00005cad 	.word	0x00005cad

00005e34 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    5e34:	b580      	push	{r7, lr}
    5e36:	b082      	sub	sp, #8
    5e38:	af00      	add	r7, sp, #0
    5e3a:	0002      	movs	r2, r0
    5e3c:	1dfb      	adds	r3, r7, #7
    5e3e:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    5e40:	46c0      	nop			; (mov r8, r8)
    5e42:	4b0e      	ldr	r3, [pc, #56]	; (5e7c <system_gclk_gen_enable+0x48>)
    5e44:	4798      	blx	r3
    5e46:	1e03      	subs	r3, r0, #0
    5e48:	d1fb      	bne.n	5e42 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    5e4a:	4b0d      	ldr	r3, [pc, #52]	; (5e80 <system_gclk_gen_enable+0x4c>)
    5e4c:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5e4e:	4a0d      	ldr	r2, [pc, #52]	; (5e84 <system_gclk_gen_enable+0x50>)
    5e50:	1dfb      	adds	r3, r7, #7
    5e52:	781b      	ldrb	r3, [r3, #0]
    5e54:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5e56:	46c0      	nop			; (mov r8, r8)
    5e58:	4b08      	ldr	r3, [pc, #32]	; (5e7c <system_gclk_gen_enable+0x48>)
    5e5a:	4798      	blx	r3
    5e5c:	1e03      	subs	r3, r0, #0
    5e5e:	d1fb      	bne.n	5e58 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    5e60:	4b09      	ldr	r3, [pc, #36]	; (5e88 <system_gclk_gen_enable+0x54>)
    5e62:	4a09      	ldr	r2, [pc, #36]	; (5e88 <system_gclk_gen_enable+0x54>)
    5e64:	6852      	ldr	r2, [r2, #4]
    5e66:	2180      	movs	r1, #128	; 0x80
    5e68:	0249      	lsls	r1, r1, #9
    5e6a:	430a      	orrs	r2, r1
    5e6c:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    5e6e:	4b07      	ldr	r3, [pc, #28]	; (5e8c <system_gclk_gen_enable+0x58>)
    5e70:	4798      	blx	r3
}
    5e72:	46c0      	nop			; (mov r8, r8)
    5e74:	46bd      	mov	sp, r7
    5e76:	b002      	add	sp, #8
    5e78:	bd80      	pop	{r7, pc}
    5e7a:	46c0      	nop			; (mov r8, r8)
    5e7c:	00005cc1 	.word	0x00005cc1
    5e80:	00005c99 	.word	0x00005c99
    5e84:	40000c04 	.word	0x40000c04
    5e88:	40000c00 	.word	0x40000c00
    5e8c:	00005cad 	.word	0x00005cad

00005e90 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    5e90:	b580      	push	{r7, lr}
    5e92:	b086      	sub	sp, #24
    5e94:	af00      	add	r7, sp, #0
    5e96:	0002      	movs	r2, r0
    5e98:	1dfb      	adds	r3, r7, #7
    5e9a:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    5e9c:	46c0      	nop			; (mov r8, r8)
    5e9e:	4b2a      	ldr	r3, [pc, #168]	; (5f48 <system_gclk_gen_get_hz+0xb8>)
    5ea0:	4798      	blx	r3
    5ea2:	1e03      	subs	r3, r0, #0
    5ea4:	d1fb      	bne.n	5e9e <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    5ea6:	4b29      	ldr	r3, [pc, #164]	; (5f4c <system_gclk_gen_get_hz+0xbc>)
    5ea8:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5eaa:	4a29      	ldr	r2, [pc, #164]	; (5f50 <system_gclk_gen_get_hz+0xc0>)
    5eac:	1dfb      	adds	r3, r7, #7
    5eae:	781b      	ldrb	r3, [r3, #0]
    5eb0:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5eb2:	46c0      	nop			; (mov r8, r8)
    5eb4:	4b24      	ldr	r3, [pc, #144]	; (5f48 <system_gclk_gen_get_hz+0xb8>)
    5eb6:	4798      	blx	r3
    5eb8:	1e03      	subs	r3, r0, #0
    5eba:	d1fb      	bne.n	5eb4 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    5ebc:	4b25      	ldr	r3, [pc, #148]	; (5f54 <system_gclk_gen_get_hz+0xc4>)
    5ebe:	685b      	ldr	r3, [r3, #4]
    5ec0:	04db      	lsls	r3, r3, #19
    5ec2:	0edb      	lsrs	r3, r3, #27
    5ec4:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    5ec6:	0018      	movs	r0, r3
    5ec8:	4b23      	ldr	r3, [pc, #140]	; (5f58 <system_gclk_gen_get_hz+0xc8>)
    5eca:	4798      	blx	r3
    5ecc:	0003      	movs	r3, r0
    5ece:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    5ed0:	4a1f      	ldr	r2, [pc, #124]	; (5f50 <system_gclk_gen_get_hz+0xc0>)
    5ed2:	1dfb      	adds	r3, r7, #7
    5ed4:	781b      	ldrb	r3, [r3, #0]
    5ed6:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    5ed8:	4b1e      	ldr	r3, [pc, #120]	; (5f54 <system_gclk_gen_get_hz+0xc4>)
    5eda:	685b      	ldr	r3, [r3, #4]
    5edc:	02db      	lsls	r3, r3, #11
    5ede:	0fdb      	lsrs	r3, r3, #31
    5ee0:	b2da      	uxtb	r2, r3
    5ee2:	2313      	movs	r3, #19
    5ee4:	18fb      	adds	r3, r7, r3
    5ee6:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    5ee8:	4a1c      	ldr	r2, [pc, #112]	; (5f5c <system_gclk_gen_get_hz+0xcc>)
    5eea:	1dfb      	adds	r3, r7, #7
    5eec:	781b      	ldrb	r3, [r3, #0]
    5eee:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    5ef0:	46c0      	nop			; (mov r8, r8)
    5ef2:	4b15      	ldr	r3, [pc, #84]	; (5f48 <system_gclk_gen_get_hz+0xb8>)
    5ef4:	4798      	blx	r3
    5ef6:	1e03      	subs	r3, r0, #0
    5ef8:	d1fb      	bne.n	5ef2 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    5efa:	4b16      	ldr	r3, [pc, #88]	; (5f54 <system_gclk_gen_get_hz+0xc4>)
    5efc:	689b      	ldr	r3, [r3, #8]
    5efe:	021b      	lsls	r3, r3, #8
    5f00:	0c1b      	lsrs	r3, r3, #16
    5f02:	b29b      	uxth	r3, r3
    5f04:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    5f06:	4b16      	ldr	r3, [pc, #88]	; (5f60 <system_gclk_gen_get_hz+0xd0>)
    5f08:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    5f0a:	2313      	movs	r3, #19
    5f0c:	18fb      	adds	r3, r7, r3
    5f0e:	781b      	ldrb	r3, [r3, #0]
    5f10:	2b00      	cmp	r3, #0
    5f12:	d109      	bne.n	5f28 <system_gclk_gen_get_hz+0x98>
    5f14:	68fb      	ldr	r3, [r7, #12]
    5f16:	2b01      	cmp	r3, #1
    5f18:	d906      	bls.n	5f28 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    5f1a:	4b12      	ldr	r3, [pc, #72]	; (5f64 <system_gclk_gen_get_hz+0xd4>)
    5f1c:	68f9      	ldr	r1, [r7, #12]
    5f1e:	6978      	ldr	r0, [r7, #20]
    5f20:	4798      	blx	r3
    5f22:	0003      	movs	r3, r0
    5f24:	617b      	str	r3, [r7, #20]
    5f26:	e00a      	b.n	5f3e <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    5f28:	2313      	movs	r3, #19
    5f2a:	18fb      	adds	r3, r7, r3
    5f2c:	781b      	ldrb	r3, [r3, #0]
    5f2e:	2b00      	cmp	r3, #0
    5f30:	d005      	beq.n	5f3e <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    5f32:	68fb      	ldr	r3, [r7, #12]
    5f34:	3301      	adds	r3, #1
    5f36:	697a      	ldr	r2, [r7, #20]
    5f38:	40da      	lsrs	r2, r3
    5f3a:	0013      	movs	r3, r2
    5f3c:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    5f3e:	697b      	ldr	r3, [r7, #20]
}
    5f40:	0018      	movs	r0, r3
    5f42:	46bd      	mov	sp, r7
    5f44:	b006      	add	sp, #24
    5f46:	bd80      	pop	{r7, pc}
    5f48:	00005cc1 	.word	0x00005cc1
    5f4c:	00005c99 	.word	0x00005c99
    5f50:	40000c04 	.word	0x40000c04
    5f54:	40000c00 	.word	0x40000c00
    5f58:	00005861 	.word	0x00005861
    5f5c:	40000c08 	.word	0x40000c08
    5f60:	00005cad 	.word	0x00005cad
    5f64:	000069b5 	.word	0x000069b5

00005f68 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    5f68:	b580      	push	{r7, lr}
    5f6a:	b084      	sub	sp, #16
    5f6c:	af00      	add	r7, sp, #0
    5f6e:	0002      	movs	r2, r0
    5f70:	6039      	str	r1, [r7, #0]
    5f72:	1dfb      	adds	r3, r7, #7
    5f74:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    5f76:	1dfb      	adds	r3, r7, #7
    5f78:	781b      	ldrb	r3, [r3, #0]
    5f7a:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    5f7c:	683b      	ldr	r3, [r7, #0]
    5f7e:	781b      	ldrb	r3, [r3, #0]
    5f80:	021b      	lsls	r3, r3, #8
    5f82:	001a      	movs	r2, r3
    5f84:	68fb      	ldr	r3, [r7, #12]
    5f86:	4313      	orrs	r3, r2
    5f88:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    5f8a:	1dfb      	adds	r3, r7, #7
    5f8c:	781b      	ldrb	r3, [r3, #0]
    5f8e:	0018      	movs	r0, r3
    5f90:	4b04      	ldr	r3, [pc, #16]	; (5fa4 <system_gclk_chan_set_config+0x3c>)
    5f92:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    5f94:	4b04      	ldr	r3, [pc, #16]	; (5fa8 <system_gclk_chan_set_config+0x40>)
    5f96:	68fa      	ldr	r2, [r7, #12]
    5f98:	b292      	uxth	r2, r2
    5f9a:	805a      	strh	r2, [r3, #2]
}
    5f9c:	46c0      	nop			; (mov r8, r8)
    5f9e:	46bd      	mov	sp, r7
    5fa0:	b004      	add	sp, #16
    5fa2:	bd80      	pop	{r7, pc}
    5fa4:	00005ff5 	.word	0x00005ff5
    5fa8:	40000c00 	.word	0x40000c00

00005fac <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    5fac:	b580      	push	{r7, lr}
    5fae:	b082      	sub	sp, #8
    5fb0:	af00      	add	r7, sp, #0
    5fb2:	0002      	movs	r2, r0
    5fb4:	1dfb      	adds	r3, r7, #7
    5fb6:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    5fb8:	4b0a      	ldr	r3, [pc, #40]	; (5fe4 <system_gclk_chan_enable+0x38>)
    5fba:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    5fbc:	4a0a      	ldr	r2, [pc, #40]	; (5fe8 <system_gclk_chan_enable+0x3c>)
    5fbe:	1dfb      	adds	r3, r7, #7
    5fc0:	781b      	ldrb	r3, [r3, #0]
    5fc2:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    5fc4:	4909      	ldr	r1, [pc, #36]	; (5fec <system_gclk_chan_enable+0x40>)
    5fc6:	4b09      	ldr	r3, [pc, #36]	; (5fec <system_gclk_chan_enable+0x40>)
    5fc8:	885b      	ldrh	r3, [r3, #2]
    5fca:	b29b      	uxth	r3, r3
    5fcc:	2280      	movs	r2, #128	; 0x80
    5fce:	01d2      	lsls	r2, r2, #7
    5fd0:	4313      	orrs	r3, r2
    5fd2:	b29b      	uxth	r3, r3
    5fd4:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    5fd6:	4b06      	ldr	r3, [pc, #24]	; (5ff0 <system_gclk_chan_enable+0x44>)
    5fd8:	4798      	blx	r3
}
    5fda:	46c0      	nop			; (mov r8, r8)
    5fdc:	46bd      	mov	sp, r7
    5fde:	b002      	add	sp, #8
    5fe0:	bd80      	pop	{r7, pc}
    5fe2:	46c0      	nop			; (mov r8, r8)
    5fe4:	00005c99 	.word	0x00005c99
    5fe8:	40000c02 	.word	0x40000c02
    5fec:	40000c00 	.word	0x40000c00
    5ff0:	00005cad 	.word	0x00005cad

00005ff4 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    5ff4:	b580      	push	{r7, lr}
    5ff6:	b084      	sub	sp, #16
    5ff8:	af00      	add	r7, sp, #0
    5ffa:	0002      	movs	r2, r0
    5ffc:	1dfb      	adds	r3, r7, #7
    5ffe:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    6000:	4b1c      	ldr	r3, [pc, #112]	; (6074 <system_gclk_chan_disable+0x80>)
    6002:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    6004:	4a1c      	ldr	r2, [pc, #112]	; (6078 <system_gclk_chan_disable+0x84>)
    6006:	1dfb      	adds	r3, r7, #7
    6008:	781b      	ldrb	r3, [r3, #0]
    600a:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    600c:	4b1b      	ldr	r3, [pc, #108]	; (607c <system_gclk_chan_disable+0x88>)
    600e:	885b      	ldrh	r3, [r3, #2]
    6010:	051b      	lsls	r3, r3, #20
    6012:	0f1b      	lsrs	r3, r3, #28
    6014:	b2db      	uxtb	r3, r3
    6016:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    6018:	4a18      	ldr	r2, [pc, #96]	; (607c <system_gclk_chan_disable+0x88>)
    601a:	8853      	ldrh	r3, [r2, #2]
    601c:	4918      	ldr	r1, [pc, #96]	; (6080 <system_gclk_chan_disable+0x8c>)
    601e:	400b      	ands	r3, r1
    6020:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    6022:	4a16      	ldr	r2, [pc, #88]	; (607c <system_gclk_chan_disable+0x88>)
    6024:	4b15      	ldr	r3, [pc, #84]	; (607c <system_gclk_chan_disable+0x88>)
    6026:	885b      	ldrh	r3, [r3, #2]
    6028:	b29b      	uxth	r3, r3
    602a:	4916      	ldr	r1, [pc, #88]	; (6084 <system_gclk_chan_disable+0x90>)
    602c:	400b      	ands	r3, r1
    602e:	b29b      	uxth	r3, r3
    6030:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    6032:	46c0      	nop			; (mov r8, r8)
    6034:	4b11      	ldr	r3, [pc, #68]	; (607c <system_gclk_chan_disable+0x88>)
    6036:	885b      	ldrh	r3, [r3, #2]
    6038:	b29b      	uxth	r3, r3
    603a:	001a      	movs	r2, r3
    603c:	2380      	movs	r3, #128	; 0x80
    603e:	01db      	lsls	r3, r3, #7
    6040:	4013      	ands	r3, r2
    6042:	d1f7      	bne.n	6034 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    6044:	4a0d      	ldr	r2, [pc, #52]	; (607c <system_gclk_chan_disable+0x88>)
    6046:	68fb      	ldr	r3, [r7, #12]
    6048:	b2db      	uxtb	r3, r3
    604a:	1c19      	adds	r1, r3, #0
    604c:	230f      	movs	r3, #15
    604e:	400b      	ands	r3, r1
    6050:	b2d9      	uxtb	r1, r3
    6052:	8853      	ldrh	r3, [r2, #2]
    6054:	1c08      	adds	r0, r1, #0
    6056:	210f      	movs	r1, #15
    6058:	4001      	ands	r1, r0
    605a:	0208      	lsls	r0, r1, #8
    605c:	4908      	ldr	r1, [pc, #32]	; (6080 <system_gclk_chan_disable+0x8c>)
    605e:	400b      	ands	r3, r1
    6060:	1c19      	adds	r1, r3, #0
    6062:	1c03      	adds	r3, r0, #0
    6064:	430b      	orrs	r3, r1
    6066:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    6068:	4b07      	ldr	r3, [pc, #28]	; (6088 <system_gclk_chan_disable+0x94>)
    606a:	4798      	blx	r3
}
    606c:	46c0      	nop			; (mov r8, r8)
    606e:	46bd      	mov	sp, r7
    6070:	b004      	add	sp, #16
    6072:	bd80      	pop	{r7, pc}
    6074:	00005c99 	.word	0x00005c99
    6078:	40000c02 	.word	0x40000c02
    607c:	40000c00 	.word	0x40000c00
    6080:	fffff0ff 	.word	0xfffff0ff
    6084:	ffffbfff 	.word	0xffffbfff
    6088:	00005cad 	.word	0x00005cad

0000608c <system_gclk_chan_lock>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_lock(
		const uint8_t channel)
{
    608c:	b580      	push	{r7, lr}
    608e:	b082      	sub	sp, #8
    6090:	af00      	add	r7, sp, #0
    6092:	0002      	movs	r2, r0
    6094:	1dfb      	adds	r3, r7, #7
    6096:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    6098:	4b09      	ldr	r3, [pc, #36]	; (60c0 <system_gclk_chan_lock+0x34>)
    609a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    609c:	4a09      	ldr	r2, [pc, #36]	; (60c4 <system_gclk_chan_lock+0x38>)
    609e:	1dfb      	adds	r3, r7, #7
    60a0:	781b      	ldrb	r3, [r3, #0]
    60a2:	7013      	strb	r3, [r2, #0]

	/* Lock the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_WRTLOCK | GCLK_CLKCTRL_CLKEN;
    60a4:	4a08      	ldr	r2, [pc, #32]	; (60c8 <system_gclk_chan_lock+0x3c>)
    60a6:	4b08      	ldr	r3, [pc, #32]	; (60c8 <system_gclk_chan_lock+0x3c>)
    60a8:	885b      	ldrh	r3, [r3, #2]
    60aa:	b29b      	uxth	r3, r3
    60ac:	4907      	ldr	r1, [pc, #28]	; (60cc <system_gclk_chan_lock+0x40>)
    60ae:	430b      	orrs	r3, r1
    60b0:	b29b      	uxth	r3, r3
    60b2:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    60b4:	4b06      	ldr	r3, [pc, #24]	; (60d0 <system_gclk_chan_lock+0x44>)
    60b6:	4798      	blx	r3
}
    60b8:	46c0      	nop			; (mov r8, r8)
    60ba:	46bd      	mov	sp, r7
    60bc:	b002      	add	sp, #8
    60be:	bd80      	pop	{r7, pc}
    60c0:	00005c99 	.word	0x00005c99
    60c4:	40000c02 	.word	0x40000c02
    60c8:	40000c00 	.word	0x40000c00
    60cc:	ffffc000 	.word	0xffffc000
    60d0:	00005cad 	.word	0x00005cad

000060d4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    60d4:	b580      	push	{r7, lr}
    60d6:	b084      	sub	sp, #16
    60d8:	af00      	add	r7, sp, #0
    60da:	0002      	movs	r2, r0
    60dc:	1dfb      	adds	r3, r7, #7
    60de:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    60e0:	4b0d      	ldr	r3, [pc, #52]	; (6118 <system_gclk_chan_get_hz+0x44>)
    60e2:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    60e4:	4a0d      	ldr	r2, [pc, #52]	; (611c <system_gclk_chan_get_hz+0x48>)
    60e6:	1dfb      	adds	r3, r7, #7
    60e8:	781b      	ldrb	r3, [r3, #0]
    60ea:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    60ec:	4b0c      	ldr	r3, [pc, #48]	; (6120 <system_gclk_chan_get_hz+0x4c>)
    60ee:	885b      	ldrh	r3, [r3, #2]
    60f0:	051b      	lsls	r3, r3, #20
    60f2:	0f1b      	lsrs	r3, r3, #28
    60f4:	b2da      	uxtb	r2, r3
    60f6:	230f      	movs	r3, #15
    60f8:	18fb      	adds	r3, r7, r3
    60fa:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    60fc:	4b09      	ldr	r3, [pc, #36]	; (6124 <system_gclk_chan_get_hz+0x50>)
    60fe:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    6100:	230f      	movs	r3, #15
    6102:	18fb      	adds	r3, r7, r3
    6104:	781b      	ldrb	r3, [r3, #0]
    6106:	0018      	movs	r0, r3
    6108:	4b07      	ldr	r3, [pc, #28]	; (6128 <system_gclk_chan_get_hz+0x54>)
    610a:	4798      	blx	r3
    610c:	0003      	movs	r3, r0
}
    610e:	0018      	movs	r0, r3
    6110:	46bd      	mov	sp, r7
    6112:	b004      	add	sp, #16
    6114:	bd80      	pop	{r7, pc}
    6116:	46c0      	nop			; (mov r8, r8)
    6118:	00005c99 	.word	0x00005c99
    611c:	40000c02 	.word	0x40000c02
    6120:	40000c00 	.word	0x40000c00
    6124:	00005cad 	.word	0x00005cad
    6128:	00005e91 	.word	0x00005e91

0000612c <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    612c:	b580      	push	{r7, lr}
    612e:	b084      	sub	sp, #16
    6130:	af00      	add	r7, sp, #0
    6132:	0002      	movs	r2, r0
    6134:	1dfb      	adds	r3, r7, #7
    6136:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    6138:	230f      	movs	r3, #15
    613a:	18fb      	adds	r3, r7, r3
    613c:	1dfa      	adds	r2, r7, #7
    613e:	7812      	ldrb	r2, [r2, #0]
    6140:	09d2      	lsrs	r2, r2, #7
    6142:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    6144:	230e      	movs	r3, #14
    6146:	18fb      	adds	r3, r7, r3
    6148:	1dfa      	adds	r2, r7, #7
    614a:	7812      	ldrb	r2, [r2, #0]
    614c:	0952      	lsrs	r2, r2, #5
    614e:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    6150:	4b0d      	ldr	r3, [pc, #52]	; (6188 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    6152:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    6154:	230f      	movs	r3, #15
    6156:	18fb      	adds	r3, r7, r3
    6158:	781b      	ldrb	r3, [r3, #0]
    615a:	2b00      	cmp	r3, #0
    615c:	d10f      	bne.n	617e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    615e:	230f      	movs	r3, #15
    6160:	18fb      	adds	r3, r7, r3
    6162:	781b      	ldrb	r3, [r3, #0]
    6164:	009b      	lsls	r3, r3, #2
    6166:	2210      	movs	r2, #16
    6168:	4694      	mov	ip, r2
    616a:	44bc      	add	ip, r7
    616c:	4463      	add	r3, ip
    616e:	3b08      	subs	r3, #8
    6170:	681a      	ldr	r2, [r3, #0]
    6172:	230e      	movs	r3, #14
    6174:	18fb      	adds	r3, r7, r3
    6176:	781b      	ldrb	r3, [r3, #0]
    6178:	01db      	lsls	r3, r3, #7
    617a:	18d3      	adds	r3, r2, r3
    617c:	e000      	b.n	6180 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    617e:	2300      	movs	r3, #0
	}
}
    6180:	0018      	movs	r0, r3
    6182:	46bd      	mov	sp, r7
    6184:	b004      	add	sp, #16
    6186:	bd80      	pop	{r7, pc}
    6188:	41004400 	.word	0x41004400

0000618c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    618c:	b580      	push	{r7, lr}
    618e:	b088      	sub	sp, #32
    6190:	af00      	add	r7, sp, #0
    6192:	60f8      	str	r0, [r7, #12]
    6194:	60b9      	str	r1, [r7, #8]
    6196:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    6198:	2300      	movs	r3, #0
    619a:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    619c:	687b      	ldr	r3, [r7, #4]
    619e:	78db      	ldrb	r3, [r3, #3]
    61a0:	2201      	movs	r2, #1
    61a2:	4053      	eors	r3, r2
    61a4:	b2db      	uxtb	r3, r3
    61a6:	2b00      	cmp	r3, #0
    61a8:	d035      	beq.n	6216 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    61aa:	687b      	ldr	r3, [r7, #4]
    61ac:	781b      	ldrb	r3, [r3, #0]
    61ae:	2b80      	cmp	r3, #128	; 0x80
    61b0:	d00b      	beq.n	61ca <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    61b2:	69fb      	ldr	r3, [r7, #28]
    61b4:	2280      	movs	r2, #128	; 0x80
    61b6:	0252      	lsls	r2, r2, #9
    61b8:	4313      	orrs	r3, r2
    61ba:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    61bc:	687b      	ldr	r3, [r7, #4]
    61be:	781b      	ldrb	r3, [r3, #0]
    61c0:	061b      	lsls	r3, r3, #24
    61c2:	001a      	movs	r2, r3
    61c4:	69fb      	ldr	r3, [r7, #28]
    61c6:	4313      	orrs	r3, r2
    61c8:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    61ca:	687b      	ldr	r3, [r7, #4]
    61cc:	785b      	ldrb	r3, [r3, #1]
    61ce:	2b00      	cmp	r3, #0
    61d0:	d003      	beq.n	61da <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    61d2:	687b      	ldr	r3, [r7, #4]
    61d4:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    61d6:	2b02      	cmp	r3, #2
    61d8:	d110      	bne.n	61fc <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    61da:	69fb      	ldr	r3, [r7, #28]
    61dc:	2280      	movs	r2, #128	; 0x80
    61de:	0292      	lsls	r2, r2, #10
    61e0:	4313      	orrs	r3, r2
    61e2:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    61e4:	687b      	ldr	r3, [r7, #4]
    61e6:	789b      	ldrb	r3, [r3, #2]
    61e8:	2b00      	cmp	r3, #0
    61ea:	d004      	beq.n	61f6 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    61ec:	69fb      	ldr	r3, [r7, #28]
    61ee:	2280      	movs	r2, #128	; 0x80
    61f0:	02d2      	lsls	r2, r2, #11
    61f2:	4313      	orrs	r3, r2
    61f4:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    61f6:	68fb      	ldr	r3, [r7, #12]
    61f8:	68ba      	ldr	r2, [r7, #8]
    61fa:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    61fc:	687b      	ldr	r3, [r7, #4]
    61fe:	785b      	ldrb	r3, [r3, #1]
    6200:	2b01      	cmp	r3, #1
    6202:	d003      	beq.n	620c <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    6204:	687b      	ldr	r3, [r7, #4]
    6206:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6208:	2b02      	cmp	r3, #2
    620a:	d107      	bne.n	621c <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    620c:	69fb      	ldr	r3, [r7, #28]
    620e:	4a22      	ldr	r2, [pc, #136]	; (6298 <_system_pinmux_config+0x10c>)
    6210:	4013      	ands	r3, r2
    6212:	61fb      	str	r3, [r7, #28]
    6214:	e002      	b.n	621c <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    6216:	68fb      	ldr	r3, [r7, #12]
    6218:	68ba      	ldr	r2, [r7, #8]
    621a:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    621c:	68bb      	ldr	r3, [r7, #8]
    621e:	041b      	lsls	r3, r3, #16
    6220:	0c1b      	lsrs	r3, r3, #16
    6222:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    6224:	68bb      	ldr	r3, [r7, #8]
    6226:	0c1b      	lsrs	r3, r3, #16
    6228:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    622a:	69ba      	ldr	r2, [r7, #24]
    622c:	69fb      	ldr	r3, [r7, #28]
    622e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    6230:	22a0      	movs	r2, #160	; 0xa0
    6232:	05d2      	lsls	r2, r2, #23
    6234:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6236:	68fb      	ldr	r3, [r7, #12]
    6238:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    623a:	697a      	ldr	r2, [r7, #20]
    623c:	69fb      	ldr	r3, [r7, #28]
    623e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    6240:	22d0      	movs	r2, #208	; 0xd0
    6242:	0612      	lsls	r2, r2, #24
    6244:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    6246:	68fb      	ldr	r3, [r7, #12]
    6248:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    624a:	687b      	ldr	r3, [r7, #4]
    624c:	78db      	ldrb	r3, [r3, #3]
    624e:	2201      	movs	r2, #1
    6250:	4053      	eors	r3, r2
    6252:	b2db      	uxtb	r3, r3
    6254:	2b00      	cmp	r3, #0
    6256:	d01a      	beq.n	628e <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    6258:	69fa      	ldr	r2, [r7, #28]
    625a:	2380      	movs	r3, #128	; 0x80
    625c:	02db      	lsls	r3, r3, #11
    625e:	4013      	ands	r3, r2
    6260:	d00a      	beq.n	6278 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    6262:	687b      	ldr	r3, [r7, #4]
    6264:	789b      	ldrb	r3, [r3, #2]
    6266:	2b01      	cmp	r3, #1
    6268:	d103      	bne.n	6272 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    626a:	68fb      	ldr	r3, [r7, #12]
    626c:	68ba      	ldr	r2, [r7, #8]
    626e:	619a      	str	r2, [r3, #24]
    6270:	e002      	b.n	6278 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    6272:	68fb      	ldr	r3, [r7, #12]
    6274:	68ba      	ldr	r2, [r7, #8]
    6276:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6278:	687b      	ldr	r3, [r7, #4]
    627a:	785b      	ldrb	r3, [r3, #1]
    627c:	2b01      	cmp	r3, #1
    627e:	d003      	beq.n	6288 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    6280:	687b      	ldr	r3, [r7, #4]
    6282:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    6284:	2b02      	cmp	r3, #2
    6286:	d102      	bne.n	628e <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    6288:	68fb      	ldr	r3, [r7, #12]
    628a:	68ba      	ldr	r2, [r7, #8]
    628c:	609a      	str	r2, [r3, #8]
		}
	}
}
    628e:	46c0      	nop			; (mov r8, r8)
    6290:	46bd      	mov	sp, r7
    6292:	b008      	add	sp, #32
    6294:	bd80      	pop	{r7, pc}
    6296:	46c0      	nop			; (mov r8, r8)
    6298:	fffbffff 	.word	0xfffbffff

0000629c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    629c:	b580      	push	{r7, lr}
    629e:	b084      	sub	sp, #16
    62a0:	af00      	add	r7, sp, #0
    62a2:	0002      	movs	r2, r0
    62a4:	6039      	str	r1, [r7, #0]
    62a6:	1dfb      	adds	r3, r7, #7
    62a8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    62aa:	1dfb      	adds	r3, r7, #7
    62ac:	781b      	ldrb	r3, [r3, #0]
    62ae:	0018      	movs	r0, r3
    62b0:	4b0a      	ldr	r3, [pc, #40]	; (62dc <system_pinmux_pin_set_config+0x40>)
    62b2:	4798      	blx	r3
    62b4:	0003      	movs	r3, r0
    62b6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    62b8:	1dfb      	adds	r3, r7, #7
    62ba:	781b      	ldrb	r3, [r3, #0]
    62bc:	221f      	movs	r2, #31
    62be:	4013      	ands	r3, r2
    62c0:	2201      	movs	r2, #1
    62c2:	409a      	lsls	r2, r3
    62c4:	0013      	movs	r3, r2
    62c6:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    62c8:	683a      	ldr	r2, [r7, #0]
    62ca:	68b9      	ldr	r1, [r7, #8]
    62cc:	68fb      	ldr	r3, [r7, #12]
    62ce:	0018      	movs	r0, r3
    62d0:	4b03      	ldr	r3, [pc, #12]	; (62e0 <system_pinmux_pin_set_config+0x44>)
    62d2:	4798      	blx	r3
}
    62d4:	46c0      	nop			; (mov r8, r8)
    62d6:	46bd      	mov	sp, r7
    62d8:	b004      	add	sp, #16
    62da:	bd80      	pop	{r7, pc}
    62dc:	0000612d 	.word	0x0000612d
    62e0:	0000618d 	.word	0x0000618d

000062e4 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    62e4:	b580      	push	{r7, lr}
    62e6:	af00      	add	r7, sp, #0
	return;
    62e8:	46c0      	nop			; (mov r8, r8)
}
    62ea:	46bd      	mov	sp, r7
    62ec:	bd80      	pop	{r7, pc}
    62ee:	46c0      	nop			; (mov r8, r8)

000062f0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    62f0:	b580      	push	{r7, lr}
    62f2:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    62f4:	4b06      	ldr	r3, [pc, #24]	; (6310 <system_init+0x20>)
    62f6:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    62f8:	4b06      	ldr	r3, [pc, #24]	; (6314 <system_init+0x24>)
    62fa:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    62fc:	4b06      	ldr	r3, [pc, #24]	; (6318 <system_init+0x28>)
    62fe:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    6300:	4b06      	ldr	r3, [pc, #24]	; (631c <system_init+0x2c>)
    6302:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    6304:	4b06      	ldr	r3, [pc, #24]	; (6320 <system_init+0x30>)
    6306:	4798      	blx	r3
}
    6308:	46c0      	nop			; (mov r8, r8)
    630a:	46bd      	mov	sp, r7
    630c:	bd80      	pop	{r7, pc}
    630e:	46c0      	nop			; (mov r8, r8)
    6310:	00005a79 	.word	0x00005a79
    6314:	00005665 	.word	0x00005665
    6318:	000062e5 	.word	0x000062e5
    631c:	00000b7d 	.word	0x00000b7d
    6320:	000062e5 	.word	0x000062e5

00006324 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    6324:	b580      	push	{r7, lr}
    6326:	b082      	sub	sp, #8
    6328:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    632a:	4b2f      	ldr	r3, [pc, #188]	; (63e8 <Reset_Handler+0xc4>)
    632c:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    632e:	4b2f      	ldr	r3, [pc, #188]	; (63ec <Reset_Handler+0xc8>)
    6330:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    6332:	687a      	ldr	r2, [r7, #4]
    6334:	683b      	ldr	r3, [r7, #0]
    6336:	429a      	cmp	r2, r3
    6338:	d00c      	beq.n	6354 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    633a:	e007      	b.n	634c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    633c:	683b      	ldr	r3, [r7, #0]
    633e:	1d1a      	adds	r2, r3, #4
    6340:	603a      	str	r2, [r7, #0]
    6342:	687a      	ldr	r2, [r7, #4]
    6344:	1d11      	adds	r1, r2, #4
    6346:	6079      	str	r1, [r7, #4]
    6348:	6812      	ldr	r2, [r2, #0]
    634a:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    634c:	683a      	ldr	r2, [r7, #0]
    634e:	4b28      	ldr	r3, [pc, #160]	; (63f0 <Reset_Handler+0xcc>)
    6350:	429a      	cmp	r2, r3
    6352:	d3f3      	bcc.n	633c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6354:	4b27      	ldr	r3, [pc, #156]	; (63f4 <Reset_Handler+0xd0>)
    6356:	603b      	str	r3, [r7, #0]
    6358:	e004      	b.n	6364 <Reset_Handler+0x40>
                *pDest++ = 0;
    635a:	683b      	ldr	r3, [r7, #0]
    635c:	1d1a      	adds	r2, r3, #4
    635e:	603a      	str	r2, [r7, #0]
    6360:	2200      	movs	r2, #0
    6362:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    6364:	683a      	ldr	r2, [r7, #0]
    6366:	4b24      	ldr	r3, [pc, #144]	; (63f8 <Reset_Handler+0xd4>)
    6368:	429a      	cmp	r2, r3
    636a:	d3f6      	bcc.n	635a <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    636c:	4b23      	ldr	r3, [pc, #140]	; (63fc <Reset_Handler+0xd8>)
    636e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    6370:	4b23      	ldr	r3, [pc, #140]	; (6400 <Reset_Handler+0xdc>)
    6372:	687a      	ldr	r2, [r7, #4]
    6374:	21ff      	movs	r1, #255	; 0xff
    6376:	438a      	bics	r2, r1
    6378:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    637a:	4a22      	ldr	r2, [pc, #136]	; (6404 <Reset_Handler+0xe0>)
    637c:	2390      	movs	r3, #144	; 0x90
    637e:	005b      	lsls	r3, r3, #1
    6380:	2102      	movs	r1, #2
    6382:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    6384:	4a20      	ldr	r2, [pc, #128]	; (6408 <Reset_Handler+0xe4>)
    6386:	78d3      	ldrb	r3, [r2, #3]
    6388:	2103      	movs	r1, #3
    638a:	438b      	bics	r3, r1
    638c:	1c19      	adds	r1, r3, #0
    638e:	2302      	movs	r3, #2
    6390:	430b      	orrs	r3, r1
    6392:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    6394:	4a1c      	ldr	r2, [pc, #112]	; (6408 <Reset_Handler+0xe4>)
    6396:	78d3      	ldrb	r3, [r2, #3]
    6398:	210c      	movs	r1, #12
    639a:	438b      	bics	r3, r1
    639c:	1c19      	adds	r1, r3, #0
    639e:	2308      	movs	r3, #8
    63a0:	430b      	orrs	r3, r1
    63a2:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    63a4:	4a19      	ldr	r2, [pc, #100]	; (640c <Reset_Handler+0xe8>)
    63a6:	7b93      	ldrb	r3, [r2, #14]
    63a8:	2130      	movs	r1, #48	; 0x30
    63aa:	438b      	bics	r3, r1
    63ac:	1c19      	adds	r1, r3, #0
    63ae:	2320      	movs	r3, #32
    63b0:	430b      	orrs	r3, r1
    63b2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    63b4:	4a15      	ldr	r2, [pc, #84]	; (640c <Reset_Handler+0xe8>)
    63b6:	7b93      	ldrb	r3, [r2, #14]
    63b8:	210c      	movs	r1, #12
    63ba:	438b      	bics	r3, r1
    63bc:	1c19      	adds	r1, r3, #0
    63be:	2308      	movs	r3, #8
    63c0:	430b      	orrs	r3, r1
    63c2:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    63c4:	4a11      	ldr	r2, [pc, #68]	; (640c <Reset_Handler+0xe8>)
    63c6:	7b93      	ldrb	r3, [r2, #14]
    63c8:	2103      	movs	r1, #3
    63ca:	438b      	bics	r3, r1
    63cc:	1c19      	adds	r1, r3, #0
    63ce:	2302      	movs	r3, #2
    63d0:	430b      	orrs	r3, r1
    63d2:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    63d4:	4a0e      	ldr	r2, [pc, #56]	; (6410 <Reset_Handler+0xec>)
    63d6:	6853      	ldr	r3, [r2, #4]
    63d8:	2180      	movs	r1, #128	; 0x80
    63da:	430b      	orrs	r3, r1
    63dc:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    63de:	4b0d      	ldr	r3, [pc, #52]	; (6414 <Reset_Handler+0xf0>)
    63e0:	4798      	blx	r3

        /* Branch to main function */
        main();
    63e2:	4b0d      	ldr	r3, [pc, #52]	; (6418 <Reset_Handler+0xf4>)
    63e4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    63e6:	e7fe      	b.n	63e6 <Reset_Handler+0xc2>
    63e8:	0000a310 	.word	0x0000a310
    63ec:	20000000 	.word	0x20000000
    63f0:	200001cc 	.word	0x200001cc
    63f4:	200001cc 	.word	0x200001cc
    63f8:	20000458 	.word	0x20000458
    63fc:	00000000 	.word	0x00000000
    6400:	e000ed00 	.word	0xe000ed00
    6404:	41007000 	.word	0x41007000
    6408:	41005000 	.word	0x41005000
    640c:	41004800 	.word	0x41004800
    6410:	41004000 	.word	0x41004000
    6414:	00008809 	.word	0x00008809
    6418:	000064ad 	.word	0x000064ad

0000641c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    641c:	b580      	push	{r7, lr}
    641e:	b082      	sub	sp, #8
    6420:	af00      	add	r7, sp, #0
	int32_t phantomISR = 9999;
    6422:	4b04      	ldr	r3, [pc, #16]	; (6434 <Dummy_Handler+0x18>)
    6424:	607b      	str	r3, [r7, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6426:	f3ef 8305 	mrs	r3, IPSR
    642a:	603b      	str	r3, [r7, #0]
  return(result);
    642c:	683b      	ldr	r3, [r7, #0]
        while (1) {
			phantomISR = __get_IPSR();
    642e:	607b      	str	r3, [r7, #4]
        }
    6430:	e7f9      	b.n	6426 <Dummy_Handler+0xa>
    6432:	46c0      	nop			; (mov r8, r8)
    6434:	0000270f 	.word	0x0000270f

00006438 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    6438:	b580      	push	{r7, lr}
    643a:	b084      	sub	sp, #16
    643c:	af00      	add	r7, sp, #0
    643e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    6440:	4b0a      	ldr	r3, [pc, #40]	; (646c <_sbrk+0x34>)
    6442:	681b      	ldr	r3, [r3, #0]
    6444:	2b00      	cmp	r3, #0
    6446:	d102      	bne.n	644e <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    6448:	4b08      	ldr	r3, [pc, #32]	; (646c <_sbrk+0x34>)
    644a:	4a09      	ldr	r2, [pc, #36]	; (6470 <_sbrk+0x38>)
    644c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    644e:	4b07      	ldr	r3, [pc, #28]	; (646c <_sbrk+0x34>)
    6450:	681b      	ldr	r3, [r3, #0]
    6452:	60fb      	str	r3, [r7, #12]

	heap += incr;
    6454:	4b05      	ldr	r3, [pc, #20]	; (646c <_sbrk+0x34>)
    6456:	681a      	ldr	r2, [r3, #0]
    6458:	687b      	ldr	r3, [r7, #4]
    645a:	18d2      	adds	r2, r2, r3
    645c:	4b03      	ldr	r3, [pc, #12]	; (646c <_sbrk+0x34>)
    645e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    6460:	68fb      	ldr	r3, [r7, #12]
}
    6462:	0018      	movs	r0, r3
    6464:	46bd      	mov	sp, r7
    6466:	b004      	add	sp, #16
    6468:	bd80      	pop	{r7, pc}
    646a:	46c0      	nop			; (mov r8, r8)
    646c:	20000214 	.word	0x20000214
    6470:	20002458 	.word	0x20002458

00006474 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    6474:	b580      	push	{r7, lr}
    6476:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    6478:	4b04      	ldr	r3, [pc, #16]	; (648c <system_interrupt_enable_global+0x18>)
    647a:	2201      	movs	r2, #1
    647c:	701a      	strb	r2, [r3, #0]
    647e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    6482:	b662      	cpsie	i
}
    6484:	46c0      	nop			; (mov r8, r8)
    6486:	46bd      	mov	sp, r7
    6488:	bd80      	pop	{r7, pc}
    648a:	46c0      	nop			; (mov r8, r8)
    648c:	20000161 	.word	0x20000161

00006490 <system_interrupt_disable_global>:
 *
 * Disabled global interrupts in the device, preventing any enabled interrupt
 * handlers from executing.
 */
static inline void system_interrupt_disable_global(void)
{
    6490:	b580      	push	{r7, lr}
    6492:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    6494:	b672      	cpsid	i
    6496:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    649a:	4b03      	ldr	r3, [pc, #12]	; (64a8 <system_interrupt_disable_global+0x18>)
    649c:	2200      	movs	r2, #0
    649e:	701a      	strb	r2, [r3, #0]
}
    64a0:	46c0      	nop			; (mov r8, r8)
    64a2:	46bd      	mov	sp, r7
    64a4:	bd80      	pop	{r7, pc}
    64a6:	46c0      	nop			; (mov r8, r8)
    64a8:	20000161 	.word	0x20000161

000064ac <main>:
char buffer[32];



int main (void)
{
    64ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    64ae:	b08f      	sub	sp, #60	; 0x3c
    64b0:	af00      	add	r7, sp, #0
	
	system_init();
    64b2:	4b5d      	ldr	r3, [pc, #372]	; (6628 <main+0x17c>)
    64b4:	4798      	blx	r3
	delay_init();
    64b6:	4b5d      	ldr	r3, [pc, #372]	; (662c <main+0x180>)
    64b8:	4798      	blx	r3
	ble_uart_init();
    64ba:	4b5d      	ldr	r3, [pc, #372]	; (6630 <main+0x184>)
    64bc:	4798      	blx	r3
	uart_init();
    64be:	4b5d      	ldr	r3, [pc, #372]	; (6634 <main+0x188>)
    64c0:	4798      	blx	r3
	sprintf(buffer,"\n<-------------------->\n");
    64c2:	4a5d      	ldr	r2, [pc, #372]	; (6638 <main+0x18c>)
    64c4:	4b5d      	ldr	r3, [pc, #372]	; (663c <main+0x190>)
    64c6:	0010      	movs	r0, r2
    64c8:	0019      	movs	r1, r3
    64ca:	2319      	movs	r3, #25
    64cc:	001a      	movs	r2, r3
    64ce:	4b5c      	ldr	r3, [pc, #368]	; (6640 <main+0x194>)
    64d0:	4798      	blx	r3
	ble_uart_write(buffer);
    64d2:	4b59      	ldr	r3, [pc, #356]	; (6638 <main+0x18c>)
    64d4:	0018      	movs	r0, r3
    64d6:	4b5b      	ldr	r3, [pc, #364]	; (6644 <main+0x198>)
    64d8:	4798      	blx	r3
	uart_write(buffer);
    64da:	4b57      	ldr	r3, [pc, #348]	; (6638 <main+0x18c>)
    64dc:	0018      	movs	r0, r3
    64de:	4b5a      	ldr	r3, [pc, #360]	; (6648 <main+0x19c>)
    64e0:	4798      	blx	r3
	delay_ms(2000);
    64e2:	2000      	movs	r0, #0
    64e4:	4b59      	ldr	r3, [pc, #356]	; (664c <main+0x1a0>)
    64e6:	4798      	blx	r3
    64e8:	0003      	movs	r3, r0
    64ea:	001d      	movs	r5, r3
    64ec:	2300      	movs	r3, #0
    64ee:	001e      	movs	r6, r3
    64f0:	4c57      	ldr	r4, [pc, #348]	; (6650 <main+0x1a4>)
    64f2:	22fa      	movs	r2, #250	; 0xfa
    64f4:	00d2      	lsls	r2, r2, #3
    64f6:	2300      	movs	r3, #0
    64f8:	0028      	movs	r0, r5
    64fa:	0031      	movs	r1, r6
    64fc:	47a0      	blx	r4
    64fe:	0003      	movs	r3, r0
    6500:	000c      	movs	r4, r1
    6502:	0019      	movs	r1, r3
    6504:	0022      	movs	r2, r4
    6506:	4b53      	ldr	r3, [pc, #332]	; (6654 <main+0x1a8>)
    6508:	2400      	movs	r4, #0
    650a:	18c9      	adds	r1, r1, r3
    650c:	4162      	adcs	r2, r4
    650e:	0008      	movs	r0, r1
    6510:	0011      	movs	r1, r2
    6512:	4c51      	ldr	r4, [pc, #324]	; (6658 <main+0x1ac>)
    6514:	4a51      	ldr	r2, [pc, #324]	; (665c <main+0x1b0>)
    6516:	2300      	movs	r3, #0
    6518:	47a0      	blx	r4
    651a:	0003      	movs	r3, r0
    651c:	000c      	movs	r4, r1
    651e:	0018      	movs	r0, r3
    6520:	4b4f      	ldr	r3, [pc, #316]	; (6660 <main+0x1b4>)
    6522:	4798      	blx	r3
	sprintf(buffer,"Master Board Started\n");
    6524:	4a44      	ldr	r2, [pc, #272]	; (6638 <main+0x18c>)
    6526:	4b4f      	ldr	r3, [pc, #316]	; (6664 <main+0x1b8>)
    6528:	0010      	movs	r0, r2
    652a:	0019      	movs	r1, r3
    652c:	2316      	movs	r3, #22
    652e:	001a      	movs	r2, r3
    6530:	4b43      	ldr	r3, [pc, #268]	; (6640 <main+0x194>)
    6532:	4798      	blx	r3
	ble_uart_write(buffer);
    6534:	4b40      	ldr	r3, [pc, #256]	; (6638 <main+0x18c>)
    6536:	0018      	movs	r0, r3
    6538:	4b42      	ldr	r3, [pc, #264]	; (6644 <main+0x198>)
    653a:	4798      	blx	r3
	uart_write(buffer);
    653c:	4b3e      	ldr	r3, [pc, #248]	; (6638 <main+0x18c>)
    653e:	0018      	movs	r0, r3
    6540:	4b41      	ldr	r3, [pc, #260]	; (6648 <main+0x19c>)
    6542:	4798      	blx	r3
	sprintf(buffer,"SOFTWARE_VERSION: %d\r\n", SOFTWARE_VERSION);
    6544:	4948      	ldr	r1, [pc, #288]	; (6668 <main+0x1bc>)
    6546:	4b3c      	ldr	r3, [pc, #240]	; (6638 <main+0x18c>)
    6548:	222a      	movs	r2, #42	; 0x2a
    654a:	0018      	movs	r0, r3
    654c:	4b47      	ldr	r3, [pc, #284]	; (666c <main+0x1c0>)
    654e:	4798      	blx	r3
	ble_uart_write(buffer);
    6550:	4b39      	ldr	r3, [pc, #228]	; (6638 <main+0x18c>)
    6552:	0018      	movs	r0, r3
    6554:	4b3b      	ldr	r3, [pc, #236]	; (6644 <main+0x198>)
    6556:	4798      	blx	r3
	uart_write(buffer);
    6558:	4b37      	ldr	r3, [pc, #220]	; (6638 <main+0x18c>)
    655a:	0018      	movs	r0, r3
    655c:	4b3a      	ldr	r3, [pc, #232]	; (6648 <main+0x19c>)
    655e:	4798      	blx	r3
	sprintf(buffer,"<-------------------->\n\n");
    6560:	4a35      	ldr	r2, [pc, #212]	; (6638 <main+0x18c>)
    6562:	4b43      	ldr	r3, [pc, #268]	; (6670 <main+0x1c4>)
    6564:	0010      	movs	r0, r2
    6566:	0019      	movs	r1, r3
    6568:	2319      	movs	r3, #25
    656a:	001a      	movs	r2, r3
    656c:	4b34      	ldr	r3, [pc, #208]	; (6640 <main+0x194>)
    656e:	4798      	blx	r3
	ble_uart_write(buffer);
    6570:	4b31      	ldr	r3, [pc, #196]	; (6638 <main+0x18c>)
    6572:	0018      	movs	r0, r3
    6574:	4b33      	ldr	r3, [pc, #204]	; (6644 <main+0x198>)
    6576:	4798      	blx	r3
	uart_write(buffer);
    6578:	4b2f      	ldr	r3, [pc, #188]	; (6638 <main+0x18c>)
    657a:	0018      	movs	r0, r3
    657c:	4b32      	ldr	r3, [pc, #200]	; (6648 <main+0x19c>)
    657e:	4798      	blx	r3
	mcp23017_pin_init();
    6580:	4b3c      	ldr	r3, [pc, #240]	; (6674 <main+0x1c8>)
    6582:	4798      	blx	r3
	
	configure_i2c_master();
    6584:	4b3c      	ldr	r3, [pc, #240]	; (6678 <main+0x1cc>)
    6586:	4798      	blx	r3
	
	uint8_t states = init_all_ports();
    6588:	2336      	movs	r3, #54	; 0x36
    658a:	18fc      	adds	r4, r7, r3
    658c:	4b3b      	ldr	r3, [pc, #236]	; (667c <main+0x1d0>)
    658e:	4798      	blx	r3
    6590:	0003      	movs	r3, r0
    6592:	7023      	strb	r3, [r4, #0]
	
	//ble_uart_write(buffer);
	

	
	sounds_init_pins();
    6594:	4b3a      	ldr	r3, [pc, #232]	; (6680 <main+0x1d4>)
    6596:	4798      	blx	r3
	
	//sounds_reset();
	
	pwm_port();
    6598:	4b3a      	ldr	r3, [pc, #232]	; (6684 <main+0x1d8>)
    659a:	4798      	blx	r3
	init_TC3();
    659c:	4b3a      	ldr	r3, [pc, #232]	; (6688 <main+0x1dc>)
    659e:	4798      	blx	r3
	
	msgeq7_init();
    65a0:	4b3a      	ldr	r3, [pc, #232]	; (668c <main+0x1e0>)
    65a2:	4798      	blx	r3
	//select_sample();
	
	//party = true;
	
	party_thresholds[0] = 1500;//1375;
    65a4:	4a3a      	ldr	r2, [pc, #232]	; (6690 <main+0x1e4>)
    65a6:	4b3b      	ldr	r3, [pc, #236]	; (6694 <main+0x1e8>)
    65a8:	8013      	strh	r3, [r2, #0]
	party_thresholds[1] = 1550;
    65aa:	4a39      	ldr	r2, [pc, #228]	; (6690 <main+0x1e4>)
    65ac:	4b3a      	ldr	r3, [pc, #232]	; (6698 <main+0x1ec>)
    65ae:	8053      	strh	r3, [r2, #2]
	party_thresholds[2] = 1400;
    65b0:	4a37      	ldr	r2, [pc, #220]	; (6690 <main+0x1e4>)
    65b2:	23af      	movs	r3, #175	; 0xaf
    65b4:	00db      	lsls	r3, r3, #3
    65b6:	8093      	strh	r3, [r2, #4]
	party_thresholds[3] = 2500;
    65b8:	4a35      	ldr	r2, [pc, #212]	; (6690 <main+0x1e4>)
    65ba:	4b38      	ldr	r3, [pc, #224]	; (669c <main+0x1f0>)
    65bc:	80d3      	strh	r3, [r2, #6]
	party_thresholds[4] = 3000;
    65be:	4a34      	ldr	r2, [pc, #208]	; (6690 <main+0x1e4>)
    65c0:	4b37      	ldr	r3, [pc, #220]	; (66a0 <main+0x1f4>)
    65c2:	8113      	strh	r3, [r2, #8]
	party_thresholds[5] = 2000;
    65c4:	4a32      	ldr	r2, [pc, #200]	; (6690 <main+0x1e4>)
    65c6:	23fa      	movs	r3, #250	; 0xfa
    65c8:	00db      	lsls	r3, r3, #3
    65ca:	8153      	strh	r3, [r2, #10]
	party_thresholds[6] = 2375;
    65cc:	4a30      	ldr	r2, [pc, #192]	; (6690 <main+0x1e4>)
    65ce:	4b35      	ldr	r3, [pc, #212]	; (66a4 <main+0x1f8>)
    65d0:	8193      	strh	r3, [r2, #12]
	 
	
	while (1)
	{
		for (uint8_t i=0;i<sizeof(rx_buffer_array);i++)
    65d2:	2337      	movs	r3, #55	; 0x37
    65d4:	18fa      	adds	r2, r7, r3
    65d6:	2300      	movs	r3, #0
    65d8:	7013      	strb	r3, [r2, #0]
    65da:	e01d      	b.n	6618 <main+0x16c>
		{
			if (rx_buffer_array[i] == '\n')
    65dc:	2337      	movs	r3, #55	; 0x37
    65de:	18fb      	adds	r3, r7, r3
    65e0:	781a      	ldrb	r2, [r3, #0]
    65e2:	4b31      	ldr	r3, [pc, #196]	; (66a8 <main+0x1fc>)
    65e4:	5c9b      	ldrb	r3, [r3, r2]
    65e6:	b2db      	uxtb	r3, r3
    65e8:	2b0a      	cmp	r3, #10
    65ea:	d106      	bne.n	65fa <main+0x14e>
			{
				data_handler(rx_buffer_array);
    65ec:	4b2e      	ldr	r3, [pc, #184]	; (66a8 <main+0x1fc>)
    65ee:	0018      	movs	r0, r3
    65f0:	4b2e      	ldr	r3, [pc, #184]	; (66ac <main+0x200>)
    65f2:	4798      	blx	r3
				reset_buffers();
    65f4:	4b2e      	ldr	r3, [pc, #184]	; (66b0 <main+0x204>)
    65f6:	4798      	blx	r3
    65f8:	e007      	b.n	660a <main+0x15e>
			}
			else if (rx_buffer_array[i] == 0)
    65fa:	2337      	movs	r3, #55	; 0x37
    65fc:	18fb      	adds	r3, r7, r3
    65fe:	781a      	ldrb	r2, [r3, #0]
    6600:	4b29      	ldr	r3, [pc, #164]	; (66a8 <main+0x1fc>)
    6602:	5c9b      	ldrb	r3, [r3, r2]
    6604:	b2db      	uxtb	r3, r3
    6606:	2b00      	cmp	r3, #0
    6608:	d054      	beq.n	66b4 <main+0x208>
	party_thresholds[6] = 2375;
	 
	
	while (1)
	{
		for (uint8_t i=0;i<sizeof(rx_buffer_array);i++)
    660a:	2337      	movs	r3, #55	; 0x37
    660c:	18fb      	adds	r3, r7, r3
    660e:	781b      	ldrb	r3, [r3, #0]
    6610:	2237      	movs	r2, #55	; 0x37
    6612:	18ba      	adds	r2, r7, r2
    6614:	3301      	adds	r3, #1
    6616:	7013      	strb	r3, [r2, #0]
    6618:	2337      	movs	r3, #55	; 0x37
    661a:	18fb      	adds	r3, r7, r3
    661c:	781b      	ldrb	r3, [r3, #0]
    661e:	b25b      	sxtb	r3, r3
    6620:	2b00      	cmp	r3, #0
    6622:	dadb      	bge.n	65dc <main+0x130>
    6624:	e047      	b.n	66b6 <main+0x20a>
    6626:	46c0      	nop			; (mov r8, r8)
    6628:	000062f1 	.word	0x000062f1
    662c:	00000181 	.word	0x00000181
    6630:	00001fa5 	.word	0x00001fa5
    6634:	000054c5 	.word	0x000054c5
    6638:	20000408 	.word	0x20000408
    663c:	0000a030 	.word	0x0000a030
    6640:	00008855 	.word	0x00008855
    6644:	0000202d 	.word	0x0000202d
    6648:	0000561d 	.word	0x0000561d
    664c:	00005e91 	.word	0x00005e91
    6650:	00006ce1 	.word	0x00006ce1
    6654:	00001b57 	.word	0x00001b57
    6658:	00006ca1 	.word	0x00006ca1
    665c:	00001b58 	.word	0x00001b58
    6660:	20000001 	.word	0x20000001
    6664:	0000a04c 	.word	0x0000a04c
    6668:	0000a064 	.word	0x0000a064
    666c:	00008869 	.word	0x00008869
    6670:	0000a07c 	.word	0x0000a07c
    6674:	00004625 	.word	0x00004625
    6678:	00004109 	.word	0x00004109
    667c:	00004405 	.word	0x00004405
    6680:	00005131 	.word	0x00005131
    6684:	00004de9 	.word	0x00004de9
    6688:	00004e29 	.word	0x00004e29
    668c:	00004a3d 	.word	0x00004a3d
    6690:	20000288 	.word	0x20000288
    6694:	000005dc 	.word	0x000005dc
    6698:	0000060e 	.word	0x0000060e
    669c:	000009c4 	.word	0x000009c4
    66a0:	00000bb8 	.word	0x00000bb8
    66a4:	00000947 	.word	0x00000947
    66a8:	20000298 	.word	0x20000298
    66ac:	0000215d 	.word	0x0000215d
    66b0:	000020e1 	.word	0x000020e1
				data_handler(rx_buffer_array);
				reset_buffers();
			}
			else if (rx_buffer_array[i] == 0)
			{
				break;
    66b4:	46c0      	nop			; (mov r8, r8)
			}
		}
		
		if (should_update)
    66b6:	4baa      	ldr	r3, [pc, #680]	; (6960 <main+0x4b4>)
    66b8:	781b      	ldrb	r3, [r3, #0]
    66ba:	2b00      	cmp	r3, #0
    66bc:	d006      	beq.n	66cc <main+0x220>
		{
			should_update = false;
    66be:	4aa8      	ldr	r2, [pc, #672]	; (6960 <main+0x4b4>)
    66c0:	2300      	movs	r3, #0
    66c2:	7013      	strb	r3, [r2, #0]
			things_to_do();
    66c4:	4ba7      	ldr	r3, [pc, #668]	; (6964 <main+0x4b8>)
    66c6:	4798      	blx	r3
			update_all_ports();
    66c8:	4ba7      	ldr	r3, [pc, #668]	; (6968 <main+0x4bc>)
    66ca:	4798      	blx	r3
		}
		if (execute_order_66)
    66cc:	4ba7      	ldr	r3, [pc, #668]	; (696c <main+0x4c0>)
    66ce:	781b      	ldrb	r3, [r3, #0]
    66d0:	2b00      	cmp	r3, #0
    66d2:	d00e      	beq.n	66f2 <main+0x246>
		{
			system_interrupt_disable_global();
    66d4:	4ba6      	ldr	r3, [pc, #664]	; (6970 <main+0x4c4>)
    66d6:	4798      	blx	r3
			ble_uart_write("EXEC ORDER 66\n");
    66d8:	4ba6      	ldr	r3, [pc, #664]	; (6974 <main+0x4c8>)
    66da:	0018      	movs	r0, r3
    66dc:	4ba6      	ldr	r3, [pc, #664]	; (6978 <main+0x4cc>)
    66de:	4798      	blx	r3
			execute_order_66 = false;
    66e0:	4aa2      	ldr	r2, [pc, #648]	; (696c <main+0x4c0>)
    66e2:	2300      	movs	r3, #0
    66e4:	7013      	strb	r3, [r2, #0]
			//init_all_ports();
			mcp23017_reset();
    66e6:	4ba5      	ldr	r3, [pc, #660]	; (697c <main+0x4d0>)
    66e8:	4798      	blx	r3
			a_okay();
    66ea:	4ba5      	ldr	r3, [pc, #660]	; (6980 <main+0x4d4>)
    66ec:	4798      	blx	r3
			system_interrupt_enable_global();
    66ee:	4ba5      	ldr	r3, [pc, #660]	; (6984 <main+0x4d8>)
    66f0:	4798      	blx	r3
		}
		
		if (valve_open)
    66f2:	4ba5      	ldr	r3, [pc, #660]	; (6988 <main+0x4dc>)
    66f4:	781b      	ldrb	r3, [r3, #0]
    66f6:	b2db      	uxtb	r3, r3
    66f8:	2b00      	cmp	r3, #0
    66fa:	d100      	bne.n	66fe <main+0x252>
    66fc:	e08f      	b.n	681e <main+0x372>
		{
			system_interrupt_disable_global();
    66fe:	4b9c      	ldr	r3, [pc, #624]	; (6970 <main+0x4c4>)
    6700:	4798      	blx	r3
			valve_open = false;
    6702:	4aa1      	ldr	r2, [pc, #644]	; (6988 <main+0x4dc>)
    6704:	2300      	movs	r3, #0
    6706:	7013      	strb	r3, [r2, #0]
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,true);
    6708:	2301      	movs	r3, #1
    670a:	2200      	movs	r2, #0
    670c:	2105      	movs	r1, #5
    670e:	2000      	movs	r0, #0
    6710:	4c9e      	ldr	r4, [pc, #632]	; (698c <main+0x4e0>)
    6712:	47a0      	blx	r4
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    6714:	2300      	movs	r3, #0
    6716:	2201      	movs	r2, #1
    6718:	2105      	movs	r1, #5
    671a:	2000      	movs	r0, #0
    671c:	4c9b      	ldr	r4, [pc, #620]	; (698c <main+0x4e0>)
    671e:	47a0      	blx	r4
			update_all_ports();
    6720:	4b91      	ldr	r3, [pc, #580]	; (6968 <main+0x4bc>)
    6722:	4798      	blx	r3
			delay_ms(300);
    6724:	2000      	movs	r0, #0
    6726:	4b9a      	ldr	r3, [pc, #616]	; (6990 <main+0x4e4>)
    6728:	4798      	blx	r3
    672a:	0003      	movs	r3, r0
    672c:	62bb      	str	r3, [r7, #40]	; 0x28
    672e:	2300      	movs	r3, #0
    6730:	62fb      	str	r3, [r7, #44]	; 0x2c
    6732:	4c98      	ldr	r4, [pc, #608]	; (6994 <main+0x4e8>)
    6734:	2296      	movs	r2, #150	; 0x96
    6736:	0052      	lsls	r2, r2, #1
    6738:	2300      	movs	r3, #0
    673a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    673c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    673e:	47a0      	blx	r4
    6740:	0003      	movs	r3, r0
    6742:	000c      	movs	r4, r1
    6744:	0019      	movs	r1, r3
    6746:	0022      	movs	r2, r4
    6748:	4b93      	ldr	r3, [pc, #588]	; (6998 <main+0x4ec>)
    674a:	2400      	movs	r4, #0
    674c:	18c9      	adds	r1, r1, r3
    674e:	4162      	adcs	r2, r4
    6750:	0008      	movs	r0, r1
    6752:	0011      	movs	r1, r2
    6754:	4c91      	ldr	r4, [pc, #580]	; (699c <main+0x4f0>)
    6756:	4a92      	ldr	r2, [pc, #584]	; (69a0 <main+0x4f4>)
    6758:	2300      	movs	r3, #0
    675a:	47a0      	blx	r4
    675c:	0003      	movs	r3, r0
    675e:	000c      	movs	r4, r1
    6760:	0018      	movs	r0, r3
    6762:	4b90      	ldr	r3, [pc, #576]	; (69a4 <main+0x4f8>)
    6764:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    6766:	2300      	movs	r3, #0
    6768:	2200      	movs	r2, #0
    676a:	2105      	movs	r1, #5
    676c:	2000      	movs	r0, #0
    676e:	4c87      	ldr	r4, [pc, #540]	; (698c <main+0x4e0>)
    6770:	47a0      	blx	r4
			update_all_ports();
    6772:	4b7d      	ldr	r3, [pc, #500]	; (6968 <main+0x4bc>)
    6774:	4798      	blx	r3
			delay_ms(4000);
    6776:	2000      	movs	r0, #0
    6778:	4b85      	ldr	r3, [pc, #532]	; (6990 <main+0x4e4>)
    677a:	4798      	blx	r3
    677c:	0003      	movs	r3, r0
    677e:	623b      	str	r3, [r7, #32]
    6780:	2300      	movs	r3, #0
    6782:	627b      	str	r3, [r7, #36]	; 0x24
    6784:	4c83      	ldr	r4, [pc, #524]	; (6994 <main+0x4e8>)
    6786:	22fa      	movs	r2, #250	; 0xfa
    6788:	0112      	lsls	r2, r2, #4
    678a:	2300      	movs	r3, #0
    678c:	6a38      	ldr	r0, [r7, #32]
    678e:	6a79      	ldr	r1, [r7, #36]	; 0x24
    6790:	47a0      	blx	r4
    6792:	0003      	movs	r3, r0
    6794:	000c      	movs	r4, r1
    6796:	0019      	movs	r1, r3
    6798:	0022      	movs	r2, r4
    679a:	4b7f      	ldr	r3, [pc, #508]	; (6998 <main+0x4ec>)
    679c:	2400      	movs	r4, #0
    679e:	18c9      	adds	r1, r1, r3
    67a0:	4162      	adcs	r2, r4
    67a2:	0008      	movs	r0, r1
    67a4:	0011      	movs	r1, r2
    67a6:	4c7d      	ldr	r4, [pc, #500]	; (699c <main+0x4f0>)
    67a8:	4a7d      	ldr	r2, [pc, #500]	; (69a0 <main+0x4f4>)
    67aa:	2300      	movs	r3, #0
    67ac:	47a0      	blx	r4
    67ae:	0003      	movs	r3, r0
    67b0:	000c      	movs	r4, r1
    67b2:	0018      	movs	r0, r3
    67b4:	4b7b      	ldr	r3, [pc, #492]	; (69a4 <main+0x4f8>)
    67b6:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,true);
    67b8:	2301      	movs	r3, #1
    67ba:	2200      	movs	r2, #0
    67bc:	2105      	movs	r1, #5
    67be:	2000      	movs	r0, #0
    67c0:	4c72      	ldr	r4, [pc, #456]	; (698c <main+0x4e0>)
    67c2:	47a0      	blx	r4
			update_all_ports();
    67c4:	4b68      	ldr	r3, [pc, #416]	; (6968 <main+0x4bc>)
    67c6:	4798      	blx	r3
			delay_ms(300);
    67c8:	2000      	movs	r0, #0
    67ca:	4b71      	ldr	r3, [pc, #452]	; (6990 <main+0x4e4>)
    67cc:	4798      	blx	r3
    67ce:	0003      	movs	r3, r0
    67d0:	61bb      	str	r3, [r7, #24]
    67d2:	2300      	movs	r3, #0
    67d4:	61fb      	str	r3, [r7, #28]
    67d6:	4c6f      	ldr	r4, [pc, #444]	; (6994 <main+0x4e8>)
    67d8:	2296      	movs	r2, #150	; 0x96
    67da:	0052      	lsls	r2, r2, #1
    67dc:	2300      	movs	r3, #0
    67de:	69b8      	ldr	r0, [r7, #24]
    67e0:	69f9      	ldr	r1, [r7, #28]
    67e2:	47a0      	blx	r4
    67e4:	0003      	movs	r3, r0
    67e6:	000c      	movs	r4, r1
    67e8:	0019      	movs	r1, r3
    67ea:	0022      	movs	r2, r4
    67ec:	4b6a      	ldr	r3, [pc, #424]	; (6998 <main+0x4ec>)
    67ee:	2400      	movs	r4, #0
    67f0:	18c9      	adds	r1, r1, r3
    67f2:	4162      	adcs	r2, r4
    67f4:	0008      	movs	r0, r1
    67f6:	0011      	movs	r1, r2
    67f8:	4c68      	ldr	r4, [pc, #416]	; (699c <main+0x4f0>)
    67fa:	4a69      	ldr	r2, [pc, #420]	; (69a0 <main+0x4f4>)
    67fc:	2300      	movs	r3, #0
    67fe:	47a0      	blx	r4
    6800:	0003      	movs	r3, r0
    6802:	000c      	movs	r4, r1
    6804:	0018      	movs	r0, r3
    6806:	4b67      	ldr	r3, [pc, #412]	; (69a4 <main+0x4f8>)
    6808:	4798      	blx	r3
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    680a:	2300      	movs	r3, #0
    680c:	2200      	movs	r2, #0
    680e:	2105      	movs	r1, #5
    6810:	2000      	movs	r0, #0
    6812:	4c5e      	ldr	r4, [pc, #376]	; (698c <main+0x4e0>)
    6814:	47a0      	blx	r4
			update_all_ports();
    6816:	4b54      	ldr	r3, [pc, #336]	; (6968 <main+0x4bc>)
    6818:	4798      	blx	r3
			system_interrupt_enable_global();
    681a:	4b5a      	ldr	r3, [pc, #360]	; (6984 <main+0x4d8>)
    681c:	4798      	blx	r3
		}
		if (valve_close)
    681e:	4b62      	ldr	r3, [pc, #392]	; (69a8 <main+0x4fc>)
    6820:	781b      	ldrb	r3, [r3, #0]
    6822:	b2db      	uxtb	r3, r3
    6824:	2b00      	cmp	r3, #0
    6826:	d100      	bne.n	682a <main+0x37e>
    6828:	e08f      	b.n	694a <main+0x49e>
		{
			system_interrupt_disable_global();
    682a:	4b51      	ldr	r3, [pc, #324]	; (6970 <main+0x4c4>)
    682c:	4798      	blx	r3
			valve_close = false;
    682e:	4a5e      	ldr	r2, [pc, #376]	; (69a8 <main+0x4fc>)
    6830:	2300      	movs	r3, #0
    6832:	7013      	strb	r3, [r2, #0]
			configure_pin(VALVE_OPEN_PORT,VALVE_OPEN_ADR,VALVE_OPEN_PIN,false);
    6834:	2300      	movs	r3, #0
    6836:	2200      	movs	r2, #0
    6838:	2105      	movs	r1, #5
    683a:	2000      	movs	r0, #0
    683c:	4c53      	ldr	r4, [pc, #332]	; (698c <main+0x4e0>)
    683e:	47a0      	blx	r4
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,true);
    6840:	2301      	movs	r3, #1
    6842:	2201      	movs	r2, #1
    6844:	2105      	movs	r1, #5
    6846:	2000      	movs	r0, #0
    6848:	4c50      	ldr	r4, [pc, #320]	; (698c <main+0x4e0>)
    684a:	47a0      	blx	r4
			update_all_ports();
    684c:	4b46      	ldr	r3, [pc, #280]	; (6968 <main+0x4bc>)
    684e:	4798      	blx	r3
			delay_ms(300);
    6850:	2000      	movs	r0, #0
    6852:	4b4f      	ldr	r3, [pc, #316]	; (6990 <main+0x4e4>)
    6854:	4798      	blx	r3
    6856:	0003      	movs	r3, r0
    6858:	613b      	str	r3, [r7, #16]
    685a:	2300      	movs	r3, #0
    685c:	617b      	str	r3, [r7, #20]
    685e:	4c4d      	ldr	r4, [pc, #308]	; (6994 <main+0x4e8>)
    6860:	2296      	movs	r2, #150	; 0x96
    6862:	0052      	lsls	r2, r2, #1
    6864:	2300      	movs	r3, #0
    6866:	6938      	ldr	r0, [r7, #16]
    6868:	6979      	ldr	r1, [r7, #20]
    686a:	47a0      	blx	r4
    686c:	0003      	movs	r3, r0
    686e:	000c      	movs	r4, r1
    6870:	0019      	movs	r1, r3
    6872:	0022      	movs	r2, r4
    6874:	4b48      	ldr	r3, [pc, #288]	; (6998 <main+0x4ec>)
    6876:	2400      	movs	r4, #0
    6878:	18c9      	adds	r1, r1, r3
    687a:	4162      	adcs	r2, r4
    687c:	0008      	movs	r0, r1
    687e:	0011      	movs	r1, r2
    6880:	4c46      	ldr	r4, [pc, #280]	; (699c <main+0x4f0>)
    6882:	4a47      	ldr	r2, [pc, #284]	; (69a0 <main+0x4f4>)
    6884:	2300      	movs	r3, #0
    6886:	47a0      	blx	r4
    6888:	0003      	movs	r3, r0
    688a:	000c      	movs	r4, r1
    688c:	0018      	movs	r0, r3
    688e:	4b45      	ldr	r3, [pc, #276]	; (69a4 <main+0x4f8>)
    6890:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    6892:	2300      	movs	r3, #0
    6894:	2201      	movs	r2, #1
    6896:	2105      	movs	r1, #5
    6898:	2000      	movs	r0, #0
    689a:	4c3c      	ldr	r4, [pc, #240]	; (698c <main+0x4e0>)
    689c:	47a0      	blx	r4
			update_all_ports();
    689e:	4b32      	ldr	r3, [pc, #200]	; (6968 <main+0x4bc>)
    68a0:	4798      	blx	r3
			delay_ms(4000);
    68a2:	2000      	movs	r0, #0
    68a4:	4b3a      	ldr	r3, [pc, #232]	; (6990 <main+0x4e4>)
    68a6:	4798      	blx	r3
    68a8:	0003      	movs	r3, r0
    68aa:	60bb      	str	r3, [r7, #8]
    68ac:	2300      	movs	r3, #0
    68ae:	60fb      	str	r3, [r7, #12]
    68b0:	4c38      	ldr	r4, [pc, #224]	; (6994 <main+0x4e8>)
    68b2:	22fa      	movs	r2, #250	; 0xfa
    68b4:	0112      	lsls	r2, r2, #4
    68b6:	2300      	movs	r3, #0
    68b8:	68b8      	ldr	r0, [r7, #8]
    68ba:	68f9      	ldr	r1, [r7, #12]
    68bc:	47a0      	blx	r4
    68be:	0003      	movs	r3, r0
    68c0:	000c      	movs	r4, r1
    68c2:	0019      	movs	r1, r3
    68c4:	0022      	movs	r2, r4
    68c6:	4b34      	ldr	r3, [pc, #208]	; (6998 <main+0x4ec>)
    68c8:	2400      	movs	r4, #0
    68ca:	18c9      	adds	r1, r1, r3
    68cc:	4162      	adcs	r2, r4
    68ce:	0008      	movs	r0, r1
    68d0:	0011      	movs	r1, r2
    68d2:	4c32      	ldr	r4, [pc, #200]	; (699c <main+0x4f0>)
    68d4:	4a32      	ldr	r2, [pc, #200]	; (69a0 <main+0x4f4>)
    68d6:	2300      	movs	r3, #0
    68d8:	47a0      	blx	r4
    68da:	0003      	movs	r3, r0
    68dc:	000c      	movs	r4, r1
    68de:	0018      	movs	r0, r3
    68e0:	4b30      	ldr	r3, [pc, #192]	; (69a4 <main+0x4f8>)
    68e2:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,true);
    68e4:	2301      	movs	r3, #1
    68e6:	2201      	movs	r2, #1
    68e8:	2105      	movs	r1, #5
    68ea:	2000      	movs	r0, #0
    68ec:	4c27      	ldr	r4, [pc, #156]	; (698c <main+0x4e0>)
    68ee:	47a0      	blx	r4
			update_all_ports();
    68f0:	4b1d      	ldr	r3, [pc, #116]	; (6968 <main+0x4bc>)
    68f2:	4798      	blx	r3
			delay_ms(300);
    68f4:	2000      	movs	r0, #0
    68f6:	4b26      	ldr	r3, [pc, #152]	; (6990 <main+0x4e4>)
    68f8:	4798      	blx	r3
    68fa:	0003      	movs	r3, r0
    68fc:	603b      	str	r3, [r7, #0]
    68fe:	2300      	movs	r3, #0
    6900:	607b      	str	r3, [r7, #4]
    6902:	4c24      	ldr	r4, [pc, #144]	; (6994 <main+0x4e8>)
    6904:	2296      	movs	r2, #150	; 0x96
    6906:	0052      	lsls	r2, r2, #1
    6908:	2300      	movs	r3, #0
    690a:	6838      	ldr	r0, [r7, #0]
    690c:	6879      	ldr	r1, [r7, #4]
    690e:	47a0      	blx	r4
    6910:	0003      	movs	r3, r0
    6912:	000c      	movs	r4, r1
    6914:	0019      	movs	r1, r3
    6916:	0022      	movs	r2, r4
    6918:	4b1f      	ldr	r3, [pc, #124]	; (6998 <main+0x4ec>)
    691a:	2400      	movs	r4, #0
    691c:	18c9      	adds	r1, r1, r3
    691e:	4162      	adcs	r2, r4
    6920:	0008      	movs	r0, r1
    6922:	0011      	movs	r1, r2
    6924:	4c1d      	ldr	r4, [pc, #116]	; (699c <main+0x4f0>)
    6926:	4a1e      	ldr	r2, [pc, #120]	; (69a0 <main+0x4f4>)
    6928:	2300      	movs	r3, #0
    692a:	47a0      	blx	r4
    692c:	0003      	movs	r3, r0
    692e:	000c      	movs	r4, r1
    6930:	0018      	movs	r0, r3
    6932:	4b1c      	ldr	r3, [pc, #112]	; (69a4 <main+0x4f8>)
    6934:	4798      	blx	r3
			configure_pin(VALVE_CLOSE_PORT,VALVE_CLOSE_ADR,VALVE_CLOSE_PIN,false);
    6936:	2300      	movs	r3, #0
    6938:	2201      	movs	r2, #1
    693a:	2105      	movs	r1, #5
    693c:	2000      	movs	r0, #0
    693e:	4c13      	ldr	r4, [pc, #76]	; (698c <main+0x4e0>)
    6940:	47a0      	blx	r4
			update_all_ports();
    6942:	4b09      	ldr	r3, [pc, #36]	; (6968 <main+0x4bc>)
    6944:	4798      	blx	r3
			system_interrupt_enable_global();
    6946:	4b0f      	ldr	r3, [pc, #60]	; (6984 <main+0x4d8>)
    6948:	4798      	blx	r3
		}
		
		if (should_check)
    694a:	4b18      	ldr	r3, [pc, #96]	; (69ac <main+0x500>)
    694c:	781b      	ldrb	r3, [r3, #0]
    694e:	2b00      	cmp	r3, #0
    6950:	d100      	bne.n	6954 <main+0x4a8>
    6952:	e63e      	b.n	65d2 <main+0x126>
		{
			should_check = false;
    6954:	4a15      	ldr	r2, [pc, #84]	; (69ac <main+0x500>)
    6956:	2300      	movs	r3, #0
    6958:	7013      	strb	r3, [r2, #0]
			mcp23017_check_all();
    695a:	4b15      	ldr	r3, [pc, #84]	; (69b0 <main+0x504>)
    695c:	4798      	blx	r3
		}
	}
    695e:	e638      	b.n	65d2 <main+0x126>
    6960:	200003c1 	.word	0x200003c1
    6964:	00004f39 	.word	0x00004f39
    6968:	000032dd 	.word	0x000032dd
    696c:	200003c0 	.word	0x200003c0
    6970:	00006491 	.word	0x00006491
    6974:	0000a098 	.word	0x0000a098
    6978:	0000202d 	.word	0x0000202d
    697c:	00004665 	.word	0x00004665
    6980:	00003c51 	.word	0x00003c51
    6984:	00006475 	.word	0x00006475
    6988:	20000283 	.word	0x20000283
    698c:	00003e89 	.word	0x00003e89
    6990:	00005e91 	.word	0x00005e91
    6994:	00006ce1 	.word	0x00006ce1
    6998:	00001b57 	.word	0x00001b57
    699c:	00006ca1 	.word	0x00006ca1
    69a0:	00001b58 	.word	0x00001b58
    69a4:	20000001 	.word	0x20000001
    69a8:	20000280 	.word	0x20000280
    69ac:	200003d0 	.word	0x200003d0
    69b0:	00003f45 	.word	0x00003f45

000069b4 <__aeabi_uidiv>:
    69b4:	2200      	movs	r2, #0
    69b6:	0843      	lsrs	r3, r0, #1
    69b8:	428b      	cmp	r3, r1
    69ba:	d374      	bcc.n	6aa6 <__aeabi_uidiv+0xf2>
    69bc:	0903      	lsrs	r3, r0, #4
    69be:	428b      	cmp	r3, r1
    69c0:	d35f      	bcc.n	6a82 <__aeabi_uidiv+0xce>
    69c2:	0a03      	lsrs	r3, r0, #8
    69c4:	428b      	cmp	r3, r1
    69c6:	d344      	bcc.n	6a52 <__aeabi_uidiv+0x9e>
    69c8:	0b03      	lsrs	r3, r0, #12
    69ca:	428b      	cmp	r3, r1
    69cc:	d328      	bcc.n	6a20 <__aeabi_uidiv+0x6c>
    69ce:	0c03      	lsrs	r3, r0, #16
    69d0:	428b      	cmp	r3, r1
    69d2:	d30d      	bcc.n	69f0 <__aeabi_uidiv+0x3c>
    69d4:	22ff      	movs	r2, #255	; 0xff
    69d6:	0209      	lsls	r1, r1, #8
    69d8:	ba12      	rev	r2, r2
    69da:	0c03      	lsrs	r3, r0, #16
    69dc:	428b      	cmp	r3, r1
    69de:	d302      	bcc.n	69e6 <__aeabi_uidiv+0x32>
    69e0:	1212      	asrs	r2, r2, #8
    69e2:	0209      	lsls	r1, r1, #8
    69e4:	d065      	beq.n	6ab2 <__aeabi_uidiv+0xfe>
    69e6:	0b03      	lsrs	r3, r0, #12
    69e8:	428b      	cmp	r3, r1
    69ea:	d319      	bcc.n	6a20 <__aeabi_uidiv+0x6c>
    69ec:	e000      	b.n	69f0 <__aeabi_uidiv+0x3c>
    69ee:	0a09      	lsrs	r1, r1, #8
    69f0:	0bc3      	lsrs	r3, r0, #15
    69f2:	428b      	cmp	r3, r1
    69f4:	d301      	bcc.n	69fa <__aeabi_uidiv+0x46>
    69f6:	03cb      	lsls	r3, r1, #15
    69f8:	1ac0      	subs	r0, r0, r3
    69fa:	4152      	adcs	r2, r2
    69fc:	0b83      	lsrs	r3, r0, #14
    69fe:	428b      	cmp	r3, r1
    6a00:	d301      	bcc.n	6a06 <__aeabi_uidiv+0x52>
    6a02:	038b      	lsls	r3, r1, #14
    6a04:	1ac0      	subs	r0, r0, r3
    6a06:	4152      	adcs	r2, r2
    6a08:	0b43      	lsrs	r3, r0, #13
    6a0a:	428b      	cmp	r3, r1
    6a0c:	d301      	bcc.n	6a12 <__aeabi_uidiv+0x5e>
    6a0e:	034b      	lsls	r3, r1, #13
    6a10:	1ac0      	subs	r0, r0, r3
    6a12:	4152      	adcs	r2, r2
    6a14:	0b03      	lsrs	r3, r0, #12
    6a16:	428b      	cmp	r3, r1
    6a18:	d301      	bcc.n	6a1e <__aeabi_uidiv+0x6a>
    6a1a:	030b      	lsls	r3, r1, #12
    6a1c:	1ac0      	subs	r0, r0, r3
    6a1e:	4152      	adcs	r2, r2
    6a20:	0ac3      	lsrs	r3, r0, #11
    6a22:	428b      	cmp	r3, r1
    6a24:	d301      	bcc.n	6a2a <__aeabi_uidiv+0x76>
    6a26:	02cb      	lsls	r3, r1, #11
    6a28:	1ac0      	subs	r0, r0, r3
    6a2a:	4152      	adcs	r2, r2
    6a2c:	0a83      	lsrs	r3, r0, #10
    6a2e:	428b      	cmp	r3, r1
    6a30:	d301      	bcc.n	6a36 <__aeabi_uidiv+0x82>
    6a32:	028b      	lsls	r3, r1, #10
    6a34:	1ac0      	subs	r0, r0, r3
    6a36:	4152      	adcs	r2, r2
    6a38:	0a43      	lsrs	r3, r0, #9
    6a3a:	428b      	cmp	r3, r1
    6a3c:	d301      	bcc.n	6a42 <__aeabi_uidiv+0x8e>
    6a3e:	024b      	lsls	r3, r1, #9
    6a40:	1ac0      	subs	r0, r0, r3
    6a42:	4152      	adcs	r2, r2
    6a44:	0a03      	lsrs	r3, r0, #8
    6a46:	428b      	cmp	r3, r1
    6a48:	d301      	bcc.n	6a4e <__aeabi_uidiv+0x9a>
    6a4a:	020b      	lsls	r3, r1, #8
    6a4c:	1ac0      	subs	r0, r0, r3
    6a4e:	4152      	adcs	r2, r2
    6a50:	d2cd      	bcs.n	69ee <__aeabi_uidiv+0x3a>
    6a52:	09c3      	lsrs	r3, r0, #7
    6a54:	428b      	cmp	r3, r1
    6a56:	d301      	bcc.n	6a5c <__aeabi_uidiv+0xa8>
    6a58:	01cb      	lsls	r3, r1, #7
    6a5a:	1ac0      	subs	r0, r0, r3
    6a5c:	4152      	adcs	r2, r2
    6a5e:	0983      	lsrs	r3, r0, #6
    6a60:	428b      	cmp	r3, r1
    6a62:	d301      	bcc.n	6a68 <__aeabi_uidiv+0xb4>
    6a64:	018b      	lsls	r3, r1, #6
    6a66:	1ac0      	subs	r0, r0, r3
    6a68:	4152      	adcs	r2, r2
    6a6a:	0943      	lsrs	r3, r0, #5
    6a6c:	428b      	cmp	r3, r1
    6a6e:	d301      	bcc.n	6a74 <__aeabi_uidiv+0xc0>
    6a70:	014b      	lsls	r3, r1, #5
    6a72:	1ac0      	subs	r0, r0, r3
    6a74:	4152      	adcs	r2, r2
    6a76:	0903      	lsrs	r3, r0, #4
    6a78:	428b      	cmp	r3, r1
    6a7a:	d301      	bcc.n	6a80 <__aeabi_uidiv+0xcc>
    6a7c:	010b      	lsls	r3, r1, #4
    6a7e:	1ac0      	subs	r0, r0, r3
    6a80:	4152      	adcs	r2, r2
    6a82:	08c3      	lsrs	r3, r0, #3
    6a84:	428b      	cmp	r3, r1
    6a86:	d301      	bcc.n	6a8c <__aeabi_uidiv+0xd8>
    6a88:	00cb      	lsls	r3, r1, #3
    6a8a:	1ac0      	subs	r0, r0, r3
    6a8c:	4152      	adcs	r2, r2
    6a8e:	0883      	lsrs	r3, r0, #2
    6a90:	428b      	cmp	r3, r1
    6a92:	d301      	bcc.n	6a98 <__aeabi_uidiv+0xe4>
    6a94:	008b      	lsls	r3, r1, #2
    6a96:	1ac0      	subs	r0, r0, r3
    6a98:	4152      	adcs	r2, r2
    6a9a:	0843      	lsrs	r3, r0, #1
    6a9c:	428b      	cmp	r3, r1
    6a9e:	d301      	bcc.n	6aa4 <__aeabi_uidiv+0xf0>
    6aa0:	004b      	lsls	r3, r1, #1
    6aa2:	1ac0      	subs	r0, r0, r3
    6aa4:	4152      	adcs	r2, r2
    6aa6:	1a41      	subs	r1, r0, r1
    6aa8:	d200      	bcs.n	6aac <__aeabi_uidiv+0xf8>
    6aaa:	4601      	mov	r1, r0
    6aac:	4152      	adcs	r2, r2
    6aae:	4610      	mov	r0, r2
    6ab0:	4770      	bx	lr
    6ab2:	e7ff      	b.n	6ab4 <__aeabi_uidiv+0x100>
    6ab4:	b501      	push	{r0, lr}
    6ab6:	2000      	movs	r0, #0
    6ab8:	f000 f8f0 	bl	6c9c <__aeabi_idiv0>
    6abc:	bd02      	pop	{r1, pc}
    6abe:	46c0      	nop			; (mov r8, r8)

00006ac0 <__aeabi_uidivmod>:
    6ac0:	2900      	cmp	r1, #0
    6ac2:	d0f7      	beq.n	6ab4 <__aeabi_uidiv+0x100>
    6ac4:	e776      	b.n	69b4 <__aeabi_uidiv>
    6ac6:	4770      	bx	lr

00006ac8 <__aeabi_idiv>:
    6ac8:	4603      	mov	r3, r0
    6aca:	430b      	orrs	r3, r1
    6acc:	d47f      	bmi.n	6bce <__aeabi_idiv+0x106>
    6ace:	2200      	movs	r2, #0
    6ad0:	0843      	lsrs	r3, r0, #1
    6ad2:	428b      	cmp	r3, r1
    6ad4:	d374      	bcc.n	6bc0 <__aeabi_idiv+0xf8>
    6ad6:	0903      	lsrs	r3, r0, #4
    6ad8:	428b      	cmp	r3, r1
    6ada:	d35f      	bcc.n	6b9c <__aeabi_idiv+0xd4>
    6adc:	0a03      	lsrs	r3, r0, #8
    6ade:	428b      	cmp	r3, r1
    6ae0:	d344      	bcc.n	6b6c <__aeabi_idiv+0xa4>
    6ae2:	0b03      	lsrs	r3, r0, #12
    6ae4:	428b      	cmp	r3, r1
    6ae6:	d328      	bcc.n	6b3a <__aeabi_idiv+0x72>
    6ae8:	0c03      	lsrs	r3, r0, #16
    6aea:	428b      	cmp	r3, r1
    6aec:	d30d      	bcc.n	6b0a <__aeabi_idiv+0x42>
    6aee:	22ff      	movs	r2, #255	; 0xff
    6af0:	0209      	lsls	r1, r1, #8
    6af2:	ba12      	rev	r2, r2
    6af4:	0c03      	lsrs	r3, r0, #16
    6af6:	428b      	cmp	r3, r1
    6af8:	d302      	bcc.n	6b00 <__aeabi_idiv+0x38>
    6afa:	1212      	asrs	r2, r2, #8
    6afc:	0209      	lsls	r1, r1, #8
    6afe:	d065      	beq.n	6bcc <__aeabi_idiv+0x104>
    6b00:	0b03      	lsrs	r3, r0, #12
    6b02:	428b      	cmp	r3, r1
    6b04:	d319      	bcc.n	6b3a <__aeabi_idiv+0x72>
    6b06:	e000      	b.n	6b0a <__aeabi_idiv+0x42>
    6b08:	0a09      	lsrs	r1, r1, #8
    6b0a:	0bc3      	lsrs	r3, r0, #15
    6b0c:	428b      	cmp	r3, r1
    6b0e:	d301      	bcc.n	6b14 <__aeabi_idiv+0x4c>
    6b10:	03cb      	lsls	r3, r1, #15
    6b12:	1ac0      	subs	r0, r0, r3
    6b14:	4152      	adcs	r2, r2
    6b16:	0b83      	lsrs	r3, r0, #14
    6b18:	428b      	cmp	r3, r1
    6b1a:	d301      	bcc.n	6b20 <__aeabi_idiv+0x58>
    6b1c:	038b      	lsls	r3, r1, #14
    6b1e:	1ac0      	subs	r0, r0, r3
    6b20:	4152      	adcs	r2, r2
    6b22:	0b43      	lsrs	r3, r0, #13
    6b24:	428b      	cmp	r3, r1
    6b26:	d301      	bcc.n	6b2c <__aeabi_idiv+0x64>
    6b28:	034b      	lsls	r3, r1, #13
    6b2a:	1ac0      	subs	r0, r0, r3
    6b2c:	4152      	adcs	r2, r2
    6b2e:	0b03      	lsrs	r3, r0, #12
    6b30:	428b      	cmp	r3, r1
    6b32:	d301      	bcc.n	6b38 <__aeabi_idiv+0x70>
    6b34:	030b      	lsls	r3, r1, #12
    6b36:	1ac0      	subs	r0, r0, r3
    6b38:	4152      	adcs	r2, r2
    6b3a:	0ac3      	lsrs	r3, r0, #11
    6b3c:	428b      	cmp	r3, r1
    6b3e:	d301      	bcc.n	6b44 <__aeabi_idiv+0x7c>
    6b40:	02cb      	lsls	r3, r1, #11
    6b42:	1ac0      	subs	r0, r0, r3
    6b44:	4152      	adcs	r2, r2
    6b46:	0a83      	lsrs	r3, r0, #10
    6b48:	428b      	cmp	r3, r1
    6b4a:	d301      	bcc.n	6b50 <__aeabi_idiv+0x88>
    6b4c:	028b      	lsls	r3, r1, #10
    6b4e:	1ac0      	subs	r0, r0, r3
    6b50:	4152      	adcs	r2, r2
    6b52:	0a43      	lsrs	r3, r0, #9
    6b54:	428b      	cmp	r3, r1
    6b56:	d301      	bcc.n	6b5c <__aeabi_idiv+0x94>
    6b58:	024b      	lsls	r3, r1, #9
    6b5a:	1ac0      	subs	r0, r0, r3
    6b5c:	4152      	adcs	r2, r2
    6b5e:	0a03      	lsrs	r3, r0, #8
    6b60:	428b      	cmp	r3, r1
    6b62:	d301      	bcc.n	6b68 <__aeabi_idiv+0xa0>
    6b64:	020b      	lsls	r3, r1, #8
    6b66:	1ac0      	subs	r0, r0, r3
    6b68:	4152      	adcs	r2, r2
    6b6a:	d2cd      	bcs.n	6b08 <__aeabi_idiv+0x40>
    6b6c:	09c3      	lsrs	r3, r0, #7
    6b6e:	428b      	cmp	r3, r1
    6b70:	d301      	bcc.n	6b76 <__aeabi_idiv+0xae>
    6b72:	01cb      	lsls	r3, r1, #7
    6b74:	1ac0      	subs	r0, r0, r3
    6b76:	4152      	adcs	r2, r2
    6b78:	0983      	lsrs	r3, r0, #6
    6b7a:	428b      	cmp	r3, r1
    6b7c:	d301      	bcc.n	6b82 <__aeabi_idiv+0xba>
    6b7e:	018b      	lsls	r3, r1, #6
    6b80:	1ac0      	subs	r0, r0, r3
    6b82:	4152      	adcs	r2, r2
    6b84:	0943      	lsrs	r3, r0, #5
    6b86:	428b      	cmp	r3, r1
    6b88:	d301      	bcc.n	6b8e <__aeabi_idiv+0xc6>
    6b8a:	014b      	lsls	r3, r1, #5
    6b8c:	1ac0      	subs	r0, r0, r3
    6b8e:	4152      	adcs	r2, r2
    6b90:	0903      	lsrs	r3, r0, #4
    6b92:	428b      	cmp	r3, r1
    6b94:	d301      	bcc.n	6b9a <__aeabi_idiv+0xd2>
    6b96:	010b      	lsls	r3, r1, #4
    6b98:	1ac0      	subs	r0, r0, r3
    6b9a:	4152      	adcs	r2, r2
    6b9c:	08c3      	lsrs	r3, r0, #3
    6b9e:	428b      	cmp	r3, r1
    6ba0:	d301      	bcc.n	6ba6 <__aeabi_idiv+0xde>
    6ba2:	00cb      	lsls	r3, r1, #3
    6ba4:	1ac0      	subs	r0, r0, r3
    6ba6:	4152      	adcs	r2, r2
    6ba8:	0883      	lsrs	r3, r0, #2
    6baa:	428b      	cmp	r3, r1
    6bac:	d301      	bcc.n	6bb2 <__aeabi_idiv+0xea>
    6bae:	008b      	lsls	r3, r1, #2
    6bb0:	1ac0      	subs	r0, r0, r3
    6bb2:	4152      	adcs	r2, r2
    6bb4:	0843      	lsrs	r3, r0, #1
    6bb6:	428b      	cmp	r3, r1
    6bb8:	d301      	bcc.n	6bbe <__aeabi_idiv+0xf6>
    6bba:	004b      	lsls	r3, r1, #1
    6bbc:	1ac0      	subs	r0, r0, r3
    6bbe:	4152      	adcs	r2, r2
    6bc0:	1a41      	subs	r1, r0, r1
    6bc2:	d200      	bcs.n	6bc6 <__aeabi_idiv+0xfe>
    6bc4:	4601      	mov	r1, r0
    6bc6:	4152      	adcs	r2, r2
    6bc8:	4610      	mov	r0, r2
    6bca:	4770      	bx	lr
    6bcc:	e05d      	b.n	6c8a <__aeabi_idiv+0x1c2>
    6bce:	0fca      	lsrs	r2, r1, #31
    6bd0:	d000      	beq.n	6bd4 <__aeabi_idiv+0x10c>
    6bd2:	4249      	negs	r1, r1
    6bd4:	1003      	asrs	r3, r0, #32
    6bd6:	d300      	bcc.n	6bda <__aeabi_idiv+0x112>
    6bd8:	4240      	negs	r0, r0
    6bda:	4053      	eors	r3, r2
    6bdc:	2200      	movs	r2, #0
    6bde:	469c      	mov	ip, r3
    6be0:	0903      	lsrs	r3, r0, #4
    6be2:	428b      	cmp	r3, r1
    6be4:	d32d      	bcc.n	6c42 <__aeabi_idiv+0x17a>
    6be6:	0a03      	lsrs	r3, r0, #8
    6be8:	428b      	cmp	r3, r1
    6bea:	d312      	bcc.n	6c12 <__aeabi_idiv+0x14a>
    6bec:	22fc      	movs	r2, #252	; 0xfc
    6bee:	0189      	lsls	r1, r1, #6
    6bf0:	ba12      	rev	r2, r2
    6bf2:	0a03      	lsrs	r3, r0, #8
    6bf4:	428b      	cmp	r3, r1
    6bf6:	d30c      	bcc.n	6c12 <__aeabi_idiv+0x14a>
    6bf8:	0189      	lsls	r1, r1, #6
    6bfa:	1192      	asrs	r2, r2, #6
    6bfc:	428b      	cmp	r3, r1
    6bfe:	d308      	bcc.n	6c12 <__aeabi_idiv+0x14a>
    6c00:	0189      	lsls	r1, r1, #6
    6c02:	1192      	asrs	r2, r2, #6
    6c04:	428b      	cmp	r3, r1
    6c06:	d304      	bcc.n	6c12 <__aeabi_idiv+0x14a>
    6c08:	0189      	lsls	r1, r1, #6
    6c0a:	d03a      	beq.n	6c82 <__aeabi_idiv+0x1ba>
    6c0c:	1192      	asrs	r2, r2, #6
    6c0e:	e000      	b.n	6c12 <__aeabi_idiv+0x14a>
    6c10:	0989      	lsrs	r1, r1, #6
    6c12:	09c3      	lsrs	r3, r0, #7
    6c14:	428b      	cmp	r3, r1
    6c16:	d301      	bcc.n	6c1c <__aeabi_idiv+0x154>
    6c18:	01cb      	lsls	r3, r1, #7
    6c1a:	1ac0      	subs	r0, r0, r3
    6c1c:	4152      	adcs	r2, r2
    6c1e:	0983      	lsrs	r3, r0, #6
    6c20:	428b      	cmp	r3, r1
    6c22:	d301      	bcc.n	6c28 <__aeabi_idiv+0x160>
    6c24:	018b      	lsls	r3, r1, #6
    6c26:	1ac0      	subs	r0, r0, r3
    6c28:	4152      	adcs	r2, r2
    6c2a:	0943      	lsrs	r3, r0, #5
    6c2c:	428b      	cmp	r3, r1
    6c2e:	d301      	bcc.n	6c34 <__aeabi_idiv+0x16c>
    6c30:	014b      	lsls	r3, r1, #5
    6c32:	1ac0      	subs	r0, r0, r3
    6c34:	4152      	adcs	r2, r2
    6c36:	0903      	lsrs	r3, r0, #4
    6c38:	428b      	cmp	r3, r1
    6c3a:	d301      	bcc.n	6c40 <__aeabi_idiv+0x178>
    6c3c:	010b      	lsls	r3, r1, #4
    6c3e:	1ac0      	subs	r0, r0, r3
    6c40:	4152      	adcs	r2, r2
    6c42:	08c3      	lsrs	r3, r0, #3
    6c44:	428b      	cmp	r3, r1
    6c46:	d301      	bcc.n	6c4c <__aeabi_idiv+0x184>
    6c48:	00cb      	lsls	r3, r1, #3
    6c4a:	1ac0      	subs	r0, r0, r3
    6c4c:	4152      	adcs	r2, r2
    6c4e:	0883      	lsrs	r3, r0, #2
    6c50:	428b      	cmp	r3, r1
    6c52:	d301      	bcc.n	6c58 <__aeabi_idiv+0x190>
    6c54:	008b      	lsls	r3, r1, #2
    6c56:	1ac0      	subs	r0, r0, r3
    6c58:	4152      	adcs	r2, r2
    6c5a:	d2d9      	bcs.n	6c10 <__aeabi_idiv+0x148>
    6c5c:	0843      	lsrs	r3, r0, #1
    6c5e:	428b      	cmp	r3, r1
    6c60:	d301      	bcc.n	6c66 <__aeabi_idiv+0x19e>
    6c62:	004b      	lsls	r3, r1, #1
    6c64:	1ac0      	subs	r0, r0, r3
    6c66:	4152      	adcs	r2, r2
    6c68:	1a41      	subs	r1, r0, r1
    6c6a:	d200      	bcs.n	6c6e <__aeabi_idiv+0x1a6>
    6c6c:	4601      	mov	r1, r0
    6c6e:	4663      	mov	r3, ip
    6c70:	4152      	adcs	r2, r2
    6c72:	105b      	asrs	r3, r3, #1
    6c74:	4610      	mov	r0, r2
    6c76:	d301      	bcc.n	6c7c <__aeabi_idiv+0x1b4>
    6c78:	4240      	negs	r0, r0
    6c7a:	2b00      	cmp	r3, #0
    6c7c:	d500      	bpl.n	6c80 <__aeabi_idiv+0x1b8>
    6c7e:	4249      	negs	r1, r1
    6c80:	4770      	bx	lr
    6c82:	4663      	mov	r3, ip
    6c84:	105b      	asrs	r3, r3, #1
    6c86:	d300      	bcc.n	6c8a <__aeabi_idiv+0x1c2>
    6c88:	4240      	negs	r0, r0
    6c8a:	b501      	push	{r0, lr}
    6c8c:	2000      	movs	r0, #0
    6c8e:	f000 f805 	bl	6c9c <__aeabi_idiv0>
    6c92:	bd02      	pop	{r1, pc}

00006c94 <__aeabi_idivmod>:
    6c94:	2900      	cmp	r1, #0
    6c96:	d0f8      	beq.n	6c8a <__aeabi_idiv+0x1c2>
    6c98:	e716      	b.n	6ac8 <__aeabi_idiv>
    6c9a:	4770      	bx	lr

00006c9c <__aeabi_idiv0>:
    6c9c:	4770      	bx	lr
    6c9e:	46c0      	nop			; (mov r8, r8)

00006ca0 <__aeabi_uldivmod>:
    6ca0:	2b00      	cmp	r3, #0
    6ca2:	d111      	bne.n	6cc8 <__aeabi_uldivmod+0x28>
    6ca4:	2a00      	cmp	r2, #0
    6ca6:	d10f      	bne.n	6cc8 <__aeabi_uldivmod+0x28>
    6ca8:	2900      	cmp	r1, #0
    6caa:	d100      	bne.n	6cae <__aeabi_uldivmod+0xe>
    6cac:	2800      	cmp	r0, #0
    6cae:	d002      	beq.n	6cb6 <__aeabi_uldivmod+0x16>
    6cb0:	2100      	movs	r1, #0
    6cb2:	43c9      	mvns	r1, r1
    6cb4:	1c08      	adds	r0, r1, #0
    6cb6:	b407      	push	{r0, r1, r2}
    6cb8:	4802      	ldr	r0, [pc, #8]	; (6cc4 <__aeabi_uldivmod+0x24>)
    6cba:	a102      	add	r1, pc, #8	; (adr r1, 6cc4 <__aeabi_uldivmod+0x24>)
    6cbc:	1840      	adds	r0, r0, r1
    6cbe:	9002      	str	r0, [sp, #8]
    6cc0:	bd03      	pop	{r0, r1, pc}
    6cc2:	46c0      	nop			; (mov r8, r8)
    6cc4:	ffffffd9 	.word	0xffffffd9
    6cc8:	b403      	push	{r0, r1}
    6cca:	4668      	mov	r0, sp
    6ccc:	b501      	push	{r0, lr}
    6cce:	9802      	ldr	r0, [sp, #8]
    6cd0:	f000 f832 	bl	6d38 <__udivmoddi4>
    6cd4:	9b01      	ldr	r3, [sp, #4]
    6cd6:	469e      	mov	lr, r3
    6cd8:	b002      	add	sp, #8
    6cda:	bc0c      	pop	{r2, r3}
    6cdc:	4770      	bx	lr
    6cde:	46c0      	nop			; (mov r8, r8)

00006ce0 <__aeabi_lmul>:
    6ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ce2:	464f      	mov	r7, r9
    6ce4:	4646      	mov	r6, r8
    6ce6:	b4c0      	push	{r6, r7}
    6ce8:	0416      	lsls	r6, r2, #16
    6cea:	0c36      	lsrs	r6, r6, #16
    6cec:	4699      	mov	r9, r3
    6cee:	0033      	movs	r3, r6
    6cf0:	0405      	lsls	r5, r0, #16
    6cf2:	0c2c      	lsrs	r4, r5, #16
    6cf4:	0c07      	lsrs	r7, r0, #16
    6cf6:	0c15      	lsrs	r5, r2, #16
    6cf8:	4363      	muls	r3, r4
    6cfa:	437e      	muls	r6, r7
    6cfc:	436f      	muls	r7, r5
    6cfe:	4365      	muls	r5, r4
    6d00:	0c1c      	lsrs	r4, r3, #16
    6d02:	19ad      	adds	r5, r5, r6
    6d04:	1964      	adds	r4, r4, r5
    6d06:	469c      	mov	ip, r3
    6d08:	42a6      	cmp	r6, r4
    6d0a:	d903      	bls.n	6d14 <__aeabi_lmul+0x34>
    6d0c:	2380      	movs	r3, #128	; 0x80
    6d0e:	025b      	lsls	r3, r3, #9
    6d10:	4698      	mov	r8, r3
    6d12:	4447      	add	r7, r8
    6d14:	4663      	mov	r3, ip
    6d16:	0c25      	lsrs	r5, r4, #16
    6d18:	19ef      	adds	r7, r5, r7
    6d1a:	041d      	lsls	r5, r3, #16
    6d1c:	464b      	mov	r3, r9
    6d1e:	434a      	muls	r2, r1
    6d20:	4343      	muls	r3, r0
    6d22:	0c2d      	lsrs	r5, r5, #16
    6d24:	0424      	lsls	r4, r4, #16
    6d26:	1964      	adds	r4, r4, r5
    6d28:	1899      	adds	r1, r3, r2
    6d2a:	19c9      	adds	r1, r1, r7
    6d2c:	0020      	movs	r0, r4
    6d2e:	bc0c      	pop	{r2, r3}
    6d30:	4690      	mov	r8, r2
    6d32:	4699      	mov	r9, r3
    6d34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d36:	46c0      	nop			; (mov r8, r8)

00006d38 <__udivmoddi4>:
    6d38:	b5f0      	push	{r4, r5, r6, r7, lr}
    6d3a:	464d      	mov	r5, r9
    6d3c:	4656      	mov	r6, sl
    6d3e:	4644      	mov	r4, r8
    6d40:	465f      	mov	r7, fp
    6d42:	b4f0      	push	{r4, r5, r6, r7}
    6d44:	4692      	mov	sl, r2
    6d46:	b083      	sub	sp, #12
    6d48:	0004      	movs	r4, r0
    6d4a:	000d      	movs	r5, r1
    6d4c:	4699      	mov	r9, r3
    6d4e:	428b      	cmp	r3, r1
    6d50:	d82f      	bhi.n	6db2 <__udivmoddi4+0x7a>
    6d52:	d02c      	beq.n	6dae <__udivmoddi4+0x76>
    6d54:	4649      	mov	r1, r9
    6d56:	4650      	mov	r0, sl
    6d58:	f001 fd4a 	bl	87f0 <__clzdi2>
    6d5c:	0029      	movs	r1, r5
    6d5e:	0006      	movs	r6, r0
    6d60:	0020      	movs	r0, r4
    6d62:	f001 fd45 	bl	87f0 <__clzdi2>
    6d66:	1a33      	subs	r3, r6, r0
    6d68:	4698      	mov	r8, r3
    6d6a:	3b20      	subs	r3, #32
    6d6c:	469b      	mov	fp, r3
    6d6e:	d500      	bpl.n	6d72 <__udivmoddi4+0x3a>
    6d70:	e074      	b.n	6e5c <__udivmoddi4+0x124>
    6d72:	4653      	mov	r3, sl
    6d74:	465a      	mov	r2, fp
    6d76:	4093      	lsls	r3, r2
    6d78:	001f      	movs	r7, r3
    6d7a:	4653      	mov	r3, sl
    6d7c:	4642      	mov	r2, r8
    6d7e:	4093      	lsls	r3, r2
    6d80:	001e      	movs	r6, r3
    6d82:	42af      	cmp	r7, r5
    6d84:	d829      	bhi.n	6dda <__udivmoddi4+0xa2>
    6d86:	d026      	beq.n	6dd6 <__udivmoddi4+0x9e>
    6d88:	465b      	mov	r3, fp
    6d8a:	1ba4      	subs	r4, r4, r6
    6d8c:	41bd      	sbcs	r5, r7
    6d8e:	2b00      	cmp	r3, #0
    6d90:	da00      	bge.n	6d94 <__udivmoddi4+0x5c>
    6d92:	e079      	b.n	6e88 <__udivmoddi4+0x150>
    6d94:	2200      	movs	r2, #0
    6d96:	2300      	movs	r3, #0
    6d98:	9200      	str	r2, [sp, #0]
    6d9a:	9301      	str	r3, [sp, #4]
    6d9c:	2301      	movs	r3, #1
    6d9e:	465a      	mov	r2, fp
    6da0:	4093      	lsls	r3, r2
    6da2:	9301      	str	r3, [sp, #4]
    6da4:	2301      	movs	r3, #1
    6da6:	4642      	mov	r2, r8
    6da8:	4093      	lsls	r3, r2
    6daa:	9300      	str	r3, [sp, #0]
    6dac:	e019      	b.n	6de2 <__udivmoddi4+0xaa>
    6dae:	4282      	cmp	r2, r0
    6db0:	d9d0      	bls.n	6d54 <__udivmoddi4+0x1c>
    6db2:	2200      	movs	r2, #0
    6db4:	2300      	movs	r3, #0
    6db6:	9200      	str	r2, [sp, #0]
    6db8:	9301      	str	r3, [sp, #4]
    6dba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6dbc:	2b00      	cmp	r3, #0
    6dbe:	d001      	beq.n	6dc4 <__udivmoddi4+0x8c>
    6dc0:	601c      	str	r4, [r3, #0]
    6dc2:	605d      	str	r5, [r3, #4]
    6dc4:	9800      	ldr	r0, [sp, #0]
    6dc6:	9901      	ldr	r1, [sp, #4]
    6dc8:	b003      	add	sp, #12
    6dca:	bc3c      	pop	{r2, r3, r4, r5}
    6dcc:	4690      	mov	r8, r2
    6dce:	4699      	mov	r9, r3
    6dd0:	46a2      	mov	sl, r4
    6dd2:	46ab      	mov	fp, r5
    6dd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6dd6:	42a3      	cmp	r3, r4
    6dd8:	d9d6      	bls.n	6d88 <__udivmoddi4+0x50>
    6dda:	2200      	movs	r2, #0
    6ddc:	2300      	movs	r3, #0
    6dde:	9200      	str	r2, [sp, #0]
    6de0:	9301      	str	r3, [sp, #4]
    6de2:	4643      	mov	r3, r8
    6de4:	2b00      	cmp	r3, #0
    6de6:	d0e8      	beq.n	6dba <__udivmoddi4+0x82>
    6de8:	07fb      	lsls	r3, r7, #31
    6dea:	0872      	lsrs	r2, r6, #1
    6dec:	431a      	orrs	r2, r3
    6dee:	4646      	mov	r6, r8
    6df0:	087b      	lsrs	r3, r7, #1
    6df2:	e00e      	b.n	6e12 <__udivmoddi4+0xda>
    6df4:	42ab      	cmp	r3, r5
    6df6:	d101      	bne.n	6dfc <__udivmoddi4+0xc4>
    6df8:	42a2      	cmp	r2, r4
    6dfa:	d80c      	bhi.n	6e16 <__udivmoddi4+0xde>
    6dfc:	1aa4      	subs	r4, r4, r2
    6dfe:	419d      	sbcs	r5, r3
    6e00:	2001      	movs	r0, #1
    6e02:	1924      	adds	r4, r4, r4
    6e04:	416d      	adcs	r5, r5
    6e06:	2100      	movs	r1, #0
    6e08:	3e01      	subs	r6, #1
    6e0a:	1824      	adds	r4, r4, r0
    6e0c:	414d      	adcs	r5, r1
    6e0e:	2e00      	cmp	r6, #0
    6e10:	d006      	beq.n	6e20 <__udivmoddi4+0xe8>
    6e12:	42ab      	cmp	r3, r5
    6e14:	d9ee      	bls.n	6df4 <__udivmoddi4+0xbc>
    6e16:	3e01      	subs	r6, #1
    6e18:	1924      	adds	r4, r4, r4
    6e1a:	416d      	adcs	r5, r5
    6e1c:	2e00      	cmp	r6, #0
    6e1e:	d1f8      	bne.n	6e12 <__udivmoddi4+0xda>
    6e20:	465b      	mov	r3, fp
    6e22:	9800      	ldr	r0, [sp, #0]
    6e24:	9901      	ldr	r1, [sp, #4]
    6e26:	1900      	adds	r0, r0, r4
    6e28:	4169      	adcs	r1, r5
    6e2a:	2b00      	cmp	r3, #0
    6e2c:	db22      	blt.n	6e74 <__udivmoddi4+0x13c>
    6e2e:	002b      	movs	r3, r5
    6e30:	465a      	mov	r2, fp
    6e32:	40d3      	lsrs	r3, r2
    6e34:	002a      	movs	r2, r5
    6e36:	4644      	mov	r4, r8
    6e38:	40e2      	lsrs	r2, r4
    6e3a:	001c      	movs	r4, r3
    6e3c:	465b      	mov	r3, fp
    6e3e:	0015      	movs	r5, r2
    6e40:	2b00      	cmp	r3, #0
    6e42:	db2c      	blt.n	6e9e <__udivmoddi4+0x166>
    6e44:	0026      	movs	r6, r4
    6e46:	409e      	lsls	r6, r3
    6e48:	0033      	movs	r3, r6
    6e4a:	0026      	movs	r6, r4
    6e4c:	4647      	mov	r7, r8
    6e4e:	40be      	lsls	r6, r7
    6e50:	0032      	movs	r2, r6
    6e52:	1a80      	subs	r0, r0, r2
    6e54:	4199      	sbcs	r1, r3
    6e56:	9000      	str	r0, [sp, #0]
    6e58:	9101      	str	r1, [sp, #4]
    6e5a:	e7ae      	b.n	6dba <__udivmoddi4+0x82>
    6e5c:	4642      	mov	r2, r8
    6e5e:	2320      	movs	r3, #32
    6e60:	1a9b      	subs	r3, r3, r2
    6e62:	4652      	mov	r2, sl
    6e64:	40da      	lsrs	r2, r3
    6e66:	4641      	mov	r1, r8
    6e68:	0013      	movs	r3, r2
    6e6a:	464a      	mov	r2, r9
    6e6c:	408a      	lsls	r2, r1
    6e6e:	0017      	movs	r7, r2
    6e70:	431f      	orrs	r7, r3
    6e72:	e782      	b.n	6d7a <__udivmoddi4+0x42>
    6e74:	4642      	mov	r2, r8
    6e76:	2320      	movs	r3, #32
    6e78:	1a9b      	subs	r3, r3, r2
    6e7a:	002a      	movs	r2, r5
    6e7c:	4646      	mov	r6, r8
    6e7e:	409a      	lsls	r2, r3
    6e80:	0023      	movs	r3, r4
    6e82:	40f3      	lsrs	r3, r6
    6e84:	4313      	orrs	r3, r2
    6e86:	e7d5      	b.n	6e34 <__udivmoddi4+0xfc>
    6e88:	4642      	mov	r2, r8
    6e8a:	2320      	movs	r3, #32
    6e8c:	2100      	movs	r1, #0
    6e8e:	1a9b      	subs	r3, r3, r2
    6e90:	2200      	movs	r2, #0
    6e92:	9100      	str	r1, [sp, #0]
    6e94:	9201      	str	r2, [sp, #4]
    6e96:	2201      	movs	r2, #1
    6e98:	40da      	lsrs	r2, r3
    6e9a:	9201      	str	r2, [sp, #4]
    6e9c:	e782      	b.n	6da4 <__udivmoddi4+0x6c>
    6e9e:	4642      	mov	r2, r8
    6ea0:	2320      	movs	r3, #32
    6ea2:	0026      	movs	r6, r4
    6ea4:	1a9b      	subs	r3, r3, r2
    6ea6:	40de      	lsrs	r6, r3
    6ea8:	002f      	movs	r7, r5
    6eaa:	46b4      	mov	ip, r6
    6eac:	4097      	lsls	r7, r2
    6eae:	4666      	mov	r6, ip
    6eb0:	003b      	movs	r3, r7
    6eb2:	4333      	orrs	r3, r6
    6eb4:	e7c9      	b.n	6e4a <__udivmoddi4+0x112>
    6eb6:	46c0      	nop			; (mov r8, r8)

00006eb8 <__aeabi_dadd>:
    6eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6eba:	4656      	mov	r6, sl
    6ebc:	465f      	mov	r7, fp
    6ebe:	464d      	mov	r5, r9
    6ec0:	4644      	mov	r4, r8
    6ec2:	b4f0      	push	{r4, r5, r6, r7}
    6ec4:	000f      	movs	r7, r1
    6ec6:	0ffd      	lsrs	r5, r7, #31
    6ec8:	46aa      	mov	sl, r5
    6eca:	0309      	lsls	r1, r1, #12
    6ecc:	007c      	lsls	r4, r7, #1
    6ece:	002e      	movs	r6, r5
    6ed0:	005f      	lsls	r7, r3, #1
    6ed2:	0f45      	lsrs	r5, r0, #29
    6ed4:	0a49      	lsrs	r1, r1, #9
    6ed6:	0d7f      	lsrs	r7, r7, #21
    6ed8:	4329      	orrs	r1, r5
    6eda:	00c5      	lsls	r5, r0, #3
    6edc:	0318      	lsls	r0, r3, #12
    6ede:	46bc      	mov	ip, r7
    6ee0:	0a40      	lsrs	r0, r0, #9
    6ee2:	0f57      	lsrs	r7, r2, #29
    6ee4:	0d64      	lsrs	r4, r4, #21
    6ee6:	0fdb      	lsrs	r3, r3, #31
    6ee8:	4338      	orrs	r0, r7
    6eea:	00d2      	lsls	r2, r2, #3
    6eec:	459a      	cmp	sl, r3
    6eee:	d100      	bne.n	6ef2 <__aeabi_dadd+0x3a>
    6ef0:	e0aa      	b.n	7048 <__aeabi_dadd+0x190>
    6ef2:	4666      	mov	r6, ip
    6ef4:	1ba6      	subs	r6, r4, r6
    6ef6:	2e00      	cmp	r6, #0
    6ef8:	dc00      	bgt.n	6efc <__aeabi_dadd+0x44>
    6efa:	e0ff      	b.n	70fc <__aeabi_dadd+0x244>
    6efc:	4663      	mov	r3, ip
    6efe:	2b00      	cmp	r3, #0
    6f00:	d139      	bne.n	6f76 <__aeabi_dadd+0xbe>
    6f02:	0003      	movs	r3, r0
    6f04:	4313      	orrs	r3, r2
    6f06:	d000      	beq.n	6f0a <__aeabi_dadd+0x52>
    6f08:	e0d9      	b.n	70be <__aeabi_dadd+0x206>
    6f0a:	076b      	lsls	r3, r5, #29
    6f0c:	d009      	beq.n	6f22 <__aeabi_dadd+0x6a>
    6f0e:	230f      	movs	r3, #15
    6f10:	402b      	ands	r3, r5
    6f12:	2b04      	cmp	r3, #4
    6f14:	d005      	beq.n	6f22 <__aeabi_dadd+0x6a>
    6f16:	1d2b      	adds	r3, r5, #4
    6f18:	42ab      	cmp	r3, r5
    6f1a:	41ad      	sbcs	r5, r5
    6f1c:	426d      	negs	r5, r5
    6f1e:	1949      	adds	r1, r1, r5
    6f20:	001d      	movs	r5, r3
    6f22:	020b      	lsls	r3, r1, #8
    6f24:	d400      	bmi.n	6f28 <__aeabi_dadd+0x70>
    6f26:	e082      	b.n	702e <__aeabi_dadd+0x176>
    6f28:	4bca      	ldr	r3, [pc, #808]	; (7254 <__aeabi_dadd+0x39c>)
    6f2a:	3401      	adds	r4, #1
    6f2c:	429c      	cmp	r4, r3
    6f2e:	d100      	bne.n	6f32 <__aeabi_dadd+0x7a>
    6f30:	e0fe      	b.n	7130 <__aeabi_dadd+0x278>
    6f32:	000a      	movs	r2, r1
    6f34:	4656      	mov	r6, sl
    6f36:	4bc8      	ldr	r3, [pc, #800]	; (7258 <__aeabi_dadd+0x3a0>)
    6f38:	08ed      	lsrs	r5, r5, #3
    6f3a:	401a      	ands	r2, r3
    6f3c:	0750      	lsls	r0, r2, #29
    6f3e:	0564      	lsls	r4, r4, #21
    6f40:	0252      	lsls	r2, r2, #9
    6f42:	4305      	orrs	r5, r0
    6f44:	0b12      	lsrs	r2, r2, #12
    6f46:	0d64      	lsrs	r4, r4, #21
    6f48:	2100      	movs	r1, #0
    6f4a:	0312      	lsls	r2, r2, #12
    6f4c:	0d0b      	lsrs	r3, r1, #20
    6f4e:	051b      	lsls	r3, r3, #20
    6f50:	0564      	lsls	r4, r4, #21
    6f52:	0b12      	lsrs	r2, r2, #12
    6f54:	431a      	orrs	r2, r3
    6f56:	0863      	lsrs	r3, r4, #1
    6f58:	4cc0      	ldr	r4, [pc, #768]	; (725c <__aeabi_dadd+0x3a4>)
    6f5a:	07f6      	lsls	r6, r6, #31
    6f5c:	4014      	ands	r4, r2
    6f5e:	431c      	orrs	r4, r3
    6f60:	0064      	lsls	r4, r4, #1
    6f62:	0864      	lsrs	r4, r4, #1
    6f64:	4334      	orrs	r4, r6
    6f66:	0028      	movs	r0, r5
    6f68:	0021      	movs	r1, r4
    6f6a:	bc3c      	pop	{r2, r3, r4, r5}
    6f6c:	4690      	mov	r8, r2
    6f6e:	4699      	mov	r9, r3
    6f70:	46a2      	mov	sl, r4
    6f72:	46ab      	mov	fp, r5
    6f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6f76:	4bb7      	ldr	r3, [pc, #732]	; (7254 <__aeabi_dadd+0x39c>)
    6f78:	429c      	cmp	r4, r3
    6f7a:	d0c6      	beq.n	6f0a <__aeabi_dadd+0x52>
    6f7c:	2380      	movs	r3, #128	; 0x80
    6f7e:	041b      	lsls	r3, r3, #16
    6f80:	4318      	orrs	r0, r3
    6f82:	2e38      	cmp	r6, #56	; 0x38
    6f84:	dd00      	ble.n	6f88 <__aeabi_dadd+0xd0>
    6f86:	e0eb      	b.n	7160 <__aeabi_dadd+0x2a8>
    6f88:	2e1f      	cmp	r6, #31
    6f8a:	dd00      	ble.n	6f8e <__aeabi_dadd+0xd6>
    6f8c:	e11e      	b.n	71cc <__aeabi_dadd+0x314>
    6f8e:	2320      	movs	r3, #32
    6f90:	1b9b      	subs	r3, r3, r6
    6f92:	469c      	mov	ip, r3
    6f94:	0003      	movs	r3, r0
    6f96:	4667      	mov	r7, ip
    6f98:	40bb      	lsls	r3, r7
    6f9a:	4698      	mov	r8, r3
    6f9c:	0013      	movs	r3, r2
    6f9e:	4647      	mov	r7, r8
    6fa0:	40f3      	lsrs	r3, r6
    6fa2:	433b      	orrs	r3, r7
    6fa4:	4667      	mov	r7, ip
    6fa6:	40ba      	lsls	r2, r7
    6fa8:	1e57      	subs	r7, r2, #1
    6faa:	41ba      	sbcs	r2, r7
    6fac:	4313      	orrs	r3, r2
    6fae:	0002      	movs	r2, r0
    6fb0:	40f2      	lsrs	r2, r6
    6fb2:	1aeb      	subs	r3, r5, r3
    6fb4:	429d      	cmp	r5, r3
    6fb6:	41b6      	sbcs	r6, r6
    6fb8:	001d      	movs	r5, r3
    6fba:	1a8a      	subs	r2, r1, r2
    6fbc:	4276      	negs	r6, r6
    6fbe:	1b91      	subs	r1, r2, r6
    6fc0:	020b      	lsls	r3, r1, #8
    6fc2:	d531      	bpl.n	7028 <__aeabi_dadd+0x170>
    6fc4:	024a      	lsls	r2, r1, #9
    6fc6:	0a56      	lsrs	r6, r2, #9
    6fc8:	2e00      	cmp	r6, #0
    6fca:	d100      	bne.n	6fce <__aeabi_dadd+0x116>
    6fcc:	e0b4      	b.n	7138 <__aeabi_dadd+0x280>
    6fce:	0030      	movs	r0, r6
    6fd0:	f001 fbf0 	bl	87b4 <__clzsi2>
    6fd4:	0003      	movs	r3, r0
    6fd6:	3b08      	subs	r3, #8
    6fd8:	2b1f      	cmp	r3, #31
    6fda:	dd00      	ble.n	6fde <__aeabi_dadd+0x126>
    6fdc:	e0b5      	b.n	714a <__aeabi_dadd+0x292>
    6fde:	2220      	movs	r2, #32
    6fe0:	0029      	movs	r1, r5
    6fe2:	1ad2      	subs	r2, r2, r3
    6fe4:	40d1      	lsrs	r1, r2
    6fe6:	409e      	lsls	r6, r3
    6fe8:	000a      	movs	r2, r1
    6fea:	409d      	lsls	r5, r3
    6fec:	4332      	orrs	r2, r6
    6fee:	429c      	cmp	r4, r3
    6ff0:	dd00      	ble.n	6ff4 <__aeabi_dadd+0x13c>
    6ff2:	e0b1      	b.n	7158 <__aeabi_dadd+0x2a0>
    6ff4:	1b1c      	subs	r4, r3, r4
    6ff6:	1c63      	adds	r3, r4, #1
    6ff8:	2b1f      	cmp	r3, #31
    6ffa:	dd00      	ble.n	6ffe <__aeabi_dadd+0x146>
    6ffc:	e0d5      	b.n	71aa <__aeabi_dadd+0x2f2>
    6ffe:	2120      	movs	r1, #32
    7000:	0014      	movs	r4, r2
    7002:	0028      	movs	r0, r5
    7004:	1ac9      	subs	r1, r1, r3
    7006:	408c      	lsls	r4, r1
    7008:	40d8      	lsrs	r0, r3
    700a:	408d      	lsls	r5, r1
    700c:	4304      	orrs	r4, r0
    700e:	40da      	lsrs	r2, r3
    7010:	1e68      	subs	r0, r5, #1
    7012:	4185      	sbcs	r5, r0
    7014:	0011      	movs	r1, r2
    7016:	4325      	orrs	r5, r4
    7018:	2400      	movs	r4, #0
    701a:	e776      	b.n	6f0a <__aeabi_dadd+0x52>
    701c:	4641      	mov	r1, r8
    701e:	4331      	orrs	r1, r6
    7020:	d100      	bne.n	7024 <__aeabi_dadd+0x16c>
    7022:	e234      	b.n	748e <__aeabi_dadd+0x5d6>
    7024:	0031      	movs	r1, r6
    7026:	4645      	mov	r5, r8
    7028:	076b      	lsls	r3, r5, #29
    702a:	d000      	beq.n	702e <__aeabi_dadd+0x176>
    702c:	e76f      	b.n	6f0e <__aeabi_dadd+0x56>
    702e:	4656      	mov	r6, sl
    7030:	0748      	lsls	r0, r1, #29
    7032:	08ed      	lsrs	r5, r5, #3
    7034:	08c9      	lsrs	r1, r1, #3
    7036:	4305      	orrs	r5, r0
    7038:	4b86      	ldr	r3, [pc, #536]	; (7254 <__aeabi_dadd+0x39c>)
    703a:	429c      	cmp	r4, r3
    703c:	d035      	beq.n	70aa <__aeabi_dadd+0x1f2>
    703e:	030a      	lsls	r2, r1, #12
    7040:	0564      	lsls	r4, r4, #21
    7042:	0b12      	lsrs	r2, r2, #12
    7044:	0d64      	lsrs	r4, r4, #21
    7046:	e77f      	b.n	6f48 <__aeabi_dadd+0x90>
    7048:	4663      	mov	r3, ip
    704a:	1ae3      	subs	r3, r4, r3
    704c:	469b      	mov	fp, r3
    704e:	2b00      	cmp	r3, #0
    7050:	dc00      	bgt.n	7054 <__aeabi_dadd+0x19c>
    7052:	e08b      	b.n	716c <__aeabi_dadd+0x2b4>
    7054:	4667      	mov	r7, ip
    7056:	2f00      	cmp	r7, #0
    7058:	d03c      	beq.n	70d4 <__aeabi_dadd+0x21c>
    705a:	4f7e      	ldr	r7, [pc, #504]	; (7254 <__aeabi_dadd+0x39c>)
    705c:	42bc      	cmp	r4, r7
    705e:	d100      	bne.n	7062 <__aeabi_dadd+0x1aa>
    7060:	e753      	b.n	6f0a <__aeabi_dadd+0x52>
    7062:	2780      	movs	r7, #128	; 0x80
    7064:	043f      	lsls	r7, r7, #16
    7066:	4338      	orrs	r0, r7
    7068:	465b      	mov	r3, fp
    706a:	2b38      	cmp	r3, #56	; 0x38
    706c:	dc00      	bgt.n	7070 <__aeabi_dadd+0x1b8>
    706e:	e0f7      	b.n	7260 <__aeabi_dadd+0x3a8>
    7070:	4302      	orrs	r2, r0
    7072:	1e50      	subs	r0, r2, #1
    7074:	4182      	sbcs	r2, r0
    7076:	2000      	movs	r0, #0
    7078:	b2d2      	uxtb	r2, r2
    707a:	1953      	adds	r3, r2, r5
    707c:	1842      	adds	r2, r0, r1
    707e:	42ab      	cmp	r3, r5
    7080:	4189      	sbcs	r1, r1
    7082:	001d      	movs	r5, r3
    7084:	4249      	negs	r1, r1
    7086:	1889      	adds	r1, r1, r2
    7088:	020b      	lsls	r3, r1, #8
    708a:	d5cd      	bpl.n	7028 <__aeabi_dadd+0x170>
    708c:	4b71      	ldr	r3, [pc, #452]	; (7254 <__aeabi_dadd+0x39c>)
    708e:	3401      	adds	r4, #1
    7090:	429c      	cmp	r4, r3
    7092:	d100      	bne.n	7096 <__aeabi_dadd+0x1de>
    7094:	e13d      	b.n	7312 <__aeabi_dadd+0x45a>
    7096:	2001      	movs	r0, #1
    7098:	4a6f      	ldr	r2, [pc, #444]	; (7258 <__aeabi_dadd+0x3a0>)
    709a:	086b      	lsrs	r3, r5, #1
    709c:	400a      	ands	r2, r1
    709e:	4028      	ands	r0, r5
    70a0:	4318      	orrs	r0, r3
    70a2:	07d5      	lsls	r5, r2, #31
    70a4:	4305      	orrs	r5, r0
    70a6:	0851      	lsrs	r1, r2, #1
    70a8:	e72f      	b.n	6f0a <__aeabi_dadd+0x52>
    70aa:	002b      	movs	r3, r5
    70ac:	430b      	orrs	r3, r1
    70ae:	d100      	bne.n	70b2 <__aeabi_dadd+0x1fa>
    70b0:	e1cb      	b.n	744a <__aeabi_dadd+0x592>
    70b2:	2380      	movs	r3, #128	; 0x80
    70b4:	031b      	lsls	r3, r3, #12
    70b6:	430b      	orrs	r3, r1
    70b8:	031a      	lsls	r2, r3, #12
    70ba:	0b12      	lsrs	r2, r2, #12
    70bc:	e744      	b.n	6f48 <__aeabi_dadd+0x90>
    70be:	3e01      	subs	r6, #1
    70c0:	2e00      	cmp	r6, #0
    70c2:	d16d      	bne.n	71a0 <__aeabi_dadd+0x2e8>
    70c4:	1aae      	subs	r6, r5, r2
    70c6:	42b5      	cmp	r5, r6
    70c8:	419b      	sbcs	r3, r3
    70ca:	1a09      	subs	r1, r1, r0
    70cc:	425b      	negs	r3, r3
    70ce:	1ac9      	subs	r1, r1, r3
    70d0:	0035      	movs	r5, r6
    70d2:	e775      	b.n	6fc0 <__aeabi_dadd+0x108>
    70d4:	0007      	movs	r7, r0
    70d6:	4317      	orrs	r7, r2
    70d8:	d100      	bne.n	70dc <__aeabi_dadd+0x224>
    70da:	e716      	b.n	6f0a <__aeabi_dadd+0x52>
    70dc:	2301      	movs	r3, #1
    70de:	425b      	negs	r3, r3
    70e0:	469c      	mov	ip, r3
    70e2:	44e3      	add	fp, ip
    70e4:	465b      	mov	r3, fp
    70e6:	2b00      	cmp	r3, #0
    70e8:	d000      	beq.n	70ec <__aeabi_dadd+0x234>
    70ea:	e0e0      	b.n	72ae <__aeabi_dadd+0x3f6>
    70ec:	18aa      	adds	r2, r5, r2
    70ee:	42aa      	cmp	r2, r5
    70f0:	419b      	sbcs	r3, r3
    70f2:	1809      	adds	r1, r1, r0
    70f4:	425b      	negs	r3, r3
    70f6:	1859      	adds	r1, r3, r1
    70f8:	0015      	movs	r5, r2
    70fa:	e7c5      	b.n	7088 <__aeabi_dadd+0x1d0>
    70fc:	2e00      	cmp	r6, #0
    70fe:	d175      	bne.n	71ec <__aeabi_dadd+0x334>
    7100:	1c66      	adds	r6, r4, #1
    7102:	0576      	lsls	r6, r6, #21
    7104:	0d76      	lsrs	r6, r6, #21
    7106:	2e01      	cmp	r6, #1
    7108:	dc00      	bgt.n	710c <__aeabi_dadd+0x254>
    710a:	e0f3      	b.n	72f4 <__aeabi_dadd+0x43c>
    710c:	1aae      	subs	r6, r5, r2
    710e:	46b0      	mov	r8, r6
    7110:	4545      	cmp	r5, r8
    7112:	41bf      	sbcs	r7, r7
    7114:	1a0e      	subs	r6, r1, r0
    7116:	427f      	negs	r7, r7
    7118:	1bf6      	subs	r6, r6, r7
    711a:	0237      	lsls	r7, r6, #8
    711c:	d400      	bmi.n	7120 <__aeabi_dadd+0x268>
    711e:	e08f      	b.n	7240 <__aeabi_dadd+0x388>
    7120:	1b55      	subs	r5, r2, r5
    7122:	42aa      	cmp	r2, r5
    7124:	41b6      	sbcs	r6, r6
    7126:	1a41      	subs	r1, r0, r1
    7128:	4276      	negs	r6, r6
    712a:	1b8e      	subs	r6, r1, r6
    712c:	469a      	mov	sl, r3
    712e:	e74b      	b.n	6fc8 <__aeabi_dadd+0x110>
    7130:	4656      	mov	r6, sl
    7132:	2200      	movs	r2, #0
    7134:	2500      	movs	r5, #0
    7136:	e707      	b.n	6f48 <__aeabi_dadd+0x90>
    7138:	0028      	movs	r0, r5
    713a:	f001 fb3b 	bl	87b4 <__clzsi2>
    713e:	3020      	adds	r0, #32
    7140:	0003      	movs	r3, r0
    7142:	3b08      	subs	r3, #8
    7144:	2b1f      	cmp	r3, #31
    7146:	dc00      	bgt.n	714a <__aeabi_dadd+0x292>
    7148:	e749      	b.n	6fde <__aeabi_dadd+0x126>
    714a:	002a      	movs	r2, r5
    714c:	3828      	subs	r0, #40	; 0x28
    714e:	4082      	lsls	r2, r0
    7150:	2500      	movs	r5, #0
    7152:	429c      	cmp	r4, r3
    7154:	dc00      	bgt.n	7158 <__aeabi_dadd+0x2a0>
    7156:	e74d      	b.n	6ff4 <__aeabi_dadd+0x13c>
    7158:	493f      	ldr	r1, [pc, #252]	; (7258 <__aeabi_dadd+0x3a0>)
    715a:	1ae4      	subs	r4, r4, r3
    715c:	4011      	ands	r1, r2
    715e:	e6d4      	b.n	6f0a <__aeabi_dadd+0x52>
    7160:	4302      	orrs	r2, r0
    7162:	1e50      	subs	r0, r2, #1
    7164:	4182      	sbcs	r2, r0
    7166:	b2d3      	uxtb	r3, r2
    7168:	2200      	movs	r2, #0
    716a:	e722      	b.n	6fb2 <__aeabi_dadd+0xfa>
    716c:	2b00      	cmp	r3, #0
    716e:	d000      	beq.n	7172 <__aeabi_dadd+0x2ba>
    7170:	e0f3      	b.n	735a <__aeabi_dadd+0x4a2>
    7172:	1c63      	adds	r3, r4, #1
    7174:	469c      	mov	ip, r3
    7176:	055b      	lsls	r3, r3, #21
    7178:	0d5b      	lsrs	r3, r3, #21
    717a:	2b01      	cmp	r3, #1
    717c:	dc00      	bgt.n	7180 <__aeabi_dadd+0x2c8>
    717e:	e09f      	b.n	72c0 <__aeabi_dadd+0x408>
    7180:	4b34      	ldr	r3, [pc, #208]	; (7254 <__aeabi_dadd+0x39c>)
    7182:	459c      	cmp	ip, r3
    7184:	d100      	bne.n	7188 <__aeabi_dadd+0x2d0>
    7186:	e0c3      	b.n	7310 <__aeabi_dadd+0x458>
    7188:	18aa      	adds	r2, r5, r2
    718a:	1809      	adds	r1, r1, r0
    718c:	42aa      	cmp	r2, r5
    718e:	4180      	sbcs	r0, r0
    7190:	4240      	negs	r0, r0
    7192:	1841      	adds	r1, r0, r1
    7194:	07cd      	lsls	r5, r1, #31
    7196:	0852      	lsrs	r2, r2, #1
    7198:	4315      	orrs	r5, r2
    719a:	0849      	lsrs	r1, r1, #1
    719c:	4664      	mov	r4, ip
    719e:	e6b4      	b.n	6f0a <__aeabi_dadd+0x52>
    71a0:	4b2c      	ldr	r3, [pc, #176]	; (7254 <__aeabi_dadd+0x39c>)
    71a2:	429c      	cmp	r4, r3
    71a4:	d000      	beq.n	71a8 <__aeabi_dadd+0x2f0>
    71a6:	e6ec      	b.n	6f82 <__aeabi_dadd+0xca>
    71a8:	e6af      	b.n	6f0a <__aeabi_dadd+0x52>
    71aa:	0011      	movs	r1, r2
    71ac:	3c1f      	subs	r4, #31
    71ae:	40e1      	lsrs	r1, r4
    71b0:	000c      	movs	r4, r1
    71b2:	2b20      	cmp	r3, #32
    71b4:	d100      	bne.n	71b8 <__aeabi_dadd+0x300>
    71b6:	e07f      	b.n	72b8 <__aeabi_dadd+0x400>
    71b8:	2140      	movs	r1, #64	; 0x40
    71ba:	1acb      	subs	r3, r1, r3
    71bc:	409a      	lsls	r2, r3
    71be:	4315      	orrs	r5, r2
    71c0:	1e6a      	subs	r2, r5, #1
    71c2:	4195      	sbcs	r5, r2
    71c4:	2100      	movs	r1, #0
    71c6:	4325      	orrs	r5, r4
    71c8:	2400      	movs	r4, #0
    71ca:	e72d      	b.n	7028 <__aeabi_dadd+0x170>
    71cc:	0033      	movs	r3, r6
    71ce:	0007      	movs	r7, r0
    71d0:	3b20      	subs	r3, #32
    71d2:	40df      	lsrs	r7, r3
    71d4:	003b      	movs	r3, r7
    71d6:	2e20      	cmp	r6, #32
    71d8:	d070      	beq.n	72bc <__aeabi_dadd+0x404>
    71da:	2740      	movs	r7, #64	; 0x40
    71dc:	1bbe      	subs	r6, r7, r6
    71de:	40b0      	lsls	r0, r6
    71e0:	4302      	orrs	r2, r0
    71e2:	1e50      	subs	r0, r2, #1
    71e4:	4182      	sbcs	r2, r0
    71e6:	4313      	orrs	r3, r2
    71e8:	2200      	movs	r2, #0
    71ea:	e6e2      	b.n	6fb2 <__aeabi_dadd+0xfa>
    71ec:	2c00      	cmp	r4, #0
    71ee:	d04f      	beq.n	7290 <__aeabi_dadd+0x3d8>
    71f0:	4c18      	ldr	r4, [pc, #96]	; (7254 <__aeabi_dadd+0x39c>)
    71f2:	45a4      	cmp	ip, r4
    71f4:	d100      	bne.n	71f8 <__aeabi_dadd+0x340>
    71f6:	e0ab      	b.n	7350 <__aeabi_dadd+0x498>
    71f8:	2480      	movs	r4, #128	; 0x80
    71fa:	0424      	lsls	r4, r4, #16
    71fc:	4276      	negs	r6, r6
    71fe:	4321      	orrs	r1, r4
    7200:	2e38      	cmp	r6, #56	; 0x38
    7202:	dd00      	ble.n	7206 <__aeabi_dadd+0x34e>
    7204:	e0df      	b.n	73c6 <__aeabi_dadd+0x50e>
    7206:	2e1f      	cmp	r6, #31
    7208:	dd00      	ble.n	720c <__aeabi_dadd+0x354>
    720a:	e143      	b.n	7494 <__aeabi_dadd+0x5dc>
    720c:	2720      	movs	r7, #32
    720e:	1bbc      	subs	r4, r7, r6
    7210:	46a1      	mov	r9, r4
    7212:	000c      	movs	r4, r1
    7214:	464f      	mov	r7, r9
    7216:	40bc      	lsls	r4, r7
    7218:	46a0      	mov	r8, r4
    721a:	002c      	movs	r4, r5
    721c:	4647      	mov	r7, r8
    721e:	40f4      	lsrs	r4, r6
    7220:	433c      	orrs	r4, r7
    7222:	464f      	mov	r7, r9
    7224:	40bd      	lsls	r5, r7
    7226:	1e6f      	subs	r7, r5, #1
    7228:	41bd      	sbcs	r5, r7
    722a:	40f1      	lsrs	r1, r6
    722c:	432c      	orrs	r4, r5
    722e:	1b15      	subs	r5, r2, r4
    7230:	42aa      	cmp	r2, r5
    7232:	4192      	sbcs	r2, r2
    7234:	1a41      	subs	r1, r0, r1
    7236:	4252      	negs	r2, r2
    7238:	1a89      	subs	r1, r1, r2
    723a:	4664      	mov	r4, ip
    723c:	469a      	mov	sl, r3
    723e:	e6bf      	b.n	6fc0 <__aeabi_dadd+0x108>
    7240:	4641      	mov	r1, r8
    7242:	4645      	mov	r5, r8
    7244:	4331      	orrs	r1, r6
    7246:	d000      	beq.n	724a <__aeabi_dadd+0x392>
    7248:	e6be      	b.n	6fc8 <__aeabi_dadd+0x110>
    724a:	2600      	movs	r6, #0
    724c:	2400      	movs	r4, #0
    724e:	2500      	movs	r5, #0
    7250:	e6f2      	b.n	7038 <__aeabi_dadd+0x180>
    7252:	46c0      	nop			; (mov r8, r8)
    7254:	000007ff 	.word	0x000007ff
    7258:	ff7fffff 	.word	0xff7fffff
    725c:	800fffff 	.word	0x800fffff
    7260:	2b1f      	cmp	r3, #31
    7262:	dc59      	bgt.n	7318 <__aeabi_dadd+0x460>
    7264:	2720      	movs	r7, #32
    7266:	1aff      	subs	r7, r7, r3
    7268:	46bc      	mov	ip, r7
    726a:	0007      	movs	r7, r0
    726c:	4663      	mov	r3, ip
    726e:	409f      	lsls	r7, r3
    7270:	465b      	mov	r3, fp
    7272:	46b9      	mov	r9, r7
    7274:	0017      	movs	r7, r2
    7276:	40df      	lsrs	r7, r3
    7278:	46b8      	mov	r8, r7
    727a:	464f      	mov	r7, r9
    727c:	4643      	mov	r3, r8
    727e:	431f      	orrs	r7, r3
    7280:	4663      	mov	r3, ip
    7282:	409a      	lsls	r2, r3
    7284:	1e53      	subs	r3, r2, #1
    7286:	419a      	sbcs	r2, r3
    7288:	465b      	mov	r3, fp
    728a:	433a      	orrs	r2, r7
    728c:	40d8      	lsrs	r0, r3
    728e:	e6f4      	b.n	707a <__aeabi_dadd+0x1c2>
    7290:	000c      	movs	r4, r1
    7292:	432c      	orrs	r4, r5
    7294:	d05c      	beq.n	7350 <__aeabi_dadd+0x498>
    7296:	43f6      	mvns	r6, r6
    7298:	2e00      	cmp	r6, #0
    729a:	d155      	bne.n	7348 <__aeabi_dadd+0x490>
    729c:	1b55      	subs	r5, r2, r5
    729e:	42aa      	cmp	r2, r5
    72a0:	41a4      	sbcs	r4, r4
    72a2:	1a41      	subs	r1, r0, r1
    72a4:	4264      	negs	r4, r4
    72a6:	1b09      	subs	r1, r1, r4
    72a8:	469a      	mov	sl, r3
    72aa:	4664      	mov	r4, ip
    72ac:	e688      	b.n	6fc0 <__aeabi_dadd+0x108>
    72ae:	4f96      	ldr	r7, [pc, #600]	; (7508 <__aeabi_dadd+0x650>)
    72b0:	42bc      	cmp	r4, r7
    72b2:	d000      	beq.n	72b6 <__aeabi_dadd+0x3fe>
    72b4:	e6d8      	b.n	7068 <__aeabi_dadd+0x1b0>
    72b6:	e628      	b.n	6f0a <__aeabi_dadd+0x52>
    72b8:	2200      	movs	r2, #0
    72ba:	e780      	b.n	71be <__aeabi_dadd+0x306>
    72bc:	2000      	movs	r0, #0
    72be:	e78f      	b.n	71e0 <__aeabi_dadd+0x328>
    72c0:	000b      	movs	r3, r1
    72c2:	432b      	orrs	r3, r5
    72c4:	2c00      	cmp	r4, #0
    72c6:	d000      	beq.n	72ca <__aeabi_dadd+0x412>
    72c8:	e0c2      	b.n	7450 <__aeabi_dadd+0x598>
    72ca:	2b00      	cmp	r3, #0
    72cc:	d100      	bne.n	72d0 <__aeabi_dadd+0x418>
    72ce:	e101      	b.n	74d4 <__aeabi_dadd+0x61c>
    72d0:	0003      	movs	r3, r0
    72d2:	4313      	orrs	r3, r2
    72d4:	d100      	bne.n	72d8 <__aeabi_dadd+0x420>
    72d6:	e618      	b.n	6f0a <__aeabi_dadd+0x52>
    72d8:	18ab      	adds	r3, r5, r2
    72da:	42ab      	cmp	r3, r5
    72dc:	41b6      	sbcs	r6, r6
    72de:	1809      	adds	r1, r1, r0
    72e0:	4276      	negs	r6, r6
    72e2:	1871      	adds	r1, r6, r1
    72e4:	020a      	lsls	r2, r1, #8
    72e6:	d400      	bmi.n	72ea <__aeabi_dadd+0x432>
    72e8:	e109      	b.n	74fe <__aeabi_dadd+0x646>
    72ea:	4a88      	ldr	r2, [pc, #544]	; (750c <__aeabi_dadd+0x654>)
    72ec:	001d      	movs	r5, r3
    72ee:	4011      	ands	r1, r2
    72f0:	4664      	mov	r4, ip
    72f2:	e60a      	b.n	6f0a <__aeabi_dadd+0x52>
    72f4:	2c00      	cmp	r4, #0
    72f6:	d15b      	bne.n	73b0 <__aeabi_dadd+0x4f8>
    72f8:	000e      	movs	r6, r1
    72fa:	432e      	orrs	r6, r5
    72fc:	d000      	beq.n	7300 <__aeabi_dadd+0x448>
    72fe:	e08a      	b.n	7416 <__aeabi_dadd+0x55e>
    7300:	0001      	movs	r1, r0
    7302:	4311      	orrs	r1, r2
    7304:	d100      	bne.n	7308 <__aeabi_dadd+0x450>
    7306:	e0c2      	b.n	748e <__aeabi_dadd+0x5d6>
    7308:	0001      	movs	r1, r0
    730a:	0015      	movs	r5, r2
    730c:	469a      	mov	sl, r3
    730e:	e5fc      	b.n	6f0a <__aeabi_dadd+0x52>
    7310:	4664      	mov	r4, ip
    7312:	2100      	movs	r1, #0
    7314:	2500      	movs	r5, #0
    7316:	e68f      	b.n	7038 <__aeabi_dadd+0x180>
    7318:	2320      	movs	r3, #32
    731a:	425b      	negs	r3, r3
    731c:	469c      	mov	ip, r3
    731e:	44dc      	add	ip, fp
    7320:	4663      	mov	r3, ip
    7322:	0007      	movs	r7, r0
    7324:	40df      	lsrs	r7, r3
    7326:	465b      	mov	r3, fp
    7328:	46bc      	mov	ip, r7
    732a:	2b20      	cmp	r3, #32
    732c:	d100      	bne.n	7330 <__aeabi_dadd+0x478>
    732e:	e0ac      	b.n	748a <__aeabi_dadd+0x5d2>
    7330:	2340      	movs	r3, #64	; 0x40
    7332:	465f      	mov	r7, fp
    7334:	1bdb      	subs	r3, r3, r7
    7336:	4098      	lsls	r0, r3
    7338:	4302      	orrs	r2, r0
    733a:	1e50      	subs	r0, r2, #1
    733c:	4182      	sbcs	r2, r0
    733e:	4663      	mov	r3, ip
    7340:	4313      	orrs	r3, r2
    7342:	001a      	movs	r2, r3
    7344:	2000      	movs	r0, #0
    7346:	e698      	b.n	707a <__aeabi_dadd+0x1c2>
    7348:	4c6f      	ldr	r4, [pc, #444]	; (7508 <__aeabi_dadd+0x650>)
    734a:	45a4      	cmp	ip, r4
    734c:	d000      	beq.n	7350 <__aeabi_dadd+0x498>
    734e:	e757      	b.n	7200 <__aeabi_dadd+0x348>
    7350:	0001      	movs	r1, r0
    7352:	0015      	movs	r5, r2
    7354:	4664      	mov	r4, ip
    7356:	469a      	mov	sl, r3
    7358:	e5d7      	b.n	6f0a <__aeabi_dadd+0x52>
    735a:	2c00      	cmp	r4, #0
    735c:	d139      	bne.n	73d2 <__aeabi_dadd+0x51a>
    735e:	000c      	movs	r4, r1
    7360:	432c      	orrs	r4, r5
    7362:	d06e      	beq.n	7442 <__aeabi_dadd+0x58a>
    7364:	43db      	mvns	r3, r3
    7366:	2b00      	cmp	r3, #0
    7368:	d01a      	beq.n	73a0 <__aeabi_dadd+0x4e8>
    736a:	4c67      	ldr	r4, [pc, #412]	; (7508 <__aeabi_dadd+0x650>)
    736c:	45a4      	cmp	ip, r4
    736e:	d068      	beq.n	7442 <__aeabi_dadd+0x58a>
    7370:	2b38      	cmp	r3, #56	; 0x38
    7372:	dd00      	ble.n	7376 <__aeabi_dadd+0x4be>
    7374:	e0a4      	b.n	74c0 <__aeabi_dadd+0x608>
    7376:	2b1f      	cmp	r3, #31
    7378:	dd00      	ble.n	737c <__aeabi_dadd+0x4c4>
    737a:	e0ae      	b.n	74da <__aeabi_dadd+0x622>
    737c:	2420      	movs	r4, #32
    737e:	000f      	movs	r7, r1
    7380:	1ae4      	subs	r4, r4, r3
    7382:	40a7      	lsls	r7, r4
    7384:	46b9      	mov	r9, r7
    7386:	002f      	movs	r7, r5
    7388:	40df      	lsrs	r7, r3
    738a:	46b8      	mov	r8, r7
    738c:	46a3      	mov	fp, r4
    738e:	464f      	mov	r7, r9
    7390:	4644      	mov	r4, r8
    7392:	4327      	orrs	r7, r4
    7394:	465c      	mov	r4, fp
    7396:	40a5      	lsls	r5, r4
    7398:	1e6c      	subs	r4, r5, #1
    739a:	41a5      	sbcs	r5, r4
    739c:	40d9      	lsrs	r1, r3
    739e:	433d      	orrs	r5, r7
    73a0:	18ad      	adds	r5, r5, r2
    73a2:	4295      	cmp	r5, r2
    73a4:	419b      	sbcs	r3, r3
    73a6:	1809      	adds	r1, r1, r0
    73a8:	425b      	negs	r3, r3
    73aa:	1859      	adds	r1, r3, r1
    73ac:	4664      	mov	r4, ip
    73ae:	e66b      	b.n	7088 <__aeabi_dadd+0x1d0>
    73b0:	000c      	movs	r4, r1
    73b2:	432c      	orrs	r4, r5
    73b4:	d115      	bne.n	73e2 <__aeabi_dadd+0x52a>
    73b6:	0001      	movs	r1, r0
    73b8:	4311      	orrs	r1, r2
    73ba:	d07b      	beq.n	74b4 <__aeabi_dadd+0x5fc>
    73bc:	0001      	movs	r1, r0
    73be:	0015      	movs	r5, r2
    73c0:	469a      	mov	sl, r3
    73c2:	4c51      	ldr	r4, [pc, #324]	; (7508 <__aeabi_dadd+0x650>)
    73c4:	e5a1      	b.n	6f0a <__aeabi_dadd+0x52>
    73c6:	430d      	orrs	r5, r1
    73c8:	1e69      	subs	r1, r5, #1
    73ca:	418d      	sbcs	r5, r1
    73cc:	2100      	movs	r1, #0
    73ce:	b2ec      	uxtb	r4, r5
    73d0:	e72d      	b.n	722e <__aeabi_dadd+0x376>
    73d2:	4c4d      	ldr	r4, [pc, #308]	; (7508 <__aeabi_dadd+0x650>)
    73d4:	45a4      	cmp	ip, r4
    73d6:	d034      	beq.n	7442 <__aeabi_dadd+0x58a>
    73d8:	2480      	movs	r4, #128	; 0x80
    73da:	0424      	lsls	r4, r4, #16
    73dc:	425b      	negs	r3, r3
    73de:	4321      	orrs	r1, r4
    73e0:	e7c6      	b.n	7370 <__aeabi_dadd+0x4b8>
    73e2:	0004      	movs	r4, r0
    73e4:	4314      	orrs	r4, r2
    73e6:	d04e      	beq.n	7486 <__aeabi_dadd+0x5ce>
    73e8:	08ed      	lsrs	r5, r5, #3
    73ea:	074c      	lsls	r4, r1, #29
    73ec:	432c      	orrs	r4, r5
    73ee:	2580      	movs	r5, #128	; 0x80
    73f0:	08c9      	lsrs	r1, r1, #3
    73f2:	032d      	lsls	r5, r5, #12
    73f4:	4229      	tst	r1, r5
    73f6:	d008      	beq.n	740a <__aeabi_dadd+0x552>
    73f8:	08c6      	lsrs	r6, r0, #3
    73fa:	422e      	tst	r6, r5
    73fc:	d105      	bne.n	740a <__aeabi_dadd+0x552>
    73fe:	08d2      	lsrs	r2, r2, #3
    7400:	0741      	lsls	r1, r0, #29
    7402:	4311      	orrs	r1, r2
    7404:	000c      	movs	r4, r1
    7406:	469a      	mov	sl, r3
    7408:	0031      	movs	r1, r6
    740a:	0f62      	lsrs	r2, r4, #29
    740c:	00c9      	lsls	r1, r1, #3
    740e:	00e5      	lsls	r5, r4, #3
    7410:	4311      	orrs	r1, r2
    7412:	4c3d      	ldr	r4, [pc, #244]	; (7508 <__aeabi_dadd+0x650>)
    7414:	e579      	b.n	6f0a <__aeabi_dadd+0x52>
    7416:	0006      	movs	r6, r0
    7418:	4316      	orrs	r6, r2
    741a:	d100      	bne.n	741e <__aeabi_dadd+0x566>
    741c:	e575      	b.n	6f0a <__aeabi_dadd+0x52>
    741e:	1aae      	subs	r6, r5, r2
    7420:	46b0      	mov	r8, r6
    7422:	4545      	cmp	r5, r8
    7424:	41bf      	sbcs	r7, r7
    7426:	1a0e      	subs	r6, r1, r0
    7428:	427f      	negs	r7, r7
    742a:	1bf6      	subs	r6, r6, r7
    742c:	0237      	lsls	r7, r6, #8
    742e:	d400      	bmi.n	7432 <__aeabi_dadd+0x57a>
    7430:	e5f4      	b.n	701c <__aeabi_dadd+0x164>
    7432:	1b55      	subs	r5, r2, r5
    7434:	42aa      	cmp	r2, r5
    7436:	41b6      	sbcs	r6, r6
    7438:	1a41      	subs	r1, r0, r1
    743a:	4276      	negs	r6, r6
    743c:	1b89      	subs	r1, r1, r6
    743e:	469a      	mov	sl, r3
    7440:	e563      	b.n	6f0a <__aeabi_dadd+0x52>
    7442:	0001      	movs	r1, r0
    7444:	0015      	movs	r5, r2
    7446:	4664      	mov	r4, ip
    7448:	e55f      	b.n	6f0a <__aeabi_dadd+0x52>
    744a:	2200      	movs	r2, #0
    744c:	2500      	movs	r5, #0
    744e:	e57b      	b.n	6f48 <__aeabi_dadd+0x90>
    7450:	2b00      	cmp	r3, #0
    7452:	d03b      	beq.n	74cc <__aeabi_dadd+0x614>
    7454:	0003      	movs	r3, r0
    7456:	4313      	orrs	r3, r2
    7458:	d015      	beq.n	7486 <__aeabi_dadd+0x5ce>
    745a:	08ed      	lsrs	r5, r5, #3
    745c:	074b      	lsls	r3, r1, #29
    745e:	432b      	orrs	r3, r5
    7460:	2580      	movs	r5, #128	; 0x80
    7462:	08c9      	lsrs	r1, r1, #3
    7464:	032d      	lsls	r5, r5, #12
    7466:	4229      	tst	r1, r5
    7468:	d007      	beq.n	747a <__aeabi_dadd+0x5c2>
    746a:	08c4      	lsrs	r4, r0, #3
    746c:	422c      	tst	r4, r5
    746e:	d104      	bne.n	747a <__aeabi_dadd+0x5c2>
    7470:	0741      	lsls	r1, r0, #29
    7472:	000b      	movs	r3, r1
    7474:	0021      	movs	r1, r4
    7476:	08d2      	lsrs	r2, r2, #3
    7478:	4313      	orrs	r3, r2
    747a:	00c9      	lsls	r1, r1, #3
    747c:	0f5a      	lsrs	r2, r3, #29
    747e:	4311      	orrs	r1, r2
    7480:	00dd      	lsls	r5, r3, #3
    7482:	4c21      	ldr	r4, [pc, #132]	; (7508 <__aeabi_dadd+0x650>)
    7484:	e541      	b.n	6f0a <__aeabi_dadd+0x52>
    7486:	4c20      	ldr	r4, [pc, #128]	; (7508 <__aeabi_dadd+0x650>)
    7488:	e53f      	b.n	6f0a <__aeabi_dadd+0x52>
    748a:	2000      	movs	r0, #0
    748c:	e754      	b.n	7338 <__aeabi_dadd+0x480>
    748e:	2600      	movs	r6, #0
    7490:	2500      	movs	r5, #0
    7492:	e5d1      	b.n	7038 <__aeabi_dadd+0x180>
    7494:	0034      	movs	r4, r6
    7496:	000f      	movs	r7, r1
    7498:	3c20      	subs	r4, #32
    749a:	40e7      	lsrs	r7, r4
    749c:	003c      	movs	r4, r7
    749e:	2e20      	cmp	r6, #32
    74a0:	d02b      	beq.n	74fa <__aeabi_dadd+0x642>
    74a2:	2740      	movs	r7, #64	; 0x40
    74a4:	1bbe      	subs	r6, r7, r6
    74a6:	40b1      	lsls	r1, r6
    74a8:	430d      	orrs	r5, r1
    74aa:	1e69      	subs	r1, r5, #1
    74ac:	418d      	sbcs	r5, r1
    74ae:	2100      	movs	r1, #0
    74b0:	432c      	orrs	r4, r5
    74b2:	e6bc      	b.n	722e <__aeabi_dadd+0x376>
    74b4:	2180      	movs	r1, #128	; 0x80
    74b6:	2600      	movs	r6, #0
    74b8:	0309      	lsls	r1, r1, #12
    74ba:	4c13      	ldr	r4, [pc, #76]	; (7508 <__aeabi_dadd+0x650>)
    74bc:	2500      	movs	r5, #0
    74be:	e5bb      	b.n	7038 <__aeabi_dadd+0x180>
    74c0:	430d      	orrs	r5, r1
    74c2:	1e69      	subs	r1, r5, #1
    74c4:	418d      	sbcs	r5, r1
    74c6:	2100      	movs	r1, #0
    74c8:	b2ed      	uxtb	r5, r5
    74ca:	e769      	b.n	73a0 <__aeabi_dadd+0x4e8>
    74cc:	0001      	movs	r1, r0
    74ce:	0015      	movs	r5, r2
    74d0:	4c0d      	ldr	r4, [pc, #52]	; (7508 <__aeabi_dadd+0x650>)
    74d2:	e51a      	b.n	6f0a <__aeabi_dadd+0x52>
    74d4:	0001      	movs	r1, r0
    74d6:	0015      	movs	r5, r2
    74d8:	e517      	b.n	6f0a <__aeabi_dadd+0x52>
    74da:	001c      	movs	r4, r3
    74dc:	000f      	movs	r7, r1
    74de:	3c20      	subs	r4, #32
    74e0:	40e7      	lsrs	r7, r4
    74e2:	003c      	movs	r4, r7
    74e4:	2b20      	cmp	r3, #32
    74e6:	d00c      	beq.n	7502 <__aeabi_dadd+0x64a>
    74e8:	2740      	movs	r7, #64	; 0x40
    74ea:	1afb      	subs	r3, r7, r3
    74ec:	4099      	lsls	r1, r3
    74ee:	430d      	orrs	r5, r1
    74f0:	1e69      	subs	r1, r5, #1
    74f2:	418d      	sbcs	r5, r1
    74f4:	2100      	movs	r1, #0
    74f6:	4325      	orrs	r5, r4
    74f8:	e752      	b.n	73a0 <__aeabi_dadd+0x4e8>
    74fa:	2100      	movs	r1, #0
    74fc:	e7d4      	b.n	74a8 <__aeabi_dadd+0x5f0>
    74fe:	001d      	movs	r5, r3
    7500:	e592      	b.n	7028 <__aeabi_dadd+0x170>
    7502:	2100      	movs	r1, #0
    7504:	e7f3      	b.n	74ee <__aeabi_dadd+0x636>
    7506:	46c0      	nop			; (mov r8, r8)
    7508:	000007ff 	.word	0x000007ff
    750c:	ff7fffff 	.word	0xff7fffff

00007510 <__aeabi_ddiv>:
    7510:	b5f0      	push	{r4, r5, r6, r7, lr}
    7512:	4656      	mov	r6, sl
    7514:	464d      	mov	r5, r9
    7516:	4644      	mov	r4, r8
    7518:	465f      	mov	r7, fp
    751a:	b4f0      	push	{r4, r5, r6, r7}
    751c:	001d      	movs	r5, r3
    751e:	030e      	lsls	r6, r1, #12
    7520:	004c      	lsls	r4, r1, #1
    7522:	0fcb      	lsrs	r3, r1, #31
    7524:	b087      	sub	sp, #28
    7526:	0007      	movs	r7, r0
    7528:	4692      	mov	sl, r2
    752a:	4681      	mov	r9, r0
    752c:	0b36      	lsrs	r6, r6, #12
    752e:	0d64      	lsrs	r4, r4, #21
    7530:	4698      	mov	r8, r3
    7532:	d06a      	beq.n	760a <__aeabi_ddiv+0xfa>
    7534:	4b6d      	ldr	r3, [pc, #436]	; (76ec <__aeabi_ddiv+0x1dc>)
    7536:	429c      	cmp	r4, r3
    7538:	d035      	beq.n	75a6 <__aeabi_ddiv+0x96>
    753a:	2280      	movs	r2, #128	; 0x80
    753c:	0f43      	lsrs	r3, r0, #29
    753e:	0412      	lsls	r2, r2, #16
    7540:	4313      	orrs	r3, r2
    7542:	00f6      	lsls	r6, r6, #3
    7544:	431e      	orrs	r6, r3
    7546:	00c3      	lsls	r3, r0, #3
    7548:	4699      	mov	r9, r3
    754a:	4b69      	ldr	r3, [pc, #420]	; (76f0 <__aeabi_ddiv+0x1e0>)
    754c:	2700      	movs	r7, #0
    754e:	469c      	mov	ip, r3
    7550:	2300      	movs	r3, #0
    7552:	4464      	add	r4, ip
    7554:	9302      	str	r3, [sp, #8]
    7556:	032b      	lsls	r3, r5, #12
    7558:	0068      	lsls	r0, r5, #1
    755a:	0b1b      	lsrs	r3, r3, #12
    755c:	0fed      	lsrs	r5, r5, #31
    755e:	4651      	mov	r1, sl
    7560:	469b      	mov	fp, r3
    7562:	0d40      	lsrs	r0, r0, #21
    7564:	9500      	str	r5, [sp, #0]
    7566:	d100      	bne.n	756a <__aeabi_ddiv+0x5a>
    7568:	e078      	b.n	765c <__aeabi_ddiv+0x14c>
    756a:	4b60      	ldr	r3, [pc, #384]	; (76ec <__aeabi_ddiv+0x1dc>)
    756c:	4298      	cmp	r0, r3
    756e:	d06c      	beq.n	764a <__aeabi_ddiv+0x13a>
    7570:	465b      	mov	r3, fp
    7572:	00da      	lsls	r2, r3, #3
    7574:	0f4b      	lsrs	r3, r1, #29
    7576:	2180      	movs	r1, #128	; 0x80
    7578:	0409      	lsls	r1, r1, #16
    757a:	430b      	orrs	r3, r1
    757c:	4313      	orrs	r3, r2
    757e:	469b      	mov	fp, r3
    7580:	4653      	mov	r3, sl
    7582:	00d9      	lsls	r1, r3, #3
    7584:	4b5a      	ldr	r3, [pc, #360]	; (76f0 <__aeabi_ddiv+0x1e0>)
    7586:	469c      	mov	ip, r3
    7588:	2300      	movs	r3, #0
    758a:	4460      	add	r0, ip
    758c:	4642      	mov	r2, r8
    758e:	1a20      	subs	r0, r4, r0
    7590:	406a      	eors	r2, r5
    7592:	4692      	mov	sl, r2
    7594:	9001      	str	r0, [sp, #4]
    7596:	431f      	orrs	r7, r3
    7598:	2f0f      	cmp	r7, #15
    759a:	d900      	bls.n	759e <__aeabi_ddiv+0x8e>
    759c:	e0b0      	b.n	7700 <__aeabi_ddiv+0x1f0>
    759e:	4855      	ldr	r0, [pc, #340]	; (76f4 <__aeabi_ddiv+0x1e4>)
    75a0:	00bf      	lsls	r7, r7, #2
    75a2:	59c0      	ldr	r0, [r0, r7]
    75a4:	4687      	mov	pc, r0
    75a6:	4337      	orrs	r7, r6
    75a8:	d000      	beq.n	75ac <__aeabi_ddiv+0x9c>
    75aa:	e088      	b.n	76be <__aeabi_ddiv+0x1ae>
    75ac:	2300      	movs	r3, #0
    75ae:	4699      	mov	r9, r3
    75b0:	3302      	adds	r3, #2
    75b2:	2708      	movs	r7, #8
    75b4:	2600      	movs	r6, #0
    75b6:	9302      	str	r3, [sp, #8]
    75b8:	e7cd      	b.n	7556 <__aeabi_ddiv+0x46>
    75ba:	4643      	mov	r3, r8
    75bc:	46b3      	mov	fp, r6
    75be:	4649      	mov	r1, r9
    75c0:	9300      	str	r3, [sp, #0]
    75c2:	9b02      	ldr	r3, [sp, #8]
    75c4:	9a00      	ldr	r2, [sp, #0]
    75c6:	4692      	mov	sl, r2
    75c8:	2b02      	cmp	r3, #2
    75ca:	d000      	beq.n	75ce <__aeabi_ddiv+0xbe>
    75cc:	e1bf      	b.n	794e <__aeabi_ddiv+0x43e>
    75ce:	2100      	movs	r1, #0
    75d0:	4653      	mov	r3, sl
    75d2:	2201      	movs	r2, #1
    75d4:	2600      	movs	r6, #0
    75d6:	4689      	mov	r9, r1
    75d8:	401a      	ands	r2, r3
    75da:	4b44      	ldr	r3, [pc, #272]	; (76ec <__aeabi_ddiv+0x1dc>)
    75dc:	2100      	movs	r1, #0
    75de:	0336      	lsls	r6, r6, #12
    75e0:	0d0c      	lsrs	r4, r1, #20
    75e2:	0524      	lsls	r4, r4, #20
    75e4:	0b36      	lsrs	r6, r6, #12
    75e6:	4326      	orrs	r6, r4
    75e8:	4c43      	ldr	r4, [pc, #268]	; (76f8 <__aeabi_ddiv+0x1e8>)
    75ea:	051b      	lsls	r3, r3, #20
    75ec:	4026      	ands	r6, r4
    75ee:	431e      	orrs	r6, r3
    75f0:	0076      	lsls	r6, r6, #1
    75f2:	07d2      	lsls	r2, r2, #31
    75f4:	0876      	lsrs	r6, r6, #1
    75f6:	4316      	orrs	r6, r2
    75f8:	4648      	mov	r0, r9
    75fa:	0031      	movs	r1, r6
    75fc:	b007      	add	sp, #28
    75fe:	bc3c      	pop	{r2, r3, r4, r5}
    7600:	4690      	mov	r8, r2
    7602:	4699      	mov	r9, r3
    7604:	46a2      	mov	sl, r4
    7606:	46ab      	mov	fp, r5
    7608:	bdf0      	pop	{r4, r5, r6, r7, pc}
    760a:	0033      	movs	r3, r6
    760c:	4303      	orrs	r3, r0
    760e:	d04f      	beq.n	76b0 <__aeabi_ddiv+0x1a0>
    7610:	2e00      	cmp	r6, #0
    7612:	d100      	bne.n	7616 <__aeabi_ddiv+0x106>
    7614:	e1bc      	b.n	7990 <__aeabi_ddiv+0x480>
    7616:	0030      	movs	r0, r6
    7618:	f001 f8cc 	bl	87b4 <__clzsi2>
    761c:	0003      	movs	r3, r0
    761e:	3b0b      	subs	r3, #11
    7620:	2b1c      	cmp	r3, #28
    7622:	dd00      	ble.n	7626 <__aeabi_ddiv+0x116>
    7624:	e1ad      	b.n	7982 <__aeabi_ddiv+0x472>
    7626:	221d      	movs	r2, #29
    7628:	0001      	movs	r1, r0
    762a:	1ad3      	subs	r3, r2, r3
    762c:	3908      	subs	r1, #8
    762e:	003a      	movs	r2, r7
    7630:	408f      	lsls	r7, r1
    7632:	408e      	lsls	r6, r1
    7634:	40da      	lsrs	r2, r3
    7636:	46b9      	mov	r9, r7
    7638:	4316      	orrs	r6, r2
    763a:	4b30      	ldr	r3, [pc, #192]	; (76fc <__aeabi_ddiv+0x1ec>)
    763c:	2700      	movs	r7, #0
    763e:	469c      	mov	ip, r3
    7640:	2300      	movs	r3, #0
    7642:	4460      	add	r0, ip
    7644:	4244      	negs	r4, r0
    7646:	9302      	str	r3, [sp, #8]
    7648:	e785      	b.n	7556 <__aeabi_ddiv+0x46>
    764a:	4653      	mov	r3, sl
    764c:	465a      	mov	r2, fp
    764e:	4313      	orrs	r3, r2
    7650:	d12c      	bne.n	76ac <__aeabi_ddiv+0x19c>
    7652:	2300      	movs	r3, #0
    7654:	2100      	movs	r1, #0
    7656:	469b      	mov	fp, r3
    7658:	3302      	adds	r3, #2
    765a:	e797      	b.n	758c <__aeabi_ddiv+0x7c>
    765c:	430b      	orrs	r3, r1
    765e:	d020      	beq.n	76a2 <__aeabi_ddiv+0x192>
    7660:	465b      	mov	r3, fp
    7662:	2b00      	cmp	r3, #0
    7664:	d100      	bne.n	7668 <__aeabi_ddiv+0x158>
    7666:	e19e      	b.n	79a6 <__aeabi_ddiv+0x496>
    7668:	4658      	mov	r0, fp
    766a:	f001 f8a3 	bl	87b4 <__clzsi2>
    766e:	0003      	movs	r3, r0
    7670:	3b0b      	subs	r3, #11
    7672:	2b1c      	cmp	r3, #28
    7674:	dd00      	ble.n	7678 <__aeabi_ddiv+0x168>
    7676:	e18f      	b.n	7998 <__aeabi_ddiv+0x488>
    7678:	0002      	movs	r2, r0
    767a:	4659      	mov	r1, fp
    767c:	3a08      	subs	r2, #8
    767e:	4091      	lsls	r1, r2
    7680:	468b      	mov	fp, r1
    7682:	211d      	movs	r1, #29
    7684:	1acb      	subs	r3, r1, r3
    7686:	4651      	mov	r1, sl
    7688:	40d9      	lsrs	r1, r3
    768a:	000b      	movs	r3, r1
    768c:	4659      	mov	r1, fp
    768e:	430b      	orrs	r3, r1
    7690:	4651      	mov	r1, sl
    7692:	469b      	mov	fp, r3
    7694:	4091      	lsls	r1, r2
    7696:	4b19      	ldr	r3, [pc, #100]	; (76fc <__aeabi_ddiv+0x1ec>)
    7698:	469c      	mov	ip, r3
    769a:	4460      	add	r0, ip
    769c:	4240      	negs	r0, r0
    769e:	2300      	movs	r3, #0
    76a0:	e774      	b.n	758c <__aeabi_ddiv+0x7c>
    76a2:	2300      	movs	r3, #0
    76a4:	2100      	movs	r1, #0
    76a6:	469b      	mov	fp, r3
    76a8:	3301      	adds	r3, #1
    76aa:	e76f      	b.n	758c <__aeabi_ddiv+0x7c>
    76ac:	2303      	movs	r3, #3
    76ae:	e76d      	b.n	758c <__aeabi_ddiv+0x7c>
    76b0:	2300      	movs	r3, #0
    76b2:	4699      	mov	r9, r3
    76b4:	3301      	adds	r3, #1
    76b6:	2704      	movs	r7, #4
    76b8:	2600      	movs	r6, #0
    76ba:	9302      	str	r3, [sp, #8]
    76bc:	e74b      	b.n	7556 <__aeabi_ddiv+0x46>
    76be:	2303      	movs	r3, #3
    76c0:	270c      	movs	r7, #12
    76c2:	9302      	str	r3, [sp, #8]
    76c4:	e747      	b.n	7556 <__aeabi_ddiv+0x46>
    76c6:	2201      	movs	r2, #1
    76c8:	1ad5      	subs	r5, r2, r3
    76ca:	2d38      	cmp	r5, #56	; 0x38
    76cc:	dc00      	bgt.n	76d0 <__aeabi_ddiv+0x1c0>
    76ce:	e1b0      	b.n	7a32 <__aeabi_ddiv+0x522>
    76d0:	4653      	mov	r3, sl
    76d2:	401a      	ands	r2, r3
    76d4:	2100      	movs	r1, #0
    76d6:	2300      	movs	r3, #0
    76d8:	2600      	movs	r6, #0
    76da:	4689      	mov	r9, r1
    76dc:	e77e      	b.n	75dc <__aeabi_ddiv+0xcc>
    76de:	2300      	movs	r3, #0
    76e0:	2680      	movs	r6, #128	; 0x80
    76e2:	4699      	mov	r9, r3
    76e4:	2200      	movs	r2, #0
    76e6:	0336      	lsls	r6, r6, #12
    76e8:	4b00      	ldr	r3, [pc, #0]	; (76ec <__aeabi_ddiv+0x1dc>)
    76ea:	e777      	b.n	75dc <__aeabi_ddiv+0xcc>
    76ec:	000007ff 	.word	0x000007ff
    76f0:	fffffc01 	.word	0xfffffc01
    76f4:	0000a0a8 	.word	0x0000a0a8
    76f8:	800fffff 	.word	0x800fffff
    76fc:	000003f3 	.word	0x000003f3
    7700:	455e      	cmp	r6, fp
    7702:	d900      	bls.n	7706 <__aeabi_ddiv+0x1f6>
    7704:	e172      	b.n	79ec <__aeabi_ddiv+0x4dc>
    7706:	d100      	bne.n	770a <__aeabi_ddiv+0x1fa>
    7708:	e16d      	b.n	79e6 <__aeabi_ddiv+0x4d6>
    770a:	9b01      	ldr	r3, [sp, #4]
    770c:	464d      	mov	r5, r9
    770e:	3b01      	subs	r3, #1
    7710:	9301      	str	r3, [sp, #4]
    7712:	2300      	movs	r3, #0
    7714:	0034      	movs	r4, r6
    7716:	9302      	str	r3, [sp, #8]
    7718:	465b      	mov	r3, fp
    771a:	021e      	lsls	r6, r3, #8
    771c:	0e0b      	lsrs	r3, r1, #24
    771e:	431e      	orrs	r6, r3
    7720:	020b      	lsls	r3, r1, #8
    7722:	9303      	str	r3, [sp, #12]
    7724:	0c33      	lsrs	r3, r6, #16
    7726:	4699      	mov	r9, r3
    7728:	0433      	lsls	r3, r6, #16
    772a:	0c1b      	lsrs	r3, r3, #16
    772c:	4649      	mov	r1, r9
    772e:	0020      	movs	r0, r4
    7730:	9300      	str	r3, [sp, #0]
    7732:	f7ff f93f 	bl	69b4 <__aeabi_uidiv>
    7736:	9b00      	ldr	r3, [sp, #0]
    7738:	0037      	movs	r7, r6
    773a:	4343      	muls	r3, r0
    773c:	0006      	movs	r6, r0
    773e:	4649      	mov	r1, r9
    7740:	0020      	movs	r0, r4
    7742:	4698      	mov	r8, r3
    7744:	f7ff f9bc 	bl	6ac0 <__aeabi_uidivmod>
    7748:	0c2c      	lsrs	r4, r5, #16
    774a:	0409      	lsls	r1, r1, #16
    774c:	430c      	orrs	r4, r1
    774e:	45a0      	cmp	r8, r4
    7750:	d909      	bls.n	7766 <__aeabi_ddiv+0x256>
    7752:	19e4      	adds	r4, r4, r7
    7754:	1e73      	subs	r3, r6, #1
    7756:	42a7      	cmp	r7, r4
    7758:	d900      	bls.n	775c <__aeabi_ddiv+0x24c>
    775a:	e15c      	b.n	7a16 <__aeabi_ddiv+0x506>
    775c:	45a0      	cmp	r8, r4
    775e:	d800      	bhi.n	7762 <__aeabi_ddiv+0x252>
    7760:	e159      	b.n	7a16 <__aeabi_ddiv+0x506>
    7762:	3e02      	subs	r6, #2
    7764:	19e4      	adds	r4, r4, r7
    7766:	4643      	mov	r3, r8
    7768:	1ae4      	subs	r4, r4, r3
    776a:	4649      	mov	r1, r9
    776c:	0020      	movs	r0, r4
    776e:	f7ff f921 	bl	69b4 <__aeabi_uidiv>
    7772:	0003      	movs	r3, r0
    7774:	9a00      	ldr	r2, [sp, #0]
    7776:	4680      	mov	r8, r0
    7778:	4353      	muls	r3, r2
    777a:	4649      	mov	r1, r9
    777c:	0020      	movs	r0, r4
    777e:	469b      	mov	fp, r3
    7780:	f7ff f99e 	bl	6ac0 <__aeabi_uidivmod>
    7784:	042a      	lsls	r2, r5, #16
    7786:	0409      	lsls	r1, r1, #16
    7788:	0c12      	lsrs	r2, r2, #16
    778a:	430a      	orrs	r2, r1
    778c:	4593      	cmp	fp, r2
    778e:	d90d      	bls.n	77ac <__aeabi_ddiv+0x29c>
    7790:	4643      	mov	r3, r8
    7792:	19d2      	adds	r2, r2, r7
    7794:	3b01      	subs	r3, #1
    7796:	4297      	cmp	r7, r2
    7798:	d900      	bls.n	779c <__aeabi_ddiv+0x28c>
    779a:	e13a      	b.n	7a12 <__aeabi_ddiv+0x502>
    779c:	4593      	cmp	fp, r2
    779e:	d800      	bhi.n	77a2 <__aeabi_ddiv+0x292>
    77a0:	e137      	b.n	7a12 <__aeabi_ddiv+0x502>
    77a2:	2302      	movs	r3, #2
    77a4:	425b      	negs	r3, r3
    77a6:	469c      	mov	ip, r3
    77a8:	19d2      	adds	r2, r2, r7
    77aa:	44e0      	add	r8, ip
    77ac:	465b      	mov	r3, fp
    77ae:	1ad2      	subs	r2, r2, r3
    77b0:	4643      	mov	r3, r8
    77b2:	0436      	lsls	r6, r6, #16
    77b4:	4333      	orrs	r3, r6
    77b6:	469b      	mov	fp, r3
    77b8:	9903      	ldr	r1, [sp, #12]
    77ba:	0c18      	lsrs	r0, r3, #16
    77bc:	0c0b      	lsrs	r3, r1, #16
    77be:	001d      	movs	r5, r3
    77c0:	9305      	str	r3, [sp, #20]
    77c2:	0409      	lsls	r1, r1, #16
    77c4:	465b      	mov	r3, fp
    77c6:	0c09      	lsrs	r1, r1, #16
    77c8:	000c      	movs	r4, r1
    77ca:	041b      	lsls	r3, r3, #16
    77cc:	0c1b      	lsrs	r3, r3, #16
    77ce:	4344      	muls	r4, r0
    77d0:	9104      	str	r1, [sp, #16]
    77d2:	4359      	muls	r1, r3
    77d4:	436b      	muls	r3, r5
    77d6:	4368      	muls	r0, r5
    77d8:	191b      	adds	r3, r3, r4
    77da:	0c0d      	lsrs	r5, r1, #16
    77dc:	18eb      	adds	r3, r5, r3
    77de:	429c      	cmp	r4, r3
    77e0:	d903      	bls.n	77ea <__aeabi_ddiv+0x2da>
    77e2:	2480      	movs	r4, #128	; 0x80
    77e4:	0264      	lsls	r4, r4, #9
    77e6:	46a4      	mov	ip, r4
    77e8:	4460      	add	r0, ip
    77ea:	0c1c      	lsrs	r4, r3, #16
    77ec:	0409      	lsls	r1, r1, #16
    77ee:	041b      	lsls	r3, r3, #16
    77f0:	0c09      	lsrs	r1, r1, #16
    77f2:	1820      	adds	r0, r4, r0
    77f4:	185d      	adds	r5, r3, r1
    77f6:	4282      	cmp	r2, r0
    77f8:	d200      	bcs.n	77fc <__aeabi_ddiv+0x2ec>
    77fa:	e0de      	b.n	79ba <__aeabi_ddiv+0x4aa>
    77fc:	d100      	bne.n	7800 <__aeabi_ddiv+0x2f0>
    77fe:	e0d7      	b.n	79b0 <__aeabi_ddiv+0x4a0>
    7800:	1a16      	subs	r6, r2, r0
    7802:	9b02      	ldr	r3, [sp, #8]
    7804:	469c      	mov	ip, r3
    7806:	1b5d      	subs	r5, r3, r5
    7808:	45ac      	cmp	ip, r5
    780a:	419b      	sbcs	r3, r3
    780c:	425b      	negs	r3, r3
    780e:	1af6      	subs	r6, r6, r3
    7810:	42b7      	cmp	r7, r6
    7812:	d100      	bne.n	7816 <__aeabi_ddiv+0x306>
    7814:	e106      	b.n	7a24 <__aeabi_ddiv+0x514>
    7816:	4649      	mov	r1, r9
    7818:	0030      	movs	r0, r6
    781a:	f7ff f8cb 	bl	69b4 <__aeabi_uidiv>
    781e:	9b00      	ldr	r3, [sp, #0]
    7820:	0004      	movs	r4, r0
    7822:	4343      	muls	r3, r0
    7824:	4649      	mov	r1, r9
    7826:	0030      	movs	r0, r6
    7828:	4698      	mov	r8, r3
    782a:	f7ff f949 	bl	6ac0 <__aeabi_uidivmod>
    782e:	0c2e      	lsrs	r6, r5, #16
    7830:	0409      	lsls	r1, r1, #16
    7832:	430e      	orrs	r6, r1
    7834:	45b0      	cmp	r8, r6
    7836:	d909      	bls.n	784c <__aeabi_ddiv+0x33c>
    7838:	19f6      	adds	r6, r6, r7
    783a:	1e63      	subs	r3, r4, #1
    783c:	42b7      	cmp	r7, r6
    783e:	d900      	bls.n	7842 <__aeabi_ddiv+0x332>
    7840:	e0f3      	b.n	7a2a <__aeabi_ddiv+0x51a>
    7842:	45b0      	cmp	r8, r6
    7844:	d800      	bhi.n	7848 <__aeabi_ddiv+0x338>
    7846:	e0f0      	b.n	7a2a <__aeabi_ddiv+0x51a>
    7848:	3c02      	subs	r4, #2
    784a:	19f6      	adds	r6, r6, r7
    784c:	4643      	mov	r3, r8
    784e:	1af3      	subs	r3, r6, r3
    7850:	4649      	mov	r1, r9
    7852:	0018      	movs	r0, r3
    7854:	9302      	str	r3, [sp, #8]
    7856:	f7ff f8ad 	bl	69b4 <__aeabi_uidiv>
    785a:	9b00      	ldr	r3, [sp, #0]
    785c:	0006      	movs	r6, r0
    785e:	4343      	muls	r3, r0
    7860:	4649      	mov	r1, r9
    7862:	9802      	ldr	r0, [sp, #8]
    7864:	4698      	mov	r8, r3
    7866:	f7ff f92b 	bl	6ac0 <__aeabi_uidivmod>
    786a:	042d      	lsls	r5, r5, #16
    786c:	0409      	lsls	r1, r1, #16
    786e:	0c2d      	lsrs	r5, r5, #16
    7870:	430d      	orrs	r5, r1
    7872:	45a8      	cmp	r8, r5
    7874:	d909      	bls.n	788a <__aeabi_ddiv+0x37a>
    7876:	19ed      	adds	r5, r5, r7
    7878:	1e73      	subs	r3, r6, #1
    787a:	42af      	cmp	r7, r5
    787c:	d900      	bls.n	7880 <__aeabi_ddiv+0x370>
    787e:	e0d6      	b.n	7a2e <__aeabi_ddiv+0x51e>
    7880:	45a8      	cmp	r8, r5
    7882:	d800      	bhi.n	7886 <__aeabi_ddiv+0x376>
    7884:	e0d3      	b.n	7a2e <__aeabi_ddiv+0x51e>
    7886:	3e02      	subs	r6, #2
    7888:	19ed      	adds	r5, r5, r7
    788a:	0424      	lsls	r4, r4, #16
    788c:	0021      	movs	r1, r4
    788e:	4643      	mov	r3, r8
    7890:	4331      	orrs	r1, r6
    7892:	9e04      	ldr	r6, [sp, #16]
    7894:	9a05      	ldr	r2, [sp, #20]
    7896:	0030      	movs	r0, r6
    7898:	1aed      	subs	r5, r5, r3
    789a:	040b      	lsls	r3, r1, #16
    789c:	0c0c      	lsrs	r4, r1, #16
    789e:	0c1b      	lsrs	r3, r3, #16
    78a0:	4358      	muls	r0, r3
    78a2:	4366      	muls	r6, r4
    78a4:	4353      	muls	r3, r2
    78a6:	4354      	muls	r4, r2
    78a8:	199a      	adds	r2, r3, r6
    78aa:	0c03      	lsrs	r3, r0, #16
    78ac:	189b      	adds	r3, r3, r2
    78ae:	429e      	cmp	r6, r3
    78b0:	d903      	bls.n	78ba <__aeabi_ddiv+0x3aa>
    78b2:	2280      	movs	r2, #128	; 0x80
    78b4:	0252      	lsls	r2, r2, #9
    78b6:	4694      	mov	ip, r2
    78b8:	4464      	add	r4, ip
    78ba:	0c1a      	lsrs	r2, r3, #16
    78bc:	0400      	lsls	r0, r0, #16
    78be:	041b      	lsls	r3, r3, #16
    78c0:	0c00      	lsrs	r0, r0, #16
    78c2:	1914      	adds	r4, r2, r4
    78c4:	181b      	adds	r3, r3, r0
    78c6:	42a5      	cmp	r5, r4
    78c8:	d350      	bcc.n	796c <__aeabi_ddiv+0x45c>
    78ca:	d04d      	beq.n	7968 <__aeabi_ddiv+0x458>
    78cc:	2301      	movs	r3, #1
    78ce:	4319      	orrs	r1, r3
    78d0:	4a96      	ldr	r2, [pc, #600]	; (7b2c <__aeabi_ddiv+0x61c>)
    78d2:	9b01      	ldr	r3, [sp, #4]
    78d4:	4694      	mov	ip, r2
    78d6:	4463      	add	r3, ip
    78d8:	2b00      	cmp	r3, #0
    78da:	dc00      	bgt.n	78de <__aeabi_ddiv+0x3ce>
    78dc:	e6f3      	b.n	76c6 <__aeabi_ddiv+0x1b6>
    78de:	074a      	lsls	r2, r1, #29
    78e0:	d009      	beq.n	78f6 <__aeabi_ddiv+0x3e6>
    78e2:	220f      	movs	r2, #15
    78e4:	400a      	ands	r2, r1
    78e6:	2a04      	cmp	r2, #4
    78e8:	d005      	beq.n	78f6 <__aeabi_ddiv+0x3e6>
    78ea:	1d0a      	adds	r2, r1, #4
    78ec:	428a      	cmp	r2, r1
    78ee:	4189      	sbcs	r1, r1
    78f0:	4249      	negs	r1, r1
    78f2:	448b      	add	fp, r1
    78f4:	0011      	movs	r1, r2
    78f6:	465a      	mov	r2, fp
    78f8:	01d2      	lsls	r2, r2, #7
    78fa:	d508      	bpl.n	790e <__aeabi_ddiv+0x3fe>
    78fc:	465a      	mov	r2, fp
    78fe:	4b8c      	ldr	r3, [pc, #560]	; (7b30 <__aeabi_ddiv+0x620>)
    7900:	401a      	ands	r2, r3
    7902:	4693      	mov	fp, r2
    7904:	2280      	movs	r2, #128	; 0x80
    7906:	00d2      	lsls	r2, r2, #3
    7908:	4694      	mov	ip, r2
    790a:	9b01      	ldr	r3, [sp, #4]
    790c:	4463      	add	r3, ip
    790e:	4a89      	ldr	r2, [pc, #548]	; (7b34 <__aeabi_ddiv+0x624>)
    7910:	4293      	cmp	r3, r2
    7912:	dd00      	ble.n	7916 <__aeabi_ddiv+0x406>
    7914:	e65b      	b.n	75ce <__aeabi_ddiv+0xbe>
    7916:	465a      	mov	r2, fp
    7918:	08c9      	lsrs	r1, r1, #3
    791a:	0750      	lsls	r0, r2, #29
    791c:	4308      	orrs	r0, r1
    791e:	0256      	lsls	r6, r2, #9
    7920:	4651      	mov	r1, sl
    7922:	2201      	movs	r2, #1
    7924:	055b      	lsls	r3, r3, #21
    7926:	4681      	mov	r9, r0
    7928:	0b36      	lsrs	r6, r6, #12
    792a:	0d5b      	lsrs	r3, r3, #21
    792c:	400a      	ands	r2, r1
    792e:	e655      	b.n	75dc <__aeabi_ddiv+0xcc>
    7930:	2380      	movs	r3, #128	; 0x80
    7932:	031b      	lsls	r3, r3, #12
    7934:	421e      	tst	r6, r3
    7936:	d011      	beq.n	795c <__aeabi_ddiv+0x44c>
    7938:	465a      	mov	r2, fp
    793a:	421a      	tst	r2, r3
    793c:	d10e      	bne.n	795c <__aeabi_ddiv+0x44c>
    793e:	465e      	mov	r6, fp
    7940:	431e      	orrs	r6, r3
    7942:	0336      	lsls	r6, r6, #12
    7944:	0b36      	lsrs	r6, r6, #12
    7946:	002a      	movs	r2, r5
    7948:	4689      	mov	r9, r1
    794a:	4b7b      	ldr	r3, [pc, #492]	; (7b38 <__aeabi_ddiv+0x628>)
    794c:	e646      	b.n	75dc <__aeabi_ddiv+0xcc>
    794e:	2b03      	cmp	r3, #3
    7950:	d100      	bne.n	7954 <__aeabi_ddiv+0x444>
    7952:	e0e1      	b.n	7b18 <__aeabi_ddiv+0x608>
    7954:	2b01      	cmp	r3, #1
    7956:	d1bb      	bne.n	78d0 <__aeabi_ddiv+0x3c0>
    7958:	401a      	ands	r2, r3
    795a:	e6bb      	b.n	76d4 <__aeabi_ddiv+0x1c4>
    795c:	431e      	orrs	r6, r3
    795e:	0336      	lsls	r6, r6, #12
    7960:	0b36      	lsrs	r6, r6, #12
    7962:	4642      	mov	r2, r8
    7964:	4b74      	ldr	r3, [pc, #464]	; (7b38 <__aeabi_ddiv+0x628>)
    7966:	e639      	b.n	75dc <__aeabi_ddiv+0xcc>
    7968:	2b00      	cmp	r3, #0
    796a:	d0b1      	beq.n	78d0 <__aeabi_ddiv+0x3c0>
    796c:	197d      	adds	r5, r7, r5
    796e:	1e4a      	subs	r2, r1, #1
    7970:	42af      	cmp	r7, r5
    7972:	d952      	bls.n	7a1a <__aeabi_ddiv+0x50a>
    7974:	0011      	movs	r1, r2
    7976:	42a5      	cmp	r5, r4
    7978:	d1a8      	bne.n	78cc <__aeabi_ddiv+0x3bc>
    797a:	9a03      	ldr	r2, [sp, #12]
    797c:	429a      	cmp	r2, r3
    797e:	d1a5      	bne.n	78cc <__aeabi_ddiv+0x3bc>
    7980:	e7a6      	b.n	78d0 <__aeabi_ddiv+0x3c0>
    7982:	0003      	movs	r3, r0
    7984:	003e      	movs	r6, r7
    7986:	3b28      	subs	r3, #40	; 0x28
    7988:	409e      	lsls	r6, r3
    798a:	2300      	movs	r3, #0
    798c:	4699      	mov	r9, r3
    798e:	e654      	b.n	763a <__aeabi_ddiv+0x12a>
    7990:	f000 ff10 	bl	87b4 <__clzsi2>
    7994:	3020      	adds	r0, #32
    7996:	e641      	b.n	761c <__aeabi_ddiv+0x10c>
    7998:	0003      	movs	r3, r0
    799a:	4652      	mov	r2, sl
    799c:	3b28      	subs	r3, #40	; 0x28
    799e:	409a      	lsls	r2, r3
    79a0:	2100      	movs	r1, #0
    79a2:	4693      	mov	fp, r2
    79a4:	e677      	b.n	7696 <__aeabi_ddiv+0x186>
    79a6:	4650      	mov	r0, sl
    79a8:	f000 ff04 	bl	87b4 <__clzsi2>
    79ac:	3020      	adds	r0, #32
    79ae:	e65e      	b.n	766e <__aeabi_ddiv+0x15e>
    79b0:	9b02      	ldr	r3, [sp, #8]
    79b2:	2600      	movs	r6, #0
    79b4:	42ab      	cmp	r3, r5
    79b6:	d300      	bcc.n	79ba <__aeabi_ddiv+0x4aa>
    79b8:	e723      	b.n	7802 <__aeabi_ddiv+0x2f2>
    79ba:	9e03      	ldr	r6, [sp, #12]
    79bc:	9902      	ldr	r1, [sp, #8]
    79be:	46b4      	mov	ip, r6
    79c0:	4461      	add	r1, ip
    79c2:	4688      	mov	r8, r1
    79c4:	45b0      	cmp	r8, r6
    79c6:	41b6      	sbcs	r6, r6
    79c8:	465b      	mov	r3, fp
    79ca:	4276      	negs	r6, r6
    79cc:	19f6      	adds	r6, r6, r7
    79ce:	18b2      	adds	r2, r6, r2
    79d0:	3b01      	subs	r3, #1
    79d2:	9102      	str	r1, [sp, #8]
    79d4:	4297      	cmp	r7, r2
    79d6:	d213      	bcs.n	7a00 <__aeabi_ddiv+0x4f0>
    79d8:	4290      	cmp	r0, r2
    79da:	d84f      	bhi.n	7a7c <__aeabi_ddiv+0x56c>
    79dc:	d100      	bne.n	79e0 <__aeabi_ddiv+0x4d0>
    79de:	e08e      	b.n	7afe <__aeabi_ddiv+0x5ee>
    79e0:	1a16      	subs	r6, r2, r0
    79e2:	469b      	mov	fp, r3
    79e4:	e70d      	b.n	7802 <__aeabi_ddiv+0x2f2>
    79e6:	4589      	cmp	r9, r1
    79e8:	d200      	bcs.n	79ec <__aeabi_ddiv+0x4dc>
    79ea:	e68e      	b.n	770a <__aeabi_ddiv+0x1fa>
    79ec:	0874      	lsrs	r4, r6, #1
    79ee:	464b      	mov	r3, r9
    79f0:	07f6      	lsls	r6, r6, #31
    79f2:	0035      	movs	r5, r6
    79f4:	085b      	lsrs	r3, r3, #1
    79f6:	431d      	orrs	r5, r3
    79f8:	464b      	mov	r3, r9
    79fa:	07db      	lsls	r3, r3, #31
    79fc:	9302      	str	r3, [sp, #8]
    79fe:	e68b      	b.n	7718 <__aeabi_ddiv+0x208>
    7a00:	4297      	cmp	r7, r2
    7a02:	d1ed      	bne.n	79e0 <__aeabi_ddiv+0x4d0>
    7a04:	9903      	ldr	r1, [sp, #12]
    7a06:	9c02      	ldr	r4, [sp, #8]
    7a08:	42a1      	cmp	r1, r4
    7a0a:	d9e5      	bls.n	79d8 <__aeabi_ddiv+0x4c8>
    7a0c:	1a3e      	subs	r6, r7, r0
    7a0e:	469b      	mov	fp, r3
    7a10:	e6f7      	b.n	7802 <__aeabi_ddiv+0x2f2>
    7a12:	4698      	mov	r8, r3
    7a14:	e6ca      	b.n	77ac <__aeabi_ddiv+0x29c>
    7a16:	001e      	movs	r6, r3
    7a18:	e6a5      	b.n	7766 <__aeabi_ddiv+0x256>
    7a1a:	42ac      	cmp	r4, r5
    7a1c:	d83e      	bhi.n	7a9c <__aeabi_ddiv+0x58c>
    7a1e:	d074      	beq.n	7b0a <__aeabi_ddiv+0x5fa>
    7a20:	0011      	movs	r1, r2
    7a22:	e753      	b.n	78cc <__aeabi_ddiv+0x3bc>
    7a24:	2101      	movs	r1, #1
    7a26:	4249      	negs	r1, r1
    7a28:	e752      	b.n	78d0 <__aeabi_ddiv+0x3c0>
    7a2a:	001c      	movs	r4, r3
    7a2c:	e70e      	b.n	784c <__aeabi_ddiv+0x33c>
    7a2e:	001e      	movs	r6, r3
    7a30:	e72b      	b.n	788a <__aeabi_ddiv+0x37a>
    7a32:	2d1f      	cmp	r5, #31
    7a34:	dc3c      	bgt.n	7ab0 <__aeabi_ddiv+0x5a0>
    7a36:	2320      	movs	r3, #32
    7a38:	000a      	movs	r2, r1
    7a3a:	4658      	mov	r0, fp
    7a3c:	1b5b      	subs	r3, r3, r5
    7a3e:	4098      	lsls	r0, r3
    7a40:	40ea      	lsrs	r2, r5
    7a42:	4099      	lsls	r1, r3
    7a44:	4302      	orrs	r2, r0
    7a46:	1e48      	subs	r0, r1, #1
    7a48:	4181      	sbcs	r1, r0
    7a4a:	465e      	mov	r6, fp
    7a4c:	4311      	orrs	r1, r2
    7a4e:	40ee      	lsrs	r6, r5
    7a50:	074b      	lsls	r3, r1, #29
    7a52:	d009      	beq.n	7a68 <__aeabi_ddiv+0x558>
    7a54:	230f      	movs	r3, #15
    7a56:	400b      	ands	r3, r1
    7a58:	2b04      	cmp	r3, #4
    7a5a:	d005      	beq.n	7a68 <__aeabi_ddiv+0x558>
    7a5c:	000b      	movs	r3, r1
    7a5e:	1d19      	adds	r1, r3, #4
    7a60:	4299      	cmp	r1, r3
    7a62:	419b      	sbcs	r3, r3
    7a64:	425b      	negs	r3, r3
    7a66:	18f6      	adds	r6, r6, r3
    7a68:	0233      	lsls	r3, r6, #8
    7a6a:	d53c      	bpl.n	7ae6 <__aeabi_ddiv+0x5d6>
    7a6c:	4653      	mov	r3, sl
    7a6e:	2201      	movs	r2, #1
    7a70:	2100      	movs	r1, #0
    7a72:	401a      	ands	r2, r3
    7a74:	2600      	movs	r6, #0
    7a76:	2301      	movs	r3, #1
    7a78:	4689      	mov	r9, r1
    7a7a:	e5af      	b.n	75dc <__aeabi_ddiv+0xcc>
    7a7c:	2302      	movs	r3, #2
    7a7e:	425b      	negs	r3, r3
    7a80:	469c      	mov	ip, r3
    7a82:	9c03      	ldr	r4, [sp, #12]
    7a84:	44e3      	add	fp, ip
    7a86:	46a4      	mov	ip, r4
    7a88:	9b02      	ldr	r3, [sp, #8]
    7a8a:	4463      	add	r3, ip
    7a8c:	4698      	mov	r8, r3
    7a8e:	45a0      	cmp	r8, r4
    7a90:	41b6      	sbcs	r6, r6
    7a92:	4276      	negs	r6, r6
    7a94:	19f6      	adds	r6, r6, r7
    7a96:	9302      	str	r3, [sp, #8]
    7a98:	18b2      	adds	r2, r6, r2
    7a9a:	e6b1      	b.n	7800 <__aeabi_ddiv+0x2f0>
    7a9c:	9803      	ldr	r0, [sp, #12]
    7a9e:	1e8a      	subs	r2, r1, #2
    7aa0:	0041      	lsls	r1, r0, #1
    7aa2:	4281      	cmp	r1, r0
    7aa4:	41b6      	sbcs	r6, r6
    7aa6:	4276      	negs	r6, r6
    7aa8:	19f6      	adds	r6, r6, r7
    7aaa:	19ad      	adds	r5, r5, r6
    7aac:	9103      	str	r1, [sp, #12]
    7aae:	e761      	b.n	7974 <__aeabi_ddiv+0x464>
    7ab0:	221f      	movs	r2, #31
    7ab2:	4252      	negs	r2, r2
    7ab4:	1ad3      	subs	r3, r2, r3
    7ab6:	465a      	mov	r2, fp
    7ab8:	40da      	lsrs	r2, r3
    7aba:	0013      	movs	r3, r2
    7abc:	2d20      	cmp	r5, #32
    7abe:	d029      	beq.n	7b14 <__aeabi_ddiv+0x604>
    7ac0:	2240      	movs	r2, #64	; 0x40
    7ac2:	4658      	mov	r0, fp
    7ac4:	1b55      	subs	r5, r2, r5
    7ac6:	40a8      	lsls	r0, r5
    7ac8:	4301      	orrs	r1, r0
    7aca:	1e48      	subs	r0, r1, #1
    7acc:	4181      	sbcs	r1, r0
    7ace:	2007      	movs	r0, #7
    7ad0:	430b      	orrs	r3, r1
    7ad2:	4018      	ands	r0, r3
    7ad4:	2600      	movs	r6, #0
    7ad6:	2800      	cmp	r0, #0
    7ad8:	d009      	beq.n	7aee <__aeabi_ddiv+0x5de>
    7ada:	220f      	movs	r2, #15
    7adc:	2600      	movs	r6, #0
    7ade:	401a      	ands	r2, r3
    7ae0:	0019      	movs	r1, r3
    7ae2:	2a04      	cmp	r2, #4
    7ae4:	d1bb      	bne.n	7a5e <__aeabi_ddiv+0x54e>
    7ae6:	000b      	movs	r3, r1
    7ae8:	0770      	lsls	r0, r6, #29
    7aea:	0276      	lsls	r6, r6, #9
    7aec:	0b36      	lsrs	r6, r6, #12
    7aee:	08db      	lsrs	r3, r3, #3
    7af0:	4303      	orrs	r3, r0
    7af2:	4699      	mov	r9, r3
    7af4:	2201      	movs	r2, #1
    7af6:	4653      	mov	r3, sl
    7af8:	401a      	ands	r2, r3
    7afa:	2300      	movs	r3, #0
    7afc:	e56e      	b.n	75dc <__aeabi_ddiv+0xcc>
    7afe:	9902      	ldr	r1, [sp, #8]
    7b00:	428d      	cmp	r5, r1
    7b02:	d8bb      	bhi.n	7a7c <__aeabi_ddiv+0x56c>
    7b04:	469b      	mov	fp, r3
    7b06:	2600      	movs	r6, #0
    7b08:	e67b      	b.n	7802 <__aeabi_ddiv+0x2f2>
    7b0a:	9803      	ldr	r0, [sp, #12]
    7b0c:	4298      	cmp	r0, r3
    7b0e:	d3c5      	bcc.n	7a9c <__aeabi_ddiv+0x58c>
    7b10:	0011      	movs	r1, r2
    7b12:	e732      	b.n	797a <__aeabi_ddiv+0x46a>
    7b14:	2000      	movs	r0, #0
    7b16:	e7d7      	b.n	7ac8 <__aeabi_ddiv+0x5b8>
    7b18:	2680      	movs	r6, #128	; 0x80
    7b1a:	465b      	mov	r3, fp
    7b1c:	0336      	lsls	r6, r6, #12
    7b1e:	431e      	orrs	r6, r3
    7b20:	0336      	lsls	r6, r6, #12
    7b22:	0b36      	lsrs	r6, r6, #12
    7b24:	9a00      	ldr	r2, [sp, #0]
    7b26:	4689      	mov	r9, r1
    7b28:	4b03      	ldr	r3, [pc, #12]	; (7b38 <__aeabi_ddiv+0x628>)
    7b2a:	e557      	b.n	75dc <__aeabi_ddiv+0xcc>
    7b2c:	000003ff 	.word	0x000003ff
    7b30:	feffffff 	.word	0xfeffffff
    7b34:	000007fe 	.word	0x000007fe
    7b38:	000007ff 	.word	0x000007ff

00007b3c <__aeabi_dmul>:
    7b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b3e:	465f      	mov	r7, fp
    7b40:	4656      	mov	r6, sl
    7b42:	464d      	mov	r5, r9
    7b44:	4644      	mov	r4, r8
    7b46:	b4f0      	push	{r4, r5, r6, r7}
    7b48:	030d      	lsls	r5, r1, #12
    7b4a:	4699      	mov	r9, r3
    7b4c:	004e      	lsls	r6, r1, #1
    7b4e:	0b2b      	lsrs	r3, r5, #12
    7b50:	b087      	sub	sp, #28
    7b52:	0007      	movs	r7, r0
    7b54:	4692      	mov	sl, r2
    7b56:	4680      	mov	r8, r0
    7b58:	469b      	mov	fp, r3
    7b5a:	0d76      	lsrs	r6, r6, #21
    7b5c:	0fcc      	lsrs	r4, r1, #31
    7b5e:	2e00      	cmp	r6, #0
    7b60:	d069      	beq.n	7c36 <__aeabi_dmul+0xfa>
    7b62:	4b6d      	ldr	r3, [pc, #436]	; (7d18 <__aeabi_dmul+0x1dc>)
    7b64:	429e      	cmp	r6, r3
    7b66:	d035      	beq.n	7bd4 <__aeabi_dmul+0x98>
    7b68:	465b      	mov	r3, fp
    7b6a:	2280      	movs	r2, #128	; 0x80
    7b6c:	00dd      	lsls	r5, r3, #3
    7b6e:	0412      	lsls	r2, r2, #16
    7b70:	0f43      	lsrs	r3, r0, #29
    7b72:	4313      	orrs	r3, r2
    7b74:	432b      	orrs	r3, r5
    7b76:	469b      	mov	fp, r3
    7b78:	00c3      	lsls	r3, r0, #3
    7b7a:	4698      	mov	r8, r3
    7b7c:	4b67      	ldr	r3, [pc, #412]	; (7d1c <__aeabi_dmul+0x1e0>)
    7b7e:	2700      	movs	r7, #0
    7b80:	469c      	mov	ip, r3
    7b82:	2300      	movs	r3, #0
    7b84:	4466      	add	r6, ip
    7b86:	9301      	str	r3, [sp, #4]
    7b88:	464a      	mov	r2, r9
    7b8a:	0315      	lsls	r5, r2, #12
    7b8c:	0050      	lsls	r0, r2, #1
    7b8e:	0fd2      	lsrs	r2, r2, #31
    7b90:	4653      	mov	r3, sl
    7b92:	0b2d      	lsrs	r5, r5, #12
    7b94:	0d40      	lsrs	r0, r0, #21
    7b96:	4691      	mov	r9, r2
    7b98:	d100      	bne.n	7b9c <__aeabi_dmul+0x60>
    7b9a:	e076      	b.n	7c8a <__aeabi_dmul+0x14e>
    7b9c:	4a5e      	ldr	r2, [pc, #376]	; (7d18 <__aeabi_dmul+0x1dc>)
    7b9e:	4290      	cmp	r0, r2
    7ba0:	d06c      	beq.n	7c7c <__aeabi_dmul+0x140>
    7ba2:	2280      	movs	r2, #128	; 0x80
    7ba4:	0f5b      	lsrs	r3, r3, #29
    7ba6:	0412      	lsls	r2, r2, #16
    7ba8:	4313      	orrs	r3, r2
    7baa:	4a5c      	ldr	r2, [pc, #368]	; (7d1c <__aeabi_dmul+0x1e0>)
    7bac:	00ed      	lsls	r5, r5, #3
    7bae:	4694      	mov	ip, r2
    7bb0:	431d      	orrs	r5, r3
    7bb2:	4653      	mov	r3, sl
    7bb4:	2200      	movs	r2, #0
    7bb6:	00db      	lsls	r3, r3, #3
    7bb8:	4460      	add	r0, ip
    7bba:	4649      	mov	r1, r9
    7bbc:	1836      	adds	r6, r6, r0
    7bbe:	1c70      	adds	r0, r6, #1
    7bc0:	4061      	eors	r1, r4
    7bc2:	9002      	str	r0, [sp, #8]
    7bc4:	4317      	orrs	r7, r2
    7bc6:	2f0f      	cmp	r7, #15
    7bc8:	d900      	bls.n	7bcc <__aeabi_dmul+0x90>
    7bca:	e0af      	b.n	7d2c <__aeabi_dmul+0x1f0>
    7bcc:	4854      	ldr	r0, [pc, #336]	; (7d20 <__aeabi_dmul+0x1e4>)
    7bce:	00bf      	lsls	r7, r7, #2
    7bd0:	59c7      	ldr	r7, [r0, r7]
    7bd2:	46bf      	mov	pc, r7
    7bd4:	465b      	mov	r3, fp
    7bd6:	431f      	orrs	r7, r3
    7bd8:	d000      	beq.n	7bdc <__aeabi_dmul+0xa0>
    7bda:	e088      	b.n	7cee <__aeabi_dmul+0x1b2>
    7bdc:	2300      	movs	r3, #0
    7bde:	469b      	mov	fp, r3
    7be0:	4698      	mov	r8, r3
    7be2:	3302      	adds	r3, #2
    7be4:	2708      	movs	r7, #8
    7be6:	9301      	str	r3, [sp, #4]
    7be8:	e7ce      	b.n	7b88 <__aeabi_dmul+0x4c>
    7bea:	4649      	mov	r1, r9
    7bec:	2a02      	cmp	r2, #2
    7bee:	d06a      	beq.n	7cc6 <__aeabi_dmul+0x18a>
    7bf0:	2a03      	cmp	r2, #3
    7bf2:	d100      	bne.n	7bf6 <__aeabi_dmul+0xba>
    7bf4:	e209      	b.n	800a <__aeabi_dmul+0x4ce>
    7bf6:	2a01      	cmp	r2, #1
    7bf8:	d000      	beq.n	7bfc <__aeabi_dmul+0xc0>
    7bfa:	e1bb      	b.n	7f74 <__aeabi_dmul+0x438>
    7bfc:	4011      	ands	r1, r2
    7bfe:	2200      	movs	r2, #0
    7c00:	2300      	movs	r3, #0
    7c02:	2500      	movs	r5, #0
    7c04:	4690      	mov	r8, r2
    7c06:	b2cc      	uxtb	r4, r1
    7c08:	2100      	movs	r1, #0
    7c0a:	032d      	lsls	r5, r5, #12
    7c0c:	0d0a      	lsrs	r2, r1, #20
    7c0e:	0512      	lsls	r2, r2, #20
    7c10:	0b2d      	lsrs	r5, r5, #12
    7c12:	4315      	orrs	r5, r2
    7c14:	4a43      	ldr	r2, [pc, #268]	; (7d24 <__aeabi_dmul+0x1e8>)
    7c16:	051b      	lsls	r3, r3, #20
    7c18:	4015      	ands	r5, r2
    7c1a:	431d      	orrs	r5, r3
    7c1c:	006d      	lsls	r5, r5, #1
    7c1e:	07e4      	lsls	r4, r4, #31
    7c20:	086d      	lsrs	r5, r5, #1
    7c22:	4325      	orrs	r5, r4
    7c24:	4640      	mov	r0, r8
    7c26:	0029      	movs	r1, r5
    7c28:	b007      	add	sp, #28
    7c2a:	bc3c      	pop	{r2, r3, r4, r5}
    7c2c:	4690      	mov	r8, r2
    7c2e:	4699      	mov	r9, r3
    7c30:	46a2      	mov	sl, r4
    7c32:	46ab      	mov	fp, r5
    7c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c36:	4303      	orrs	r3, r0
    7c38:	d052      	beq.n	7ce0 <__aeabi_dmul+0x1a4>
    7c3a:	465b      	mov	r3, fp
    7c3c:	2b00      	cmp	r3, #0
    7c3e:	d100      	bne.n	7c42 <__aeabi_dmul+0x106>
    7c40:	e18a      	b.n	7f58 <__aeabi_dmul+0x41c>
    7c42:	4658      	mov	r0, fp
    7c44:	f000 fdb6 	bl	87b4 <__clzsi2>
    7c48:	0003      	movs	r3, r0
    7c4a:	3b0b      	subs	r3, #11
    7c4c:	2b1c      	cmp	r3, #28
    7c4e:	dd00      	ble.n	7c52 <__aeabi_dmul+0x116>
    7c50:	e17b      	b.n	7f4a <__aeabi_dmul+0x40e>
    7c52:	221d      	movs	r2, #29
    7c54:	1ad3      	subs	r3, r2, r3
    7c56:	003a      	movs	r2, r7
    7c58:	0001      	movs	r1, r0
    7c5a:	465d      	mov	r5, fp
    7c5c:	40da      	lsrs	r2, r3
    7c5e:	3908      	subs	r1, #8
    7c60:	408d      	lsls	r5, r1
    7c62:	0013      	movs	r3, r2
    7c64:	408f      	lsls	r7, r1
    7c66:	432b      	orrs	r3, r5
    7c68:	469b      	mov	fp, r3
    7c6a:	46b8      	mov	r8, r7
    7c6c:	4b2e      	ldr	r3, [pc, #184]	; (7d28 <__aeabi_dmul+0x1ec>)
    7c6e:	2700      	movs	r7, #0
    7c70:	469c      	mov	ip, r3
    7c72:	2300      	movs	r3, #0
    7c74:	4460      	add	r0, ip
    7c76:	4246      	negs	r6, r0
    7c78:	9301      	str	r3, [sp, #4]
    7c7a:	e785      	b.n	7b88 <__aeabi_dmul+0x4c>
    7c7c:	4652      	mov	r2, sl
    7c7e:	432a      	orrs	r2, r5
    7c80:	d12c      	bne.n	7cdc <__aeabi_dmul+0x1a0>
    7c82:	2500      	movs	r5, #0
    7c84:	2300      	movs	r3, #0
    7c86:	2202      	movs	r2, #2
    7c88:	e797      	b.n	7bba <__aeabi_dmul+0x7e>
    7c8a:	4652      	mov	r2, sl
    7c8c:	432a      	orrs	r2, r5
    7c8e:	d021      	beq.n	7cd4 <__aeabi_dmul+0x198>
    7c90:	2d00      	cmp	r5, #0
    7c92:	d100      	bne.n	7c96 <__aeabi_dmul+0x15a>
    7c94:	e154      	b.n	7f40 <__aeabi_dmul+0x404>
    7c96:	0028      	movs	r0, r5
    7c98:	f000 fd8c 	bl	87b4 <__clzsi2>
    7c9c:	0003      	movs	r3, r0
    7c9e:	3b0b      	subs	r3, #11
    7ca0:	2b1c      	cmp	r3, #28
    7ca2:	dd00      	ble.n	7ca6 <__aeabi_dmul+0x16a>
    7ca4:	e146      	b.n	7f34 <__aeabi_dmul+0x3f8>
    7ca6:	211d      	movs	r1, #29
    7ca8:	1acb      	subs	r3, r1, r3
    7caa:	4651      	mov	r1, sl
    7cac:	0002      	movs	r2, r0
    7cae:	40d9      	lsrs	r1, r3
    7cb0:	4653      	mov	r3, sl
    7cb2:	3a08      	subs	r2, #8
    7cb4:	4095      	lsls	r5, r2
    7cb6:	4093      	lsls	r3, r2
    7cb8:	430d      	orrs	r5, r1
    7cba:	4a1b      	ldr	r2, [pc, #108]	; (7d28 <__aeabi_dmul+0x1ec>)
    7cbc:	4694      	mov	ip, r2
    7cbe:	4460      	add	r0, ip
    7cc0:	4240      	negs	r0, r0
    7cc2:	2200      	movs	r2, #0
    7cc4:	e779      	b.n	7bba <__aeabi_dmul+0x7e>
    7cc6:	2401      	movs	r4, #1
    7cc8:	2200      	movs	r2, #0
    7cca:	400c      	ands	r4, r1
    7ccc:	4b12      	ldr	r3, [pc, #72]	; (7d18 <__aeabi_dmul+0x1dc>)
    7cce:	2500      	movs	r5, #0
    7cd0:	4690      	mov	r8, r2
    7cd2:	e799      	b.n	7c08 <__aeabi_dmul+0xcc>
    7cd4:	2500      	movs	r5, #0
    7cd6:	2300      	movs	r3, #0
    7cd8:	2201      	movs	r2, #1
    7cda:	e76e      	b.n	7bba <__aeabi_dmul+0x7e>
    7cdc:	2203      	movs	r2, #3
    7cde:	e76c      	b.n	7bba <__aeabi_dmul+0x7e>
    7ce0:	2300      	movs	r3, #0
    7ce2:	469b      	mov	fp, r3
    7ce4:	4698      	mov	r8, r3
    7ce6:	3301      	adds	r3, #1
    7ce8:	2704      	movs	r7, #4
    7cea:	9301      	str	r3, [sp, #4]
    7cec:	e74c      	b.n	7b88 <__aeabi_dmul+0x4c>
    7cee:	2303      	movs	r3, #3
    7cf0:	270c      	movs	r7, #12
    7cf2:	9301      	str	r3, [sp, #4]
    7cf4:	e748      	b.n	7b88 <__aeabi_dmul+0x4c>
    7cf6:	2300      	movs	r3, #0
    7cf8:	2580      	movs	r5, #128	; 0x80
    7cfa:	4698      	mov	r8, r3
    7cfc:	2400      	movs	r4, #0
    7cfe:	032d      	lsls	r5, r5, #12
    7d00:	4b05      	ldr	r3, [pc, #20]	; (7d18 <__aeabi_dmul+0x1dc>)
    7d02:	e781      	b.n	7c08 <__aeabi_dmul+0xcc>
    7d04:	465d      	mov	r5, fp
    7d06:	4643      	mov	r3, r8
    7d08:	9a01      	ldr	r2, [sp, #4]
    7d0a:	e76f      	b.n	7bec <__aeabi_dmul+0xb0>
    7d0c:	465d      	mov	r5, fp
    7d0e:	4643      	mov	r3, r8
    7d10:	0021      	movs	r1, r4
    7d12:	9a01      	ldr	r2, [sp, #4]
    7d14:	e76a      	b.n	7bec <__aeabi_dmul+0xb0>
    7d16:	46c0      	nop			; (mov r8, r8)
    7d18:	000007ff 	.word	0x000007ff
    7d1c:	fffffc01 	.word	0xfffffc01
    7d20:	0000a0e8 	.word	0x0000a0e8
    7d24:	800fffff 	.word	0x800fffff
    7d28:	000003f3 	.word	0x000003f3
    7d2c:	4642      	mov	r2, r8
    7d2e:	0c12      	lsrs	r2, r2, #16
    7d30:	4691      	mov	r9, r2
    7d32:	0c1a      	lsrs	r2, r3, #16
    7d34:	4694      	mov	ip, r2
    7d36:	4642      	mov	r2, r8
    7d38:	0417      	lsls	r7, r2, #16
    7d3a:	464a      	mov	r2, r9
    7d3c:	041b      	lsls	r3, r3, #16
    7d3e:	0c1b      	lsrs	r3, r3, #16
    7d40:	435a      	muls	r2, r3
    7d42:	4660      	mov	r0, ip
    7d44:	4690      	mov	r8, r2
    7d46:	464a      	mov	r2, r9
    7d48:	4342      	muls	r2, r0
    7d4a:	0010      	movs	r0, r2
    7d4c:	9203      	str	r2, [sp, #12]
    7d4e:	4662      	mov	r2, ip
    7d50:	001c      	movs	r4, r3
    7d52:	0c3f      	lsrs	r7, r7, #16
    7d54:	437a      	muls	r2, r7
    7d56:	437c      	muls	r4, r7
    7d58:	4442      	add	r2, r8
    7d5a:	9201      	str	r2, [sp, #4]
    7d5c:	0c22      	lsrs	r2, r4, #16
    7d5e:	4692      	mov	sl, r2
    7d60:	9a01      	ldr	r2, [sp, #4]
    7d62:	4452      	add	r2, sl
    7d64:	4590      	cmp	r8, r2
    7d66:	d906      	bls.n	7d76 <__aeabi_dmul+0x23a>
    7d68:	4682      	mov	sl, r0
    7d6a:	2080      	movs	r0, #128	; 0x80
    7d6c:	0240      	lsls	r0, r0, #9
    7d6e:	4680      	mov	r8, r0
    7d70:	44c2      	add	sl, r8
    7d72:	4650      	mov	r0, sl
    7d74:	9003      	str	r0, [sp, #12]
    7d76:	0c10      	lsrs	r0, r2, #16
    7d78:	9004      	str	r0, [sp, #16]
    7d7a:	4648      	mov	r0, r9
    7d7c:	0424      	lsls	r4, r4, #16
    7d7e:	0c24      	lsrs	r4, r4, #16
    7d80:	0412      	lsls	r2, r2, #16
    7d82:	1912      	adds	r2, r2, r4
    7d84:	9205      	str	r2, [sp, #20]
    7d86:	0c2a      	lsrs	r2, r5, #16
    7d88:	042d      	lsls	r5, r5, #16
    7d8a:	0c2d      	lsrs	r5, r5, #16
    7d8c:	4368      	muls	r0, r5
    7d8e:	002c      	movs	r4, r5
    7d90:	4682      	mov	sl, r0
    7d92:	4648      	mov	r0, r9
    7d94:	437c      	muls	r4, r7
    7d96:	4350      	muls	r0, r2
    7d98:	4681      	mov	r9, r0
    7d9a:	0c20      	lsrs	r0, r4, #16
    7d9c:	4680      	mov	r8, r0
    7d9e:	4357      	muls	r7, r2
    7da0:	4457      	add	r7, sl
    7da2:	4447      	add	r7, r8
    7da4:	45ba      	cmp	sl, r7
    7da6:	d903      	bls.n	7db0 <__aeabi_dmul+0x274>
    7da8:	2080      	movs	r0, #128	; 0x80
    7daa:	0240      	lsls	r0, r0, #9
    7dac:	4680      	mov	r8, r0
    7dae:	44c1      	add	r9, r8
    7db0:	0c38      	lsrs	r0, r7, #16
    7db2:	043f      	lsls	r7, r7, #16
    7db4:	46b8      	mov	r8, r7
    7db6:	4448      	add	r0, r9
    7db8:	0424      	lsls	r4, r4, #16
    7dba:	0c24      	lsrs	r4, r4, #16
    7dbc:	9001      	str	r0, [sp, #4]
    7dbe:	9804      	ldr	r0, [sp, #16]
    7dc0:	44a0      	add	r8, r4
    7dc2:	4440      	add	r0, r8
    7dc4:	9004      	str	r0, [sp, #16]
    7dc6:	4658      	mov	r0, fp
    7dc8:	0c00      	lsrs	r0, r0, #16
    7dca:	4681      	mov	r9, r0
    7dcc:	4658      	mov	r0, fp
    7dce:	0404      	lsls	r4, r0, #16
    7dd0:	0c20      	lsrs	r0, r4, #16
    7dd2:	4682      	mov	sl, r0
    7dd4:	0007      	movs	r7, r0
    7dd6:	4648      	mov	r0, r9
    7dd8:	435f      	muls	r7, r3
    7dda:	464c      	mov	r4, r9
    7ddc:	4343      	muls	r3, r0
    7dde:	4660      	mov	r0, ip
    7de0:	4360      	muls	r0, r4
    7de2:	4664      	mov	r4, ip
    7de4:	4683      	mov	fp, r0
    7de6:	4650      	mov	r0, sl
    7de8:	4344      	muls	r4, r0
    7dea:	0c38      	lsrs	r0, r7, #16
    7dec:	4684      	mov	ip, r0
    7dee:	18e4      	adds	r4, r4, r3
    7df0:	4464      	add	r4, ip
    7df2:	42a3      	cmp	r3, r4
    7df4:	d903      	bls.n	7dfe <__aeabi_dmul+0x2c2>
    7df6:	2380      	movs	r3, #128	; 0x80
    7df8:	025b      	lsls	r3, r3, #9
    7dfa:	469c      	mov	ip, r3
    7dfc:	44e3      	add	fp, ip
    7dfe:	4648      	mov	r0, r9
    7e00:	043f      	lsls	r7, r7, #16
    7e02:	0c23      	lsrs	r3, r4, #16
    7e04:	0c3f      	lsrs	r7, r7, #16
    7e06:	0424      	lsls	r4, r4, #16
    7e08:	19e4      	adds	r4, r4, r7
    7e0a:	4657      	mov	r7, sl
    7e0c:	4368      	muls	r0, r5
    7e0e:	436f      	muls	r7, r5
    7e10:	4684      	mov	ip, r0
    7e12:	464d      	mov	r5, r9
    7e14:	4650      	mov	r0, sl
    7e16:	4355      	muls	r5, r2
    7e18:	4342      	muls	r2, r0
    7e1a:	0c38      	lsrs	r0, r7, #16
    7e1c:	4681      	mov	r9, r0
    7e1e:	4462      	add	r2, ip
    7e20:	444a      	add	r2, r9
    7e22:	445b      	add	r3, fp
    7e24:	4594      	cmp	ip, r2
    7e26:	d903      	bls.n	7e30 <__aeabi_dmul+0x2f4>
    7e28:	2080      	movs	r0, #128	; 0x80
    7e2a:	0240      	lsls	r0, r0, #9
    7e2c:	4684      	mov	ip, r0
    7e2e:	4465      	add	r5, ip
    7e30:	9803      	ldr	r0, [sp, #12]
    7e32:	043f      	lsls	r7, r7, #16
    7e34:	4683      	mov	fp, r0
    7e36:	9804      	ldr	r0, [sp, #16]
    7e38:	0c3f      	lsrs	r7, r7, #16
    7e3a:	4684      	mov	ip, r0
    7e3c:	44e3      	add	fp, ip
    7e3e:	45c3      	cmp	fp, r8
    7e40:	4180      	sbcs	r0, r0
    7e42:	4240      	negs	r0, r0
    7e44:	4682      	mov	sl, r0
    7e46:	0410      	lsls	r0, r2, #16
    7e48:	4684      	mov	ip, r0
    7e4a:	9801      	ldr	r0, [sp, #4]
    7e4c:	4467      	add	r7, ip
    7e4e:	4684      	mov	ip, r0
    7e50:	4467      	add	r7, ip
    7e52:	44a3      	add	fp, r4
    7e54:	46bc      	mov	ip, r7
    7e56:	45a3      	cmp	fp, r4
    7e58:	41a4      	sbcs	r4, r4
    7e5a:	4699      	mov	r9, r3
    7e5c:	44d4      	add	ip, sl
    7e5e:	4264      	negs	r4, r4
    7e60:	4287      	cmp	r7, r0
    7e62:	41bf      	sbcs	r7, r7
    7e64:	45d4      	cmp	ip, sl
    7e66:	4180      	sbcs	r0, r0
    7e68:	44e1      	add	r9, ip
    7e6a:	46a0      	mov	r8, r4
    7e6c:	4599      	cmp	r9, r3
    7e6e:	419b      	sbcs	r3, r3
    7e70:	427f      	negs	r7, r7
    7e72:	4240      	negs	r0, r0
    7e74:	44c8      	add	r8, r9
    7e76:	4307      	orrs	r7, r0
    7e78:	0c12      	lsrs	r2, r2, #16
    7e7a:	18ba      	adds	r2, r7, r2
    7e7c:	45a0      	cmp	r8, r4
    7e7e:	41a4      	sbcs	r4, r4
    7e80:	425f      	negs	r7, r3
    7e82:	003b      	movs	r3, r7
    7e84:	4264      	negs	r4, r4
    7e86:	4323      	orrs	r3, r4
    7e88:	18d7      	adds	r7, r2, r3
    7e8a:	4643      	mov	r3, r8
    7e8c:	197d      	adds	r5, r7, r5
    7e8e:	0ddb      	lsrs	r3, r3, #23
    7e90:	026d      	lsls	r5, r5, #9
    7e92:	431d      	orrs	r5, r3
    7e94:	465b      	mov	r3, fp
    7e96:	025a      	lsls	r2, r3, #9
    7e98:	9b05      	ldr	r3, [sp, #20]
    7e9a:	431a      	orrs	r2, r3
    7e9c:	1e53      	subs	r3, r2, #1
    7e9e:	419a      	sbcs	r2, r3
    7ea0:	465b      	mov	r3, fp
    7ea2:	0ddb      	lsrs	r3, r3, #23
    7ea4:	431a      	orrs	r2, r3
    7ea6:	4643      	mov	r3, r8
    7ea8:	025b      	lsls	r3, r3, #9
    7eaa:	4313      	orrs	r3, r2
    7eac:	01ea      	lsls	r2, r5, #7
    7eae:	d507      	bpl.n	7ec0 <__aeabi_dmul+0x384>
    7eb0:	2201      	movs	r2, #1
    7eb2:	085c      	lsrs	r4, r3, #1
    7eb4:	4013      	ands	r3, r2
    7eb6:	4323      	orrs	r3, r4
    7eb8:	07ea      	lsls	r2, r5, #31
    7eba:	9e02      	ldr	r6, [sp, #8]
    7ebc:	4313      	orrs	r3, r2
    7ebe:	086d      	lsrs	r5, r5, #1
    7ec0:	4a57      	ldr	r2, [pc, #348]	; (8020 <__aeabi_dmul+0x4e4>)
    7ec2:	18b2      	adds	r2, r6, r2
    7ec4:	2a00      	cmp	r2, #0
    7ec6:	dd4b      	ble.n	7f60 <__aeabi_dmul+0x424>
    7ec8:	0758      	lsls	r0, r3, #29
    7eca:	d009      	beq.n	7ee0 <__aeabi_dmul+0x3a4>
    7ecc:	200f      	movs	r0, #15
    7ece:	4018      	ands	r0, r3
    7ed0:	2804      	cmp	r0, #4
    7ed2:	d005      	beq.n	7ee0 <__aeabi_dmul+0x3a4>
    7ed4:	1d18      	adds	r0, r3, #4
    7ed6:	4298      	cmp	r0, r3
    7ed8:	419b      	sbcs	r3, r3
    7eda:	425b      	negs	r3, r3
    7edc:	18ed      	adds	r5, r5, r3
    7ede:	0003      	movs	r3, r0
    7ee0:	01e8      	lsls	r0, r5, #7
    7ee2:	d504      	bpl.n	7eee <__aeabi_dmul+0x3b2>
    7ee4:	4a4f      	ldr	r2, [pc, #316]	; (8024 <__aeabi_dmul+0x4e8>)
    7ee6:	4015      	ands	r5, r2
    7ee8:	2280      	movs	r2, #128	; 0x80
    7eea:	00d2      	lsls	r2, r2, #3
    7eec:	18b2      	adds	r2, r6, r2
    7eee:	484e      	ldr	r0, [pc, #312]	; (8028 <__aeabi_dmul+0x4ec>)
    7ef0:	4282      	cmp	r2, r0
    7ef2:	dd00      	ble.n	7ef6 <__aeabi_dmul+0x3ba>
    7ef4:	e6e7      	b.n	7cc6 <__aeabi_dmul+0x18a>
    7ef6:	2401      	movs	r4, #1
    7ef8:	08db      	lsrs	r3, r3, #3
    7efa:	0768      	lsls	r0, r5, #29
    7efc:	4318      	orrs	r0, r3
    7efe:	026d      	lsls	r5, r5, #9
    7f00:	0553      	lsls	r3, r2, #21
    7f02:	4680      	mov	r8, r0
    7f04:	0b2d      	lsrs	r5, r5, #12
    7f06:	0d5b      	lsrs	r3, r3, #21
    7f08:	400c      	ands	r4, r1
    7f0a:	e67d      	b.n	7c08 <__aeabi_dmul+0xcc>
    7f0c:	2280      	movs	r2, #128	; 0x80
    7f0e:	4659      	mov	r1, fp
    7f10:	0312      	lsls	r2, r2, #12
    7f12:	4211      	tst	r1, r2
    7f14:	d008      	beq.n	7f28 <__aeabi_dmul+0x3ec>
    7f16:	4215      	tst	r5, r2
    7f18:	d106      	bne.n	7f28 <__aeabi_dmul+0x3ec>
    7f1a:	4315      	orrs	r5, r2
    7f1c:	032d      	lsls	r5, r5, #12
    7f1e:	4698      	mov	r8, r3
    7f20:	0b2d      	lsrs	r5, r5, #12
    7f22:	464c      	mov	r4, r9
    7f24:	4b41      	ldr	r3, [pc, #260]	; (802c <__aeabi_dmul+0x4f0>)
    7f26:	e66f      	b.n	7c08 <__aeabi_dmul+0xcc>
    7f28:	465d      	mov	r5, fp
    7f2a:	4315      	orrs	r5, r2
    7f2c:	032d      	lsls	r5, r5, #12
    7f2e:	0b2d      	lsrs	r5, r5, #12
    7f30:	4b3e      	ldr	r3, [pc, #248]	; (802c <__aeabi_dmul+0x4f0>)
    7f32:	e669      	b.n	7c08 <__aeabi_dmul+0xcc>
    7f34:	0003      	movs	r3, r0
    7f36:	4655      	mov	r5, sl
    7f38:	3b28      	subs	r3, #40	; 0x28
    7f3a:	409d      	lsls	r5, r3
    7f3c:	2300      	movs	r3, #0
    7f3e:	e6bc      	b.n	7cba <__aeabi_dmul+0x17e>
    7f40:	4650      	mov	r0, sl
    7f42:	f000 fc37 	bl	87b4 <__clzsi2>
    7f46:	3020      	adds	r0, #32
    7f48:	e6a8      	b.n	7c9c <__aeabi_dmul+0x160>
    7f4a:	0003      	movs	r3, r0
    7f4c:	3b28      	subs	r3, #40	; 0x28
    7f4e:	409f      	lsls	r7, r3
    7f50:	2300      	movs	r3, #0
    7f52:	46bb      	mov	fp, r7
    7f54:	4698      	mov	r8, r3
    7f56:	e689      	b.n	7c6c <__aeabi_dmul+0x130>
    7f58:	f000 fc2c 	bl	87b4 <__clzsi2>
    7f5c:	3020      	adds	r0, #32
    7f5e:	e673      	b.n	7c48 <__aeabi_dmul+0x10c>
    7f60:	2401      	movs	r4, #1
    7f62:	1aa6      	subs	r6, r4, r2
    7f64:	2e38      	cmp	r6, #56	; 0x38
    7f66:	dd07      	ble.n	7f78 <__aeabi_dmul+0x43c>
    7f68:	2200      	movs	r2, #0
    7f6a:	400c      	ands	r4, r1
    7f6c:	2300      	movs	r3, #0
    7f6e:	2500      	movs	r5, #0
    7f70:	4690      	mov	r8, r2
    7f72:	e649      	b.n	7c08 <__aeabi_dmul+0xcc>
    7f74:	9e02      	ldr	r6, [sp, #8]
    7f76:	e7a3      	b.n	7ec0 <__aeabi_dmul+0x384>
    7f78:	2e1f      	cmp	r6, #31
    7f7a:	dc20      	bgt.n	7fbe <__aeabi_dmul+0x482>
    7f7c:	2220      	movs	r2, #32
    7f7e:	002c      	movs	r4, r5
    7f80:	0018      	movs	r0, r3
    7f82:	1b92      	subs	r2, r2, r6
    7f84:	40f0      	lsrs	r0, r6
    7f86:	4094      	lsls	r4, r2
    7f88:	4093      	lsls	r3, r2
    7f8a:	4304      	orrs	r4, r0
    7f8c:	1e58      	subs	r0, r3, #1
    7f8e:	4183      	sbcs	r3, r0
    7f90:	431c      	orrs	r4, r3
    7f92:	40f5      	lsrs	r5, r6
    7f94:	0763      	lsls	r3, r4, #29
    7f96:	d009      	beq.n	7fac <__aeabi_dmul+0x470>
    7f98:	230f      	movs	r3, #15
    7f9a:	4023      	ands	r3, r4
    7f9c:	2b04      	cmp	r3, #4
    7f9e:	d005      	beq.n	7fac <__aeabi_dmul+0x470>
    7fa0:	0023      	movs	r3, r4
    7fa2:	1d1c      	adds	r4, r3, #4
    7fa4:	429c      	cmp	r4, r3
    7fa6:	4192      	sbcs	r2, r2
    7fa8:	4252      	negs	r2, r2
    7faa:	18ad      	adds	r5, r5, r2
    7fac:	022b      	lsls	r3, r5, #8
    7fae:	d51f      	bpl.n	7ff0 <__aeabi_dmul+0x4b4>
    7fb0:	2401      	movs	r4, #1
    7fb2:	2200      	movs	r2, #0
    7fb4:	400c      	ands	r4, r1
    7fb6:	2301      	movs	r3, #1
    7fb8:	2500      	movs	r5, #0
    7fba:	4690      	mov	r8, r2
    7fbc:	e624      	b.n	7c08 <__aeabi_dmul+0xcc>
    7fbe:	201f      	movs	r0, #31
    7fc0:	002c      	movs	r4, r5
    7fc2:	4240      	negs	r0, r0
    7fc4:	1a82      	subs	r2, r0, r2
    7fc6:	40d4      	lsrs	r4, r2
    7fc8:	2e20      	cmp	r6, #32
    7fca:	d01c      	beq.n	8006 <__aeabi_dmul+0x4ca>
    7fcc:	2240      	movs	r2, #64	; 0x40
    7fce:	1b96      	subs	r6, r2, r6
    7fd0:	40b5      	lsls	r5, r6
    7fd2:	432b      	orrs	r3, r5
    7fd4:	1e58      	subs	r0, r3, #1
    7fd6:	4183      	sbcs	r3, r0
    7fd8:	2007      	movs	r0, #7
    7fda:	4323      	orrs	r3, r4
    7fdc:	4018      	ands	r0, r3
    7fde:	2500      	movs	r5, #0
    7fe0:	2800      	cmp	r0, #0
    7fe2:	d009      	beq.n	7ff8 <__aeabi_dmul+0x4bc>
    7fe4:	220f      	movs	r2, #15
    7fe6:	2500      	movs	r5, #0
    7fe8:	401a      	ands	r2, r3
    7fea:	001c      	movs	r4, r3
    7fec:	2a04      	cmp	r2, #4
    7fee:	d1d8      	bne.n	7fa2 <__aeabi_dmul+0x466>
    7ff0:	0023      	movs	r3, r4
    7ff2:	0768      	lsls	r0, r5, #29
    7ff4:	026d      	lsls	r5, r5, #9
    7ff6:	0b2d      	lsrs	r5, r5, #12
    7ff8:	2401      	movs	r4, #1
    7ffa:	08db      	lsrs	r3, r3, #3
    7ffc:	4303      	orrs	r3, r0
    7ffe:	4698      	mov	r8, r3
    8000:	400c      	ands	r4, r1
    8002:	2300      	movs	r3, #0
    8004:	e600      	b.n	7c08 <__aeabi_dmul+0xcc>
    8006:	2500      	movs	r5, #0
    8008:	e7e3      	b.n	7fd2 <__aeabi_dmul+0x496>
    800a:	2280      	movs	r2, #128	; 0x80
    800c:	2401      	movs	r4, #1
    800e:	0312      	lsls	r2, r2, #12
    8010:	4315      	orrs	r5, r2
    8012:	032d      	lsls	r5, r5, #12
    8014:	4698      	mov	r8, r3
    8016:	0b2d      	lsrs	r5, r5, #12
    8018:	400c      	ands	r4, r1
    801a:	4b04      	ldr	r3, [pc, #16]	; (802c <__aeabi_dmul+0x4f0>)
    801c:	e5f4      	b.n	7c08 <__aeabi_dmul+0xcc>
    801e:	46c0      	nop			; (mov r8, r8)
    8020:	000003ff 	.word	0x000003ff
    8024:	feffffff 	.word	0xfeffffff
    8028:	000007fe 	.word	0x000007fe
    802c:	000007ff 	.word	0x000007ff

00008030 <__aeabi_dsub>:
    8030:	b5f0      	push	{r4, r5, r6, r7, lr}
    8032:	4657      	mov	r7, sl
    8034:	464e      	mov	r6, r9
    8036:	4645      	mov	r5, r8
    8038:	b4e0      	push	{r5, r6, r7}
    803a:	000e      	movs	r6, r1
    803c:	0011      	movs	r1, r2
    803e:	0ff2      	lsrs	r2, r6, #31
    8040:	4692      	mov	sl, r2
    8042:	00c5      	lsls	r5, r0, #3
    8044:	0f42      	lsrs	r2, r0, #29
    8046:	0318      	lsls	r0, r3, #12
    8048:	0337      	lsls	r7, r6, #12
    804a:	0074      	lsls	r4, r6, #1
    804c:	0a40      	lsrs	r0, r0, #9
    804e:	0f4e      	lsrs	r6, r1, #29
    8050:	0a7f      	lsrs	r7, r7, #9
    8052:	4330      	orrs	r0, r6
    8054:	4ecf      	ldr	r6, [pc, #828]	; (8394 <__aeabi_dsub+0x364>)
    8056:	4317      	orrs	r7, r2
    8058:	005a      	lsls	r2, r3, #1
    805a:	0d64      	lsrs	r4, r4, #21
    805c:	0d52      	lsrs	r2, r2, #21
    805e:	0fdb      	lsrs	r3, r3, #31
    8060:	00c9      	lsls	r1, r1, #3
    8062:	42b2      	cmp	r2, r6
    8064:	d100      	bne.n	8068 <__aeabi_dsub+0x38>
    8066:	e0e5      	b.n	8234 <__aeabi_dsub+0x204>
    8068:	2601      	movs	r6, #1
    806a:	4073      	eors	r3, r6
    806c:	1aa6      	subs	r6, r4, r2
    806e:	46b4      	mov	ip, r6
    8070:	4553      	cmp	r3, sl
    8072:	d100      	bne.n	8076 <__aeabi_dsub+0x46>
    8074:	e0af      	b.n	81d6 <__aeabi_dsub+0x1a6>
    8076:	2e00      	cmp	r6, #0
    8078:	dc00      	bgt.n	807c <__aeabi_dsub+0x4c>
    807a:	e10d      	b.n	8298 <__aeabi_dsub+0x268>
    807c:	2a00      	cmp	r2, #0
    807e:	d13a      	bne.n	80f6 <__aeabi_dsub+0xc6>
    8080:	0003      	movs	r3, r0
    8082:	430b      	orrs	r3, r1
    8084:	d000      	beq.n	8088 <__aeabi_dsub+0x58>
    8086:	e0e4      	b.n	8252 <__aeabi_dsub+0x222>
    8088:	076b      	lsls	r3, r5, #29
    808a:	d009      	beq.n	80a0 <__aeabi_dsub+0x70>
    808c:	230f      	movs	r3, #15
    808e:	402b      	ands	r3, r5
    8090:	2b04      	cmp	r3, #4
    8092:	d005      	beq.n	80a0 <__aeabi_dsub+0x70>
    8094:	1d2b      	adds	r3, r5, #4
    8096:	42ab      	cmp	r3, r5
    8098:	41ad      	sbcs	r5, r5
    809a:	426d      	negs	r5, r5
    809c:	197f      	adds	r7, r7, r5
    809e:	001d      	movs	r5, r3
    80a0:	023b      	lsls	r3, r7, #8
    80a2:	d400      	bmi.n	80a6 <__aeabi_dsub+0x76>
    80a4:	e088      	b.n	81b8 <__aeabi_dsub+0x188>
    80a6:	4bbb      	ldr	r3, [pc, #748]	; (8394 <__aeabi_dsub+0x364>)
    80a8:	3401      	adds	r4, #1
    80aa:	429c      	cmp	r4, r3
    80ac:	d100      	bne.n	80b0 <__aeabi_dsub+0x80>
    80ae:	e110      	b.n	82d2 <__aeabi_dsub+0x2a2>
    80b0:	003a      	movs	r2, r7
    80b2:	4bb9      	ldr	r3, [pc, #740]	; (8398 <__aeabi_dsub+0x368>)
    80b4:	4651      	mov	r1, sl
    80b6:	401a      	ands	r2, r3
    80b8:	2301      	movs	r3, #1
    80ba:	0750      	lsls	r0, r2, #29
    80bc:	08ed      	lsrs	r5, r5, #3
    80be:	0252      	lsls	r2, r2, #9
    80c0:	0564      	lsls	r4, r4, #21
    80c2:	4305      	orrs	r5, r0
    80c4:	0b12      	lsrs	r2, r2, #12
    80c6:	0d64      	lsrs	r4, r4, #21
    80c8:	400b      	ands	r3, r1
    80ca:	2100      	movs	r1, #0
    80cc:	0028      	movs	r0, r5
    80ce:	0312      	lsls	r2, r2, #12
    80d0:	0d0d      	lsrs	r5, r1, #20
    80d2:	0b12      	lsrs	r2, r2, #12
    80d4:	0564      	lsls	r4, r4, #21
    80d6:	052d      	lsls	r5, r5, #20
    80d8:	4315      	orrs	r5, r2
    80da:	0862      	lsrs	r2, r4, #1
    80dc:	4caf      	ldr	r4, [pc, #700]	; (839c <__aeabi_dsub+0x36c>)
    80de:	07db      	lsls	r3, r3, #31
    80e0:	402c      	ands	r4, r5
    80e2:	4314      	orrs	r4, r2
    80e4:	0064      	lsls	r4, r4, #1
    80e6:	0864      	lsrs	r4, r4, #1
    80e8:	431c      	orrs	r4, r3
    80ea:	0021      	movs	r1, r4
    80ec:	bc1c      	pop	{r2, r3, r4}
    80ee:	4690      	mov	r8, r2
    80f0:	4699      	mov	r9, r3
    80f2:	46a2      	mov	sl, r4
    80f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    80f6:	4ba7      	ldr	r3, [pc, #668]	; (8394 <__aeabi_dsub+0x364>)
    80f8:	429c      	cmp	r4, r3
    80fa:	d0c5      	beq.n	8088 <__aeabi_dsub+0x58>
    80fc:	2380      	movs	r3, #128	; 0x80
    80fe:	041b      	lsls	r3, r3, #16
    8100:	4318      	orrs	r0, r3
    8102:	4663      	mov	r3, ip
    8104:	2b38      	cmp	r3, #56	; 0x38
    8106:	dd00      	ble.n	810a <__aeabi_dsub+0xda>
    8108:	e0fd      	b.n	8306 <__aeabi_dsub+0x2d6>
    810a:	2b1f      	cmp	r3, #31
    810c:	dd00      	ble.n	8110 <__aeabi_dsub+0xe0>
    810e:	e130      	b.n	8372 <__aeabi_dsub+0x342>
    8110:	4662      	mov	r2, ip
    8112:	2320      	movs	r3, #32
    8114:	1a9b      	subs	r3, r3, r2
    8116:	0002      	movs	r2, r0
    8118:	409a      	lsls	r2, r3
    811a:	4666      	mov	r6, ip
    811c:	4690      	mov	r8, r2
    811e:	000a      	movs	r2, r1
    8120:	4099      	lsls	r1, r3
    8122:	40f2      	lsrs	r2, r6
    8124:	4646      	mov	r6, r8
    8126:	1e4b      	subs	r3, r1, #1
    8128:	4199      	sbcs	r1, r3
    812a:	4332      	orrs	r2, r6
    812c:	4311      	orrs	r1, r2
    812e:	4663      	mov	r3, ip
    8130:	0002      	movs	r2, r0
    8132:	40da      	lsrs	r2, r3
    8134:	1a69      	subs	r1, r5, r1
    8136:	428d      	cmp	r5, r1
    8138:	419b      	sbcs	r3, r3
    813a:	000d      	movs	r5, r1
    813c:	1aba      	subs	r2, r7, r2
    813e:	425b      	negs	r3, r3
    8140:	1ad7      	subs	r7, r2, r3
    8142:	023b      	lsls	r3, r7, #8
    8144:	d535      	bpl.n	81b2 <__aeabi_dsub+0x182>
    8146:	027a      	lsls	r2, r7, #9
    8148:	0a53      	lsrs	r3, r2, #9
    814a:	4698      	mov	r8, r3
    814c:	4643      	mov	r3, r8
    814e:	2b00      	cmp	r3, #0
    8150:	d100      	bne.n	8154 <__aeabi_dsub+0x124>
    8152:	e0c4      	b.n	82de <__aeabi_dsub+0x2ae>
    8154:	4640      	mov	r0, r8
    8156:	f000 fb2d 	bl	87b4 <__clzsi2>
    815a:	0003      	movs	r3, r0
    815c:	3b08      	subs	r3, #8
    815e:	2b1f      	cmp	r3, #31
    8160:	dd00      	ble.n	8164 <__aeabi_dsub+0x134>
    8162:	e0c5      	b.n	82f0 <__aeabi_dsub+0x2c0>
    8164:	2220      	movs	r2, #32
    8166:	0029      	movs	r1, r5
    8168:	1ad2      	subs	r2, r2, r3
    816a:	4647      	mov	r7, r8
    816c:	40d1      	lsrs	r1, r2
    816e:	409f      	lsls	r7, r3
    8170:	000a      	movs	r2, r1
    8172:	409d      	lsls	r5, r3
    8174:	433a      	orrs	r2, r7
    8176:	429c      	cmp	r4, r3
    8178:	dd00      	ble.n	817c <__aeabi_dsub+0x14c>
    817a:	e0c0      	b.n	82fe <__aeabi_dsub+0x2ce>
    817c:	1b1c      	subs	r4, r3, r4
    817e:	1c63      	adds	r3, r4, #1
    8180:	2b1f      	cmp	r3, #31
    8182:	dd00      	ble.n	8186 <__aeabi_dsub+0x156>
    8184:	e0e4      	b.n	8350 <__aeabi_dsub+0x320>
    8186:	2120      	movs	r1, #32
    8188:	0014      	movs	r4, r2
    818a:	0028      	movs	r0, r5
    818c:	1ac9      	subs	r1, r1, r3
    818e:	40d8      	lsrs	r0, r3
    8190:	408c      	lsls	r4, r1
    8192:	408d      	lsls	r5, r1
    8194:	4304      	orrs	r4, r0
    8196:	40da      	lsrs	r2, r3
    8198:	1e68      	subs	r0, r5, #1
    819a:	4185      	sbcs	r5, r0
    819c:	0017      	movs	r7, r2
    819e:	4325      	orrs	r5, r4
    81a0:	2400      	movs	r4, #0
    81a2:	e771      	b.n	8088 <__aeabi_dsub+0x58>
    81a4:	4642      	mov	r2, r8
    81a6:	4663      	mov	r3, ip
    81a8:	431a      	orrs	r2, r3
    81aa:	d100      	bne.n	81ae <__aeabi_dsub+0x17e>
    81ac:	e24c      	b.n	8648 <__aeabi_dsub+0x618>
    81ae:	4667      	mov	r7, ip
    81b0:	4645      	mov	r5, r8
    81b2:	076b      	lsls	r3, r5, #29
    81b4:	d000      	beq.n	81b8 <__aeabi_dsub+0x188>
    81b6:	e769      	b.n	808c <__aeabi_dsub+0x5c>
    81b8:	2301      	movs	r3, #1
    81ba:	4651      	mov	r1, sl
    81bc:	0778      	lsls	r0, r7, #29
    81be:	08ed      	lsrs	r5, r5, #3
    81c0:	08fa      	lsrs	r2, r7, #3
    81c2:	400b      	ands	r3, r1
    81c4:	4305      	orrs	r5, r0
    81c6:	4973      	ldr	r1, [pc, #460]	; (8394 <__aeabi_dsub+0x364>)
    81c8:	428c      	cmp	r4, r1
    81ca:	d038      	beq.n	823e <__aeabi_dsub+0x20e>
    81cc:	0312      	lsls	r2, r2, #12
    81ce:	0564      	lsls	r4, r4, #21
    81d0:	0b12      	lsrs	r2, r2, #12
    81d2:	0d64      	lsrs	r4, r4, #21
    81d4:	e779      	b.n	80ca <__aeabi_dsub+0x9a>
    81d6:	2e00      	cmp	r6, #0
    81d8:	dc00      	bgt.n	81dc <__aeabi_dsub+0x1ac>
    81da:	e09a      	b.n	8312 <__aeabi_dsub+0x2e2>
    81dc:	2a00      	cmp	r2, #0
    81de:	d047      	beq.n	8270 <__aeabi_dsub+0x240>
    81e0:	4a6c      	ldr	r2, [pc, #432]	; (8394 <__aeabi_dsub+0x364>)
    81e2:	4294      	cmp	r4, r2
    81e4:	d100      	bne.n	81e8 <__aeabi_dsub+0x1b8>
    81e6:	e74f      	b.n	8088 <__aeabi_dsub+0x58>
    81e8:	2280      	movs	r2, #128	; 0x80
    81ea:	0412      	lsls	r2, r2, #16
    81ec:	4310      	orrs	r0, r2
    81ee:	4662      	mov	r2, ip
    81f0:	2a38      	cmp	r2, #56	; 0x38
    81f2:	dc00      	bgt.n	81f6 <__aeabi_dsub+0x1c6>
    81f4:	e108      	b.n	8408 <__aeabi_dsub+0x3d8>
    81f6:	4301      	orrs	r1, r0
    81f8:	1e48      	subs	r0, r1, #1
    81fa:	4181      	sbcs	r1, r0
    81fc:	2200      	movs	r2, #0
    81fe:	b2c9      	uxtb	r1, r1
    8200:	1949      	adds	r1, r1, r5
    8202:	19d2      	adds	r2, r2, r7
    8204:	42a9      	cmp	r1, r5
    8206:	41bf      	sbcs	r7, r7
    8208:	000d      	movs	r5, r1
    820a:	427f      	negs	r7, r7
    820c:	18bf      	adds	r7, r7, r2
    820e:	023a      	lsls	r2, r7, #8
    8210:	d400      	bmi.n	8214 <__aeabi_dsub+0x1e4>
    8212:	e142      	b.n	849a <__aeabi_dsub+0x46a>
    8214:	4a5f      	ldr	r2, [pc, #380]	; (8394 <__aeabi_dsub+0x364>)
    8216:	3401      	adds	r4, #1
    8218:	4294      	cmp	r4, r2
    821a:	d100      	bne.n	821e <__aeabi_dsub+0x1ee>
    821c:	e14e      	b.n	84bc <__aeabi_dsub+0x48c>
    821e:	2001      	movs	r0, #1
    8220:	4a5d      	ldr	r2, [pc, #372]	; (8398 <__aeabi_dsub+0x368>)
    8222:	0869      	lsrs	r1, r5, #1
    8224:	403a      	ands	r2, r7
    8226:	4028      	ands	r0, r5
    8228:	4308      	orrs	r0, r1
    822a:	07d5      	lsls	r5, r2, #31
    822c:	4305      	orrs	r5, r0
    822e:	0857      	lsrs	r7, r2, #1
    8230:	469a      	mov	sl, r3
    8232:	e729      	b.n	8088 <__aeabi_dsub+0x58>
    8234:	0006      	movs	r6, r0
    8236:	430e      	orrs	r6, r1
    8238:	d000      	beq.n	823c <__aeabi_dsub+0x20c>
    823a:	e717      	b.n	806c <__aeabi_dsub+0x3c>
    823c:	e714      	b.n	8068 <__aeabi_dsub+0x38>
    823e:	0029      	movs	r1, r5
    8240:	4311      	orrs	r1, r2
    8242:	d100      	bne.n	8246 <__aeabi_dsub+0x216>
    8244:	e1f9      	b.n	863a <__aeabi_dsub+0x60a>
    8246:	2180      	movs	r1, #128	; 0x80
    8248:	0309      	lsls	r1, r1, #12
    824a:	430a      	orrs	r2, r1
    824c:	0312      	lsls	r2, r2, #12
    824e:	0b12      	lsrs	r2, r2, #12
    8250:	e73b      	b.n	80ca <__aeabi_dsub+0x9a>
    8252:	2301      	movs	r3, #1
    8254:	425b      	negs	r3, r3
    8256:	4698      	mov	r8, r3
    8258:	44c4      	add	ip, r8
    825a:	4663      	mov	r3, ip
    825c:	2b00      	cmp	r3, #0
    825e:	d172      	bne.n	8346 <__aeabi_dsub+0x316>
    8260:	1a69      	subs	r1, r5, r1
    8262:	428d      	cmp	r5, r1
    8264:	419b      	sbcs	r3, r3
    8266:	1a3f      	subs	r7, r7, r0
    8268:	425b      	negs	r3, r3
    826a:	1aff      	subs	r7, r7, r3
    826c:	000d      	movs	r5, r1
    826e:	e768      	b.n	8142 <__aeabi_dsub+0x112>
    8270:	0002      	movs	r2, r0
    8272:	430a      	orrs	r2, r1
    8274:	d100      	bne.n	8278 <__aeabi_dsub+0x248>
    8276:	e707      	b.n	8088 <__aeabi_dsub+0x58>
    8278:	2201      	movs	r2, #1
    827a:	4252      	negs	r2, r2
    827c:	4690      	mov	r8, r2
    827e:	44c4      	add	ip, r8
    8280:	4662      	mov	r2, ip
    8282:	2a00      	cmp	r2, #0
    8284:	d000      	beq.n	8288 <__aeabi_dsub+0x258>
    8286:	e0e6      	b.n	8456 <__aeabi_dsub+0x426>
    8288:	1869      	adds	r1, r5, r1
    828a:	42a9      	cmp	r1, r5
    828c:	41b6      	sbcs	r6, r6
    828e:	183f      	adds	r7, r7, r0
    8290:	4276      	negs	r6, r6
    8292:	19f7      	adds	r7, r6, r7
    8294:	000d      	movs	r5, r1
    8296:	e7ba      	b.n	820e <__aeabi_dsub+0x1de>
    8298:	2e00      	cmp	r6, #0
    829a:	d000      	beq.n	829e <__aeabi_dsub+0x26e>
    829c:	e080      	b.n	83a0 <__aeabi_dsub+0x370>
    829e:	1c62      	adds	r2, r4, #1
    82a0:	0552      	lsls	r2, r2, #21
    82a2:	0d52      	lsrs	r2, r2, #21
    82a4:	2a01      	cmp	r2, #1
    82a6:	dc00      	bgt.n	82aa <__aeabi_dsub+0x27a>
    82a8:	e0f9      	b.n	849e <__aeabi_dsub+0x46e>
    82aa:	1a6a      	subs	r2, r5, r1
    82ac:	4691      	mov	r9, r2
    82ae:	454d      	cmp	r5, r9
    82b0:	41b6      	sbcs	r6, r6
    82b2:	1a3a      	subs	r2, r7, r0
    82b4:	4276      	negs	r6, r6
    82b6:	1b92      	subs	r2, r2, r6
    82b8:	4690      	mov	r8, r2
    82ba:	0212      	lsls	r2, r2, #8
    82bc:	d400      	bmi.n	82c0 <__aeabi_dsub+0x290>
    82be:	e099      	b.n	83f4 <__aeabi_dsub+0x3c4>
    82c0:	1b4d      	subs	r5, r1, r5
    82c2:	42a9      	cmp	r1, r5
    82c4:	4189      	sbcs	r1, r1
    82c6:	1bc7      	subs	r7, r0, r7
    82c8:	4249      	negs	r1, r1
    82ca:	1a7a      	subs	r2, r7, r1
    82cc:	4690      	mov	r8, r2
    82ce:	469a      	mov	sl, r3
    82d0:	e73c      	b.n	814c <__aeabi_dsub+0x11c>
    82d2:	4652      	mov	r2, sl
    82d4:	2301      	movs	r3, #1
    82d6:	2500      	movs	r5, #0
    82d8:	4013      	ands	r3, r2
    82da:	2200      	movs	r2, #0
    82dc:	e6f5      	b.n	80ca <__aeabi_dsub+0x9a>
    82de:	0028      	movs	r0, r5
    82e0:	f000 fa68 	bl	87b4 <__clzsi2>
    82e4:	3020      	adds	r0, #32
    82e6:	0003      	movs	r3, r0
    82e8:	3b08      	subs	r3, #8
    82ea:	2b1f      	cmp	r3, #31
    82ec:	dc00      	bgt.n	82f0 <__aeabi_dsub+0x2c0>
    82ee:	e739      	b.n	8164 <__aeabi_dsub+0x134>
    82f0:	002a      	movs	r2, r5
    82f2:	3828      	subs	r0, #40	; 0x28
    82f4:	4082      	lsls	r2, r0
    82f6:	2500      	movs	r5, #0
    82f8:	429c      	cmp	r4, r3
    82fa:	dc00      	bgt.n	82fe <__aeabi_dsub+0x2ce>
    82fc:	e73e      	b.n	817c <__aeabi_dsub+0x14c>
    82fe:	4f26      	ldr	r7, [pc, #152]	; (8398 <__aeabi_dsub+0x368>)
    8300:	1ae4      	subs	r4, r4, r3
    8302:	4017      	ands	r7, r2
    8304:	e6c0      	b.n	8088 <__aeabi_dsub+0x58>
    8306:	4301      	orrs	r1, r0
    8308:	1e48      	subs	r0, r1, #1
    830a:	4181      	sbcs	r1, r0
    830c:	2200      	movs	r2, #0
    830e:	b2c9      	uxtb	r1, r1
    8310:	e710      	b.n	8134 <__aeabi_dsub+0x104>
    8312:	2e00      	cmp	r6, #0
    8314:	d000      	beq.n	8318 <__aeabi_dsub+0x2e8>
    8316:	e0f1      	b.n	84fc <__aeabi_dsub+0x4cc>
    8318:	1c62      	adds	r2, r4, #1
    831a:	4694      	mov	ip, r2
    831c:	0552      	lsls	r2, r2, #21
    831e:	0d52      	lsrs	r2, r2, #21
    8320:	2a01      	cmp	r2, #1
    8322:	dc00      	bgt.n	8326 <__aeabi_dsub+0x2f6>
    8324:	e0a0      	b.n	8468 <__aeabi_dsub+0x438>
    8326:	4a1b      	ldr	r2, [pc, #108]	; (8394 <__aeabi_dsub+0x364>)
    8328:	4594      	cmp	ip, r2
    832a:	d100      	bne.n	832e <__aeabi_dsub+0x2fe>
    832c:	e0c5      	b.n	84ba <__aeabi_dsub+0x48a>
    832e:	1869      	adds	r1, r5, r1
    8330:	42a9      	cmp	r1, r5
    8332:	4192      	sbcs	r2, r2
    8334:	183f      	adds	r7, r7, r0
    8336:	4252      	negs	r2, r2
    8338:	19d2      	adds	r2, r2, r7
    833a:	0849      	lsrs	r1, r1, #1
    833c:	07d5      	lsls	r5, r2, #31
    833e:	430d      	orrs	r5, r1
    8340:	0857      	lsrs	r7, r2, #1
    8342:	4664      	mov	r4, ip
    8344:	e6a0      	b.n	8088 <__aeabi_dsub+0x58>
    8346:	4b13      	ldr	r3, [pc, #76]	; (8394 <__aeabi_dsub+0x364>)
    8348:	429c      	cmp	r4, r3
    834a:	d000      	beq.n	834e <__aeabi_dsub+0x31e>
    834c:	e6d9      	b.n	8102 <__aeabi_dsub+0xd2>
    834e:	e69b      	b.n	8088 <__aeabi_dsub+0x58>
    8350:	0011      	movs	r1, r2
    8352:	3c1f      	subs	r4, #31
    8354:	40e1      	lsrs	r1, r4
    8356:	000c      	movs	r4, r1
    8358:	2b20      	cmp	r3, #32
    835a:	d100      	bne.n	835e <__aeabi_dsub+0x32e>
    835c:	e080      	b.n	8460 <__aeabi_dsub+0x430>
    835e:	2140      	movs	r1, #64	; 0x40
    8360:	1acb      	subs	r3, r1, r3
    8362:	409a      	lsls	r2, r3
    8364:	4315      	orrs	r5, r2
    8366:	1e6a      	subs	r2, r5, #1
    8368:	4195      	sbcs	r5, r2
    836a:	2700      	movs	r7, #0
    836c:	4325      	orrs	r5, r4
    836e:	2400      	movs	r4, #0
    8370:	e71f      	b.n	81b2 <__aeabi_dsub+0x182>
    8372:	4663      	mov	r3, ip
    8374:	0002      	movs	r2, r0
    8376:	3b20      	subs	r3, #32
    8378:	40da      	lsrs	r2, r3
    837a:	4663      	mov	r3, ip
    837c:	2b20      	cmp	r3, #32
    837e:	d071      	beq.n	8464 <__aeabi_dsub+0x434>
    8380:	2340      	movs	r3, #64	; 0x40
    8382:	4666      	mov	r6, ip
    8384:	1b9b      	subs	r3, r3, r6
    8386:	4098      	lsls	r0, r3
    8388:	4301      	orrs	r1, r0
    838a:	1e48      	subs	r0, r1, #1
    838c:	4181      	sbcs	r1, r0
    838e:	4311      	orrs	r1, r2
    8390:	2200      	movs	r2, #0
    8392:	e6cf      	b.n	8134 <__aeabi_dsub+0x104>
    8394:	000007ff 	.word	0x000007ff
    8398:	ff7fffff 	.word	0xff7fffff
    839c:	800fffff 	.word	0x800fffff
    83a0:	2c00      	cmp	r4, #0
    83a2:	d048      	beq.n	8436 <__aeabi_dsub+0x406>
    83a4:	4cca      	ldr	r4, [pc, #808]	; (86d0 <__aeabi_dsub+0x6a0>)
    83a6:	42a2      	cmp	r2, r4
    83a8:	d100      	bne.n	83ac <__aeabi_dsub+0x37c>
    83aa:	e0a2      	b.n	84f2 <__aeabi_dsub+0x4c2>
    83ac:	4274      	negs	r4, r6
    83ae:	46a1      	mov	r9, r4
    83b0:	2480      	movs	r4, #128	; 0x80
    83b2:	0424      	lsls	r4, r4, #16
    83b4:	4327      	orrs	r7, r4
    83b6:	464c      	mov	r4, r9
    83b8:	2c38      	cmp	r4, #56	; 0x38
    83ba:	dd00      	ble.n	83be <__aeabi_dsub+0x38e>
    83bc:	e0db      	b.n	8576 <__aeabi_dsub+0x546>
    83be:	2c1f      	cmp	r4, #31
    83c0:	dd00      	ble.n	83c4 <__aeabi_dsub+0x394>
    83c2:	e144      	b.n	864e <__aeabi_dsub+0x61e>
    83c4:	464e      	mov	r6, r9
    83c6:	2420      	movs	r4, #32
    83c8:	1ba4      	subs	r4, r4, r6
    83ca:	003e      	movs	r6, r7
    83cc:	40a6      	lsls	r6, r4
    83ce:	46a2      	mov	sl, r4
    83d0:	46b0      	mov	r8, r6
    83d2:	464c      	mov	r4, r9
    83d4:	002e      	movs	r6, r5
    83d6:	40e6      	lsrs	r6, r4
    83d8:	46b4      	mov	ip, r6
    83da:	4646      	mov	r6, r8
    83dc:	4664      	mov	r4, ip
    83de:	4326      	orrs	r6, r4
    83e0:	4654      	mov	r4, sl
    83e2:	40a5      	lsls	r5, r4
    83e4:	1e6c      	subs	r4, r5, #1
    83e6:	41a5      	sbcs	r5, r4
    83e8:	0034      	movs	r4, r6
    83ea:	432c      	orrs	r4, r5
    83ec:	464d      	mov	r5, r9
    83ee:	40ef      	lsrs	r7, r5
    83f0:	1b0d      	subs	r5, r1, r4
    83f2:	e028      	b.n	8446 <__aeabi_dsub+0x416>
    83f4:	464a      	mov	r2, r9
    83f6:	4643      	mov	r3, r8
    83f8:	464d      	mov	r5, r9
    83fa:	431a      	orrs	r2, r3
    83fc:	d000      	beq.n	8400 <__aeabi_dsub+0x3d0>
    83fe:	e6a5      	b.n	814c <__aeabi_dsub+0x11c>
    8400:	2300      	movs	r3, #0
    8402:	2400      	movs	r4, #0
    8404:	2500      	movs	r5, #0
    8406:	e6de      	b.n	81c6 <__aeabi_dsub+0x196>
    8408:	2a1f      	cmp	r2, #31
    840a:	dc5a      	bgt.n	84c2 <__aeabi_dsub+0x492>
    840c:	4666      	mov	r6, ip
    840e:	2220      	movs	r2, #32
    8410:	1b92      	subs	r2, r2, r6
    8412:	0006      	movs	r6, r0
    8414:	4096      	lsls	r6, r2
    8416:	4691      	mov	r9, r2
    8418:	46b0      	mov	r8, r6
    841a:	4662      	mov	r2, ip
    841c:	000e      	movs	r6, r1
    841e:	40d6      	lsrs	r6, r2
    8420:	4642      	mov	r2, r8
    8422:	4316      	orrs	r6, r2
    8424:	464a      	mov	r2, r9
    8426:	4091      	lsls	r1, r2
    8428:	1e4a      	subs	r2, r1, #1
    842a:	4191      	sbcs	r1, r2
    842c:	0002      	movs	r2, r0
    842e:	4660      	mov	r0, ip
    8430:	4331      	orrs	r1, r6
    8432:	40c2      	lsrs	r2, r0
    8434:	e6e4      	b.n	8200 <__aeabi_dsub+0x1d0>
    8436:	003c      	movs	r4, r7
    8438:	432c      	orrs	r4, r5
    843a:	d05a      	beq.n	84f2 <__aeabi_dsub+0x4c2>
    843c:	43f4      	mvns	r4, r6
    843e:	46a1      	mov	r9, r4
    8440:	2c00      	cmp	r4, #0
    8442:	d152      	bne.n	84ea <__aeabi_dsub+0x4ba>
    8444:	1b4d      	subs	r5, r1, r5
    8446:	42a9      	cmp	r1, r5
    8448:	4189      	sbcs	r1, r1
    844a:	1bc7      	subs	r7, r0, r7
    844c:	4249      	negs	r1, r1
    844e:	1a7f      	subs	r7, r7, r1
    8450:	0014      	movs	r4, r2
    8452:	469a      	mov	sl, r3
    8454:	e675      	b.n	8142 <__aeabi_dsub+0x112>
    8456:	4a9e      	ldr	r2, [pc, #632]	; (86d0 <__aeabi_dsub+0x6a0>)
    8458:	4294      	cmp	r4, r2
    845a:	d000      	beq.n	845e <__aeabi_dsub+0x42e>
    845c:	e6c7      	b.n	81ee <__aeabi_dsub+0x1be>
    845e:	e613      	b.n	8088 <__aeabi_dsub+0x58>
    8460:	2200      	movs	r2, #0
    8462:	e77f      	b.n	8364 <__aeabi_dsub+0x334>
    8464:	2000      	movs	r0, #0
    8466:	e78f      	b.n	8388 <__aeabi_dsub+0x358>
    8468:	2c00      	cmp	r4, #0
    846a:	d000      	beq.n	846e <__aeabi_dsub+0x43e>
    846c:	e0c8      	b.n	8600 <__aeabi_dsub+0x5d0>
    846e:	003b      	movs	r3, r7
    8470:	432b      	orrs	r3, r5
    8472:	d100      	bne.n	8476 <__aeabi_dsub+0x446>
    8474:	e10f      	b.n	8696 <__aeabi_dsub+0x666>
    8476:	0003      	movs	r3, r0
    8478:	430b      	orrs	r3, r1
    847a:	d100      	bne.n	847e <__aeabi_dsub+0x44e>
    847c:	e604      	b.n	8088 <__aeabi_dsub+0x58>
    847e:	1869      	adds	r1, r5, r1
    8480:	42a9      	cmp	r1, r5
    8482:	419b      	sbcs	r3, r3
    8484:	183f      	adds	r7, r7, r0
    8486:	425b      	negs	r3, r3
    8488:	19df      	adds	r7, r3, r7
    848a:	023b      	lsls	r3, r7, #8
    848c:	d400      	bmi.n	8490 <__aeabi_dsub+0x460>
    848e:	e11a      	b.n	86c6 <__aeabi_dsub+0x696>
    8490:	4b90      	ldr	r3, [pc, #576]	; (86d4 <__aeabi_dsub+0x6a4>)
    8492:	000d      	movs	r5, r1
    8494:	401f      	ands	r7, r3
    8496:	4664      	mov	r4, ip
    8498:	e5f6      	b.n	8088 <__aeabi_dsub+0x58>
    849a:	469a      	mov	sl, r3
    849c:	e689      	b.n	81b2 <__aeabi_dsub+0x182>
    849e:	003a      	movs	r2, r7
    84a0:	432a      	orrs	r2, r5
    84a2:	2c00      	cmp	r4, #0
    84a4:	d15c      	bne.n	8560 <__aeabi_dsub+0x530>
    84a6:	2a00      	cmp	r2, #0
    84a8:	d175      	bne.n	8596 <__aeabi_dsub+0x566>
    84aa:	0002      	movs	r2, r0
    84ac:	430a      	orrs	r2, r1
    84ae:	d100      	bne.n	84b2 <__aeabi_dsub+0x482>
    84b0:	e0ca      	b.n	8648 <__aeabi_dsub+0x618>
    84b2:	0007      	movs	r7, r0
    84b4:	000d      	movs	r5, r1
    84b6:	469a      	mov	sl, r3
    84b8:	e5e6      	b.n	8088 <__aeabi_dsub+0x58>
    84ba:	4664      	mov	r4, ip
    84bc:	2200      	movs	r2, #0
    84be:	2500      	movs	r5, #0
    84c0:	e681      	b.n	81c6 <__aeabi_dsub+0x196>
    84c2:	4662      	mov	r2, ip
    84c4:	0006      	movs	r6, r0
    84c6:	3a20      	subs	r2, #32
    84c8:	40d6      	lsrs	r6, r2
    84ca:	4662      	mov	r2, ip
    84cc:	46b0      	mov	r8, r6
    84ce:	2a20      	cmp	r2, #32
    84d0:	d100      	bne.n	84d4 <__aeabi_dsub+0x4a4>
    84d2:	e0b7      	b.n	8644 <__aeabi_dsub+0x614>
    84d4:	2240      	movs	r2, #64	; 0x40
    84d6:	4666      	mov	r6, ip
    84d8:	1b92      	subs	r2, r2, r6
    84da:	4090      	lsls	r0, r2
    84dc:	4301      	orrs	r1, r0
    84de:	4642      	mov	r2, r8
    84e0:	1e48      	subs	r0, r1, #1
    84e2:	4181      	sbcs	r1, r0
    84e4:	4311      	orrs	r1, r2
    84e6:	2200      	movs	r2, #0
    84e8:	e68a      	b.n	8200 <__aeabi_dsub+0x1d0>
    84ea:	4c79      	ldr	r4, [pc, #484]	; (86d0 <__aeabi_dsub+0x6a0>)
    84ec:	42a2      	cmp	r2, r4
    84ee:	d000      	beq.n	84f2 <__aeabi_dsub+0x4c2>
    84f0:	e761      	b.n	83b6 <__aeabi_dsub+0x386>
    84f2:	0007      	movs	r7, r0
    84f4:	000d      	movs	r5, r1
    84f6:	0014      	movs	r4, r2
    84f8:	469a      	mov	sl, r3
    84fa:	e5c5      	b.n	8088 <__aeabi_dsub+0x58>
    84fc:	2c00      	cmp	r4, #0
    84fe:	d141      	bne.n	8584 <__aeabi_dsub+0x554>
    8500:	003c      	movs	r4, r7
    8502:	432c      	orrs	r4, r5
    8504:	d078      	beq.n	85f8 <__aeabi_dsub+0x5c8>
    8506:	43f4      	mvns	r4, r6
    8508:	46a1      	mov	r9, r4
    850a:	2c00      	cmp	r4, #0
    850c:	d020      	beq.n	8550 <__aeabi_dsub+0x520>
    850e:	4c70      	ldr	r4, [pc, #448]	; (86d0 <__aeabi_dsub+0x6a0>)
    8510:	42a2      	cmp	r2, r4
    8512:	d071      	beq.n	85f8 <__aeabi_dsub+0x5c8>
    8514:	464c      	mov	r4, r9
    8516:	2c38      	cmp	r4, #56	; 0x38
    8518:	dd00      	ble.n	851c <__aeabi_dsub+0x4ec>
    851a:	e0b2      	b.n	8682 <__aeabi_dsub+0x652>
    851c:	2c1f      	cmp	r4, #31
    851e:	dd00      	ble.n	8522 <__aeabi_dsub+0x4f2>
    8520:	e0bc      	b.n	869c <__aeabi_dsub+0x66c>
    8522:	2620      	movs	r6, #32
    8524:	1b34      	subs	r4, r6, r4
    8526:	46a2      	mov	sl, r4
    8528:	003c      	movs	r4, r7
    852a:	4656      	mov	r6, sl
    852c:	40b4      	lsls	r4, r6
    852e:	464e      	mov	r6, r9
    8530:	46a0      	mov	r8, r4
    8532:	002c      	movs	r4, r5
    8534:	40f4      	lsrs	r4, r6
    8536:	46a4      	mov	ip, r4
    8538:	4644      	mov	r4, r8
    853a:	4666      	mov	r6, ip
    853c:	4334      	orrs	r4, r6
    853e:	46a4      	mov	ip, r4
    8540:	4654      	mov	r4, sl
    8542:	40a5      	lsls	r5, r4
    8544:	4664      	mov	r4, ip
    8546:	1e6e      	subs	r6, r5, #1
    8548:	41b5      	sbcs	r5, r6
    854a:	4325      	orrs	r5, r4
    854c:	464c      	mov	r4, r9
    854e:	40e7      	lsrs	r7, r4
    8550:	186d      	adds	r5, r5, r1
    8552:	428d      	cmp	r5, r1
    8554:	4189      	sbcs	r1, r1
    8556:	183f      	adds	r7, r7, r0
    8558:	4249      	negs	r1, r1
    855a:	19cf      	adds	r7, r1, r7
    855c:	0014      	movs	r4, r2
    855e:	e656      	b.n	820e <__aeabi_dsub+0x1de>
    8560:	2a00      	cmp	r2, #0
    8562:	d12f      	bne.n	85c4 <__aeabi_dsub+0x594>
    8564:	0002      	movs	r2, r0
    8566:	430a      	orrs	r2, r1
    8568:	d100      	bne.n	856c <__aeabi_dsub+0x53c>
    856a:	e084      	b.n	8676 <__aeabi_dsub+0x646>
    856c:	0007      	movs	r7, r0
    856e:	000d      	movs	r5, r1
    8570:	469a      	mov	sl, r3
    8572:	4c57      	ldr	r4, [pc, #348]	; (86d0 <__aeabi_dsub+0x6a0>)
    8574:	e588      	b.n	8088 <__aeabi_dsub+0x58>
    8576:	433d      	orrs	r5, r7
    8578:	1e6f      	subs	r7, r5, #1
    857a:	41bd      	sbcs	r5, r7
    857c:	b2ec      	uxtb	r4, r5
    857e:	2700      	movs	r7, #0
    8580:	1b0d      	subs	r5, r1, r4
    8582:	e760      	b.n	8446 <__aeabi_dsub+0x416>
    8584:	4c52      	ldr	r4, [pc, #328]	; (86d0 <__aeabi_dsub+0x6a0>)
    8586:	42a2      	cmp	r2, r4
    8588:	d036      	beq.n	85f8 <__aeabi_dsub+0x5c8>
    858a:	4274      	negs	r4, r6
    858c:	2680      	movs	r6, #128	; 0x80
    858e:	0436      	lsls	r6, r6, #16
    8590:	46a1      	mov	r9, r4
    8592:	4337      	orrs	r7, r6
    8594:	e7be      	b.n	8514 <__aeabi_dsub+0x4e4>
    8596:	0002      	movs	r2, r0
    8598:	430a      	orrs	r2, r1
    859a:	d100      	bne.n	859e <__aeabi_dsub+0x56e>
    859c:	e574      	b.n	8088 <__aeabi_dsub+0x58>
    859e:	1a6a      	subs	r2, r5, r1
    85a0:	4690      	mov	r8, r2
    85a2:	4545      	cmp	r5, r8
    85a4:	41b6      	sbcs	r6, r6
    85a6:	1a3a      	subs	r2, r7, r0
    85a8:	4276      	negs	r6, r6
    85aa:	1b92      	subs	r2, r2, r6
    85ac:	4694      	mov	ip, r2
    85ae:	0212      	lsls	r2, r2, #8
    85b0:	d400      	bmi.n	85b4 <__aeabi_dsub+0x584>
    85b2:	e5f7      	b.n	81a4 <__aeabi_dsub+0x174>
    85b4:	1b4d      	subs	r5, r1, r5
    85b6:	42a9      	cmp	r1, r5
    85b8:	4189      	sbcs	r1, r1
    85ba:	1bc7      	subs	r7, r0, r7
    85bc:	4249      	negs	r1, r1
    85be:	1a7f      	subs	r7, r7, r1
    85c0:	469a      	mov	sl, r3
    85c2:	e561      	b.n	8088 <__aeabi_dsub+0x58>
    85c4:	0002      	movs	r2, r0
    85c6:	430a      	orrs	r2, r1
    85c8:	d03a      	beq.n	8640 <__aeabi_dsub+0x610>
    85ca:	08ed      	lsrs	r5, r5, #3
    85cc:	077c      	lsls	r4, r7, #29
    85ce:	432c      	orrs	r4, r5
    85d0:	2580      	movs	r5, #128	; 0x80
    85d2:	08fa      	lsrs	r2, r7, #3
    85d4:	032d      	lsls	r5, r5, #12
    85d6:	422a      	tst	r2, r5
    85d8:	d008      	beq.n	85ec <__aeabi_dsub+0x5bc>
    85da:	08c7      	lsrs	r7, r0, #3
    85dc:	422f      	tst	r7, r5
    85de:	d105      	bne.n	85ec <__aeabi_dsub+0x5bc>
    85e0:	0745      	lsls	r5, r0, #29
    85e2:	002c      	movs	r4, r5
    85e4:	003a      	movs	r2, r7
    85e6:	469a      	mov	sl, r3
    85e8:	08c9      	lsrs	r1, r1, #3
    85ea:	430c      	orrs	r4, r1
    85ec:	0f67      	lsrs	r7, r4, #29
    85ee:	00d2      	lsls	r2, r2, #3
    85f0:	00e5      	lsls	r5, r4, #3
    85f2:	4317      	orrs	r7, r2
    85f4:	4c36      	ldr	r4, [pc, #216]	; (86d0 <__aeabi_dsub+0x6a0>)
    85f6:	e547      	b.n	8088 <__aeabi_dsub+0x58>
    85f8:	0007      	movs	r7, r0
    85fa:	000d      	movs	r5, r1
    85fc:	0014      	movs	r4, r2
    85fe:	e543      	b.n	8088 <__aeabi_dsub+0x58>
    8600:	003a      	movs	r2, r7
    8602:	432a      	orrs	r2, r5
    8604:	d043      	beq.n	868e <__aeabi_dsub+0x65e>
    8606:	0002      	movs	r2, r0
    8608:	430a      	orrs	r2, r1
    860a:	d019      	beq.n	8640 <__aeabi_dsub+0x610>
    860c:	08ed      	lsrs	r5, r5, #3
    860e:	077c      	lsls	r4, r7, #29
    8610:	432c      	orrs	r4, r5
    8612:	2580      	movs	r5, #128	; 0x80
    8614:	08fa      	lsrs	r2, r7, #3
    8616:	032d      	lsls	r5, r5, #12
    8618:	422a      	tst	r2, r5
    861a:	d007      	beq.n	862c <__aeabi_dsub+0x5fc>
    861c:	08c6      	lsrs	r6, r0, #3
    861e:	422e      	tst	r6, r5
    8620:	d104      	bne.n	862c <__aeabi_dsub+0x5fc>
    8622:	0747      	lsls	r7, r0, #29
    8624:	003c      	movs	r4, r7
    8626:	0032      	movs	r2, r6
    8628:	08c9      	lsrs	r1, r1, #3
    862a:	430c      	orrs	r4, r1
    862c:	00d7      	lsls	r7, r2, #3
    862e:	0f62      	lsrs	r2, r4, #29
    8630:	00e5      	lsls	r5, r4, #3
    8632:	4317      	orrs	r7, r2
    8634:	469a      	mov	sl, r3
    8636:	4c26      	ldr	r4, [pc, #152]	; (86d0 <__aeabi_dsub+0x6a0>)
    8638:	e526      	b.n	8088 <__aeabi_dsub+0x58>
    863a:	2200      	movs	r2, #0
    863c:	2500      	movs	r5, #0
    863e:	e544      	b.n	80ca <__aeabi_dsub+0x9a>
    8640:	4c23      	ldr	r4, [pc, #140]	; (86d0 <__aeabi_dsub+0x6a0>)
    8642:	e521      	b.n	8088 <__aeabi_dsub+0x58>
    8644:	2000      	movs	r0, #0
    8646:	e749      	b.n	84dc <__aeabi_dsub+0x4ac>
    8648:	2300      	movs	r3, #0
    864a:	2500      	movs	r5, #0
    864c:	e5bb      	b.n	81c6 <__aeabi_dsub+0x196>
    864e:	464c      	mov	r4, r9
    8650:	003e      	movs	r6, r7
    8652:	3c20      	subs	r4, #32
    8654:	40e6      	lsrs	r6, r4
    8656:	464c      	mov	r4, r9
    8658:	46b4      	mov	ip, r6
    865a:	2c20      	cmp	r4, #32
    865c:	d031      	beq.n	86c2 <__aeabi_dsub+0x692>
    865e:	2440      	movs	r4, #64	; 0x40
    8660:	464e      	mov	r6, r9
    8662:	1ba6      	subs	r6, r4, r6
    8664:	40b7      	lsls	r7, r6
    8666:	433d      	orrs	r5, r7
    8668:	1e6c      	subs	r4, r5, #1
    866a:	41a5      	sbcs	r5, r4
    866c:	4664      	mov	r4, ip
    866e:	432c      	orrs	r4, r5
    8670:	2700      	movs	r7, #0
    8672:	1b0d      	subs	r5, r1, r4
    8674:	e6e7      	b.n	8446 <__aeabi_dsub+0x416>
    8676:	2280      	movs	r2, #128	; 0x80
    8678:	2300      	movs	r3, #0
    867a:	0312      	lsls	r2, r2, #12
    867c:	4c14      	ldr	r4, [pc, #80]	; (86d0 <__aeabi_dsub+0x6a0>)
    867e:	2500      	movs	r5, #0
    8680:	e5a1      	b.n	81c6 <__aeabi_dsub+0x196>
    8682:	433d      	orrs	r5, r7
    8684:	1e6f      	subs	r7, r5, #1
    8686:	41bd      	sbcs	r5, r7
    8688:	2700      	movs	r7, #0
    868a:	b2ed      	uxtb	r5, r5
    868c:	e760      	b.n	8550 <__aeabi_dsub+0x520>
    868e:	0007      	movs	r7, r0
    8690:	000d      	movs	r5, r1
    8692:	4c0f      	ldr	r4, [pc, #60]	; (86d0 <__aeabi_dsub+0x6a0>)
    8694:	e4f8      	b.n	8088 <__aeabi_dsub+0x58>
    8696:	0007      	movs	r7, r0
    8698:	000d      	movs	r5, r1
    869a:	e4f5      	b.n	8088 <__aeabi_dsub+0x58>
    869c:	464e      	mov	r6, r9
    869e:	003c      	movs	r4, r7
    86a0:	3e20      	subs	r6, #32
    86a2:	40f4      	lsrs	r4, r6
    86a4:	46a0      	mov	r8, r4
    86a6:	464c      	mov	r4, r9
    86a8:	2c20      	cmp	r4, #32
    86aa:	d00e      	beq.n	86ca <__aeabi_dsub+0x69a>
    86ac:	2440      	movs	r4, #64	; 0x40
    86ae:	464e      	mov	r6, r9
    86b0:	1ba4      	subs	r4, r4, r6
    86b2:	40a7      	lsls	r7, r4
    86b4:	433d      	orrs	r5, r7
    86b6:	1e6f      	subs	r7, r5, #1
    86b8:	41bd      	sbcs	r5, r7
    86ba:	4644      	mov	r4, r8
    86bc:	2700      	movs	r7, #0
    86be:	4325      	orrs	r5, r4
    86c0:	e746      	b.n	8550 <__aeabi_dsub+0x520>
    86c2:	2700      	movs	r7, #0
    86c4:	e7cf      	b.n	8666 <__aeabi_dsub+0x636>
    86c6:	000d      	movs	r5, r1
    86c8:	e573      	b.n	81b2 <__aeabi_dsub+0x182>
    86ca:	2700      	movs	r7, #0
    86cc:	e7f2      	b.n	86b4 <__aeabi_dsub+0x684>
    86ce:	46c0      	nop			; (mov r8, r8)
    86d0:	000007ff 	.word	0x000007ff
    86d4:	ff7fffff 	.word	0xff7fffff

000086d8 <__aeabi_d2iz>:
    86d8:	030b      	lsls	r3, r1, #12
    86da:	b530      	push	{r4, r5, lr}
    86dc:	4d13      	ldr	r5, [pc, #76]	; (872c <__aeabi_d2iz+0x54>)
    86de:	0b1a      	lsrs	r2, r3, #12
    86e0:	004b      	lsls	r3, r1, #1
    86e2:	0d5b      	lsrs	r3, r3, #21
    86e4:	0fc9      	lsrs	r1, r1, #31
    86e6:	2400      	movs	r4, #0
    86e8:	42ab      	cmp	r3, r5
    86ea:	dd11      	ble.n	8710 <__aeabi_d2iz+0x38>
    86ec:	4c10      	ldr	r4, [pc, #64]	; (8730 <__aeabi_d2iz+0x58>)
    86ee:	42a3      	cmp	r3, r4
    86f0:	dc10      	bgt.n	8714 <__aeabi_d2iz+0x3c>
    86f2:	2480      	movs	r4, #128	; 0x80
    86f4:	0364      	lsls	r4, r4, #13
    86f6:	4322      	orrs	r2, r4
    86f8:	4c0e      	ldr	r4, [pc, #56]	; (8734 <__aeabi_d2iz+0x5c>)
    86fa:	1ae4      	subs	r4, r4, r3
    86fc:	2c1f      	cmp	r4, #31
    86fe:	dd0c      	ble.n	871a <__aeabi_d2iz+0x42>
    8700:	480d      	ldr	r0, [pc, #52]	; (8738 <__aeabi_d2iz+0x60>)
    8702:	1ac3      	subs	r3, r0, r3
    8704:	40da      	lsrs	r2, r3
    8706:	0013      	movs	r3, r2
    8708:	425c      	negs	r4, r3
    870a:	2900      	cmp	r1, #0
    870c:	d100      	bne.n	8710 <__aeabi_d2iz+0x38>
    870e:	001c      	movs	r4, r3
    8710:	0020      	movs	r0, r4
    8712:	bd30      	pop	{r4, r5, pc}
    8714:	4b09      	ldr	r3, [pc, #36]	; (873c <__aeabi_d2iz+0x64>)
    8716:	18cc      	adds	r4, r1, r3
    8718:	e7fa      	b.n	8710 <__aeabi_d2iz+0x38>
    871a:	40e0      	lsrs	r0, r4
    871c:	4c08      	ldr	r4, [pc, #32]	; (8740 <__aeabi_d2iz+0x68>)
    871e:	46a4      	mov	ip, r4
    8720:	4463      	add	r3, ip
    8722:	409a      	lsls	r2, r3
    8724:	0013      	movs	r3, r2
    8726:	4303      	orrs	r3, r0
    8728:	e7ee      	b.n	8708 <__aeabi_d2iz+0x30>
    872a:	46c0      	nop			; (mov r8, r8)
    872c:	000003fe 	.word	0x000003fe
    8730:	0000041d 	.word	0x0000041d
    8734:	00000433 	.word	0x00000433
    8738:	00000413 	.word	0x00000413
    873c:	7fffffff 	.word	0x7fffffff
    8740:	fffffbed 	.word	0xfffffbed

00008744 <__aeabi_ui2d>:
    8744:	b570      	push	{r4, r5, r6, lr}
    8746:	1e05      	subs	r5, r0, #0
    8748:	d028      	beq.n	879c <__aeabi_ui2d+0x58>
    874a:	f000 f833 	bl	87b4 <__clzsi2>
    874e:	4b15      	ldr	r3, [pc, #84]	; (87a4 <__aeabi_ui2d+0x60>)
    8750:	4a15      	ldr	r2, [pc, #84]	; (87a8 <__aeabi_ui2d+0x64>)
    8752:	1a1b      	subs	r3, r3, r0
    8754:	1ad2      	subs	r2, r2, r3
    8756:	2a1f      	cmp	r2, #31
    8758:	dd16      	ble.n	8788 <__aeabi_ui2d+0x44>
    875a:	002c      	movs	r4, r5
    875c:	4a13      	ldr	r2, [pc, #76]	; (87ac <__aeabi_ui2d+0x68>)
    875e:	2500      	movs	r5, #0
    8760:	1ad2      	subs	r2, r2, r3
    8762:	4094      	lsls	r4, r2
    8764:	055a      	lsls	r2, r3, #21
    8766:	0324      	lsls	r4, r4, #12
    8768:	0b24      	lsrs	r4, r4, #12
    876a:	0d52      	lsrs	r2, r2, #21
    876c:	2100      	movs	r1, #0
    876e:	0324      	lsls	r4, r4, #12
    8770:	0d0b      	lsrs	r3, r1, #20
    8772:	0b24      	lsrs	r4, r4, #12
    8774:	051b      	lsls	r3, r3, #20
    8776:	4323      	orrs	r3, r4
    8778:	4c0d      	ldr	r4, [pc, #52]	; (87b0 <__aeabi_ui2d+0x6c>)
    877a:	0512      	lsls	r2, r2, #20
    877c:	4023      	ands	r3, r4
    877e:	4313      	orrs	r3, r2
    8780:	005b      	lsls	r3, r3, #1
    8782:	0028      	movs	r0, r5
    8784:	0859      	lsrs	r1, r3, #1
    8786:	bd70      	pop	{r4, r5, r6, pc}
    8788:	210b      	movs	r1, #11
    878a:	002c      	movs	r4, r5
    878c:	1a08      	subs	r0, r1, r0
    878e:	40c4      	lsrs	r4, r0
    8790:	4095      	lsls	r5, r2
    8792:	0324      	lsls	r4, r4, #12
    8794:	055a      	lsls	r2, r3, #21
    8796:	0b24      	lsrs	r4, r4, #12
    8798:	0d52      	lsrs	r2, r2, #21
    879a:	e7e7      	b.n	876c <__aeabi_ui2d+0x28>
    879c:	2200      	movs	r2, #0
    879e:	2400      	movs	r4, #0
    87a0:	e7e4      	b.n	876c <__aeabi_ui2d+0x28>
    87a2:	46c0      	nop			; (mov r8, r8)
    87a4:	0000041e 	.word	0x0000041e
    87a8:	00000433 	.word	0x00000433
    87ac:	00000413 	.word	0x00000413
    87b0:	800fffff 	.word	0x800fffff

000087b4 <__clzsi2>:
    87b4:	211c      	movs	r1, #28
    87b6:	2301      	movs	r3, #1
    87b8:	041b      	lsls	r3, r3, #16
    87ba:	4298      	cmp	r0, r3
    87bc:	d301      	bcc.n	87c2 <__clzsi2+0xe>
    87be:	0c00      	lsrs	r0, r0, #16
    87c0:	3910      	subs	r1, #16
    87c2:	0a1b      	lsrs	r3, r3, #8
    87c4:	4298      	cmp	r0, r3
    87c6:	d301      	bcc.n	87cc <__clzsi2+0x18>
    87c8:	0a00      	lsrs	r0, r0, #8
    87ca:	3908      	subs	r1, #8
    87cc:	091b      	lsrs	r3, r3, #4
    87ce:	4298      	cmp	r0, r3
    87d0:	d301      	bcc.n	87d6 <__clzsi2+0x22>
    87d2:	0900      	lsrs	r0, r0, #4
    87d4:	3904      	subs	r1, #4
    87d6:	a202      	add	r2, pc, #8	; (adr r2, 87e0 <__clzsi2+0x2c>)
    87d8:	5c10      	ldrb	r0, [r2, r0]
    87da:	1840      	adds	r0, r0, r1
    87dc:	4770      	bx	lr
    87de:	46c0      	nop			; (mov r8, r8)
    87e0:	02020304 	.word	0x02020304
    87e4:	01010101 	.word	0x01010101
	...

000087f0 <__clzdi2>:
    87f0:	b510      	push	{r4, lr}
    87f2:	2900      	cmp	r1, #0
    87f4:	d103      	bne.n	87fe <__clzdi2+0xe>
    87f6:	f7ff ffdd 	bl	87b4 <__clzsi2>
    87fa:	3020      	adds	r0, #32
    87fc:	e002      	b.n	8804 <__clzdi2+0x14>
    87fe:	1c08      	adds	r0, r1, #0
    8800:	f7ff ffd8 	bl	87b4 <__clzsi2>
    8804:	bd10      	pop	{r4, pc}
    8806:	46c0      	nop			; (mov r8, r8)

00008808 <__libc_init_array>:
    8808:	4b0e      	ldr	r3, [pc, #56]	; (8844 <__libc_init_array+0x3c>)
    880a:	b570      	push	{r4, r5, r6, lr}
    880c:	2500      	movs	r5, #0
    880e:	001e      	movs	r6, r3
    8810:	4c0d      	ldr	r4, [pc, #52]	; (8848 <__libc_init_array+0x40>)
    8812:	1ae4      	subs	r4, r4, r3
    8814:	10a4      	asrs	r4, r4, #2
    8816:	42a5      	cmp	r5, r4
    8818:	d004      	beq.n	8824 <__libc_init_array+0x1c>
    881a:	00ab      	lsls	r3, r5, #2
    881c:	58f3      	ldr	r3, [r6, r3]
    881e:	4798      	blx	r3
    8820:	3501      	adds	r5, #1
    8822:	e7f8      	b.n	8816 <__libc_init_array+0xe>
    8824:	f001 fd60 	bl	a2e8 <_init>
    8828:	4b08      	ldr	r3, [pc, #32]	; (884c <__libc_init_array+0x44>)
    882a:	2500      	movs	r5, #0
    882c:	001e      	movs	r6, r3
    882e:	4c08      	ldr	r4, [pc, #32]	; (8850 <__libc_init_array+0x48>)
    8830:	1ae4      	subs	r4, r4, r3
    8832:	10a4      	asrs	r4, r4, #2
    8834:	42a5      	cmp	r5, r4
    8836:	d004      	beq.n	8842 <__libc_init_array+0x3a>
    8838:	00ab      	lsls	r3, r5, #2
    883a:	58f3      	ldr	r3, [r6, r3]
    883c:	4798      	blx	r3
    883e:	3501      	adds	r5, #1
    8840:	e7f8      	b.n	8834 <__libc_init_array+0x2c>
    8842:	bd70      	pop	{r4, r5, r6, pc}
    8844:	0000a2f4 	.word	0x0000a2f4
    8848:	0000a2f4 	.word	0x0000a2f4
    884c:	0000a2f4 	.word	0x0000a2f4
    8850:	0000a2f8 	.word	0x0000a2f8

00008854 <memcpy>:
    8854:	2300      	movs	r3, #0
    8856:	b510      	push	{r4, lr}
    8858:	429a      	cmp	r2, r3
    885a:	d003      	beq.n	8864 <memcpy+0x10>
    885c:	5ccc      	ldrb	r4, [r1, r3]
    885e:	54c4      	strb	r4, [r0, r3]
    8860:	3301      	adds	r3, #1
    8862:	e7f9      	b.n	8858 <memcpy+0x4>
    8864:	bd10      	pop	{r4, pc}
	...

00008868 <siprintf>:
    8868:	b40e      	push	{r1, r2, r3}
    886a:	b510      	push	{r4, lr}
    886c:	b09d      	sub	sp, #116	; 0x74
    886e:	a902      	add	r1, sp, #8
    8870:	9002      	str	r0, [sp, #8]
    8872:	6108      	str	r0, [r1, #16]
    8874:	480b      	ldr	r0, [pc, #44]	; (88a4 <siprintf+0x3c>)
    8876:	2482      	movs	r4, #130	; 0x82
    8878:	6088      	str	r0, [r1, #8]
    887a:	6148      	str	r0, [r1, #20]
    887c:	2001      	movs	r0, #1
    887e:	4240      	negs	r0, r0
    8880:	ab1f      	add	r3, sp, #124	; 0x7c
    8882:	81c8      	strh	r0, [r1, #14]
    8884:	4808      	ldr	r0, [pc, #32]	; (88a8 <siprintf+0x40>)
    8886:	cb04      	ldmia	r3!, {r2}
    8888:	00a4      	lsls	r4, r4, #2
    888a:	6800      	ldr	r0, [r0, #0]
    888c:	9301      	str	r3, [sp, #4]
    888e:	818c      	strh	r4, [r1, #12]
    8890:	f000 f8b2 	bl	89f8 <_svfiprintf_r>
    8894:	2300      	movs	r3, #0
    8896:	9a02      	ldr	r2, [sp, #8]
    8898:	7013      	strb	r3, [r2, #0]
    889a:	b01d      	add	sp, #116	; 0x74
    889c:	bc10      	pop	{r4}
    889e:	bc08      	pop	{r3}
    88a0:	b003      	add	sp, #12
    88a2:	4718      	bx	r3
    88a4:	7fffffff 	.word	0x7fffffff
    88a8:	200001c4 	.word	0x200001c4

000088ac <siscanf>:
    88ac:	b40e      	push	{r1, r2, r3}
    88ae:	2381      	movs	r3, #129	; 0x81
    88b0:	b570      	push	{r4, r5, r6, lr}
    88b2:	b09d      	sub	sp, #116	; 0x74
    88b4:	ac02      	add	r4, sp, #8
    88b6:	ad21      	add	r5, sp, #132	; 0x84
    88b8:	009b      	lsls	r3, r3, #2
    88ba:	cd40      	ldmia	r5!, {r6}
    88bc:	81a3      	strh	r3, [r4, #12]
    88be:	9002      	str	r0, [sp, #8]
    88c0:	9006      	str	r0, [sp, #24]
    88c2:	f000 f81d 	bl	8900 <strlen>
    88c6:	4b0b      	ldr	r3, [pc, #44]	; (88f4 <siscanf+0x48>)
    88c8:	6060      	str	r0, [r4, #4]
    88ca:	6263      	str	r3, [r4, #36]	; 0x24
    88cc:	2300      	movs	r3, #0
    88ce:	6160      	str	r0, [r4, #20]
    88d0:	4809      	ldr	r0, [pc, #36]	; (88f8 <siscanf+0x4c>)
    88d2:	6363      	str	r3, [r4, #52]	; 0x34
    88d4:	64a3      	str	r3, [r4, #72]	; 0x48
    88d6:	3b01      	subs	r3, #1
    88d8:	81e3      	strh	r3, [r4, #14]
    88da:	0032      	movs	r2, r6
    88dc:	002b      	movs	r3, r5
    88de:	0021      	movs	r1, r4
    88e0:	6800      	ldr	r0, [r0, #0]
    88e2:	9501      	str	r5, [sp, #4]
    88e4:	f000 f9e2 	bl	8cac <__ssvfiscanf_r>
    88e8:	b01d      	add	sp, #116	; 0x74
    88ea:	bc70      	pop	{r4, r5, r6}
    88ec:	bc08      	pop	{r3}
    88ee:	b003      	add	sp, #12
    88f0:	4718      	bx	r3
    88f2:	46c0      	nop			; (mov r8, r8)
    88f4:	000088fd 	.word	0x000088fd
    88f8:	200001c4 	.word	0x200001c4

000088fc <__seofread>:
    88fc:	2000      	movs	r0, #0
    88fe:	4770      	bx	lr

00008900 <strlen>:
    8900:	2300      	movs	r3, #0
    8902:	5cc2      	ldrb	r2, [r0, r3]
    8904:	3301      	adds	r3, #1
    8906:	2a00      	cmp	r2, #0
    8908:	d1fb      	bne.n	8902 <strlen+0x2>
    890a:	1e58      	subs	r0, r3, #1
    890c:	4770      	bx	lr

0000890e <strncmp>:
    890e:	2300      	movs	r3, #0
    8910:	b530      	push	{r4, r5, lr}
    8912:	429a      	cmp	r2, r3
    8914:	d00b      	beq.n	892e <strncmp+0x20>
    8916:	3a01      	subs	r2, #1
    8918:	5cc4      	ldrb	r4, [r0, r3]
    891a:	5ccd      	ldrb	r5, [r1, r3]
    891c:	42ac      	cmp	r4, r5
    891e:	d105      	bne.n	892c <strncmp+0x1e>
    8920:	429a      	cmp	r2, r3
    8922:	d002      	beq.n	892a <strncmp+0x1c>
    8924:	3301      	adds	r3, #1
    8926:	2c00      	cmp	r4, #0
    8928:	d1f6      	bne.n	8918 <strncmp+0xa>
    892a:	0025      	movs	r5, r4
    892c:	1b63      	subs	r3, r4, r5
    892e:	0018      	movs	r0, r3
    8930:	bd30      	pop	{r4, r5, pc}
	...

00008934 <__ssputs_r>:
    8934:	b5f0      	push	{r4, r5, r6, r7, lr}
    8936:	688e      	ldr	r6, [r1, #8]
    8938:	b085      	sub	sp, #20
    893a:	0007      	movs	r7, r0
    893c:	000c      	movs	r4, r1
    893e:	9203      	str	r2, [sp, #12]
    8940:	9301      	str	r3, [sp, #4]
    8942:	429e      	cmp	r6, r3
    8944:	d843      	bhi.n	89ce <__ssputs_r+0x9a>
    8946:	2390      	movs	r3, #144	; 0x90
    8948:	898a      	ldrh	r2, [r1, #12]
    894a:	00db      	lsls	r3, r3, #3
    894c:	421a      	tst	r2, r3
    894e:	d03e      	beq.n	89ce <__ssputs_r+0x9a>
    8950:	2503      	movs	r5, #3
    8952:	6909      	ldr	r1, [r1, #16]
    8954:	6823      	ldr	r3, [r4, #0]
    8956:	9801      	ldr	r0, [sp, #4]
    8958:	1a5b      	subs	r3, r3, r1
    895a:	9302      	str	r3, [sp, #8]
    895c:	6963      	ldr	r3, [r4, #20]
    895e:	435d      	muls	r5, r3
    8960:	0feb      	lsrs	r3, r5, #31
    8962:	195d      	adds	r5, r3, r5
    8964:	9b02      	ldr	r3, [sp, #8]
    8966:	106d      	asrs	r5, r5, #1
    8968:	3301      	adds	r3, #1
    896a:	181b      	adds	r3, r3, r0
    896c:	42ab      	cmp	r3, r5
    896e:	d900      	bls.n	8972 <__ssputs_r+0x3e>
    8970:	001d      	movs	r5, r3
    8972:	0553      	lsls	r3, r2, #21
    8974:	d510      	bpl.n	8998 <__ssputs_r+0x64>
    8976:	0029      	movs	r1, r5
    8978:	0038      	movs	r0, r7
    897a:	f000 fff3 	bl	9964 <_malloc_r>
    897e:	1e06      	subs	r6, r0, #0
    8980:	d014      	beq.n	89ac <__ssputs_r+0x78>
    8982:	9a02      	ldr	r2, [sp, #8]
    8984:	6921      	ldr	r1, [r4, #16]
    8986:	f7ff ff65 	bl	8854 <memcpy>
    898a:	89a2      	ldrh	r2, [r4, #12]
    898c:	4b19      	ldr	r3, [pc, #100]	; (89f4 <__ssputs_r+0xc0>)
    898e:	4013      	ands	r3, r2
    8990:	2280      	movs	r2, #128	; 0x80
    8992:	4313      	orrs	r3, r2
    8994:	81a3      	strh	r3, [r4, #12]
    8996:	e012      	b.n	89be <__ssputs_r+0x8a>
    8998:	002a      	movs	r2, r5
    899a:	0038      	movs	r0, r7
    899c:	f001 f838 	bl	9a10 <_realloc_r>
    89a0:	1e06      	subs	r6, r0, #0
    89a2:	d10c      	bne.n	89be <__ssputs_r+0x8a>
    89a4:	6921      	ldr	r1, [r4, #16]
    89a6:	0038      	movs	r0, r7
    89a8:	f000 ff96 	bl	98d8 <_free_r>
    89ac:	230c      	movs	r3, #12
    89ae:	2240      	movs	r2, #64	; 0x40
    89b0:	2001      	movs	r0, #1
    89b2:	603b      	str	r3, [r7, #0]
    89b4:	89a3      	ldrh	r3, [r4, #12]
    89b6:	4240      	negs	r0, r0
    89b8:	4313      	orrs	r3, r2
    89ba:	81a3      	strh	r3, [r4, #12]
    89bc:	e017      	b.n	89ee <__ssputs_r+0xba>
    89be:	9b02      	ldr	r3, [sp, #8]
    89c0:	6126      	str	r6, [r4, #16]
    89c2:	18f6      	adds	r6, r6, r3
    89c4:	6026      	str	r6, [r4, #0]
    89c6:	6165      	str	r5, [r4, #20]
    89c8:	9e01      	ldr	r6, [sp, #4]
    89ca:	1aed      	subs	r5, r5, r3
    89cc:	60a5      	str	r5, [r4, #8]
    89ce:	9b01      	ldr	r3, [sp, #4]
    89d0:	42b3      	cmp	r3, r6
    89d2:	d200      	bcs.n	89d6 <__ssputs_r+0xa2>
    89d4:	001e      	movs	r6, r3
    89d6:	0032      	movs	r2, r6
    89d8:	9903      	ldr	r1, [sp, #12]
    89da:	6820      	ldr	r0, [r4, #0]
    89dc:	f000 ff67 	bl	98ae <memmove>
    89e0:	2000      	movs	r0, #0
    89e2:	68a3      	ldr	r3, [r4, #8]
    89e4:	1b9b      	subs	r3, r3, r6
    89e6:	60a3      	str	r3, [r4, #8]
    89e8:	6823      	ldr	r3, [r4, #0]
    89ea:	199e      	adds	r6, r3, r6
    89ec:	6026      	str	r6, [r4, #0]
    89ee:	b005      	add	sp, #20
    89f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89f2:	46c0      	nop			; (mov r8, r8)
    89f4:	fffffb7f 	.word	0xfffffb7f

000089f8 <_svfiprintf_r>:
    89f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    89fa:	b09f      	sub	sp, #124	; 0x7c
    89fc:	9002      	str	r0, [sp, #8]
    89fe:	9305      	str	r3, [sp, #20]
    8a00:	898b      	ldrh	r3, [r1, #12]
    8a02:	000f      	movs	r7, r1
    8a04:	0016      	movs	r6, r2
    8a06:	061b      	lsls	r3, r3, #24
    8a08:	d510      	bpl.n	8a2c <_svfiprintf_r+0x34>
    8a0a:	690b      	ldr	r3, [r1, #16]
    8a0c:	2b00      	cmp	r3, #0
    8a0e:	d10d      	bne.n	8a2c <_svfiprintf_r+0x34>
    8a10:	2140      	movs	r1, #64	; 0x40
    8a12:	f000 ffa7 	bl	9964 <_malloc_r>
    8a16:	6038      	str	r0, [r7, #0]
    8a18:	6138      	str	r0, [r7, #16]
    8a1a:	2800      	cmp	r0, #0
    8a1c:	d104      	bne.n	8a28 <_svfiprintf_r+0x30>
    8a1e:	230c      	movs	r3, #12
    8a20:	9a02      	ldr	r2, [sp, #8]
    8a22:	3801      	subs	r0, #1
    8a24:	6013      	str	r3, [r2, #0]
    8a26:	e0d8      	b.n	8bda <_svfiprintf_r+0x1e2>
    8a28:	2340      	movs	r3, #64	; 0x40
    8a2a:	617b      	str	r3, [r7, #20]
    8a2c:	2300      	movs	r3, #0
    8a2e:	ad06      	add	r5, sp, #24
    8a30:	616b      	str	r3, [r5, #20]
    8a32:	3320      	adds	r3, #32
    8a34:	766b      	strb	r3, [r5, #25]
    8a36:	3310      	adds	r3, #16
    8a38:	76ab      	strb	r3, [r5, #26]
    8a3a:	0034      	movs	r4, r6
    8a3c:	7823      	ldrb	r3, [r4, #0]
    8a3e:	2b00      	cmp	r3, #0
    8a40:	d103      	bne.n	8a4a <_svfiprintf_r+0x52>
    8a42:	1ba3      	subs	r3, r4, r6
    8a44:	9304      	str	r3, [sp, #16]
    8a46:	d012      	beq.n	8a6e <_svfiprintf_r+0x76>
    8a48:	e003      	b.n	8a52 <_svfiprintf_r+0x5a>
    8a4a:	2b25      	cmp	r3, #37	; 0x25
    8a4c:	d0f9      	beq.n	8a42 <_svfiprintf_r+0x4a>
    8a4e:	3401      	adds	r4, #1
    8a50:	e7f4      	b.n	8a3c <_svfiprintf_r+0x44>
    8a52:	1ba3      	subs	r3, r4, r6
    8a54:	0032      	movs	r2, r6
    8a56:	0039      	movs	r1, r7
    8a58:	9802      	ldr	r0, [sp, #8]
    8a5a:	f7ff ff6b 	bl	8934 <__ssputs_r>
    8a5e:	1c43      	adds	r3, r0, #1
    8a60:	d100      	bne.n	8a64 <_svfiprintf_r+0x6c>
    8a62:	e0b4      	b.n	8bce <_svfiprintf_r+0x1d6>
    8a64:	696a      	ldr	r2, [r5, #20]
    8a66:	9b04      	ldr	r3, [sp, #16]
    8a68:	4694      	mov	ip, r2
    8a6a:	4463      	add	r3, ip
    8a6c:	616b      	str	r3, [r5, #20]
    8a6e:	7823      	ldrb	r3, [r4, #0]
    8a70:	2b00      	cmp	r3, #0
    8a72:	d100      	bne.n	8a76 <_svfiprintf_r+0x7e>
    8a74:	e0ab      	b.n	8bce <_svfiprintf_r+0x1d6>
    8a76:	2201      	movs	r2, #1
    8a78:	2300      	movs	r3, #0
    8a7a:	4252      	negs	r2, r2
    8a7c:	606a      	str	r2, [r5, #4]
    8a7e:	a902      	add	r1, sp, #8
    8a80:	3254      	adds	r2, #84	; 0x54
    8a82:	1852      	adds	r2, r2, r1
    8a84:	3401      	adds	r4, #1
    8a86:	602b      	str	r3, [r5, #0]
    8a88:	60eb      	str	r3, [r5, #12]
    8a8a:	60ab      	str	r3, [r5, #8]
    8a8c:	7013      	strb	r3, [r2, #0]
    8a8e:	65ab      	str	r3, [r5, #88]	; 0x58
    8a90:	4e53      	ldr	r6, [pc, #332]	; (8be0 <_svfiprintf_r+0x1e8>)
    8a92:	7821      	ldrb	r1, [r4, #0]
    8a94:	2205      	movs	r2, #5
    8a96:	0030      	movs	r0, r6
    8a98:	f000 fefe 	bl	9898 <memchr>
    8a9c:	2800      	cmp	r0, #0
    8a9e:	d007      	beq.n	8ab0 <_svfiprintf_r+0xb8>
    8aa0:	2301      	movs	r3, #1
    8aa2:	1b80      	subs	r0, r0, r6
    8aa4:	4083      	lsls	r3, r0
    8aa6:	682a      	ldr	r2, [r5, #0]
    8aa8:	3401      	adds	r4, #1
    8aaa:	4313      	orrs	r3, r2
    8aac:	602b      	str	r3, [r5, #0]
    8aae:	e7ef      	b.n	8a90 <_svfiprintf_r+0x98>
    8ab0:	682b      	ldr	r3, [r5, #0]
    8ab2:	06da      	lsls	r2, r3, #27
    8ab4:	d504      	bpl.n	8ac0 <_svfiprintf_r+0xc8>
    8ab6:	2253      	movs	r2, #83	; 0x53
    8ab8:	2120      	movs	r1, #32
    8aba:	a802      	add	r0, sp, #8
    8abc:	1812      	adds	r2, r2, r0
    8abe:	7011      	strb	r1, [r2, #0]
    8ac0:	071a      	lsls	r2, r3, #28
    8ac2:	d504      	bpl.n	8ace <_svfiprintf_r+0xd6>
    8ac4:	2253      	movs	r2, #83	; 0x53
    8ac6:	212b      	movs	r1, #43	; 0x2b
    8ac8:	a802      	add	r0, sp, #8
    8aca:	1812      	adds	r2, r2, r0
    8acc:	7011      	strb	r1, [r2, #0]
    8ace:	7822      	ldrb	r2, [r4, #0]
    8ad0:	2a2a      	cmp	r2, #42	; 0x2a
    8ad2:	d003      	beq.n	8adc <_svfiprintf_r+0xe4>
    8ad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8ad6:	2000      	movs	r0, #0
    8ad8:	210a      	movs	r1, #10
    8ada:	e00e      	b.n	8afa <_svfiprintf_r+0x102>
    8adc:	9a05      	ldr	r2, [sp, #20]
    8ade:	1d11      	adds	r1, r2, #4
    8ae0:	6812      	ldr	r2, [r2, #0]
    8ae2:	9105      	str	r1, [sp, #20]
    8ae4:	2a00      	cmp	r2, #0
    8ae6:	db01      	blt.n	8aec <_svfiprintf_r+0xf4>
    8ae8:	9209      	str	r2, [sp, #36]	; 0x24
    8aea:	e004      	b.n	8af6 <_svfiprintf_r+0xfe>
    8aec:	4252      	negs	r2, r2
    8aee:	60ea      	str	r2, [r5, #12]
    8af0:	2202      	movs	r2, #2
    8af2:	4313      	orrs	r3, r2
    8af4:	602b      	str	r3, [r5, #0]
    8af6:	3401      	adds	r4, #1
    8af8:	e00b      	b.n	8b12 <_svfiprintf_r+0x11a>
    8afa:	7822      	ldrb	r2, [r4, #0]
    8afc:	3a30      	subs	r2, #48	; 0x30
    8afe:	2a09      	cmp	r2, #9
    8b00:	d804      	bhi.n	8b0c <_svfiprintf_r+0x114>
    8b02:	434b      	muls	r3, r1
    8b04:	3401      	adds	r4, #1
    8b06:	189b      	adds	r3, r3, r2
    8b08:	2001      	movs	r0, #1
    8b0a:	e7f6      	b.n	8afa <_svfiprintf_r+0x102>
    8b0c:	2800      	cmp	r0, #0
    8b0e:	d000      	beq.n	8b12 <_svfiprintf_r+0x11a>
    8b10:	9309      	str	r3, [sp, #36]	; 0x24
    8b12:	7823      	ldrb	r3, [r4, #0]
    8b14:	2b2e      	cmp	r3, #46	; 0x2e
    8b16:	d11e      	bne.n	8b56 <_svfiprintf_r+0x15e>
    8b18:	7863      	ldrb	r3, [r4, #1]
    8b1a:	2b2a      	cmp	r3, #42	; 0x2a
    8b1c:	d10a      	bne.n	8b34 <_svfiprintf_r+0x13c>
    8b1e:	9b05      	ldr	r3, [sp, #20]
    8b20:	3402      	adds	r4, #2
    8b22:	1d1a      	adds	r2, r3, #4
    8b24:	681b      	ldr	r3, [r3, #0]
    8b26:	9205      	str	r2, [sp, #20]
    8b28:	2b00      	cmp	r3, #0
    8b2a:	da01      	bge.n	8b30 <_svfiprintf_r+0x138>
    8b2c:	2301      	movs	r3, #1
    8b2e:	425b      	negs	r3, r3
    8b30:	9307      	str	r3, [sp, #28]
    8b32:	e010      	b.n	8b56 <_svfiprintf_r+0x15e>
    8b34:	2300      	movs	r3, #0
    8b36:	200a      	movs	r0, #10
    8b38:	001a      	movs	r2, r3
    8b3a:	3401      	adds	r4, #1
    8b3c:	606b      	str	r3, [r5, #4]
    8b3e:	7821      	ldrb	r1, [r4, #0]
    8b40:	3930      	subs	r1, #48	; 0x30
    8b42:	2909      	cmp	r1, #9
    8b44:	d804      	bhi.n	8b50 <_svfiprintf_r+0x158>
    8b46:	4342      	muls	r2, r0
    8b48:	3401      	adds	r4, #1
    8b4a:	1852      	adds	r2, r2, r1
    8b4c:	2301      	movs	r3, #1
    8b4e:	e7f6      	b.n	8b3e <_svfiprintf_r+0x146>
    8b50:	2b00      	cmp	r3, #0
    8b52:	d000      	beq.n	8b56 <_svfiprintf_r+0x15e>
    8b54:	9207      	str	r2, [sp, #28]
    8b56:	4e23      	ldr	r6, [pc, #140]	; (8be4 <_svfiprintf_r+0x1ec>)
    8b58:	7821      	ldrb	r1, [r4, #0]
    8b5a:	2203      	movs	r2, #3
    8b5c:	0030      	movs	r0, r6
    8b5e:	f000 fe9b 	bl	9898 <memchr>
    8b62:	2800      	cmp	r0, #0
    8b64:	d006      	beq.n	8b74 <_svfiprintf_r+0x17c>
    8b66:	2340      	movs	r3, #64	; 0x40
    8b68:	1b80      	subs	r0, r0, r6
    8b6a:	4083      	lsls	r3, r0
    8b6c:	682a      	ldr	r2, [r5, #0]
    8b6e:	3401      	adds	r4, #1
    8b70:	4313      	orrs	r3, r2
    8b72:	602b      	str	r3, [r5, #0]
    8b74:	7821      	ldrb	r1, [r4, #0]
    8b76:	2206      	movs	r2, #6
    8b78:	481b      	ldr	r0, [pc, #108]	; (8be8 <_svfiprintf_r+0x1f0>)
    8b7a:	1c66      	adds	r6, r4, #1
    8b7c:	7629      	strb	r1, [r5, #24]
    8b7e:	f000 fe8b 	bl	9898 <memchr>
    8b82:	2800      	cmp	r0, #0
    8b84:	d012      	beq.n	8bac <_svfiprintf_r+0x1b4>
    8b86:	4b19      	ldr	r3, [pc, #100]	; (8bec <_svfiprintf_r+0x1f4>)
    8b88:	2b00      	cmp	r3, #0
    8b8a:	d106      	bne.n	8b9a <_svfiprintf_r+0x1a2>
    8b8c:	2207      	movs	r2, #7
    8b8e:	9b05      	ldr	r3, [sp, #20]
    8b90:	3307      	adds	r3, #7
    8b92:	4393      	bics	r3, r2
    8b94:	3308      	adds	r3, #8
    8b96:	9305      	str	r3, [sp, #20]
    8b98:	e014      	b.n	8bc4 <_svfiprintf_r+0x1cc>
    8b9a:	ab05      	add	r3, sp, #20
    8b9c:	9300      	str	r3, [sp, #0]
    8b9e:	003a      	movs	r2, r7
    8ba0:	4b13      	ldr	r3, [pc, #76]	; (8bf0 <_svfiprintf_r+0x1f8>)
    8ba2:	0029      	movs	r1, r5
    8ba4:	9802      	ldr	r0, [sp, #8]
    8ba6:	e000      	b.n	8baa <_svfiprintf_r+0x1b2>
    8ba8:	bf00      	nop
    8baa:	e007      	b.n	8bbc <_svfiprintf_r+0x1c4>
    8bac:	ab05      	add	r3, sp, #20
    8bae:	9300      	str	r3, [sp, #0]
    8bb0:	003a      	movs	r2, r7
    8bb2:	4b0f      	ldr	r3, [pc, #60]	; (8bf0 <_svfiprintf_r+0x1f8>)
    8bb4:	0029      	movs	r1, r5
    8bb6:	9802      	ldr	r0, [sp, #8]
    8bb8:	f000 fa64 	bl	9084 <_printf_i>
    8bbc:	9003      	str	r0, [sp, #12]
    8bbe:	9b03      	ldr	r3, [sp, #12]
    8bc0:	3301      	adds	r3, #1
    8bc2:	d004      	beq.n	8bce <_svfiprintf_r+0x1d6>
    8bc4:	696b      	ldr	r3, [r5, #20]
    8bc6:	9a03      	ldr	r2, [sp, #12]
    8bc8:	189b      	adds	r3, r3, r2
    8bca:	616b      	str	r3, [r5, #20]
    8bcc:	e735      	b.n	8a3a <_svfiprintf_r+0x42>
    8bce:	89bb      	ldrh	r3, [r7, #12]
    8bd0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8bd2:	065b      	lsls	r3, r3, #25
    8bd4:	d501      	bpl.n	8bda <_svfiprintf_r+0x1e2>
    8bd6:	2001      	movs	r0, #1
    8bd8:	4240      	negs	r0, r0
    8bda:	b01f      	add	sp, #124	; 0x7c
    8bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bde:	46c0      	nop			; (mov r8, r8)
    8be0:	0000a12a 	.word	0x0000a12a
    8be4:	0000a130 	.word	0x0000a130
    8be8:	0000a134 	.word	0x0000a134
    8bec:	00000000 	.word	0x00000000
    8bf0:	00008935 	.word	0x00008935

00008bf4 <_sungetc_r>:
    8bf4:	b570      	push	{r4, r5, r6, lr}
    8bf6:	000e      	movs	r6, r1
    8bf8:	0014      	movs	r4, r2
    8bfa:	1c4b      	adds	r3, r1, #1
    8bfc:	d102      	bne.n	8c04 <_sungetc_r+0x10>
    8bfe:	2001      	movs	r0, #1
    8c00:	4240      	negs	r0, r0
    8c02:	e032      	b.n	8c6a <_sungetc_r+0x76>
    8c04:	8993      	ldrh	r3, [r2, #12]
    8c06:	2220      	movs	r2, #32
    8c08:	4393      	bics	r3, r2
    8c0a:	6b62      	ldr	r2, [r4, #52]	; 0x34
    8c0c:	81a3      	strh	r3, [r4, #12]
    8c0e:	b2cd      	uxtb	r5, r1
    8c10:	6863      	ldr	r3, [r4, #4]
    8c12:	2a00      	cmp	r2, #0
    8c14:	d00e      	beq.n	8c34 <_sungetc_r+0x40>
    8c16:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    8c18:	4293      	cmp	r3, r2
    8c1a:	da05      	bge.n	8c28 <_sungetc_r+0x34>
    8c1c:	6823      	ldr	r3, [r4, #0]
    8c1e:	3b01      	subs	r3, #1
    8c20:	6023      	str	r3, [r4, #0]
    8c22:	701e      	strb	r6, [r3, #0]
    8c24:	6863      	ldr	r3, [r4, #4]
    8c26:	e010      	b.n	8c4a <_sungetc_r+0x56>
    8c28:	0021      	movs	r1, r4
    8c2a:	f000 fdf7 	bl	981c <__submore>
    8c2e:	2800      	cmp	r0, #0
    8c30:	d0f4      	beq.n	8c1c <_sungetc_r+0x28>
    8c32:	e7e4      	b.n	8bfe <_sungetc_r+0xa>
    8c34:	6921      	ldr	r1, [r4, #16]
    8c36:	6822      	ldr	r2, [r4, #0]
    8c38:	2900      	cmp	r1, #0
    8c3a:	d008      	beq.n	8c4e <_sungetc_r+0x5a>
    8c3c:	4291      	cmp	r1, r2
    8c3e:	d206      	bcs.n	8c4e <_sungetc_r+0x5a>
    8c40:	1e51      	subs	r1, r2, #1
    8c42:	7808      	ldrb	r0, [r1, #0]
    8c44:	4285      	cmp	r5, r0
    8c46:	d102      	bne.n	8c4e <_sungetc_r+0x5a>
    8c48:	6021      	str	r1, [r4, #0]
    8c4a:	3301      	adds	r3, #1
    8c4c:	e00b      	b.n	8c66 <_sungetc_r+0x72>
    8c4e:	6423      	str	r3, [r4, #64]	; 0x40
    8c50:	0023      	movs	r3, r4
    8c52:	3344      	adds	r3, #68	; 0x44
    8c54:	6363      	str	r3, [r4, #52]	; 0x34
    8c56:	2303      	movs	r3, #3
    8c58:	63a3      	str	r3, [r4, #56]	; 0x38
    8c5a:	0023      	movs	r3, r4
    8c5c:	3346      	adds	r3, #70	; 0x46
    8c5e:	63e2      	str	r2, [r4, #60]	; 0x3c
    8c60:	701e      	strb	r6, [r3, #0]
    8c62:	6023      	str	r3, [r4, #0]
    8c64:	2301      	movs	r3, #1
    8c66:	0028      	movs	r0, r5
    8c68:	6063      	str	r3, [r4, #4]
    8c6a:	bd70      	pop	{r4, r5, r6, pc}

00008c6c <__ssrefill_r>:
    8c6c:	b510      	push	{r4, lr}
    8c6e:	000c      	movs	r4, r1
    8c70:	6b49      	ldr	r1, [r1, #52]	; 0x34
    8c72:	2900      	cmp	r1, #0
    8c74:	d00e      	beq.n	8c94 <__ssrefill_r+0x28>
    8c76:	0023      	movs	r3, r4
    8c78:	3344      	adds	r3, #68	; 0x44
    8c7a:	4299      	cmp	r1, r3
    8c7c:	d001      	beq.n	8c82 <__ssrefill_r+0x16>
    8c7e:	f000 fe2b 	bl	98d8 <_free_r>
    8c82:	2000      	movs	r0, #0
    8c84:	6c23      	ldr	r3, [r4, #64]	; 0x40
    8c86:	6360      	str	r0, [r4, #52]	; 0x34
    8c88:	6063      	str	r3, [r4, #4]
    8c8a:	4283      	cmp	r3, r0
    8c8c:	d002      	beq.n	8c94 <__ssrefill_r+0x28>
    8c8e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    8c90:	6023      	str	r3, [r4, #0]
    8c92:	e009      	b.n	8ca8 <__ssrefill_r+0x3c>
    8c94:	6923      	ldr	r3, [r4, #16]
    8c96:	2220      	movs	r2, #32
    8c98:	6023      	str	r3, [r4, #0]
    8c9a:	2300      	movs	r3, #0
    8c9c:	2001      	movs	r0, #1
    8c9e:	6063      	str	r3, [r4, #4]
    8ca0:	89a3      	ldrh	r3, [r4, #12]
    8ca2:	4240      	negs	r0, r0
    8ca4:	4313      	orrs	r3, r2
    8ca6:	81a3      	strh	r3, [r4, #12]
    8ca8:	bd10      	pop	{r4, pc}
	...

00008cac <__ssvfiscanf_r>:
    8cac:	b5f0      	push	{r4, r5, r6, r7, lr}
    8cae:	4cb8      	ldr	r4, [pc, #736]	; (8f90 <__ssvfiscanf_r+0x2e4>)
    8cb0:	000d      	movs	r5, r1
    8cb2:	44a5      	add	sp, r4
    8cb4:	9303      	str	r3, [sp, #12]
    8cb6:	2300      	movs	r3, #0
    8cb8:	9000      	str	r0, [sp, #0]
    8cba:	9348      	str	r3, [sp, #288]	; 0x120
    8cbc:	9349      	str	r3, [sp, #292]	; 0x124
    8cbe:	2086      	movs	r0, #134	; 0x86
    8cc0:	ab05      	add	r3, sp, #20
    8cc2:	934a      	str	r3, [sp, #296]	; 0x128
    8cc4:	23be      	movs	r3, #190	; 0xbe
    8cc6:	0040      	lsls	r0, r0, #1
    8cc8:	9201      	str	r2, [sp, #4]
    8cca:	a902      	add	r1, sp, #8
    8ccc:	4ab1      	ldr	r2, [pc, #708]	; (8f94 <__ssvfiscanf_r+0x2e8>)
    8cce:	005b      	lsls	r3, r3, #1
    8cd0:	1809      	adds	r1, r1, r0
    8cd2:	50ca      	str	r2, [r1, r3]
    8cd4:	3304      	adds	r3, #4
    8cd6:	001e      	movs	r6, r3
    8cd8:	4aaf      	ldr	r2, [pc, #700]	; (8f98 <__ssvfiscanf_r+0x2ec>)
    8cda:	a902      	add	r1, sp, #8
    8cdc:	1809      	adds	r1, r1, r0
    8cde:	50ca      	str	r2, [r1, r3]
    8ce0:	9b01      	ldr	r3, [sp, #4]
    8ce2:	781a      	ldrb	r2, [r3, #0]
    8ce4:	2a00      	cmp	r2, #0
    8ce6:	d100      	bne.n	8cea <__ssvfiscanf_r+0x3e>
    8ce8:	e149      	b.n	8f7e <__ssvfiscanf_r+0x2d2>
    8cea:	2108      	movs	r1, #8
    8cec:	4cab      	ldr	r4, [pc, #684]	; (8f9c <__ssvfiscanf_r+0x2f0>)
    8cee:	6823      	ldr	r3, [r4, #0]
    8cf0:	189b      	adds	r3, r3, r2
    8cf2:	785b      	ldrb	r3, [r3, #1]
    8cf4:	400b      	ands	r3, r1
    8cf6:	d023      	beq.n	8d40 <__ssvfiscanf_r+0x94>
    8cf8:	686b      	ldr	r3, [r5, #4]
    8cfa:	2b00      	cmp	r3, #0
    8cfc:	dd11      	ble.n	8d22 <__ssvfiscanf_r+0x76>
    8cfe:	682b      	ldr	r3, [r5, #0]
    8d00:	6821      	ldr	r1, [r4, #0]
    8d02:	781a      	ldrb	r2, [r3, #0]
    8d04:	188a      	adds	r2, r1, r2
    8d06:	2108      	movs	r1, #8
    8d08:	7852      	ldrb	r2, [r2, #1]
    8d0a:	420a      	tst	r2, r1
    8d0c:	d014      	beq.n	8d38 <__ssvfiscanf_r+0x8c>
    8d0e:	9a49      	ldr	r2, [sp, #292]	; 0x124
    8d10:	3301      	adds	r3, #1
    8d12:	9202      	str	r2, [sp, #8]
    8d14:	3201      	adds	r2, #1
    8d16:	9249      	str	r2, [sp, #292]	; 0x124
    8d18:	686a      	ldr	r2, [r5, #4]
    8d1a:	602b      	str	r3, [r5, #0]
    8d1c:	3a01      	subs	r2, #1
    8d1e:	606a      	str	r2, [r5, #4]
    8d20:	e7ea      	b.n	8cf8 <__ssvfiscanf_r+0x4c>
    8d22:	2286      	movs	r2, #134	; 0x86
    8d24:	ab02      	add	r3, sp, #8
    8d26:	0052      	lsls	r2, r2, #1
    8d28:	189b      	adds	r3, r3, r2
    8d2a:	599b      	ldr	r3, [r3, r6]
    8d2c:	0029      	movs	r1, r5
    8d2e:	9800      	ldr	r0, [sp, #0]
    8d30:	9302      	str	r3, [sp, #8]
    8d32:	4798      	blx	r3
    8d34:	2800      	cmp	r0, #0
    8d36:	d0e2      	beq.n	8cfe <__ssvfiscanf_r+0x52>
    8d38:	9f01      	ldr	r7, [sp, #4]
    8d3a:	3701      	adds	r7, #1
    8d3c:	9701      	str	r7, [sp, #4]
    8d3e:	e7cf      	b.n	8ce0 <__ssvfiscanf_r+0x34>
    8d40:	9901      	ldr	r1, [sp, #4]
    8d42:	0014      	movs	r4, r2
    8d44:	1c4f      	adds	r7, r1, #1
    8d46:	2a25      	cmp	r2, #37	; 0x25
    8d48:	d155      	bne.n	8df6 <__ssvfiscanf_r+0x14a>
    8d4a:	9347      	str	r3, [sp, #284]	; 0x11c
    8d4c:	9345      	str	r3, [sp, #276]	; 0x114
    8d4e:	784b      	ldrb	r3, [r1, #1]
    8d50:	2b2a      	cmp	r3, #42	; 0x2a
    8d52:	d102      	bne.n	8d5a <__ssvfiscanf_r+0xae>
    8d54:	3b1a      	subs	r3, #26
    8d56:	9345      	str	r3, [sp, #276]	; 0x114
    8d58:	3701      	adds	r7, #1
    8d5a:	003c      	movs	r4, r7
    8d5c:	220a      	movs	r2, #10
    8d5e:	7821      	ldrb	r1, [r4, #0]
    8d60:	000b      	movs	r3, r1
    8d62:	3b30      	subs	r3, #48	; 0x30
    8d64:	2b09      	cmp	r3, #9
    8d66:	d807      	bhi.n	8d78 <__ssvfiscanf_r+0xcc>
    8d68:	9b47      	ldr	r3, [sp, #284]	; 0x11c
    8d6a:	3401      	adds	r4, #1
    8d6c:	9301      	str	r3, [sp, #4]
    8d6e:	4353      	muls	r3, r2
    8d70:	3b30      	subs	r3, #48	; 0x30
    8d72:	1859      	adds	r1, r3, r1
    8d74:	9147      	str	r1, [sp, #284]	; 0x11c
    8d76:	e7f2      	b.n	8d5e <__ssvfiscanf_r+0xb2>
    8d78:	4f89      	ldr	r7, [pc, #548]	; (8fa0 <__ssvfiscanf_r+0x2f4>)
    8d7a:	2203      	movs	r2, #3
    8d7c:	0038      	movs	r0, r7
    8d7e:	f000 fd8b 	bl	9898 <memchr>
    8d82:	2800      	cmp	r0, #0
    8d84:	d007      	beq.n	8d96 <__ssvfiscanf_r+0xea>
    8d86:	2301      	movs	r3, #1
    8d88:	1bc0      	subs	r0, r0, r7
    8d8a:	4083      	lsls	r3, r0
    8d8c:	9a45      	ldr	r2, [sp, #276]	; 0x114
    8d8e:	3401      	adds	r4, #1
    8d90:	4313      	orrs	r3, r2
    8d92:	9201      	str	r2, [sp, #4]
    8d94:	9345      	str	r3, [sp, #276]	; 0x114
    8d96:	1c67      	adds	r7, r4, #1
    8d98:	7824      	ldrb	r4, [r4, #0]
    8d9a:	2c67      	cmp	r4, #103	; 0x67
    8d9c:	d818      	bhi.n	8dd0 <__ssvfiscanf_r+0x124>
    8d9e:	2c65      	cmp	r4, #101	; 0x65
    8da0:	d300      	bcc.n	8da4 <__ssvfiscanf_r+0xf8>
    8da2:	e08b      	b.n	8ebc <__ssvfiscanf_r+0x210>
    8da4:	2c47      	cmp	r4, #71	; 0x47
    8da6:	d808      	bhi.n	8dba <__ssvfiscanf_r+0x10e>
    8da8:	2c45      	cmp	r4, #69	; 0x45
    8daa:	d300      	bcc.n	8dae <__ssvfiscanf_r+0x102>
    8dac:	e086      	b.n	8ebc <__ssvfiscanf_r+0x210>
    8dae:	2c00      	cmp	r4, #0
    8db0:	d100      	bne.n	8db4 <__ssvfiscanf_r+0x108>
    8db2:	e0e6      	b.n	8f82 <__ssvfiscanf_r+0x2d6>
    8db4:	2c25      	cmp	r4, #37	; 0x25
    8db6:	d01e      	beq.n	8df6 <__ssvfiscanf_r+0x14a>
    8db8:	e082      	b.n	8ec0 <__ssvfiscanf_r+0x214>
    8dba:	2c5b      	cmp	r4, #91	; 0x5b
    8dbc:	d056      	beq.n	8e6c <__ssvfiscanf_r+0x1c0>
    8dbe:	d802      	bhi.n	8dc6 <__ssvfiscanf_r+0x11a>
    8dc0:	2c58      	cmp	r4, #88	; 0x58
    8dc2:	d041      	beq.n	8e48 <__ssvfiscanf_r+0x19c>
    8dc4:	e07c      	b.n	8ec0 <__ssvfiscanf_r+0x214>
    8dc6:	2c63      	cmp	r4, #99	; 0x63
    8dc8:	d05e      	beq.n	8e88 <__ssvfiscanf_r+0x1dc>
    8dca:	2c64      	cmp	r4, #100	; 0x64
    8dcc:	d045      	beq.n	8e5a <__ssvfiscanf_r+0x1ae>
    8dce:	e077      	b.n	8ec0 <__ssvfiscanf_r+0x214>
    8dd0:	2c70      	cmp	r4, #112	; 0x70
    8dd2:	d033      	beq.n	8e3c <__ssvfiscanf_r+0x190>
    8dd4:	d807      	bhi.n	8de6 <__ssvfiscanf_r+0x13a>
    8dd6:	2c6e      	cmp	r4, #110	; 0x6e
    8dd8:	d05e      	beq.n	8e98 <__ssvfiscanf_r+0x1ec>
    8dda:	d840      	bhi.n	8e5e <__ssvfiscanf_r+0x1b2>
    8ddc:	2c69      	cmp	r4, #105	; 0x69
    8dde:	d16f      	bne.n	8ec0 <__ssvfiscanf_r+0x214>
    8de0:	2300      	movs	r3, #0
    8de2:	9346      	str	r3, [sp, #280]	; 0x118
    8de4:	e040      	b.n	8e68 <__ssvfiscanf_r+0x1bc>
    8de6:	2c75      	cmp	r4, #117	; 0x75
    8de8:	d037      	beq.n	8e5a <__ssvfiscanf_r+0x1ae>
    8dea:	2c78      	cmp	r4, #120	; 0x78
    8dec:	d02c      	beq.n	8e48 <__ssvfiscanf_r+0x19c>
    8dee:	2302      	movs	r3, #2
    8df0:	2c73      	cmp	r4, #115	; 0x73
    8df2:	d047      	beq.n	8e84 <__ssvfiscanf_r+0x1d8>
    8df4:	e064      	b.n	8ec0 <__ssvfiscanf_r+0x214>
    8df6:	686b      	ldr	r3, [r5, #4]
    8df8:	2b00      	cmp	r3, #0
    8dfa:	dd0e      	ble.n	8e1a <__ssvfiscanf_r+0x16e>
    8dfc:	682b      	ldr	r3, [r5, #0]
    8dfe:	781a      	ldrb	r2, [r3, #0]
    8e00:	4294      	cmp	r4, r2
    8e02:	d000      	beq.n	8e06 <__ssvfiscanf_r+0x15a>
    8e04:	e0bb      	b.n	8f7e <__ssvfiscanf_r+0x2d2>
    8e06:	3301      	adds	r3, #1
    8e08:	686a      	ldr	r2, [r5, #4]
    8e0a:	602b      	str	r3, [r5, #0]
    8e0c:	9b49      	ldr	r3, [sp, #292]	; 0x124
    8e0e:	3a01      	subs	r2, #1
    8e10:	9301      	str	r3, [sp, #4]
    8e12:	3301      	adds	r3, #1
    8e14:	606a      	str	r2, [r5, #4]
    8e16:	9349      	str	r3, [sp, #292]	; 0x124
    8e18:	e790      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8e1a:	2286      	movs	r2, #134	; 0x86
    8e1c:	ab02      	add	r3, sp, #8
    8e1e:	0052      	lsls	r2, r2, #1
    8e20:	189b      	adds	r3, r3, r2
    8e22:	599b      	ldr	r3, [r3, r6]
    8e24:	0029      	movs	r1, r5
    8e26:	9800      	ldr	r0, [sp, #0]
    8e28:	9301      	str	r3, [sp, #4]
    8e2a:	4798      	blx	r3
    8e2c:	2800      	cmp	r0, #0
    8e2e:	d0e5      	beq.n	8dfc <__ssvfiscanf_r+0x150>
    8e30:	9848      	ldr	r0, [sp, #288]	; 0x120
    8e32:	2800      	cmp	r0, #0
    8e34:	d000      	beq.n	8e38 <__ssvfiscanf_r+0x18c>
    8e36:	e09e      	b.n	8f76 <__ssvfiscanf_r+0x2ca>
    8e38:	3801      	subs	r0, #1
    8e3a:	e0a4      	b.n	8f86 <__ssvfiscanf_r+0x2da>
    8e3c:	9b45      	ldr	r3, [sp, #276]	; 0x114
    8e3e:	9301      	str	r3, [sp, #4]
    8e40:	2320      	movs	r3, #32
    8e42:	9a01      	ldr	r2, [sp, #4]
    8e44:	4313      	orrs	r3, r2
    8e46:	9345      	str	r3, [sp, #276]	; 0x114
    8e48:	9b45      	ldr	r3, [sp, #276]	; 0x114
    8e4a:	9301      	str	r3, [sp, #4]
    8e4c:	2380      	movs	r3, #128	; 0x80
    8e4e:	9a01      	ldr	r2, [sp, #4]
    8e50:	009b      	lsls	r3, r3, #2
    8e52:	4313      	orrs	r3, r2
    8e54:	9345      	str	r3, [sp, #276]	; 0x114
    8e56:	2310      	movs	r3, #16
    8e58:	e002      	b.n	8e60 <__ssvfiscanf_r+0x1b4>
    8e5a:	230a      	movs	r3, #10
    8e5c:	e000      	b.n	8e60 <__ssvfiscanf_r+0x1b4>
    8e5e:	2308      	movs	r3, #8
    8e60:	9346      	str	r3, [sp, #280]	; 0x118
    8e62:	2304      	movs	r3, #4
    8e64:	2c6e      	cmp	r4, #110	; 0x6e
    8e66:	dc0d      	bgt.n	8e84 <__ssvfiscanf_r+0x1d8>
    8e68:	2303      	movs	r3, #3
    8e6a:	e00b      	b.n	8e84 <__ssvfiscanf_r+0x1d8>
    8e6c:	0039      	movs	r1, r7
    8e6e:	a805      	add	r0, sp, #20
    8e70:	f000 fb8c 	bl	958c <__sccl>
    8e74:	9b45      	ldr	r3, [sp, #276]	; 0x114
    8e76:	0007      	movs	r7, r0
    8e78:	9301      	str	r3, [sp, #4]
    8e7a:	2340      	movs	r3, #64	; 0x40
    8e7c:	9a01      	ldr	r2, [sp, #4]
    8e7e:	4313      	orrs	r3, r2
    8e80:	9345      	str	r3, [sp, #276]	; 0x114
    8e82:	2301      	movs	r3, #1
    8e84:	934b      	str	r3, [sp, #300]	; 0x12c
    8e86:	e01f      	b.n	8ec8 <__ssvfiscanf_r+0x21c>
    8e88:	9b45      	ldr	r3, [sp, #276]	; 0x114
    8e8a:	9301      	str	r3, [sp, #4]
    8e8c:	2340      	movs	r3, #64	; 0x40
    8e8e:	9a01      	ldr	r2, [sp, #4]
    8e90:	4313      	orrs	r3, r2
    8e92:	9345      	str	r3, [sp, #276]	; 0x114
    8e94:	2300      	movs	r3, #0
    8e96:	e7f5      	b.n	8e84 <__ssvfiscanf_r+0x1d8>
    8e98:	9945      	ldr	r1, [sp, #276]	; 0x114
    8e9a:	06cb      	lsls	r3, r1, #27
    8e9c:	d500      	bpl.n	8ea0 <__ssvfiscanf_r+0x1f4>
    8e9e:	e74d      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8ea0:	9b03      	ldr	r3, [sp, #12]
    8ea2:	9a49      	ldr	r2, [sp, #292]	; 0x124
    8ea4:	07c8      	lsls	r0, r1, #31
    8ea6:	d504      	bpl.n	8eb2 <__ssvfiscanf_r+0x206>
    8ea8:	1d19      	adds	r1, r3, #4
    8eaa:	9103      	str	r1, [sp, #12]
    8eac:	681b      	ldr	r3, [r3, #0]
    8eae:	801a      	strh	r2, [r3, #0]
    8eb0:	e744      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8eb2:	1d19      	adds	r1, r3, #4
    8eb4:	9103      	str	r1, [sp, #12]
    8eb6:	681b      	ldr	r3, [r3, #0]
    8eb8:	601a      	str	r2, [r3, #0]
    8eba:	e73f      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8ebc:	2305      	movs	r3, #5
    8ebe:	e7e1      	b.n	8e84 <__ssvfiscanf_r+0x1d8>
    8ec0:	2303      	movs	r3, #3
    8ec2:	934b      	str	r3, [sp, #300]	; 0x12c
    8ec4:	3307      	adds	r3, #7
    8ec6:	9346      	str	r3, [sp, #280]	; 0x118
    8ec8:	686b      	ldr	r3, [r5, #4]
    8eca:	2b00      	cmp	r3, #0
    8ecc:	dd04      	ble.n	8ed8 <__ssvfiscanf_r+0x22c>
    8ece:	9b45      	ldr	r3, [sp, #276]	; 0x114
    8ed0:	9301      	str	r3, [sp, #4]
    8ed2:	065b      	lsls	r3, r3, #25
    8ed4:	d517      	bpl.n	8f06 <__ssvfiscanf_r+0x25a>
    8ed6:	e01f      	b.n	8f18 <__ssvfiscanf_r+0x26c>
    8ed8:	2286      	movs	r2, #134	; 0x86
    8eda:	ab02      	add	r3, sp, #8
    8edc:	0052      	lsls	r2, r2, #1
    8ede:	189b      	adds	r3, r3, r2
    8ee0:	599b      	ldr	r3, [r3, r6]
    8ee2:	0029      	movs	r1, r5
    8ee4:	9800      	ldr	r0, [sp, #0]
    8ee6:	9301      	str	r3, [sp, #4]
    8ee8:	4798      	blx	r3
    8eea:	2800      	cmp	r0, #0
    8eec:	d0ef      	beq.n	8ece <__ssvfiscanf_r+0x222>
    8eee:	e79f      	b.n	8e30 <__ssvfiscanf_r+0x184>
    8ef0:	9a49      	ldr	r2, [sp, #292]	; 0x124
    8ef2:	9201      	str	r2, [sp, #4]
    8ef4:	3201      	adds	r2, #1
    8ef6:	9249      	str	r2, [sp, #292]	; 0x124
    8ef8:	686a      	ldr	r2, [r5, #4]
    8efa:	3a01      	subs	r2, #1
    8efc:	606a      	str	r2, [r5, #4]
    8efe:	2a00      	cmp	r2, #0
    8f00:	dd14      	ble.n	8f2c <__ssvfiscanf_r+0x280>
    8f02:	3301      	adds	r3, #1
    8f04:	602b      	str	r3, [r5, #0]
    8f06:	682b      	ldr	r3, [r5, #0]
    8f08:	4924      	ldr	r1, [pc, #144]	; (8f9c <__ssvfiscanf_r+0x2f0>)
    8f0a:	781a      	ldrb	r2, [r3, #0]
    8f0c:	6809      	ldr	r1, [r1, #0]
    8f0e:	188a      	adds	r2, r1, r2
    8f10:	2108      	movs	r1, #8
    8f12:	7852      	ldrb	r2, [r2, #1]
    8f14:	420a      	tst	r2, r1
    8f16:	d1eb      	bne.n	8ef0 <__ssvfiscanf_r+0x244>
    8f18:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
    8f1a:	2b02      	cmp	r3, #2
    8f1c:	dc12      	bgt.n	8f44 <__ssvfiscanf_r+0x298>
    8f1e:	ab03      	add	r3, sp, #12
    8f20:	002a      	movs	r2, r5
    8f22:	a945      	add	r1, sp, #276	; 0x114
    8f24:	9800      	ldr	r0, [sp, #0]
    8f26:	f000 f9cf 	bl	92c8 <_scanf_chars>
    8f2a:	e01e      	b.n	8f6a <__ssvfiscanf_r+0x2be>
    8f2c:	2286      	movs	r2, #134	; 0x86
    8f2e:	ab02      	add	r3, sp, #8
    8f30:	0052      	lsls	r2, r2, #1
    8f32:	189b      	adds	r3, r3, r2
    8f34:	599b      	ldr	r3, [r3, r6]
    8f36:	0029      	movs	r1, r5
    8f38:	9800      	ldr	r0, [sp, #0]
    8f3a:	9301      	str	r3, [sp, #4]
    8f3c:	4798      	blx	r3
    8f3e:	2800      	cmp	r0, #0
    8f40:	d0e1      	beq.n	8f06 <__ssvfiscanf_r+0x25a>
    8f42:	e775      	b.n	8e30 <__ssvfiscanf_r+0x184>
    8f44:	2b04      	cmp	r3, #4
    8f46:	dc06      	bgt.n	8f56 <__ssvfiscanf_r+0x2aa>
    8f48:	ab03      	add	r3, sp, #12
    8f4a:	002a      	movs	r2, r5
    8f4c:	a945      	add	r1, sp, #276	; 0x114
    8f4e:	9800      	ldr	r0, [sp, #0]
    8f50:	f000 fa1c 	bl	938c <_scanf_i>
    8f54:	e009      	b.n	8f6a <__ssvfiscanf_r+0x2be>
    8f56:	4b13      	ldr	r3, [pc, #76]	; (8fa4 <__ssvfiscanf_r+0x2f8>)
    8f58:	2b00      	cmp	r3, #0
    8f5a:	d100      	bne.n	8f5e <__ssvfiscanf_r+0x2b2>
    8f5c:	e6ee      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8f5e:	ab03      	add	r3, sp, #12
    8f60:	002a      	movs	r2, r5
    8f62:	a945      	add	r1, sp, #276	; 0x114
    8f64:	9800      	ldr	r0, [sp, #0]
    8f66:	e000      	b.n	8f6a <__ssvfiscanf_r+0x2be>
    8f68:	bf00      	nop
    8f6a:	2801      	cmp	r0, #1
    8f6c:	d007      	beq.n	8f7e <__ssvfiscanf_r+0x2d2>
    8f6e:	2802      	cmp	r0, #2
    8f70:	d000      	beq.n	8f74 <__ssvfiscanf_r+0x2c8>
    8f72:	e6e3      	b.n	8d3c <__ssvfiscanf_r+0x90>
    8f74:	e75c      	b.n	8e30 <__ssvfiscanf_r+0x184>
    8f76:	89ab      	ldrh	r3, [r5, #12]
    8f78:	065b      	lsls	r3, r3, #25
    8f7a:	d504      	bpl.n	8f86 <__ssvfiscanf_r+0x2da>
    8f7c:	e001      	b.n	8f82 <__ssvfiscanf_r+0x2d6>
    8f7e:	9848      	ldr	r0, [sp, #288]	; 0x120
    8f80:	e001      	b.n	8f86 <__ssvfiscanf_r+0x2da>
    8f82:	2001      	movs	r0, #1
    8f84:	4240      	negs	r0, r0
    8f86:	23a7      	movs	r3, #167	; 0xa7
    8f88:	009b      	lsls	r3, r3, #2
    8f8a:	449d      	add	sp, r3
    8f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8f8e:	46c0      	nop			; (mov r8, r8)
    8f90:	fffffd64 	.word	0xfffffd64
    8f94:	00008bf5 	.word	0x00008bf5
    8f98:	00008c6d 	.word	0x00008c6d
    8f9c:	200001c8 	.word	0x200001c8
    8fa0:	0000a130 	.word	0x0000a130
    8fa4:	00000000 	.word	0x00000000

00008fa8 <_printf_common>:
    8fa8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    8faa:	0017      	movs	r7, r2
    8fac:	9301      	str	r3, [sp, #4]
    8fae:	688a      	ldr	r2, [r1, #8]
    8fb0:	690b      	ldr	r3, [r1, #16]
    8fb2:	9000      	str	r0, [sp, #0]
    8fb4:	000c      	movs	r4, r1
    8fb6:	4293      	cmp	r3, r2
    8fb8:	da00      	bge.n	8fbc <_printf_common+0x14>
    8fba:	0013      	movs	r3, r2
    8fbc:	0022      	movs	r2, r4
    8fbe:	603b      	str	r3, [r7, #0]
    8fc0:	3243      	adds	r2, #67	; 0x43
    8fc2:	7812      	ldrb	r2, [r2, #0]
    8fc4:	2a00      	cmp	r2, #0
    8fc6:	d001      	beq.n	8fcc <_printf_common+0x24>
    8fc8:	3301      	adds	r3, #1
    8fca:	603b      	str	r3, [r7, #0]
    8fcc:	6823      	ldr	r3, [r4, #0]
    8fce:	069b      	lsls	r3, r3, #26
    8fd0:	d502      	bpl.n	8fd8 <_printf_common+0x30>
    8fd2:	683b      	ldr	r3, [r7, #0]
    8fd4:	3302      	adds	r3, #2
    8fd6:	603b      	str	r3, [r7, #0]
    8fd8:	2506      	movs	r5, #6
    8fda:	6823      	ldr	r3, [r4, #0]
    8fdc:	401d      	ands	r5, r3
    8fde:	d01e      	beq.n	901e <_printf_common+0x76>
    8fe0:	0023      	movs	r3, r4
    8fe2:	3343      	adds	r3, #67	; 0x43
    8fe4:	781b      	ldrb	r3, [r3, #0]
    8fe6:	1e5a      	subs	r2, r3, #1
    8fe8:	4193      	sbcs	r3, r2
    8fea:	6822      	ldr	r2, [r4, #0]
    8fec:	0692      	lsls	r2, r2, #26
    8fee:	d51c      	bpl.n	902a <_printf_common+0x82>
    8ff0:	2030      	movs	r0, #48	; 0x30
    8ff2:	18e1      	adds	r1, r4, r3
    8ff4:	3143      	adds	r1, #67	; 0x43
    8ff6:	7008      	strb	r0, [r1, #0]
    8ff8:	0021      	movs	r1, r4
    8ffa:	1c5a      	adds	r2, r3, #1
    8ffc:	3145      	adds	r1, #69	; 0x45
    8ffe:	7809      	ldrb	r1, [r1, #0]
    9000:	18a2      	adds	r2, r4, r2
    9002:	3243      	adds	r2, #67	; 0x43
    9004:	3302      	adds	r3, #2
    9006:	7011      	strb	r1, [r2, #0]
    9008:	e00f      	b.n	902a <_printf_common+0x82>
    900a:	0022      	movs	r2, r4
    900c:	2301      	movs	r3, #1
    900e:	3219      	adds	r2, #25
    9010:	9901      	ldr	r1, [sp, #4]
    9012:	9800      	ldr	r0, [sp, #0]
    9014:	9e08      	ldr	r6, [sp, #32]
    9016:	47b0      	blx	r6
    9018:	1c43      	adds	r3, r0, #1
    901a:	d00e      	beq.n	903a <_printf_common+0x92>
    901c:	3501      	adds	r5, #1
    901e:	68e3      	ldr	r3, [r4, #12]
    9020:	683a      	ldr	r2, [r7, #0]
    9022:	1a9b      	subs	r3, r3, r2
    9024:	429d      	cmp	r5, r3
    9026:	dbf0      	blt.n	900a <_printf_common+0x62>
    9028:	e7da      	b.n	8fe0 <_printf_common+0x38>
    902a:	0022      	movs	r2, r4
    902c:	9901      	ldr	r1, [sp, #4]
    902e:	3243      	adds	r2, #67	; 0x43
    9030:	9800      	ldr	r0, [sp, #0]
    9032:	9d08      	ldr	r5, [sp, #32]
    9034:	47a8      	blx	r5
    9036:	1c43      	adds	r3, r0, #1
    9038:	d102      	bne.n	9040 <_printf_common+0x98>
    903a:	2001      	movs	r0, #1
    903c:	4240      	negs	r0, r0
    903e:	e020      	b.n	9082 <_printf_common+0xda>
    9040:	2306      	movs	r3, #6
    9042:	6820      	ldr	r0, [r4, #0]
    9044:	68e1      	ldr	r1, [r4, #12]
    9046:	683a      	ldr	r2, [r7, #0]
    9048:	4003      	ands	r3, r0
    904a:	2500      	movs	r5, #0
    904c:	2b04      	cmp	r3, #4
    904e:	d103      	bne.n	9058 <_printf_common+0xb0>
    9050:	1a8d      	subs	r5, r1, r2
    9052:	43eb      	mvns	r3, r5
    9054:	17db      	asrs	r3, r3, #31
    9056:	401d      	ands	r5, r3
    9058:	68a3      	ldr	r3, [r4, #8]
    905a:	6922      	ldr	r2, [r4, #16]
    905c:	4293      	cmp	r3, r2
    905e:	dd01      	ble.n	9064 <_printf_common+0xbc>
    9060:	1a9b      	subs	r3, r3, r2
    9062:	18ed      	adds	r5, r5, r3
    9064:	2700      	movs	r7, #0
    9066:	42bd      	cmp	r5, r7
    9068:	d00a      	beq.n	9080 <_printf_common+0xd8>
    906a:	0022      	movs	r2, r4
    906c:	2301      	movs	r3, #1
    906e:	321a      	adds	r2, #26
    9070:	9901      	ldr	r1, [sp, #4]
    9072:	9800      	ldr	r0, [sp, #0]
    9074:	9e08      	ldr	r6, [sp, #32]
    9076:	47b0      	blx	r6
    9078:	1c43      	adds	r3, r0, #1
    907a:	d0de      	beq.n	903a <_printf_common+0x92>
    907c:	3701      	adds	r7, #1
    907e:	e7f2      	b.n	9066 <_printf_common+0xbe>
    9080:	2000      	movs	r0, #0
    9082:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00009084 <_printf_i>:
    9084:	b5f0      	push	{r4, r5, r6, r7, lr}
    9086:	b08b      	sub	sp, #44	; 0x2c
    9088:	9206      	str	r2, [sp, #24]
    908a:	000a      	movs	r2, r1
    908c:	3243      	adds	r2, #67	; 0x43
    908e:	9307      	str	r3, [sp, #28]
    9090:	9005      	str	r0, [sp, #20]
    9092:	9204      	str	r2, [sp, #16]
    9094:	7e0a      	ldrb	r2, [r1, #24]
    9096:	000c      	movs	r4, r1
    9098:	9b10      	ldr	r3, [sp, #64]	; 0x40
    909a:	2a6e      	cmp	r2, #110	; 0x6e
    909c:	d100      	bne.n	90a0 <_printf_i+0x1c>
    909e:	e0ab      	b.n	91f8 <_printf_i+0x174>
    90a0:	d811      	bhi.n	90c6 <_printf_i+0x42>
    90a2:	2a63      	cmp	r2, #99	; 0x63
    90a4:	d022      	beq.n	90ec <_printf_i+0x68>
    90a6:	d809      	bhi.n	90bc <_printf_i+0x38>
    90a8:	2a00      	cmp	r2, #0
    90aa:	d100      	bne.n	90ae <_printf_i+0x2a>
    90ac:	e0b5      	b.n	921a <_printf_i+0x196>
    90ae:	2a58      	cmp	r2, #88	; 0x58
    90b0:	d000      	beq.n	90b4 <_printf_i+0x30>
    90b2:	e0c5      	b.n	9240 <_printf_i+0x1bc>
    90b4:	3145      	adds	r1, #69	; 0x45
    90b6:	700a      	strb	r2, [r1, #0]
    90b8:	4a81      	ldr	r2, [pc, #516]	; (92c0 <_printf_i+0x23c>)
    90ba:	e04f      	b.n	915c <_printf_i+0xd8>
    90bc:	2a64      	cmp	r2, #100	; 0x64
    90be:	d01d      	beq.n	90fc <_printf_i+0x78>
    90c0:	2a69      	cmp	r2, #105	; 0x69
    90c2:	d01b      	beq.n	90fc <_printf_i+0x78>
    90c4:	e0bc      	b.n	9240 <_printf_i+0x1bc>
    90c6:	2a73      	cmp	r2, #115	; 0x73
    90c8:	d100      	bne.n	90cc <_printf_i+0x48>
    90ca:	e0aa      	b.n	9222 <_printf_i+0x19e>
    90cc:	d809      	bhi.n	90e2 <_printf_i+0x5e>
    90ce:	2a6f      	cmp	r2, #111	; 0x6f
    90d0:	d029      	beq.n	9126 <_printf_i+0xa2>
    90d2:	2a70      	cmp	r2, #112	; 0x70
    90d4:	d000      	beq.n	90d8 <_printf_i+0x54>
    90d6:	e0b3      	b.n	9240 <_printf_i+0x1bc>
    90d8:	2220      	movs	r2, #32
    90da:	6809      	ldr	r1, [r1, #0]
    90dc:	430a      	orrs	r2, r1
    90de:	6022      	str	r2, [r4, #0]
    90e0:	e037      	b.n	9152 <_printf_i+0xce>
    90e2:	2a75      	cmp	r2, #117	; 0x75
    90e4:	d01f      	beq.n	9126 <_printf_i+0xa2>
    90e6:	2a78      	cmp	r2, #120	; 0x78
    90e8:	d033      	beq.n	9152 <_printf_i+0xce>
    90ea:	e0a9      	b.n	9240 <_printf_i+0x1bc>
    90ec:	000e      	movs	r6, r1
    90ee:	681a      	ldr	r2, [r3, #0]
    90f0:	3642      	adds	r6, #66	; 0x42
    90f2:	1d11      	adds	r1, r2, #4
    90f4:	6019      	str	r1, [r3, #0]
    90f6:	6813      	ldr	r3, [r2, #0]
    90f8:	7033      	strb	r3, [r6, #0]
    90fa:	e0a4      	b.n	9246 <_printf_i+0x1c2>
    90fc:	6821      	ldr	r1, [r4, #0]
    90fe:	681a      	ldr	r2, [r3, #0]
    9100:	0608      	lsls	r0, r1, #24
    9102:	d406      	bmi.n	9112 <_printf_i+0x8e>
    9104:	0649      	lsls	r1, r1, #25
    9106:	d504      	bpl.n	9112 <_printf_i+0x8e>
    9108:	1d11      	adds	r1, r2, #4
    910a:	6019      	str	r1, [r3, #0]
    910c:	2300      	movs	r3, #0
    910e:	5ed5      	ldrsh	r5, [r2, r3]
    9110:	e002      	b.n	9118 <_printf_i+0x94>
    9112:	1d11      	adds	r1, r2, #4
    9114:	6019      	str	r1, [r3, #0]
    9116:	6815      	ldr	r5, [r2, #0]
    9118:	2d00      	cmp	r5, #0
    911a:	da3b      	bge.n	9194 <_printf_i+0x110>
    911c:	232d      	movs	r3, #45	; 0x2d
    911e:	9a04      	ldr	r2, [sp, #16]
    9120:	426d      	negs	r5, r5
    9122:	7013      	strb	r3, [r2, #0]
    9124:	e036      	b.n	9194 <_printf_i+0x110>
    9126:	6821      	ldr	r1, [r4, #0]
    9128:	681a      	ldr	r2, [r3, #0]
    912a:	0608      	lsls	r0, r1, #24
    912c:	d406      	bmi.n	913c <_printf_i+0xb8>
    912e:	0649      	lsls	r1, r1, #25
    9130:	d504      	bpl.n	913c <_printf_i+0xb8>
    9132:	6815      	ldr	r5, [r2, #0]
    9134:	1d11      	adds	r1, r2, #4
    9136:	6019      	str	r1, [r3, #0]
    9138:	b2ad      	uxth	r5, r5
    913a:	e002      	b.n	9142 <_printf_i+0xbe>
    913c:	1d11      	adds	r1, r2, #4
    913e:	6019      	str	r1, [r3, #0]
    9140:	6815      	ldr	r5, [r2, #0]
    9142:	4b5f      	ldr	r3, [pc, #380]	; (92c0 <_printf_i+0x23c>)
    9144:	7e22      	ldrb	r2, [r4, #24]
    9146:	9303      	str	r3, [sp, #12]
    9148:	2708      	movs	r7, #8
    914a:	2a6f      	cmp	r2, #111	; 0x6f
    914c:	d01d      	beq.n	918a <_printf_i+0x106>
    914e:	270a      	movs	r7, #10
    9150:	e01b      	b.n	918a <_printf_i+0x106>
    9152:	0022      	movs	r2, r4
    9154:	2178      	movs	r1, #120	; 0x78
    9156:	3245      	adds	r2, #69	; 0x45
    9158:	7011      	strb	r1, [r2, #0]
    915a:	4a5a      	ldr	r2, [pc, #360]	; (92c4 <_printf_i+0x240>)
    915c:	6819      	ldr	r1, [r3, #0]
    915e:	9203      	str	r2, [sp, #12]
    9160:	1d08      	adds	r0, r1, #4
    9162:	6822      	ldr	r2, [r4, #0]
    9164:	6018      	str	r0, [r3, #0]
    9166:	680d      	ldr	r5, [r1, #0]
    9168:	0610      	lsls	r0, r2, #24
    916a:	d402      	bmi.n	9172 <_printf_i+0xee>
    916c:	0650      	lsls	r0, r2, #25
    916e:	d500      	bpl.n	9172 <_printf_i+0xee>
    9170:	b2ad      	uxth	r5, r5
    9172:	07d3      	lsls	r3, r2, #31
    9174:	d502      	bpl.n	917c <_printf_i+0xf8>
    9176:	2320      	movs	r3, #32
    9178:	431a      	orrs	r2, r3
    917a:	6022      	str	r2, [r4, #0]
    917c:	2710      	movs	r7, #16
    917e:	2d00      	cmp	r5, #0
    9180:	d103      	bne.n	918a <_printf_i+0x106>
    9182:	2320      	movs	r3, #32
    9184:	6822      	ldr	r2, [r4, #0]
    9186:	439a      	bics	r2, r3
    9188:	6022      	str	r2, [r4, #0]
    918a:	0023      	movs	r3, r4
    918c:	2200      	movs	r2, #0
    918e:	3343      	adds	r3, #67	; 0x43
    9190:	701a      	strb	r2, [r3, #0]
    9192:	e002      	b.n	919a <_printf_i+0x116>
    9194:	270a      	movs	r7, #10
    9196:	4b4a      	ldr	r3, [pc, #296]	; (92c0 <_printf_i+0x23c>)
    9198:	9303      	str	r3, [sp, #12]
    919a:	6863      	ldr	r3, [r4, #4]
    919c:	60a3      	str	r3, [r4, #8]
    919e:	2b00      	cmp	r3, #0
    91a0:	db09      	blt.n	91b6 <_printf_i+0x132>
    91a2:	2204      	movs	r2, #4
    91a4:	6821      	ldr	r1, [r4, #0]
    91a6:	4391      	bics	r1, r2
    91a8:	6021      	str	r1, [r4, #0]
    91aa:	2d00      	cmp	r5, #0
    91ac:	d105      	bne.n	91ba <_printf_i+0x136>
    91ae:	9e04      	ldr	r6, [sp, #16]
    91b0:	2b00      	cmp	r3, #0
    91b2:	d011      	beq.n	91d8 <_printf_i+0x154>
    91b4:	e07b      	b.n	92ae <_printf_i+0x22a>
    91b6:	2d00      	cmp	r5, #0
    91b8:	d079      	beq.n	92ae <_printf_i+0x22a>
    91ba:	9e04      	ldr	r6, [sp, #16]
    91bc:	0028      	movs	r0, r5
    91be:	0039      	movs	r1, r7
    91c0:	f7fd fc7e 	bl	6ac0 <__aeabi_uidivmod>
    91c4:	9b03      	ldr	r3, [sp, #12]
    91c6:	3e01      	subs	r6, #1
    91c8:	5c5b      	ldrb	r3, [r3, r1]
    91ca:	0028      	movs	r0, r5
    91cc:	7033      	strb	r3, [r6, #0]
    91ce:	0039      	movs	r1, r7
    91d0:	f7fd fbf0 	bl	69b4 <__aeabi_uidiv>
    91d4:	1e05      	subs	r5, r0, #0
    91d6:	d1f1      	bne.n	91bc <_printf_i+0x138>
    91d8:	2f08      	cmp	r7, #8
    91da:	d109      	bne.n	91f0 <_printf_i+0x16c>
    91dc:	6823      	ldr	r3, [r4, #0]
    91de:	07db      	lsls	r3, r3, #31
    91e0:	d506      	bpl.n	91f0 <_printf_i+0x16c>
    91e2:	6863      	ldr	r3, [r4, #4]
    91e4:	6922      	ldr	r2, [r4, #16]
    91e6:	4293      	cmp	r3, r2
    91e8:	dc02      	bgt.n	91f0 <_printf_i+0x16c>
    91ea:	2330      	movs	r3, #48	; 0x30
    91ec:	3e01      	subs	r6, #1
    91ee:	7033      	strb	r3, [r6, #0]
    91f0:	9b04      	ldr	r3, [sp, #16]
    91f2:	1b9b      	subs	r3, r3, r6
    91f4:	6123      	str	r3, [r4, #16]
    91f6:	e02b      	b.n	9250 <_printf_i+0x1cc>
    91f8:	6809      	ldr	r1, [r1, #0]
    91fa:	681a      	ldr	r2, [r3, #0]
    91fc:	0608      	lsls	r0, r1, #24
    91fe:	d407      	bmi.n	9210 <_printf_i+0x18c>
    9200:	0649      	lsls	r1, r1, #25
    9202:	d505      	bpl.n	9210 <_printf_i+0x18c>
    9204:	1d11      	adds	r1, r2, #4
    9206:	6019      	str	r1, [r3, #0]
    9208:	6813      	ldr	r3, [r2, #0]
    920a:	8aa2      	ldrh	r2, [r4, #20]
    920c:	801a      	strh	r2, [r3, #0]
    920e:	e004      	b.n	921a <_printf_i+0x196>
    9210:	1d11      	adds	r1, r2, #4
    9212:	6019      	str	r1, [r3, #0]
    9214:	6813      	ldr	r3, [r2, #0]
    9216:	6962      	ldr	r2, [r4, #20]
    9218:	601a      	str	r2, [r3, #0]
    921a:	2300      	movs	r3, #0
    921c:	9e04      	ldr	r6, [sp, #16]
    921e:	6123      	str	r3, [r4, #16]
    9220:	e016      	b.n	9250 <_printf_i+0x1cc>
    9222:	681a      	ldr	r2, [r3, #0]
    9224:	1d11      	adds	r1, r2, #4
    9226:	6019      	str	r1, [r3, #0]
    9228:	6816      	ldr	r6, [r2, #0]
    922a:	2100      	movs	r1, #0
    922c:	6862      	ldr	r2, [r4, #4]
    922e:	0030      	movs	r0, r6
    9230:	f000 fb32 	bl	9898 <memchr>
    9234:	2800      	cmp	r0, #0
    9236:	d001      	beq.n	923c <_printf_i+0x1b8>
    9238:	1b80      	subs	r0, r0, r6
    923a:	6060      	str	r0, [r4, #4]
    923c:	6863      	ldr	r3, [r4, #4]
    923e:	e003      	b.n	9248 <_printf_i+0x1c4>
    9240:	0026      	movs	r6, r4
    9242:	3642      	adds	r6, #66	; 0x42
    9244:	7032      	strb	r2, [r6, #0]
    9246:	2301      	movs	r3, #1
    9248:	6123      	str	r3, [r4, #16]
    924a:	2300      	movs	r3, #0
    924c:	9a04      	ldr	r2, [sp, #16]
    924e:	7013      	strb	r3, [r2, #0]
    9250:	9b07      	ldr	r3, [sp, #28]
    9252:	aa09      	add	r2, sp, #36	; 0x24
    9254:	9300      	str	r3, [sp, #0]
    9256:	0021      	movs	r1, r4
    9258:	9b06      	ldr	r3, [sp, #24]
    925a:	9805      	ldr	r0, [sp, #20]
    925c:	f7ff fea4 	bl	8fa8 <_printf_common>
    9260:	1c43      	adds	r3, r0, #1
    9262:	d102      	bne.n	926a <_printf_i+0x1e6>
    9264:	2001      	movs	r0, #1
    9266:	4240      	negs	r0, r0
    9268:	e027      	b.n	92ba <_printf_i+0x236>
    926a:	6923      	ldr	r3, [r4, #16]
    926c:	0032      	movs	r2, r6
    926e:	9906      	ldr	r1, [sp, #24]
    9270:	9805      	ldr	r0, [sp, #20]
    9272:	9d07      	ldr	r5, [sp, #28]
    9274:	47a8      	blx	r5
    9276:	1c43      	adds	r3, r0, #1
    9278:	d0f4      	beq.n	9264 <_printf_i+0x1e0>
    927a:	6823      	ldr	r3, [r4, #0]
    927c:	2500      	movs	r5, #0
    927e:	079b      	lsls	r3, r3, #30
    9280:	d40f      	bmi.n	92a2 <_printf_i+0x21e>
    9282:	9b09      	ldr	r3, [sp, #36]	; 0x24
    9284:	68e0      	ldr	r0, [r4, #12]
    9286:	4298      	cmp	r0, r3
    9288:	da17      	bge.n	92ba <_printf_i+0x236>
    928a:	0018      	movs	r0, r3
    928c:	e015      	b.n	92ba <_printf_i+0x236>
    928e:	0022      	movs	r2, r4
    9290:	2301      	movs	r3, #1
    9292:	3219      	adds	r2, #25
    9294:	9906      	ldr	r1, [sp, #24]
    9296:	9805      	ldr	r0, [sp, #20]
    9298:	9e07      	ldr	r6, [sp, #28]
    929a:	47b0      	blx	r6
    929c:	1c43      	adds	r3, r0, #1
    929e:	d0e1      	beq.n	9264 <_printf_i+0x1e0>
    92a0:	3501      	adds	r5, #1
    92a2:	68e3      	ldr	r3, [r4, #12]
    92a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    92a6:	1a9b      	subs	r3, r3, r2
    92a8:	429d      	cmp	r5, r3
    92aa:	dbf0      	blt.n	928e <_printf_i+0x20a>
    92ac:	e7e9      	b.n	9282 <_printf_i+0x1fe>
    92ae:	0026      	movs	r6, r4
    92b0:	9b03      	ldr	r3, [sp, #12]
    92b2:	3642      	adds	r6, #66	; 0x42
    92b4:	781b      	ldrb	r3, [r3, #0]
    92b6:	7033      	strb	r3, [r6, #0]
    92b8:	e78e      	b.n	91d8 <_printf_i+0x154>
    92ba:	b00b      	add	sp, #44	; 0x2c
    92bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    92be:	46c0      	nop			; (mov r8, r8)
    92c0:	0000a13b 	.word	0x0000a13b
    92c4:	0000a14c 	.word	0x0000a14c

000092c8 <_scanf_chars>:
    92c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    92ca:	0015      	movs	r5, r2
    92cc:	688a      	ldr	r2, [r1, #8]
    92ce:	9001      	str	r0, [sp, #4]
    92d0:	000c      	movs	r4, r1
    92d2:	2a00      	cmp	r2, #0
    92d4:	d106      	bne.n	92e4 <_scanf_chars+0x1c>
    92d6:	698a      	ldr	r2, [r1, #24]
    92d8:	1e51      	subs	r1, r2, #1
    92da:	418a      	sbcs	r2, r1
    92dc:	2101      	movs	r1, #1
    92de:	4252      	negs	r2, r2
    92e0:	430a      	orrs	r2, r1
    92e2:	60a2      	str	r2, [r4, #8]
    92e4:	6822      	ldr	r2, [r4, #0]
    92e6:	06d2      	lsls	r2, r2, #27
    92e8:	d403      	bmi.n	92f2 <_scanf_chars+0x2a>
    92ea:	681a      	ldr	r2, [r3, #0]
    92ec:	1d11      	adds	r1, r2, #4
    92ee:	6019      	str	r1, [r3, #0]
    92f0:	6817      	ldr	r7, [r2, #0]
    92f2:	2600      	movs	r6, #0
    92f4:	69a0      	ldr	r0, [r4, #24]
    92f6:	2800      	cmp	r0, #0
    92f8:	d11e      	bne.n	9338 <_scanf_chars+0x70>
    92fa:	2210      	movs	r2, #16
    92fc:	6823      	ldr	r3, [r4, #0]
    92fe:	3601      	adds	r6, #1
    9300:	4213      	tst	r3, r2
    9302:	d103      	bne.n	930c <_scanf_chars+0x44>
    9304:	682b      	ldr	r3, [r5, #0]
    9306:	781b      	ldrb	r3, [r3, #0]
    9308:	703b      	strb	r3, [r7, #0]
    930a:	3701      	adds	r7, #1
    930c:	682a      	ldr	r2, [r5, #0]
    930e:	686b      	ldr	r3, [r5, #4]
    9310:	3201      	adds	r2, #1
    9312:	602a      	str	r2, [r5, #0]
    9314:	68a2      	ldr	r2, [r4, #8]
    9316:	3b01      	subs	r3, #1
    9318:	3a01      	subs	r2, #1
    931a:	606b      	str	r3, [r5, #4]
    931c:	60a2      	str	r2, [r4, #8]
    931e:	2a00      	cmp	r2, #0
    9320:	d01e      	beq.n	9360 <_scanf_chars+0x98>
    9322:	2b00      	cmp	r3, #0
    9324:	dce6      	bgt.n	92f4 <_scanf_chars+0x2c>
    9326:	23c0      	movs	r3, #192	; 0xc0
    9328:	005b      	lsls	r3, r3, #1
    932a:	58e3      	ldr	r3, [r4, r3]
    932c:	0029      	movs	r1, r5
    932e:	9801      	ldr	r0, [sp, #4]
    9330:	4798      	blx	r3
    9332:	2800      	cmp	r0, #0
    9334:	d0de      	beq.n	92f4 <_scanf_chars+0x2c>
    9336:	e013      	b.n	9360 <_scanf_chars+0x98>
    9338:	2801      	cmp	r0, #1
    933a:	d106      	bne.n	934a <_scanf_chars+0x82>
    933c:	682b      	ldr	r3, [r5, #0]
    933e:	6962      	ldr	r2, [r4, #20]
    9340:	781b      	ldrb	r3, [r3, #0]
    9342:	5cd3      	ldrb	r3, [r2, r3]
    9344:	2b00      	cmp	r3, #0
    9346:	d1d8      	bne.n	92fa <_scanf_chars+0x32>
    9348:	e01a      	b.n	9380 <_scanf_chars+0xb8>
    934a:	2802      	cmp	r0, #2
    934c:	d108      	bne.n	9360 <_scanf_chars+0x98>
    934e:	682b      	ldr	r3, [r5, #0]
    9350:	4a0d      	ldr	r2, [pc, #52]	; (9388 <_scanf_chars+0xc0>)
    9352:	781b      	ldrb	r3, [r3, #0]
    9354:	6812      	ldr	r2, [r2, #0]
    9356:	18d3      	adds	r3, r2, r3
    9358:	2208      	movs	r2, #8
    935a:	785b      	ldrb	r3, [r3, #1]
    935c:	4213      	tst	r3, r2
    935e:	d0cc      	beq.n	92fa <_scanf_chars+0x32>
    9360:	2310      	movs	r3, #16
    9362:	6822      	ldr	r2, [r4, #0]
    9364:	4013      	ands	r3, r2
    9366:	d106      	bne.n	9376 <_scanf_chars+0xae>
    9368:	68e2      	ldr	r2, [r4, #12]
    936a:	3201      	adds	r2, #1
    936c:	60e2      	str	r2, [r4, #12]
    936e:	69a2      	ldr	r2, [r4, #24]
    9370:	2a00      	cmp	r2, #0
    9372:	d000      	beq.n	9376 <_scanf_chars+0xae>
    9374:	703b      	strb	r3, [r7, #0]
    9376:	6923      	ldr	r3, [r4, #16]
    9378:	2000      	movs	r0, #0
    937a:	199e      	adds	r6, r3, r6
    937c:	6126      	str	r6, [r4, #16]
    937e:	e001      	b.n	9384 <_scanf_chars+0xbc>
    9380:	2e00      	cmp	r6, #0
    9382:	d1ed      	bne.n	9360 <_scanf_chars+0x98>
    9384:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    9386:	46c0      	nop			; (mov r8, r8)
    9388:	200001c8 	.word	0x200001c8

0000938c <_scanf_i>:
    938c:	b5f0      	push	{r4, r5, r6, r7, lr}
    938e:	000c      	movs	r4, r1
    9390:	b08d      	sub	sp, #52	; 0x34
    9392:	9302      	str	r3, [sp, #8]
    9394:	4b77      	ldr	r3, [pc, #476]	; (9574 <_scanf_i+0x1e8>)
    9396:	9005      	str	r0, [sp, #20]
    9398:	0016      	movs	r6, r2
    939a:	aa09      	add	r2, sp, #36	; 0x24
    939c:	cb23      	ldmia	r3!, {r0, r1, r5}
    939e:	c223      	stmia	r2!, {r0, r1, r5}
    93a0:	4b75      	ldr	r3, [pc, #468]	; (9578 <_scanf_i+0x1ec>)
    93a2:	9306      	str	r3, [sp, #24]
    93a4:	69a3      	ldr	r3, [r4, #24]
    93a6:	2b03      	cmp	r3, #3
    93a8:	d001      	beq.n	93ae <_scanf_i+0x22>
    93aa:	4b74      	ldr	r3, [pc, #464]	; (957c <_scanf_i+0x1f0>)
    93ac:	9306      	str	r3, [sp, #24]
    93ae:	2200      	movs	r2, #0
    93b0:	68a3      	ldr	r3, [r4, #8]
    93b2:	9204      	str	r2, [sp, #16]
    93b4:	325d      	adds	r2, #93	; 0x5d
    93b6:	1e59      	subs	r1, r3, #1
    93b8:	32ff      	adds	r2, #255	; 0xff
    93ba:	4291      	cmp	r1, r2
    93bc:	d905      	bls.n	93ca <_scanf_i+0x3e>
    93be:	3b5e      	subs	r3, #94	; 0x5e
    93c0:	3bff      	subs	r3, #255	; 0xff
    93c2:	9304      	str	r3, [sp, #16]
    93c4:	235e      	movs	r3, #94	; 0x5e
    93c6:	33ff      	adds	r3, #255	; 0xff
    93c8:	60a3      	str	r3, [r4, #8]
    93ca:	0023      	movs	r3, r4
    93cc:	331c      	adds	r3, #28
    93ce:	9301      	str	r3, [sp, #4]
    93d0:	23d0      	movs	r3, #208	; 0xd0
    93d2:	2700      	movs	r7, #0
    93d4:	6822      	ldr	r2, [r4, #0]
    93d6:	011b      	lsls	r3, r3, #4
    93d8:	4313      	orrs	r3, r2
    93da:	6023      	str	r3, [r4, #0]
    93dc:	9b01      	ldr	r3, [sp, #4]
    93de:	9303      	str	r3, [sp, #12]
    93e0:	6833      	ldr	r3, [r6, #0]
    93e2:	a809      	add	r0, sp, #36	; 0x24
    93e4:	7819      	ldrb	r1, [r3, #0]
    93e6:	00bb      	lsls	r3, r7, #2
    93e8:	2202      	movs	r2, #2
    93ea:	5818      	ldr	r0, [r3, r0]
    93ec:	f000 fa54 	bl	9898 <memchr>
    93f0:	2800      	cmp	r0, #0
    93f2:	d03b      	beq.n	946c <_scanf_i+0xe0>
    93f4:	2f01      	cmp	r7, #1
    93f6:	d10d      	bne.n	9414 <_scanf_i+0x88>
    93f8:	6863      	ldr	r3, [r4, #4]
    93fa:	2b00      	cmp	r3, #0
    93fc:	d106      	bne.n	940c <_scanf_i+0x80>
    93fe:	3308      	adds	r3, #8
    9400:	6822      	ldr	r2, [r4, #0]
    9402:	6063      	str	r3, [r4, #4]
    9404:	33f9      	adds	r3, #249	; 0xf9
    9406:	33ff      	adds	r3, #255	; 0xff
    9408:	4313      	orrs	r3, r2
    940a:	6023      	str	r3, [r4, #0]
    940c:	4b5c      	ldr	r3, [pc, #368]	; (9580 <_scanf_i+0x1f4>)
    940e:	6822      	ldr	r2, [r4, #0]
    9410:	4013      	ands	r3, r2
    9412:	e00e      	b.n	9432 <_scanf_i+0xa6>
    9414:	2f02      	cmp	r7, #2
    9416:	d10d      	bne.n	9434 <_scanf_i+0xa8>
    9418:	21c0      	movs	r1, #192	; 0xc0
    941a:	2280      	movs	r2, #128	; 0x80
    941c:	6823      	ldr	r3, [r4, #0]
    941e:	00c9      	lsls	r1, r1, #3
    9420:	4019      	ands	r1, r3
    9422:	0092      	lsls	r2, r2, #2
    9424:	4291      	cmp	r1, r2
    9426:	d124      	bne.n	9472 <_scanf_i+0xe6>
    9428:	3af1      	subs	r2, #241	; 0xf1
    942a:	3aff      	subs	r2, #255	; 0xff
    942c:	6062      	str	r2, [r4, #4]
    942e:	32f0      	adds	r2, #240	; 0xf0
    9430:	4313      	orrs	r3, r2
    9432:	6023      	str	r3, [r4, #0]
    9434:	68a3      	ldr	r3, [r4, #8]
    9436:	1e5a      	subs	r2, r3, #1
    9438:	60a2      	str	r2, [r4, #8]
    943a:	2b00      	cmp	r3, #0
    943c:	d016      	beq.n	946c <_scanf_i+0xe0>
    943e:	9b03      	ldr	r3, [sp, #12]
    9440:	1c5d      	adds	r5, r3, #1
    9442:	6833      	ldr	r3, [r6, #0]
    9444:	1c5a      	adds	r2, r3, #1
    9446:	6032      	str	r2, [r6, #0]
    9448:	781b      	ldrb	r3, [r3, #0]
    944a:	9a03      	ldr	r2, [sp, #12]
    944c:	9503      	str	r5, [sp, #12]
    944e:	7013      	strb	r3, [r2, #0]
    9450:	6873      	ldr	r3, [r6, #4]
    9452:	3b01      	subs	r3, #1
    9454:	6073      	str	r3, [r6, #4]
    9456:	2b00      	cmp	r3, #0
    9458:	dc08      	bgt.n	946c <_scanf_i+0xe0>
    945a:	23c0      	movs	r3, #192	; 0xc0
    945c:	005b      	lsls	r3, r3, #1
    945e:	58e3      	ldr	r3, [r4, r3]
    9460:	0031      	movs	r1, r6
    9462:	9805      	ldr	r0, [sp, #20]
    9464:	9307      	str	r3, [sp, #28]
    9466:	4798      	blx	r3
    9468:	2800      	cmp	r0, #0
    946a:	d147      	bne.n	94fc <_scanf_i+0x170>
    946c:	3701      	adds	r7, #1
    946e:	2f03      	cmp	r7, #3
    9470:	d1b6      	bne.n	93e0 <_scanf_i+0x54>
    9472:	6863      	ldr	r3, [r4, #4]
    9474:	2b00      	cmp	r3, #0
    9476:	d101      	bne.n	947c <_scanf_i+0xf0>
    9478:	330a      	adds	r3, #10
    947a:	6063      	str	r3, [r4, #4]
    947c:	2110      	movs	r1, #16
    947e:	2700      	movs	r7, #0
    9480:	6863      	ldr	r3, [r4, #4]
    9482:	6960      	ldr	r0, [r4, #20]
    9484:	1ac9      	subs	r1, r1, r3
    9486:	4b3f      	ldr	r3, [pc, #252]	; (9584 <_scanf_i+0x1f8>)
    9488:	18c9      	adds	r1, r1, r3
    948a:	f000 f87f 	bl	958c <__sccl>
    948e:	9d03      	ldr	r5, [sp, #12]
    9490:	68a3      	ldr	r3, [r4, #8]
    9492:	2b00      	cmp	r3, #0
    9494:	d033      	beq.n	94fe <_scanf_i+0x172>
    9496:	6832      	ldr	r2, [r6, #0]
    9498:	6960      	ldr	r0, [r4, #20]
    949a:	7811      	ldrb	r1, [r2, #0]
    949c:	5c40      	ldrb	r0, [r0, r1]
    949e:	2800      	cmp	r0, #0
    94a0:	d02d      	beq.n	94fe <_scanf_i+0x172>
    94a2:	2930      	cmp	r1, #48	; 0x30
    94a4:	d10d      	bne.n	94c2 <_scanf_i+0x136>
    94a6:	2080      	movs	r0, #128	; 0x80
    94a8:	6821      	ldr	r1, [r4, #0]
    94aa:	0100      	lsls	r0, r0, #4
    94ac:	4201      	tst	r1, r0
    94ae:	d008      	beq.n	94c2 <_scanf_i+0x136>
    94b0:	9a04      	ldr	r2, [sp, #16]
    94b2:	3701      	adds	r7, #1
    94b4:	2a00      	cmp	r2, #0
    94b6:	d00b      	beq.n	94d0 <_scanf_i+0x144>
    94b8:	3a01      	subs	r2, #1
    94ba:	3301      	adds	r3, #1
    94bc:	9204      	str	r2, [sp, #16]
    94be:	60a3      	str	r3, [r4, #8]
    94c0:	e006      	b.n	94d0 <_scanf_i+0x144>
    94c2:	6821      	ldr	r1, [r4, #0]
    94c4:	4b30      	ldr	r3, [pc, #192]	; (9588 <_scanf_i+0x1fc>)
    94c6:	400b      	ands	r3, r1
    94c8:	6023      	str	r3, [r4, #0]
    94ca:	7813      	ldrb	r3, [r2, #0]
    94cc:	702b      	strb	r3, [r5, #0]
    94ce:	3501      	adds	r5, #1
    94d0:	6873      	ldr	r3, [r6, #4]
    94d2:	3b01      	subs	r3, #1
    94d4:	6073      	str	r3, [r6, #4]
    94d6:	2b00      	cmp	r3, #0
    94d8:	dd03      	ble.n	94e2 <_scanf_i+0x156>
    94da:	6833      	ldr	r3, [r6, #0]
    94dc:	3301      	adds	r3, #1
    94de:	6033      	str	r3, [r6, #0]
    94e0:	e008      	b.n	94f4 <_scanf_i+0x168>
    94e2:	23c0      	movs	r3, #192	; 0xc0
    94e4:	005b      	lsls	r3, r3, #1
    94e6:	58e3      	ldr	r3, [r4, r3]
    94e8:	0031      	movs	r1, r6
    94ea:	9805      	ldr	r0, [sp, #20]
    94ec:	9303      	str	r3, [sp, #12]
    94ee:	4798      	blx	r3
    94f0:	2800      	cmp	r0, #0
    94f2:	d104      	bne.n	94fe <_scanf_i+0x172>
    94f4:	68a3      	ldr	r3, [r4, #8]
    94f6:	3b01      	subs	r3, #1
    94f8:	60a3      	str	r3, [r4, #8]
    94fa:	e7c9      	b.n	9490 <_scanf_i+0x104>
    94fc:	2700      	movs	r7, #0
    94fe:	6823      	ldr	r3, [r4, #0]
    9500:	05db      	lsls	r3, r3, #23
    9502:	d50e      	bpl.n	9522 <_scanf_i+0x196>
    9504:	9b01      	ldr	r3, [sp, #4]
    9506:	429d      	cmp	r5, r3
    9508:	d907      	bls.n	951a <_scanf_i+0x18e>
    950a:	23be      	movs	r3, #190	; 0xbe
    950c:	3d01      	subs	r5, #1
    950e:	005b      	lsls	r3, r3, #1
    9510:	7829      	ldrb	r1, [r5, #0]
    9512:	58e3      	ldr	r3, [r4, r3]
    9514:	0032      	movs	r2, r6
    9516:	9805      	ldr	r0, [sp, #20]
    9518:	4798      	blx	r3
    951a:	9b01      	ldr	r3, [sp, #4]
    951c:	2001      	movs	r0, #1
    951e:	429d      	cmp	r5, r3
    9520:	d025      	beq.n	956e <_scanf_i+0x1e2>
    9522:	2210      	movs	r2, #16
    9524:	6823      	ldr	r3, [r4, #0]
    9526:	401a      	ands	r2, r3
    9528:	d11a      	bne.n	9560 <_scanf_i+0x1d4>
    952a:	702a      	strb	r2, [r5, #0]
    952c:	6863      	ldr	r3, [r4, #4]
    952e:	9901      	ldr	r1, [sp, #4]
    9530:	9805      	ldr	r0, [sp, #20]
    9532:	9e06      	ldr	r6, [sp, #24]
    9534:	47b0      	blx	r6
    9536:	9b02      	ldr	r3, [sp, #8]
    9538:	6822      	ldr	r2, [r4, #0]
    953a:	681b      	ldr	r3, [r3, #0]
    953c:	0691      	lsls	r1, r2, #26
    953e:	d407      	bmi.n	9550 <_scanf_i+0x1c4>
    9540:	07d1      	lsls	r1, r2, #31
    9542:	d505      	bpl.n	9550 <_scanf_i+0x1c4>
    9544:	9902      	ldr	r1, [sp, #8]
    9546:	1d1a      	adds	r2, r3, #4
    9548:	600a      	str	r2, [r1, #0]
    954a:	681b      	ldr	r3, [r3, #0]
    954c:	8018      	strh	r0, [r3, #0]
    954e:	e004      	b.n	955a <_scanf_i+0x1ce>
    9550:	9902      	ldr	r1, [sp, #8]
    9552:	1d1a      	adds	r2, r3, #4
    9554:	600a      	str	r2, [r1, #0]
    9556:	681b      	ldr	r3, [r3, #0]
    9558:	6018      	str	r0, [r3, #0]
    955a:	68e3      	ldr	r3, [r4, #12]
    955c:	3301      	adds	r3, #1
    955e:	60e3      	str	r3, [r4, #12]
    9560:	2000      	movs	r0, #0
    9562:	9b01      	ldr	r3, [sp, #4]
    9564:	1aed      	subs	r5, r5, r3
    9566:	6923      	ldr	r3, [r4, #16]
    9568:	19ed      	adds	r5, r5, r7
    956a:	195d      	adds	r5, r3, r5
    956c:	6125      	str	r5, [r4, #16]
    956e:	b00d      	add	sp, #52	; 0x34
    9570:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9572:	46c0      	nop			; (mov r8, r8)
    9574:	0000a160 	.word	0x0000a160
    9578:	000095f1 	.word	0x000095f1
    957c:	00009715 	.word	0x00009715
    9580:	fffffaff 	.word	0xfffffaff
    9584:	0000a16c 	.word	0x0000a16c
    9588:	fffff6ff 	.word	0xfffff6ff

0000958c <__sccl>:
    958c:	b570      	push	{r4, r5, r6, lr}
    958e:	780b      	ldrb	r3, [r1, #0]
    9590:	2b5e      	cmp	r3, #94	; 0x5e
    9592:	d002      	beq.n	959a <__sccl+0xe>
    9594:	1c4a      	adds	r2, r1, #1
    9596:	2500      	movs	r5, #0
    9598:	e002      	b.n	95a0 <__sccl+0x14>
    959a:	2501      	movs	r5, #1
    959c:	784b      	ldrb	r3, [r1, #1]
    959e:	1c8a      	adds	r2, r1, #2
    95a0:	0001      	movs	r1, r0
    95a2:	1c44      	adds	r4, r0, #1
    95a4:	34ff      	adds	r4, #255	; 0xff
    95a6:	700d      	strb	r5, [r1, #0]
    95a8:	3101      	adds	r1, #1
    95aa:	42a1      	cmp	r1, r4
    95ac:	d1fb      	bne.n	95a6 <__sccl+0x1a>
    95ae:	2b00      	cmp	r3, #0
    95b0:	d101      	bne.n	95b6 <__sccl+0x2a>
    95b2:	1e50      	subs	r0, r2, #1
    95b4:	e01b      	b.n	95ee <__sccl+0x62>
    95b6:	2101      	movs	r1, #1
    95b8:	404d      	eors	r5, r1
    95ba:	0011      	movs	r1, r2
    95bc:	54c5      	strb	r5, [r0, r3]
    95be:	780c      	ldrb	r4, [r1, #0]
    95c0:	1c4a      	adds	r2, r1, #1
    95c2:	2c2d      	cmp	r4, #45	; 0x2d
    95c4:	d007      	beq.n	95d6 <__sccl+0x4a>
    95c6:	2c5d      	cmp	r4, #93	; 0x5d
    95c8:	d010      	beq.n	95ec <__sccl+0x60>
    95ca:	2c00      	cmp	r4, #0
    95cc:	d001      	beq.n	95d2 <__sccl+0x46>
    95ce:	0023      	movs	r3, r4
    95d0:	e7f3      	b.n	95ba <__sccl+0x2e>
    95d2:	0008      	movs	r0, r1
    95d4:	e00b      	b.n	95ee <__sccl+0x62>
    95d6:	784e      	ldrb	r6, [r1, #1]
    95d8:	2e5d      	cmp	r6, #93	; 0x5d
    95da:	d0f8      	beq.n	95ce <__sccl+0x42>
    95dc:	42b3      	cmp	r3, r6
    95de:	dcf6      	bgt.n	95ce <__sccl+0x42>
    95e0:	3102      	adds	r1, #2
    95e2:	3301      	adds	r3, #1
    95e4:	54c5      	strb	r5, [r0, r3]
    95e6:	429e      	cmp	r6, r3
    95e8:	dcfb      	bgt.n	95e2 <__sccl+0x56>
    95ea:	e7e8      	b.n	95be <__sccl+0x32>
    95ec:	0010      	movs	r0, r2
    95ee:	bd70      	pop	{r4, r5, r6, pc}

000095f0 <_strtol_r>:
    95f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    95f2:	001e      	movs	r6, r3
    95f4:	4b45      	ldr	r3, [pc, #276]	; (970c <_strtol_r+0x11c>)
    95f6:	b087      	sub	sp, #28
    95f8:	681b      	ldr	r3, [r3, #0]
    95fa:	9201      	str	r2, [sp, #4]
    95fc:	9302      	str	r3, [sp, #8]
    95fe:	2208      	movs	r2, #8
    9600:	000b      	movs	r3, r1
    9602:	9005      	str	r0, [sp, #20]
    9604:	9103      	str	r1, [sp, #12]
    9606:	781c      	ldrb	r4, [r3, #0]
    9608:	9902      	ldr	r1, [sp, #8]
    960a:	1c5d      	adds	r5, r3, #1
    960c:	1909      	adds	r1, r1, r4
    960e:	7848      	ldrb	r0, [r1, #1]
    9610:	4010      	ands	r0, r2
    9612:	d001      	beq.n	9618 <_strtol_r+0x28>
    9614:	002b      	movs	r3, r5
    9616:	e7f6      	b.n	9606 <_strtol_r+0x16>
    9618:	2c2d      	cmp	r4, #45	; 0x2d
    961a:	d104      	bne.n	9626 <_strtol_r+0x36>
    961c:	1c9d      	adds	r5, r3, #2
    961e:	785c      	ldrb	r4, [r3, #1]
    9620:	2301      	movs	r3, #1
    9622:	9300      	str	r3, [sp, #0]
    9624:	e004      	b.n	9630 <_strtol_r+0x40>
    9626:	9000      	str	r0, [sp, #0]
    9628:	2c2b      	cmp	r4, #43	; 0x2b
    962a:	d101      	bne.n	9630 <_strtol_r+0x40>
    962c:	785c      	ldrb	r4, [r3, #1]
    962e:	1c9d      	adds	r5, r3, #2
    9630:	2e00      	cmp	r6, #0
    9632:	d002      	beq.n	963a <_strtol_r+0x4a>
    9634:	2e10      	cmp	r6, #16
    9636:	d10a      	bne.n	964e <_strtol_r+0x5e>
    9638:	e062      	b.n	9700 <_strtol_r+0x110>
    963a:	2c30      	cmp	r4, #48	; 0x30
    963c:	d15e      	bne.n	96fc <_strtol_r+0x10c>
    963e:	2220      	movs	r2, #32
    9640:	782b      	ldrb	r3, [r5, #0]
    9642:	4393      	bics	r3, r2
    9644:	2b58      	cmp	r3, #88	; 0x58
    9646:	d154      	bne.n	96f2 <_strtol_r+0x102>
    9648:	2610      	movs	r6, #16
    964a:	786c      	ldrb	r4, [r5, #1]
    964c:	3502      	adds	r5, #2
    964e:	9f00      	ldr	r7, [sp, #0]
    9650:	0031      	movs	r1, r6
    9652:	1e7b      	subs	r3, r7, #1
    9654:	419f      	sbcs	r7, r3
    9656:	4b2e      	ldr	r3, [pc, #184]	; (9710 <_strtol_r+0x120>)
    9658:	18ff      	adds	r7, r7, r3
    965a:	0038      	movs	r0, r7
    965c:	f7fd fa30 	bl	6ac0 <__aeabi_uidivmod>
    9660:	0038      	movs	r0, r7
    9662:	9104      	str	r1, [sp, #16]
    9664:	0031      	movs	r1, r6
    9666:	f7fd f9a5 	bl	69b4 <__aeabi_uidiv>
    966a:	2300      	movs	r3, #0
    966c:	2203      	movs	r2, #3
    966e:	0007      	movs	r7, r0
    9670:	4694      	mov	ip, r2
    9672:	0018      	movs	r0, r3
    9674:	9a02      	ldr	r2, [sp, #8]
    9676:	1912      	adds	r2, r2, r4
    9678:	7851      	ldrb	r1, [r2, #1]
    967a:	2204      	movs	r2, #4
    967c:	4211      	tst	r1, r2
    967e:	d001      	beq.n	9684 <_strtol_r+0x94>
    9680:	3c30      	subs	r4, #48	; 0x30
    9682:	e007      	b.n	9694 <_strtol_r+0xa4>
    9684:	4662      	mov	r2, ip
    9686:	4011      	ands	r1, r2
    9688:	d017      	beq.n	96ba <_strtol_r+0xca>
    968a:	2237      	movs	r2, #55	; 0x37
    968c:	2901      	cmp	r1, #1
    968e:	d000      	beq.n	9692 <_strtol_r+0xa2>
    9690:	3220      	adds	r2, #32
    9692:	1aa4      	subs	r4, r4, r2
    9694:	42a6      	cmp	r6, r4
    9696:	dd10      	ble.n	96ba <_strtol_r+0xca>
    9698:	1c5a      	adds	r2, r3, #1
    969a:	d00b      	beq.n	96b4 <_strtol_r+0xc4>
    969c:	42b8      	cmp	r0, r7
    969e:	d807      	bhi.n	96b0 <_strtol_r+0xc0>
    96a0:	d102      	bne.n	96a8 <_strtol_r+0xb8>
    96a2:	9b04      	ldr	r3, [sp, #16]
    96a4:	429c      	cmp	r4, r3
    96a6:	dc03      	bgt.n	96b0 <_strtol_r+0xc0>
    96a8:	4370      	muls	r0, r6
    96aa:	2301      	movs	r3, #1
    96ac:	1820      	adds	r0, r4, r0
    96ae:	e001      	b.n	96b4 <_strtol_r+0xc4>
    96b0:	2301      	movs	r3, #1
    96b2:	425b      	negs	r3, r3
    96b4:	782c      	ldrb	r4, [r5, #0]
    96b6:	3501      	adds	r5, #1
    96b8:	e7dc      	b.n	9674 <_strtol_r+0x84>
    96ba:	1c5a      	adds	r2, r3, #1
    96bc:	d10b      	bne.n	96d6 <_strtol_r+0xe6>
    96be:	9800      	ldr	r0, [sp, #0]
    96c0:	9a05      	ldr	r2, [sp, #20]
    96c2:	1e43      	subs	r3, r0, #1
    96c4:	4198      	sbcs	r0, r3
    96c6:	4b12      	ldr	r3, [pc, #72]	; (9710 <_strtol_r+0x120>)
    96c8:	18c0      	adds	r0, r0, r3
    96ca:	2322      	movs	r3, #34	; 0x22
    96cc:	6013      	str	r3, [r2, #0]
    96ce:	9b01      	ldr	r3, [sp, #4]
    96d0:	2b00      	cmp	r3, #0
    96d2:	d10a      	bne.n	96ea <_strtol_r+0xfa>
    96d4:	e017      	b.n	9706 <_strtol_r+0x116>
    96d6:	9a00      	ldr	r2, [sp, #0]
    96d8:	2a00      	cmp	r2, #0
    96da:	d000      	beq.n	96de <_strtol_r+0xee>
    96dc:	4240      	negs	r0, r0
    96de:	9a01      	ldr	r2, [sp, #4]
    96e0:	2a00      	cmp	r2, #0
    96e2:	d010      	beq.n	9706 <_strtol_r+0x116>
    96e4:	9a03      	ldr	r2, [sp, #12]
    96e6:	2b00      	cmp	r3, #0
    96e8:	d000      	beq.n	96ec <_strtol_r+0xfc>
    96ea:	1e6a      	subs	r2, r5, #1
    96ec:	9b01      	ldr	r3, [sp, #4]
    96ee:	601a      	str	r2, [r3, #0]
    96f0:	e009      	b.n	9706 <_strtol_r+0x116>
    96f2:	2430      	movs	r4, #48	; 0x30
    96f4:	2e00      	cmp	r6, #0
    96f6:	d1aa      	bne.n	964e <_strtol_r+0x5e>
    96f8:	2608      	movs	r6, #8
    96fa:	e7a8      	b.n	964e <_strtol_r+0x5e>
    96fc:	260a      	movs	r6, #10
    96fe:	e7a6      	b.n	964e <_strtol_r+0x5e>
    9700:	2c30      	cmp	r4, #48	; 0x30
    9702:	d09c      	beq.n	963e <_strtol_r+0x4e>
    9704:	e7a3      	b.n	964e <_strtol_r+0x5e>
    9706:	b007      	add	sp, #28
    9708:	bdf0      	pop	{r4, r5, r6, r7, pc}
    970a:	46c0      	nop			; (mov r8, r8)
    970c:	200001c8 	.word	0x200001c8
    9710:	7fffffff 	.word	0x7fffffff

00009714 <_strtoul_r>:
    9714:	b5f0      	push	{r4, r5, r6, r7, lr}
    9716:	001e      	movs	r6, r3
    9718:	4b3f      	ldr	r3, [pc, #252]	; (9818 <_strtoul_r+0x104>)
    971a:	b087      	sub	sp, #28
    971c:	681b      	ldr	r3, [r3, #0]
    971e:	9104      	str	r1, [sp, #16]
    9720:	9302      	str	r3, [sp, #8]
    9722:	0017      	movs	r7, r2
    9724:	000b      	movs	r3, r1
    9726:	2108      	movs	r1, #8
    9728:	9005      	str	r0, [sp, #20]
    972a:	781c      	ldrb	r4, [r3, #0]
    972c:	9a02      	ldr	r2, [sp, #8]
    972e:	1c5d      	adds	r5, r3, #1
    9730:	1912      	adds	r2, r2, r4
    9732:	7852      	ldrb	r2, [r2, #1]
    9734:	400a      	ands	r2, r1
    9736:	d001      	beq.n	973c <_strtoul_r+0x28>
    9738:	002b      	movs	r3, r5
    973a:	e7f6      	b.n	972a <_strtoul_r+0x16>
    973c:	2c2d      	cmp	r4, #45	; 0x2d
    973e:	d104      	bne.n	974a <_strtoul_r+0x36>
    9740:	1c9d      	adds	r5, r3, #2
    9742:	785c      	ldrb	r4, [r3, #1]
    9744:	2301      	movs	r3, #1
    9746:	9301      	str	r3, [sp, #4]
    9748:	e004      	b.n	9754 <_strtoul_r+0x40>
    974a:	9201      	str	r2, [sp, #4]
    974c:	2c2b      	cmp	r4, #43	; 0x2b
    974e:	d101      	bne.n	9754 <_strtoul_r+0x40>
    9750:	785c      	ldrb	r4, [r3, #1]
    9752:	1c9d      	adds	r5, r3, #2
    9754:	2e00      	cmp	r6, #0
    9756:	d002      	beq.n	975e <_strtoul_r+0x4a>
    9758:	2e10      	cmp	r6, #16
    975a:	d10a      	bne.n	9772 <_strtoul_r+0x5e>
    975c:	e057      	b.n	980e <_strtoul_r+0xfa>
    975e:	2c30      	cmp	r4, #48	; 0x30
    9760:	d153      	bne.n	980a <_strtoul_r+0xf6>
    9762:	2220      	movs	r2, #32
    9764:	782b      	ldrb	r3, [r5, #0]
    9766:	4393      	bics	r3, r2
    9768:	2b58      	cmp	r3, #88	; 0x58
    976a:	d149      	bne.n	9800 <_strtoul_r+0xec>
    976c:	2610      	movs	r6, #16
    976e:	786c      	ldrb	r4, [r5, #1]
    9770:	3502      	adds	r5, #2
    9772:	2001      	movs	r0, #1
    9774:	0031      	movs	r1, r6
    9776:	4240      	negs	r0, r0
    9778:	f7fd f91c 	bl	69b4 <__aeabi_uidiv>
    977c:	9003      	str	r0, [sp, #12]
    977e:	2001      	movs	r0, #1
    9780:	0031      	movs	r1, r6
    9782:	4240      	negs	r0, r0
    9784:	f7fd f99c 	bl	6ac0 <__aeabi_uidivmod>
    9788:	2300      	movs	r3, #0
    978a:	468c      	mov	ip, r1
    978c:	0018      	movs	r0, r3
    978e:	9a02      	ldr	r2, [sp, #8]
    9790:	1912      	adds	r2, r2, r4
    9792:	7851      	ldrb	r1, [r2, #1]
    9794:	2204      	movs	r2, #4
    9796:	4211      	tst	r1, r2
    9798:	d001      	beq.n	979e <_strtoul_r+0x8a>
    979a:	3c30      	subs	r4, #48	; 0x30
    979c:	e007      	b.n	97ae <_strtoul_r+0x9a>
    979e:	2203      	movs	r2, #3
    97a0:	4011      	ands	r1, r2
    97a2:	d017      	beq.n	97d4 <_strtoul_r+0xc0>
    97a4:	3234      	adds	r2, #52	; 0x34
    97a6:	2901      	cmp	r1, #1
    97a8:	d000      	beq.n	97ac <_strtoul_r+0x98>
    97aa:	3220      	adds	r2, #32
    97ac:	1aa4      	subs	r4, r4, r2
    97ae:	42a6      	cmp	r6, r4
    97b0:	dd10      	ble.n	97d4 <_strtoul_r+0xc0>
    97b2:	2b00      	cmp	r3, #0
    97b4:	db09      	blt.n	97ca <_strtoul_r+0xb6>
    97b6:	9b03      	ldr	r3, [sp, #12]
    97b8:	4298      	cmp	r0, r3
    97ba:	d806      	bhi.n	97ca <_strtoul_r+0xb6>
    97bc:	d101      	bne.n	97c2 <_strtoul_r+0xae>
    97be:	4564      	cmp	r4, ip
    97c0:	dc03      	bgt.n	97ca <_strtoul_r+0xb6>
    97c2:	4370      	muls	r0, r6
    97c4:	2301      	movs	r3, #1
    97c6:	1820      	adds	r0, r4, r0
    97c8:	e001      	b.n	97ce <_strtoul_r+0xba>
    97ca:	2301      	movs	r3, #1
    97cc:	425b      	negs	r3, r3
    97ce:	782c      	ldrb	r4, [r5, #0]
    97d0:	3501      	adds	r5, #1
    97d2:	e7dc      	b.n	978e <_strtoul_r+0x7a>
    97d4:	2b00      	cmp	r3, #0
    97d6:	da07      	bge.n	97e8 <_strtoul_r+0xd4>
    97d8:	2322      	movs	r3, #34	; 0x22
    97da:	2001      	movs	r0, #1
    97dc:	9a05      	ldr	r2, [sp, #20]
    97de:	4240      	negs	r0, r0
    97e0:	6013      	str	r3, [r2, #0]
    97e2:	2f00      	cmp	r7, #0
    97e4:	d109      	bne.n	97fa <_strtoul_r+0xe6>
    97e6:	e015      	b.n	9814 <_strtoul_r+0x100>
    97e8:	9a01      	ldr	r2, [sp, #4]
    97ea:	2a00      	cmp	r2, #0
    97ec:	d000      	beq.n	97f0 <_strtoul_r+0xdc>
    97ee:	4240      	negs	r0, r0
    97f0:	2f00      	cmp	r7, #0
    97f2:	d00f      	beq.n	9814 <_strtoul_r+0x100>
    97f4:	9a04      	ldr	r2, [sp, #16]
    97f6:	2b00      	cmp	r3, #0
    97f8:	d000      	beq.n	97fc <_strtoul_r+0xe8>
    97fa:	1e6a      	subs	r2, r5, #1
    97fc:	603a      	str	r2, [r7, #0]
    97fe:	e009      	b.n	9814 <_strtoul_r+0x100>
    9800:	2430      	movs	r4, #48	; 0x30
    9802:	2e00      	cmp	r6, #0
    9804:	d1b5      	bne.n	9772 <_strtoul_r+0x5e>
    9806:	2608      	movs	r6, #8
    9808:	e7b3      	b.n	9772 <_strtoul_r+0x5e>
    980a:	260a      	movs	r6, #10
    980c:	e7b1      	b.n	9772 <_strtoul_r+0x5e>
    980e:	2c30      	cmp	r4, #48	; 0x30
    9810:	d0a7      	beq.n	9762 <_strtoul_r+0x4e>
    9812:	e7ae      	b.n	9772 <_strtoul_r+0x5e>
    9814:	b007      	add	sp, #28
    9816:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9818:	200001c8 	.word	0x200001c8

0000981c <__submore>:
    981c:	000b      	movs	r3, r1
    981e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    9820:	6b4d      	ldr	r5, [r1, #52]	; 0x34
    9822:	3344      	adds	r3, #68	; 0x44
    9824:	000c      	movs	r4, r1
    9826:	429d      	cmp	r5, r3
    9828:	d11b      	bne.n	9862 <__submore+0x46>
    982a:	2680      	movs	r6, #128	; 0x80
    982c:	00f6      	lsls	r6, r6, #3
    982e:	0031      	movs	r1, r6
    9830:	f000 f898 	bl	9964 <_malloc_r>
    9834:	2800      	cmp	r0, #0
    9836:	d102      	bne.n	983e <__submore+0x22>
    9838:	2001      	movs	r0, #1
    983a:	4240      	negs	r0, r0
    983c:	e025      	b.n	988a <__submore+0x6e>
    983e:	0023      	movs	r3, r4
    9840:	6360      	str	r0, [r4, #52]	; 0x34
    9842:	63a6      	str	r6, [r4, #56]	; 0x38
    9844:	3346      	adds	r3, #70	; 0x46
    9846:	781a      	ldrb	r2, [r3, #0]
    9848:	4b10      	ldr	r3, [pc, #64]	; (988c <__submore+0x70>)
    984a:	54c2      	strb	r2, [r0, r3]
    984c:	0023      	movs	r3, r4
    984e:	3345      	adds	r3, #69	; 0x45
    9850:	781a      	ldrb	r2, [r3, #0]
    9852:	4b0f      	ldr	r3, [pc, #60]	; (9890 <__submore+0x74>)
    9854:	54c2      	strb	r2, [r0, r3]
    9856:	782a      	ldrb	r2, [r5, #0]
    9858:	4b0e      	ldr	r3, [pc, #56]	; (9894 <__submore+0x78>)
    985a:	54c2      	strb	r2, [r0, r3]
    985c:	18c0      	adds	r0, r0, r3
    985e:	6020      	str	r0, [r4, #0]
    9860:	e012      	b.n	9888 <__submore+0x6c>
    9862:	6b8e      	ldr	r6, [r1, #56]	; 0x38
    9864:	0029      	movs	r1, r5
    9866:	0073      	lsls	r3, r6, #1
    9868:	001a      	movs	r2, r3
    986a:	9301      	str	r3, [sp, #4]
    986c:	f000 f8d0 	bl	9a10 <_realloc_r>
    9870:	1e05      	subs	r5, r0, #0
    9872:	d0e1      	beq.n	9838 <__submore+0x1c>
    9874:	1987      	adds	r7, r0, r6
    9876:	0001      	movs	r1, r0
    9878:	0032      	movs	r2, r6
    987a:	0038      	movs	r0, r7
    987c:	f7fe ffea 	bl	8854 <memcpy>
    9880:	9b01      	ldr	r3, [sp, #4]
    9882:	6027      	str	r7, [r4, #0]
    9884:	6365      	str	r5, [r4, #52]	; 0x34
    9886:	63a3      	str	r3, [r4, #56]	; 0x38
    9888:	2000      	movs	r0, #0
    988a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    988c:	000003ff 	.word	0x000003ff
    9890:	000003fe 	.word	0x000003fe
    9894:	000003fd 	.word	0x000003fd

00009898 <memchr>:
    9898:	b2c9      	uxtb	r1, r1
    989a:	1882      	adds	r2, r0, r2
    989c:	4290      	cmp	r0, r2
    989e:	d004      	beq.n	98aa <memchr+0x12>
    98a0:	7803      	ldrb	r3, [r0, #0]
    98a2:	428b      	cmp	r3, r1
    98a4:	d002      	beq.n	98ac <memchr+0x14>
    98a6:	3001      	adds	r0, #1
    98a8:	e7f8      	b.n	989c <memchr+0x4>
    98aa:	2000      	movs	r0, #0
    98ac:	4770      	bx	lr

000098ae <memmove>:
    98ae:	b510      	push	{r4, lr}
    98b0:	4288      	cmp	r0, r1
    98b2:	d902      	bls.n	98ba <memmove+0xc>
    98b4:	188b      	adds	r3, r1, r2
    98b6:	4298      	cmp	r0, r3
    98b8:	d301      	bcc.n	98be <memmove+0x10>
    98ba:	2300      	movs	r3, #0
    98bc:	e005      	b.n	98ca <memmove+0x1c>
    98be:	1a9b      	subs	r3, r3, r2
    98c0:	3a01      	subs	r2, #1
    98c2:	d308      	bcc.n	98d6 <memmove+0x28>
    98c4:	5c99      	ldrb	r1, [r3, r2]
    98c6:	5481      	strb	r1, [r0, r2]
    98c8:	e7fa      	b.n	98c0 <memmove+0x12>
    98ca:	4293      	cmp	r3, r2
    98cc:	d003      	beq.n	98d6 <memmove+0x28>
    98ce:	5ccc      	ldrb	r4, [r1, r3]
    98d0:	54c4      	strb	r4, [r0, r3]
    98d2:	3301      	adds	r3, #1
    98d4:	e7f9      	b.n	98ca <memmove+0x1c>
    98d6:	bd10      	pop	{r4, pc}

000098d8 <_free_r>:
    98d8:	b530      	push	{r4, r5, lr}
    98da:	2900      	cmp	r1, #0
    98dc:	d03e      	beq.n	995c <_free_r+0x84>
    98de:	3904      	subs	r1, #4
    98e0:	680b      	ldr	r3, [r1, #0]
    98e2:	2b00      	cmp	r3, #0
    98e4:	da00      	bge.n	98e8 <_free_r+0x10>
    98e6:	18c9      	adds	r1, r1, r3
    98e8:	4a1d      	ldr	r2, [pc, #116]	; (9960 <_free_r+0x88>)
    98ea:	6813      	ldr	r3, [r2, #0]
    98ec:	0014      	movs	r4, r2
    98ee:	2b00      	cmp	r3, #0
    98f0:	d102      	bne.n	98f8 <_free_r+0x20>
    98f2:	604b      	str	r3, [r1, #4]
    98f4:	6011      	str	r1, [r2, #0]
    98f6:	e031      	b.n	995c <_free_r+0x84>
    98f8:	428b      	cmp	r3, r1
    98fa:	d90d      	bls.n	9918 <_free_r+0x40>
    98fc:	680a      	ldr	r2, [r1, #0]
    98fe:	1888      	adds	r0, r1, r2
    9900:	4283      	cmp	r3, r0
    9902:	d103      	bne.n	990c <_free_r+0x34>
    9904:	6818      	ldr	r0, [r3, #0]
    9906:	685b      	ldr	r3, [r3, #4]
    9908:	1882      	adds	r2, r0, r2
    990a:	600a      	str	r2, [r1, #0]
    990c:	604b      	str	r3, [r1, #4]
    990e:	6021      	str	r1, [r4, #0]
    9910:	e024      	b.n	995c <_free_r+0x84>
    9912:	428a      	cmp	r2, r1
    9914:	d803      	bhi.n	991e <_free_r+0x46>
    9916:	0013      	movs	r3, r2
    9918:	685a      	ldr	r2, [r3, #4]
    991a:	2a00      	cmp	r2, #0
    991c:	d1f9      	bne.n	9912 <_free_r+0x3a>
    991e:	681d      	ldr	r5, [r3, #0]
    9920:	195c      	adds	r4, r3, r5
    9922:	428c      	cmp	r4, r1
    9924:	d10b      	bne.n	993e <_free_r+0x66>
    9926:	6809      	ldr	r1, [r1, #0]
    9928:	1869      	adds	r1, r5, r1
    992a:	1858      	adds	r0, r3, r1
    992c:	6019      	str	r1, [r3, #0]
    992e:	4282      	cmp	r2, r0
    9930:	d114      	bne.n	995c <_free_r+0x84>
    9932:	6810      	ldr	r0, [r2, #0]
    9934:	6852      	ldr	r2, [r2, #4]
    9936:	1841      	adds	r1, r0, r1
    9938:	6019      	str	r1, [r3, #0]
    993a:	605a      	str	r2, [r3, #4]
    993c:	e00e      	b.n	995c <_free_r+0x84>
    993e:	428c      	cmp	r4, r1
    9940:	d902      	bls.n	9948 <_free_r+0x70>
    9942:	230c      	movs	r3, #12
    9944:	6003      	str	r3, [r0, #0]
    9946:	e009      	b.n	995c <_free_r+0x84>
    9948:	6808      	ldr	r0, [r1, #0]
    994a:	180c      	adds	r4, r1, r0
    994c:	42a2      	cmp	r2, r4
    994e:	d103      	bne.n	9958 <_free_r+0x80>
    9950:	6814      	ldr	r4, [r2, #0]
    9952:	6852      	ldr	r2, [r2, #4]
    9954:	1820      	adds	r0, r4, r0
    9956:	6008      	str	r0, [r1, #0]
    9958:	604a      	str	r2, [r1, #4]
    995a:	6059      	str	r1, [r3, #4]
    995c:	bd30      	pop	{r4, r5, pc}
    995e:	46c0      	nop			; (mov r8, r8)
    9960:	2000021c 	.word	0x2000021c

00009964 <_malloc_r>:
    9964:	2303      	movs	r3, #3
    9966:	b570      	push	{r4, r5, r6, lr}
    9968:	1ccd      	adds	r5, r1, #3
    996a:	439d      	bics	r5, r3
    996c:	3508      	adds	r5, #8
    996e:	0006      	movs	r6, r0
    9970:	2d0c      	cmp	r5, #12
    9972:	d201      	bcs.n	9978 <_malloc_r+0x14>
    9974:	250c      	movs	r5, #12
    9976:	e005      	b.n	9984 <_malloc_r+0x20>
    9978:	2d00      	cmp	r5, #0
    997a:	da03      	bge.n	9984 <_malloc_r+0x20>
    997c:	230c      	movs	r3, #12
    997e:	2000      	movs	r0, #0
    9980:	6033      	str	r3, [r6, #0]
    9982:	e040      	b.n	9a06 <_malloc_r+0xa2>
    9984:	42a9      	cmp	r1, r5
    9986:	d8f9      	bhi.n	997c <_malloc_r+0x18>
    9988:	4b1f      	ldr	r3, [pc, #124]	; (9a08 <_malloc_r+0xa4>)
    998a:	681c      	ldr	r4, [r3, #0]
    998c:	001a      	movs	r2, r3
    998e:	0021      	movs	r1, r4
    9990:	2900      	cmp	r1, #0
    9992:	d013      	beq.n	99bc <_malloc_r+0x58>
    9994:	680b      	ldr	r3, [r1, #0]
    9996:	1b5b      	subs	r3, r3, r5
    9998:	d40d      	bmi.n	99b6 <_malloc_r+0x52>
    999a:	2b0b      	cmp	r3, #11
    999c:	d902      	bls.n	99a4 <_malloc_r+0x40>
    999e:	600b      	str	r3, [r1, #0]
    99a0:	18cc      	adds	r4, r1, r3
    99a2:	e01e      	b.n	99e2 <_malloc_r+0x7e>
    99a4:	428c      	cmp	r4, r1
    99a6:	d102      	bne.n	99ae <_malloc_r+0x4a>
    99a8:	6863      	ldr	r3, [r4, #4]
    99aa:	6013      	str	r3, [r2, #0]
    99ac:	e01a      	b.n	99e4 <_malloc_r+0x80>
    99ae:	684b      	ldr	r3, [r1, #4]
    99b0:	6063      	str	r3, [r4, #4]
    99b2:	000c      	movs	r4, r1
    99b4:	e016      	b.n	99e4 <_malloc_r+0x80>
    99b6:	000c      	movs	r4, r1
    99b8:	6849      	ldr	r1, [r1, #4]
    99ba:	e7e9      	b.n	9990 <_malloc_r+0x2c>
    99bc:	4c13      	ldr	r4, [pc, #76]	; (9a0c <_malloc_r+0xa8>)
    99be:	6823      	ldr	r3, [r4, #0]
    99c0:	2b00      	cmp	r3, #0
    99c2:	d103      	bne.n	99cc <_malloc_r+0x68>
    99c4:	0030      	movs	r0, r6
    99c6:	f000 f849 	bl	9a5c <_sbrk_r>
    99ca:	6020      	str	r0, [r4, #0]
    99cc:	0029      	movs	r1, r5
    99ce:	0030      	movs	r0, r6
    99d0:	f000 f844 	bl	9a5c <_sbrk_r>
    99d4:	1c43      	adds	r3, r0, #1
    99d6:	d0d1      	beq.n	997c <_malloc_r+0x18>
    99d8:	2303      	movs	r3, #3
    99da:	1cc4      	adds	r4, r0, #3
    99dc:	439c      	bics	r4, r3
    99de:	42a0      	cmp	r0, r4
    99e0:	d10a      	bne.n	99f8 <_malloc_r+0x94>
    99e2:	6025      	str	r5, [r4, #0]
    99e4:	0020      	movs	r0, r4
    99e6:	2207      	movs	r2, #7
    99e8:	300b      	adds	r0, #11
    99ea:	1d23      	adds	r3, r4, #4
    99ec:	4390      	bics	r0, r2
    99ee:	1ac3      	subs	r3, r0, r3
    99f0:	d009      	beq.n	9a06 <_malloc_r+0xa2>
    99f2:	425a      	negs	r2, r3
    99f4:	50e2      	str	r2, [r4, r3]
    99f6:	e006      	b.n	9a06 <_malloc_r+0xa2>
    99f8:	1a21      	subs	r1, r4, r0
    99fa:	0030      	movs	r0, r6
    99fc:	f000 f82e 	bl	9a5c <_sbrk_r>
    9a00:	1c43      	adds	r3, r0, #1
    9a02:	d1ee      	bne.n	99e2 <_malloc_r+0x7e>
    9a04:	e7ba      	b.n	997c <_malloc_r+0x18>
    9a06:	bd70      	pop	{r4, r5, r6, pc}
    9a08:	2000021c 	.word	0x2000021c
    9a0c:	20000218 	.word	0x20000218

00009a10 <_realloc_r>:
    9a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9a12:	0006      	movs	r6, r0
    9a14:	000c      	movs	r4, r1
    9a16:	0015      	movs	r5, r2
    9a18:	2900      	cmp	r1, #0
    9a1a:	d104      	bne.n	9a26 <_realloc_r+0x16>
    9a1c:	0011      	movs	r1, r2
    9a1e:	f7ff ffa1 	bl	9964 <_malloc_r>
    9a22:	0004      	movs	r4, r0
    9a24:	e018      	b.n	9a58 <_realloc_r+0x48>
    9a26:	2a00      	cmp	r2, #0
    9a28:	d103      	bne.n	9a32 <_realloc_r+0x22>
    9a2a:	f7ff ff55 	bl	98d8 <_free_r>
    9a2e:	002c      	movs	r4, r5
    9a30:	e012      	b.n	9a58 <_realloc_r+0x48>
    9a32:	f000 f825 	bl	9a80 <_malloc_usable_size_r>
    9a36:	4285      	cmp	r5, r0
    9a38:	d90e      	bls.n	9a58 <_realloc_r+0x48>
    9a3a:	0029      	movs	r1, r5
    9a3c:	0030      	movs	r0, r6
    9a3e:	f7ff ff91 	bl	9964 <_malloc_r>
    9a42:	1e07      	subs	r7, r0, #0
    9a44:	d007      	beq.n	9a56 <_realloc_r+0x46>
    9a46:	0021      	movs	r1, r4
    9a48:	002a      	movs	r2, r5
    9a4a:	f7fe ff03 	bl	8854 <memcpy>
    9a4e:	0021      	movs	r1, r4
    9a50:	0030      	movs	r0, r6
    9a52:	f7ff ff41 	bl	98d8 <_free_r>
    9a56:	003c      	movs	r4, r7
    9a58:	0020      	movs	r0, r4
    9a5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00009a5c <_sbrk_r>:
    9a5c:	2300      	movs	r3, #0
    9a5e:	b570      	push	{r4, r5, r6, lr}
    9a60:	4c06      	ldr	r4, [pc, #24]	; (9a7c <_sbrk_r+0x20>)
    9a62:	0005      	movs	r5, r0
    9a64:	0008      	movs	r0, r1
    9a66:	6023      	str	r3, [r4, #0]
    9a68:	f7fc fce6 	bl	6438 <_sbrk>
    9a6c:	1c43      	adds	r3, r0, #1
    9a6e:	d103      	bne.n	9a78 <_sbrk_r+0x1c>
    9a70:	6823      	ldr	r3, [r4, #0]
    9a72:	2b00      	cmp	r3, #0
    9a74:	d000      	beq.n	9a78 <_sbrk_r+0x1c>
    9a76:	602b      	str	r3, [r5, #0]
    9a78:	bd70      	pop	{r4, r5, r6, pc}
    9a7a:	46c0      	nop			; (mov r8, r8)
    9a7c:	20000454 	.word	0x20000454

00009a80 <_malloc_usable_size_r>:
    9a80:	1f0b      	subs	r3, r1, #4
    9a82:	681a      	ldr	r2, [r3, #0]
    9a84:	1f10      	subs	r0, r2, #4
    9a86:	2a00      	cmp	r2, #0
    9a88:	da04      	bge.n	9a94 <_malloc_usable_size_r+0x14>
    9a8a:	1889      	adds	r1, r1, r2
    9a8c:	3904      	subs	r1, #4
    9a8e:	680b      	ldr	r3, [r1, #0]
    9a90:	18d0      	adds	r0, r2, r3
    9a92:	3804      	subs	r0, #4
    9a94:	4770      	bx	lr
    9a96:	0000      	movs	r0, r0
    9a98:	00000002 	.word	0x00000002
    9a9c:	00000003 	.word	0x00000003
    9aa0:	00000028 	.word	0x00000028
    9aa4:	00000029 	.word	0x00000029
    9aa8:	00000004 	.word	0x00000004
    9aac:	00000005 	.word	0x00000005
    9ab0:	00000006 	.word	0x00000006
    9ab4:	00000007 	.word	0x00000007
    9ab8:	0000ffff 	.word	0x0000ffff
    9abc:	0000ffff 	.word	0x0000ffff
    9ac0:	00000022 	.word	0x00000022
    9ac4:	00000023 	.word	0x00000023
    9ac8:	0000ffff 	.word	0x0000ffff
    9acc:	0000ffff 	.word	0x0000ffff
    9ad0:	0000ffff 	.word	0x0000ffff
    9ad4:	0000ffff 	.word	0x0000ffff
    9ad8:	00000008 	.word	0x00000008
    9adc:	00000009 	.word	0x00000009
    9ae0:	0000000a 	.word	0x0000000a
    9ae4:	0000000b 	.word	0x0000000b
    9ae8:	00000552 	.word	0x00000552
    9aec:	00000558 	.word	0x00000558
    9af0:	00000558 	.word	0x00000558
    9af4:	00000558 	.word	0x00000558
    9af8:	00000558 	.word	0x00000558
    9afc:	00000558 	.word	0x00000558
    9b00:	00000558 	.word	0x00000558
    9b04:	00000558 	.word	0x00000558
    9b08:	00000558 	.word	0x00000558
    9b0c:	00000558 	.word	0x00000558
    9b10:	00000558 	.word	0x00000558
    9b14:	00000558 	.word	0x00000558
    9b18:	00000558 	.word	0x00000558
    9b1c:	00000558 	.word	0x00000558
    9b20:	00000558 	.word	0x00000558
    9b24:	00000558 	.word	0x00000558
    9b28:	00000530 	.word	0x00000530
    9b2c:	00000558 	.word	0x00000558
    9b30:	00000558 	.word	0x00000558
    9b34:	00000558 	.word	0x00000558
    9b38:	00000558 	.word	0x00000558
    9b3c:	00000558 	.word	0x00000558
    9b40:	00000558 	.word	0x00000558
    9b44:	00000558 	.word	0x00000558
    9b48:	00000558 	.word	0x00000558
    9b4c:	00000558 	.word	0x00000558
    9b50:	00000558 	.word	0x00000558
    9b54:	00000558 	.word	0x00000558
    9b58:	00000558 	.word	0x00000558
    9b5c:	00000558 	.word	0x00000558
    9b60:	00000558 	.word	0x00000558
    9b64:	00000558 	.word	0x00000558
    9b68:	0000054c 	.word	0x0000054c
    9b6c:	00000558 	.word	0x00000558
    9b70:	00000558 	.word	0x00000558
    9b74:	00000558 	.word	0x00000558
    9b78:	00000558 	.word	0x00000558
    9b7c:	00000558 	.word	0x00000558
    9b80:	00000558 	.word	0x00000558
    9b84:	00000558 	.word	0x00000558
    9b88:	00000558 	.word	0x00000558
    9b8c:	00000558 	.word	0x00000558
    9b90:	00000558 	.word	0x00000558
    9b94:	00000558 	.word	0x00000558
    9b98:	00000558 	.word	0x00000558
    9b9c:	00000558 	.word	0x00000558
    9ba0:	00000558 	.word	0x00000558
    9ba4:	00000558 	.word	0x00000558
    9ba8:	00000546 	.word	0x00000546
    9bac:	000004ee 	.word	0x000004ee
    9bb0:	00000504 	.word	0x00000504
    9bb4:	0000051a 	.word	0x0000051a
    9bb8:	000004d4 	.word	0x000004d4
    9bbc:	42000800 	.word	0x42000800
    9bc0:	42000c00 	.word	0x42000c00
    9bc4:	42001000 	.word	0x42001000
    9bc8:	42001400 	.word	0x42001400
    9bcc:	42001800 	.word	0x42001800
    9bd0:	42001c00 	.word	0x42001c00
    9bd4:	20626f62 	.word	0x20626f62
    9bd8:	20736177 	.word	0x20736177
    9bdc:	6e756f66 	.word	0x6e756f66
    9be0:	00000064 	.word	0x00000064
    9be4:	204d5750 	.word	0x204d5750
    9be8:	00006425 	.word	0x00006425
    9bec:	6425203a 	.word	0x6425203a
    9bf0:	00000000 	.word	0x00000000
    9bf4:	31414846 	.word	0x31414846
    9bf8:	00000000 	.word	0x00000000
    9bfc:	00202d20 	.word	0x00202d20
    9c00:	004b4341 	.word	0x004b4341
    9c04:	30414846 	.word	0x30414846
    9c08:	00000000 	.word	0x00000000
    9c0c:	20414b42 	.word	0x20414b42
    9c10:	00000031 	.word	0x00000031
    9c14:	20414b42 	.word	0x20414b42
    9c18:	00000030 	.word	0x00000030
    9c1c:	204c4b42 	.word	0x204c4b42
    9c20:	00000031 	.word	0x00000031
    9c24:	204c4b42 	.word	0x204c4b42
    9c28:	00000030 	.word	0x00000030
    9c2c:	20524b42 	.word	0x20524b42
    9c30:	00000031 	.word	0x00000031
    9c34:	20524b42 	.word	0x20524b42
    9c38:	00000030 	.word	0x00000030
    9c3c:	314e5248 	.word	0x314e5248
    9c40:	00003120 	.word	0x00003120
    9c44:	314e5248 	.word	0x314e5248
    9c48:	00003020 	.word	0x00003020
    9c4c:	324e5248 	.word	0x324e5248
    9c50:	00003120 	.word	0x00003120
    9c54:	324e5248 	.word	0x324e5248
    9c58:	00003020 	.word	0x00003020
    9c5c:	334e5248 	.word	0x334e5248
    9c60:	00003120 	.word	0x00003120
    9c64:	334e5248 	.word	0x334e5248
    9c68:	00003020 	.word	0x00003020
    9c6c:	344e5248 	.word	0x344e5248
    9c70:	00003120 	.word	0x00003120
    9c74:	344e5248 	.word	0x344e5248
    9c78:	00003020 	.word	0x00003020
    9c7c:	30304253 	.word	0x30304253
    9c80:	00003120 	.word	0x00003120
    9c84:	30304253 	.word	0x30304253
    9c88:	00003020 	.word	0x00003020
    9c8c:	31304253 	.word	0x31304253
    9c90:	00003120 	.word	0x00003120
    9c94:	31304253 	.word	0x31304253
    9c98:	00003020 	.word	0x00003020
    9c9c:	32304253 	.word	0x32304253
    9ca0:	00003120 	.word	0x00003120
    9ca4:	32304253 	.word	0x32304253
    9ca8:	00003020 	.word	0x00003020
    9cac:	33304253 	.word	0x33304253
    9cb0:	00003120 	.word	0x00003120
    9cb4:	33304253 	.word	0x33304253
    9cb8:	00003020 	.word	0x00003020
    9cbc:	34304253 	.word	0x34304253
    9cc0:	00003120 	.word	0x00003120
    9cc4:	34304253 	.word	0x34304253
    9cc8:	00003020 	.word	0x00003020
    9ccc:	35304253 	.word	0x35304253
    9cd0:	00003120 	.word	0x00003120
    9cd4:	35304253 	.word	0x35304253
    9cd8:	00003020 	.word	0x00003020
    9cdc:	36304253 	.word	0x36304253
    9ce0:	00003120 	.word	0x00003120
    9ce4:	36304253 	.word	0x36304253
    9ce8:	00003020 	.word	0x00003020
    9cec:	37304253 	.word	0x37304253
    9cf0:	00003120 	.word	0x00003120
    9cf4:	37304253 	.word	0x37304253
    9cf8:	00003020 	.word	0x00003020
    9cfc:	38304253 	.word	0x38304253
    9d00:	00003120 	.word	0x00003120
    9d04:	38304253 	.word	0x38304253
    9d08:	00003020 	.word	0x00003020
    9d0c:	39304253 	.word	0x39304253
    9d10:	00003120 	.word	0x00003120
    9d14:	39304253 	.word	0x39304253
    9d18:	00003020 	.word	0x00003020
    9d1c:	30314253 	.word	0x30314253
    9d20:	00003120 	.word	0x00003120
    9d24:	30314253 	.word	0x30314253
    9d28:	00003020 	.word	0x00003020
    9d2c:	53524253 	.word	0x53524253
    9d30:	32342054 	.word	0x32342054
    9d34:	00000000 	.word	0x00000000
    9d38:	203a4253 	.word	0x203a4253
    9d3c:	45534552 	.word	0x45534552
    9d40:	4e495454 	.word	0x4e495454
    9d44:	00000047 	.word	0x00000047
    9d48:	20545250 	.word	0x20545250
    9d4c:	00000031 	.word	0x00000031
    9d50:	20545250 	.word	0x20545250
    9d54:	00000030 	.word	0x00000030
    9d58:	20525457 	.word	0x20525457
    9d5c:	00000031 	.word	0x00000031
    9d60:	20415453 	.word	0x20415453
    9d64:	00000031 	.word	0x00000031
    9d68:	20415453 	.word	0x20415453
    9d6c:	00000030 	.word	0x00000030
    9d70:	2044454c 	.word	0x2044454c
    9d74:	00000031 	.word	0x00000031
    9d78:	2044454c 	.word	0x2044454c
    9d7c:	00000030 	.word	0x00000030
    9d80:	204c4448 	.word	0x204c4448
    9d84:	00000031 	.word	0x00000031
    9d88:	204c4448 	.word	0x204c4448
    9d8c:	00000030 	.word	0x00000030
    9d90:	41495242 	.word	0x41495242
    9d94:	0031204e 	.word	0x0031204e
    9d98:	41495242 	.word	0x41495242
    9d9c:	0030204e 	.word	0x0030204e
    9da0:	48534c46 	.word	0x48534c46
    9da4:	00312031 	.word	0x00312031
    9da8:	48534c46 	.word	0x48534c46
    9dac:	00302031 	.word	0x00302031
    9db0:	48534c46 	.word	0x48534c46
    9db4:	00312032 	.word	0x00312032
    9db8:	48534c46 	.word	0x48534c46
    9dbc:	00302032 	.word	0x00302032
    9dc0:	48534c46 	.word	0x48534c46
    9dc4:	00312033 	.word	0x00312033
    9dc8:	48534c46 	.word	0x48534c46
    9dcc:	00302033 	.word	0x00302033
    9dd0:	48534c46 	.word	0x48534c46
    9dd4:	31204446 	.word	0x31204446
    9dd8:	00000000 	.word	0x00000000
    9ddc:	48534c46 	.word	0x48534c46
    9de0:	30204446 	.word	0x30204446
    9de4:	00000000 	.word	0x00000000
    9de8:	5254534d 	.word	0x5254534d
    9dec:	20545352 	.word	0x20545352
    9df0:	00003234 	.word	0x00003234
    9df4:	45534552 	.word	0x45534552
    9df8:	43412054 	.word	0x43412054
    9dfc:	00000a4b 	.word	0x00000a4b
    9e00:	52524e4d 	.word	0x52524e4d
    9e04:	34205453 	.word	0x34205453
    9e08:	00000032 	.word	0x00000032
    9e0c:	4f4e494d 	.word	0x4f4e494d
    9e10:	45522052 	.word	0x45522052
    9e14:	20544553 	.word	0x20544553
    9e18:	0a4b4341 	.word	0x0a4b4341
    9e1c:	00000000 	.word	0x00000000
    9e20:	4f4e494d 	.word	0x4f4e494d
    9e24:	45522052 	.word	0x45522052
    9e28:	20544553 	.word	0x20544553
    9e2c:	454e4f44 	.word	0x454e4f44
    9e30:	0000000a 	.word	0x0000000a
    9e34:	54545250 	.word	0x54545250
    9e38:	30485352 	.word	0x30485352
    9e3c:	00000000 	.word	0x00000000
    9e40:	54545250 	.word	0x54545250
    9e44:	30485352 	.word	0x30485352
    9e48:	00642520 	.word	0x00642520
    9e4c:	54545250 	.word	0x54545250
    9e50:	31485352 	.word	0x31485352
    9e54:	00000000 	.word	0x00000000
    9e58:	54545250 	.word	0x54545250
    9e5c:	31485352 	.word	0x31485352
    9e60:	00642520 	.word	0x00642520
    9e64:	54545250 	.word	0x54545250
    9e68:	32485352 	.word	0x32485352
    9e6c:	00000000 	.word	0x00000000
    9e70:	54545250 	.word	0x54545250
    9e74:	32485352 	.word	0x32485352
    9e78:	00642520 	.word	0x00642520
    9e7c:	54545250 	.word	0x54545250
    9e80:	33485352 	.word	0x33485352
    9e84:	00000000 	.word	0x00000000
    9e88:	54545250 	.word	0x54545250
    9e8c:	33485352 	.word	0x33485352
    9e90:	00642520 	.word	0x00642520
    9e94:	54545250 	.word	0x54545250
    9e98:	34485352 	.word	0x34485352
    9e9c:	00000000 	.word	0x00000000
    9ea0:	54545250 	.word	0x54545250
    9ea4:	34485352 	.word	0x34485352
    9ea8:	00642520 	.word	0x00642520
    9eac:	54545250 	.word	0x54545250
    9eb0:	35485352 	.word	0x35485352
    9eb4:	00000000 	.word	0x00000000
    9eb8:	54545250 	.word	0x54545250
    9ebc:	35485352 	.word	0x35485352
    9ec0:	00642520 	.word	0x00642520
    9ec4:	54545250 	.word	0x54545250
    9ec8:	36485352 	.word	0x36485352
    9ecc:	00000000 	.word	0x00000000
    9ed0:	54545250 	.word	0x54545250
    9ed4:	36485352 	.word	0x36485352
    9ed8:	00642520 	.word	0x00642520
    9edc:	54545250 	.word	0x54545250
    9ee0:	37485352 	.word	0x37485352
    9ee4:	00000000 	.word	0x00000000
    9ee8:	54545250 	.word	0x54545250
    9eec:	37485352 	.word	0x37485352
    9ef0:	00642520 	.word	0x00642520
    9ef4:	20564f43 	.word	0x20564f43
    9ef8:	00000031 	.word	0x00000031
    9efc:	20564f43 	.word	0x20564f43
    9f00:	00000030 	.word	0x00000030
    9f04:	52545250 	.word	0x52545250
    9f08:	00313256 	.word	0x00313256
    9f0c:	52545250 	.word	0x52545250
    9f10:	20313256 	.word	0x20313256
    9f14:	00006425 	.word	0x00006425
    9f18:	52545250 	.word	0x52545250
    9f1c:	00303256 	.word	0x00303256
    9f20:	5254534d 	.word	0x5254534d
    9f24:	20545354 	.word	0x20545354
    9f28:	00003234 	.word	0x00003234
    9f2c:	52444441 	.word	0x52444441
    9f30:	6425203a 	.word	0x6425203a
    9f34:	203e2d20 	.word	0x203e2d20
    9f38:	000a6425 	.word	0x000a6425
    9f3c:	3a525245 	.word	0x3a525245
    9f40:	25642520 	.word	0x25642520
    9f44:	25642564 	.word	0x25642564
    9f48:	25642564 	.word	0x25642564
    9f4c:	25642564 	.word	0x25642564
    9f50:	000a0d64 	.word	0x000a0d64
    9f54:	25203a45 	.word	0x25203a45
    9f58:	202d2064 	.word	0x202d2064
    9f5c:	000a6425 	.word	0x000a6425
    9f60:	204c4c41 	.word	0x204c4c41
    9f64:	00004b4f 	.word	0x00004b4f
    9f68:	00003610 	.word	0x00003610
    9f6c:	00003622 	.word	0x00003622
    9f70:	00003634 	.word	0x00003634
    9f74:	00003646 	.word	0x00003646
    9f78:	00003664 	.word	0x00003664
    9f7c:	00003676 	.word	0x00003676
    9f80:	00003688 	.word	0x00003688
    9f84:	0000369a 	.word	0x0000369a
    9f88:	000036ac 	.word	0x000036ac
    9f8c:	000036be 	.word	0x000036be
    9f90:	000036d0 	.word	0x000036d0
    9f94:	000036e2 	.word	0x000036e2
    9f98:	000036f4 	.word	0x000036f4
    9f9c:	00003748 	.word	0x00003748
    9fa0:	00003766 	.word	0x00003766
    9fa4:	00003780 	.word	0x00003780
    9fa8:	0000379a 	.word	0x0000379a
    9fac:	000037b4 	.word	0x000037b4
    9fb0:	000037ce 	.word	0x000037ce
    9fb4:	000037e8 	.word	0x000037e8
    9fb8:	00003826 	.word	0x00003826
    9fbc:	0000387c 	.word	0x0000387c
    9fc0:	000038d2 	.word	0x000038d2
    9fc4:	00003928 	.word	0x00003928
    9fc8:	64343025 	.word	0x64343025
    9fcc:	34302520 	.word	0x34302520
    9fd0:	30252064 	.word	0x30252064
    9fd4:	25206434 	.word	0x25206434
    9fd8:	20643430 	.word	0x20643430
    9fdc:	64343025 	.word	0x64343025
    9fe0:	34302520 	.word	0x34302520
    9fe4:	000a0d64 	.word	0x000a0d64
    9fe8:	0000587e 	.word	0x0000587e
    9fec:	000058f6 	.word	0x000058f6
    9ff0:	000058f6 	.word	0x000058f6
    9ff4:	0000589c 	.word	0x0000589c
    9ff8:	00005896 	.word	0x00005896
    9ffc:	000058a2 	.word	0x000058a2
    a000:	00005884 	.word	0x00005884
    a004:	000058a8 	.word	0x000058a8
    a008:	000058dc 	.word	0x000058dc
    a00c:	000059d0 	.word	0x000059d0
    a010:	00005a20 	.word	0x00005a20
    a014:	00005a20 	.word	0x00005a20
    a018:	00005a1c 	.word	0x00005a1c
    a01c:	000059c2 	.word	0x000059c2
    a020:	000059e2 	.word	0x000059e2
    a024:	000059b2 	.word	0x000059b2
    a028:	000059f4 	.word	0x000059f4
    a02c:	00005a06 	.word	0x00005a06
    a030:	2d2d3c0a 	.word	0x2d2d3c0a
    a034:	2d2d2d2d 	.word	0x2d2d2d2d
    a038:	2d2d2d2d 	.word	0x2d2d2d2d
    a03c:	2d2d2d2d 	.word	0x2d2d2d2d
    a040:	2d2d2d2d 	.word	0x2d2d2d2d
    a044:	0a3e2d2d 	.word	0x0a3e2d2d
    a048:	00000000 	.word	0x00000000
    a04c:	7473614d 	.word	0x7473614d
    a050:	42207265 	.word	0x42207265
    a054:	6472616f 	.word	0x6472616f
    a058:	61745320 	.word	0x61745320
    a05c:	64657472 	.word	0x64657472
    a060:	0000000a 	.word	0x0000000a
    a064:	54464f53 	.word	0x54464f53
    a068:	45524157 	.word	0x45524157
    a06c:	5245565f 	.word	0x5245565f
    a070:	4e4f4953 	.word	0x4e4f4953
    a074:	6425203a 	.word	0x6425203a
    a078:	00000a0d 	.word	0x00000a0d
    a07c:	2d2d2d3c 	.word	0x2d2d2d3c
    a080:	2d2d2d2d 	.word	0x2d2d2d2d
    a084:	2d2d2d2d 	.word	0x2d2d2d2d
    a088:	2d2d2d2d 	.word	0x2d2d2d2d
    a08c:	2d2d2d2d 	.word	0x2d2d2d2d
    a090:	0a0a3e2d 	.word	0x0a0a3e2d
    a094:	00000000 	.word	0x00000000
    a098:	43455845 	.word	0x43455845
    a09c:	44524f20 	.word	0x44524f20
    a0a0:	36205245 	.word	0x36205245
    a0a4:	00000a36 	.word	0x00000a36
    a0a8:	00007700 	.word	0x00007700
    a0ac:	000075ce 	.word	0x000075ce
    a0b0:	000076d4 	.word	0x000076d4
    a0b4:	000075c4 	.word	0x000075c4
    a0b8:	000076d4 	.word	0x000076d4
    a0bc:	000076de 	.word	0x000076de
    a0c0:	000076d4 	.word	0x000076d4
    a0c4:	000075c4 	.word	0x000075c4
    a0c8:	000075ce 	.word	0x000075ce
    a0cc:	000075ce 	.word	0x000075ce
    a0d0:	000076de 	.word	0x000076de
    a0d4:	000075c4 	.word	0x000075c4
    a0d8:	000075ba 	.word	0x000075ba
    a0dc:	000075ba 	.word	0x000075ba
    a0e0:	000075ba 	.word	0x000075ba
    a0e4:	00007930 	.word	0x00007930
    a0e8:	00007d2c 	.word	0x00007d2c
    a0ec:	00007bec 	.word	0x00007bec
    a0f0:	00007bec 	.word	0x00007bec
    a0f4:	00007bea 	.word	0x00007bea
    a0f8:	00007d04 	.word	0x00007d04
    a0fc:	00007d04 	.word	0x00007d04
    a100:	00007cf6 	.word	0x00007cf6
    a104:	00007bea 	.word	0x00007bea
    a108:	00007d04 	.word	0x00007d04
    a10c:	00007cf6 	.word	0x00007cf6
    a110:	00007d04 	.word	0x00007d04
    a114:	00007bea 	.word	0x00007bea
    a118:	00007d0c 	.word	0x00007d0c
    a11c:	00007d0c 	.word	0x00007d0c
    a120:	00007d0c 	.word	0x00007d0c
    a124:	00007f0c 	.word	0x00007f0c
    a128:	0043      	.short	0x0043
    a12a:	2d23      	.short	0x2d23
    a12c:	00202b30 	.word	0x00202b30
    a130:	004c6c68 	.word	0x004c6c68
    a134:	45676665 	.word	0x45676665
    a138:	4746      	.short	0x4746
    a13a:	00          	.byte	0x00
    a13b:	30          	.byte	0x30
    a13c:	34333231 	.word	0x34333231
    a140:	38373635 	.word	0x38373635
    a144:	43424139 	.word	0x43424139
    a148:	00464544 	.word	0x00464544
    a14c:	33323130 	.word	0x33323130
    a150:	37363534 	.word	0x37363534
    a154:	62613938 	.word	0x62613938
    a158:	66656463 	.word	0x66656463
    a15c:	00000000 	.word	0x00000000
    a160:	0000a17e 	.word	0x0000a17e
    a164:	0000a181 	.word	0x0000a181
    a168:	0000a184 	.word	0x0000a184
    a16c:	61462d41 	.word	0x61462d41
    a170:	3938662d 	.word	0x3938662d
    a174:	33323130 	.word	0x33323130
    a178:	37363534 	.word	0x37363534
    a17c:	2d2b005d 	.word	0x2d2b005d
    a180:	00303000 	.word	0x00303000
    a184:	5878      	.short	0x5878
	...

0000a187 <_ctype_>:
    a187:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
    a197:	2020 2020 2020 2020 2020 2020 2020 2020                     
    a1a7:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
    a1b7:	0410 0404 0404 0404 0404 1004 1010 1010     ................
    a1c7:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
    a1d7:	0101 0101 0101 0101 0101 0101 1010 1010     ................
    a1e7:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
    a1f7:	0202 0202 0202 0202 0202 0202 1010 1010     ................
    a207:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

0000a288 <__sf_fake_stdin>:
	...

0000a2a8 <__sf_fake_stdout>:
	...

0000a2c8 <__sf_fake_stderr>:
	...

0000a2e8 <_init>:
    a2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a2ea:	46c0      	nop			; (mov r8, r8)
    a2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a2ee:	bc08      	pop	{r3}
    a2f0:	469e      	mov	lr, r3
    a2f2:	4770      	bx	lr

0000a2f4 <__init_array_start>:
    a2f4:	000000dd 	.word	0x000000dd

0000a2f8 <_fini>:
    a2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a2fa:	46c0      	nop			; (mov r8, r8)
    a2fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a2fe:	bc08      	pop	{r3}
    a300:	469e      	mov	lr, r3
    a302:	4770      	bx	lr

0000a304 <__fini_array_start>:
    a304:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <test_bob>:
2000000c:	5750 004d                                   PWM.

20000010 <bool_map_1>:
	...
20000018:	0100 0000 0000 0000 0000 0001 0000 0000     ................
20000028:	0000 0100 0000 0000 0000 0000 0001 0000     ................
20000038:	0000 0000 0100 0000 0000 0000 0000 0001     ................
20000048:	0000 0000 0000 0100 0000 0000 0000 0001     ................
20000058:	0000 0000 0100 0000 0000 0000 0001 0000     ................
20000068:	0000 0100 0000 0000 0000 0001 0000 0000     ................
20000078:	0100 0000 0000 0000 0001 0000 0000 0000     ................
20000088:	0000 0100 0001 0000 0000 0001 0100 0000     ................
20000098:	0100 0000 0000 0001 0001 0000 0000 0100     ................
200000a8:	0100 0000 0000 0001 0000 0001 0100 0000     ................
200000b8:	0000 0100 0001 0000 0000 0000 0000 0000     ................
200000c8:	0000 0100 0001 0000 0000 0000 0000 0000     ................
200000d8:	0101 0101 0101 0101                         ........

200000e0 <mcp23017_data>:
200000e0:	0000 0000 0020 0000 0000 0000 0000 0000     .... ...........
200000f0:	0001 0000 0021 0000 0000 0000 0000 0000     ....!...........
20000100:	0001 0000 0022 0000 0000 0000 0000 0000     ...."...........
20000110:	0001 0000 0023 0000 0000 0000 0000 0000     ....#...........
20000120:	0001 0000 0024 0000 0000 0000 0000 0000     ....$...........
20000130:	0001 0000 0025 0000 0000 0000 0000 0000     ....%...........
20000140:	0000 0000 0026 0000 0000 0000 0000 0000     ....&...........
20000150:	0000 0000 0027 0000 0000 0000 0000 0000     ....'...........

20000160 <duty_cycle.13700>:
20000160:	013e                                             >

20000161 <g_interrupt_enabled>:
20000161:	0001 0000                                        ...

20000164 <impure_data>:
20000164:	0000 0000 a288 0000 a2a8 0000 a2c8 0000     ................
	...
20000184:	a128 0000 0000 0000 0000 0000 0000 0000     (...............
	...

200001c4 <_impure_ptr>:
200001c4:	0164 2000                                   d.. 

200001c8 <__ctype_ptr__>:
200001c8:	a187 0000                                   ....
