; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=kv3-1 -o - %s -O2 | FileCheck %s --check-prefixes=CHECK,CV1
; RUN: llc -mcpu=kv3-1 -o - %s -O2 | FileCheck %s --check-prefixes=CHECK,CV2
; RUN: clang -O2 -march=kv3-1 -c -o /dev/null %s
; RUN: clang -O2 -march=kv3-2 -c -o /dev/null %s

target triple = "kvx-kalray-cos"

define i64 @not_muluwrr(i32 %b, i32 %c) {
; CHECK-LABEL: not_muluwrr:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulw $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: not_muluwrr:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulw $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %mul = mul i32 %c, %b
  %conv = zext i32 %mul to i64
  ret i64 %conv
}

define i64 @not_muluwri(i32 %b) {
; CHECK-LABEL: not_muluwri:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulw $r0 = $r0, 0x4d2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: not_muluwri:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulw $r0 = $r0, 0x4d2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %mul = mul i32 %b, 1234
  %conv = zext i32 %mul to i64
  ret i64 %conv
}

; TODO: After ISEL, multiplications by power of 2
; could be converted to shifts.
define i64 @not_muluwdri2(ptr nocapture readonly %b) {
; CHECK-LABEL: not_muluwdri2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 32
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: not_muluwdri2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 32
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul i64 %conv, 4294967296
  ret i64 %mul
}

define i64 @muluwdrr(i32 %b, i32 %c) {
; CHECK-LABEL: muluwdrr:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: muluwdrr:
; V2:       # %bb.0: # %entry
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %conv = zext i32 %b to i64
  %conv1 = zext i32 %c to i64
  %mul = mul nuw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @muluwdri(i32 %b) {
; CHECK-LABEL: muluwdri:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    muluwd $r0 = $r0, 0x4d2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: muluwdri:
; V2:       # %bb.0: # %entry
; V2-NEXT:    muluwd $r0 = $r0, 0x4d2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %conv = zext i32 %b to i64
  %mul = mul nuw nsw i64 %conv, 1234
  ret i64 %mul
}
define i64 @muluwdri_load(ptr nocapture readonly %b)  {
; CHECK-LABEL: muluwdri_load:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, 0x4d2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_load:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, 0x4d2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul nuw nsw i64 %conv, 1234
  ret i64 %mul
}
define i64 @muluwdrr_load(ptr nocapture readonly %b, i32 %c)  {
; CHECK-LABEL: muluwdrr_load:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdrr_load:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %conv1 = zext i32 %c to i64
  %mul = mul nuw i64 %conv, %conv1
  ret i64 %mul
}

define i64 @muluwdrr_load2(ptr nocapture readonly %b, ptr nocapture readonly %c) {
; CHECK-LABEL: muluwdrr_load2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    lwz $r1 = 0[$r1]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 4)
; V2-LABEL: muluwdrr_load2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    lwz $r1 = 0[$r1]
; V2-NEXT:    ;; # (end cycle 1)
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 4)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %1 = load i32, ptr %c, align 4
  %conv1 = zext i32 %1 to i64
  %mul = mul nuw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @muluwdri2(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, 0x4d2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, 0x4d2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul nuw nsw i64 %conv, 1234
  ret i64 %mul
}
define i64 @muluwdri3(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, -1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri3:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, -1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul i64 %conv, 4294967295
  ret i64 %mul
}

define i64 @muluwdi16(i16 %b, i16 %c)  {
; CHECK-LABEL: muluwdi16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    zxhd $r0 = $r0
; CHECK-NEXT:    zxhd $r1 = $r1
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: muluwdi16:
; V2:       # %bb.0: # %entry
; V2-NEXT:    zxhd $r0 = $r0
; V2-NEXT:    zxhd $r1 = $r1
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = zext i16 %b to i64
  %conv1 = zext i16 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}
define i64 @muluwdi16_1(i16 %b, i32 %c) {
; CHECK-LABEL: muluwdi16_1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    zxhd $r0 = $r0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: muluwdi16_1:
; V2:       # %bb.0: # %entry
; V2-NEXT:    zxhd $r0 = $r0
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = zext i16 %b to i64
  %conv1 = zext i32 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}
define i64 @muluwdi16_2(i32 %b, i16 %c) {
; CHECK-LABEL: muluwdi16_2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    zxhd $r1 = $r1
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: muluwdi16_2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    zxhd $r1 = $r1
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = zext i32 %b to i64
  %conv1 = zext i16 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @muluwdri_shl1(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_shl1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_shl1:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = shl i64 %conv, 1
  ret i64 %mul
}

define i64 @muluwdri_x4(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_x4:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_x4:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    muluwd $r0 = $r0, 4
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul i64 %conv, 4
  ret i64 %mul
}

define i64 @muluwdri_shl2(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_shl2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_shl2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = shl i64 %conv, 2
  ret i64 %mul
}

define i64 @muluwdri_x8(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_x8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_x8:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    muluwd $r0 = $r0, 8
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul i64 %conv, 8
  ret i64 %mul
}

define i64 @muluwdri_shl3(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_shl3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_shl3:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 3
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = shl i64 %conv, 3
  ret i64 %mul
}

define i64 @muluwdri_x16(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_x16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 4
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_x16:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    muluwd $r0 = $r0, 16
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = mul i64 %conv, 16
  ret i64 %mul
}

define i64 @muluwdri_shl4(ptr nocapture readonly %b) {
; CHECK-LABEL: muluwdri_shl4:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 4
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: muluwdri_shl4:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 4
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = zext i32 %0 to i64
  %mul = shl i64 %conv, 4
  ret i64 %mul
}


; --------------------------------- Signed word:
define i64 @not_mulwrr(i32 %b, i32 %c) {
; CHECK-LABEL: not_mulwrr:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulw $r0 = $r1, $r0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sxwd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
; V2-LABEL: not_mulwrr:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulw $r0 = $r1, $r0
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    sxwd $r0 = $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 2)
entry:
  %mul = mul i32 %c, %b
  %conv = sext i32 %mul to i64
  ret i64 %conv
}

define i64 @not_mulwri(i32 %b) {
; CHECK-LABEL: not_mulwri:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulw $r0 = $r0, 0x4d2
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    sxwd $r0 = $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 2)
; V2-LABEL: not_mulwri:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulw $r0 = $r0, 0x4d2
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    sxwd $r0 = $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 2)
entry:
  %mul = mul i32 %b, 1234
  %conv = sext i32 %mul to i64
  ret i64 %conv
}

define i64 @not_mulwdri2(ptr nocapture readonly %b) {
; CHECK-LABEL: not_mulwdri2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muld $r0 = $r0, 0x200000002
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: not_mulwdri2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lws $r0 = 0[$r0]
; V2-NEXT:    make $r1 = 0x200000002
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muld $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, 8589934594
  ret i64 %mul
}

define i64 @mulwdrr(i32 %b, i32 %c) {
; CHECK-LABEL: mulwdrr:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: mulwdrr:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %conv = sext i32 %b to i64
  %conv1 = sext i32 %c to i64
  %mul = mul nuw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @mulwdri(i32 %b) {
; CHECK-LABEL: mulwdri:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    mulwd $r0 = $r0, 0x4d2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: mulwdri:
; V2:       # %bb.0: # %entry
; V2-NEXT:    mulwd $r0 = $r0, 0x4d2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
entry:
  %conv = sext i32 %b to i64
  %mul = mul nuw nsw i64 %conv, 1234
  ret i64 %mul
}
define i64 @mulwdri_load(ptr nocapture readonly %b)  {
; CHECK-LABEL: mulwdri_load:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, 0xfffffb2e
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_load:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, 0xfffffb2e
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul nuw nsw i64 %conv, -1234
  ret i64 %mul
}
define i64 @mulwdrr_load(ptr nocapture readonly %b, i32 %c)  {
; CHECK-LABEL: mulwdrr_load:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdrr_load:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %conv1 = sext i32 %c to i64
  %mul = mul nuw i64 %conv, %conv1
  ret i64 %mul
}

define i64 @mulwdrr_load2(ptr nocapture readonly %b, ptr nocapture readonly %c) {
; CHECK-LABEL: mulwdrr_load2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    lwz $r1 = 0[$r1]
; CHECK-NEXT:    ;; # (end cycle 1)
; CHECK-NEXT:    mulwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 4)
; V2-LABEL: mulwdrr_load2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    lwz $r1 = 0[$r1]
; V2-NEXT:    ;; # (end cycle 1)
; V2-NEXT:    mulwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 4)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %1 = load i32, ptr %c, align 4
  %conv1 = sext i32 %1 to i64
  %mul = mul nuw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @mulwdri2(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, 0xfffffb2e
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, 0xfffffb2e
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul nuw nsw i64 %conv, -1234
  ret i64 %mul
}
define i64 @mulwdri3(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lwz $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, -5
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri3:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, -5
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, -5
  ret i64 %mul
}

define i64 @mulwdi16(i16 %b, i16 %c)  {
; CHECK-LABEL: mulwdi16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sxhd $r0 = $r0
; CHECK-NEXT:    sxhd $r1 = $r1
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: mulwdi16:
; V2:       # %bb.0: # %entry
; V2-NEXT:    sxhd $r0 = $r0
; V2-NEXT:    sxhd $r1 = $r1
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = sext i16 %b to i64
  %conv1 = sext i16 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}
define i64 @mulwdi16_1(i16 %b, i32 %c) {
; CHECK-LABEL: mulwdi16_1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    sxhd $r0 = $r0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: mulwdi16_1:
; V2:       # %bb.0: # %entry
; V2-NEXT:    sxhd $r0 = $r0
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = sext i16 %b to i64
  %conv1 = sext i32 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}
define i64 @mulsuwdi16(i32 %b, i16 %c) {
; CHECK-LABEL: mulsuwdi16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    zxhd $r1 = $r1
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsuwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: mulsuwdi16:
; V2:       # %bb.0: # %entry
; V2-NEXT:    zxhd $r1 = $r1
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsuwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
entry:
  %conv = sext i32 %b to i64
  %conv1 = zext i16 %c to i64
  %mul = mul nuw nsw i64 %conv1, %conv
  ret i64 %mul
}

define i64 @mulwdri_x2(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_x2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_x2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    mulwd $r0 = $r0, 2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, 2
  ret i64 %mul
}

define i64 @mulwdri_shl1(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_shl1:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_shl1:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lws $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = shl i64 %conv, 1
  ret i64 %mul
}

define i64 @mulwdri_x4(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_x4:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_x4:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    mulwd $r0 = $r0, 4
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, 4
  ret i64 %mul
}

define i64 @mulwdri_shl2(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_shl2:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 2
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_shl2:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lws $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 2
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = shl i64 %conv, 2
  ret i64 %mul
}

define i64 @mulwdri_x8(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_x8:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_x8:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    mulwd $r0 = $r0, 8
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, 8
  ret i64 %mul
}

define i64 @mulwdri_shl3(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_shl3:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_shl3:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lws $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 3
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = shl i64 %conv, 3
  ret i64 %mul
}

define i64 @mulwdri_x16(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_x16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 4
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_x16:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lwz $r0 = 0[$r0]
; V2-NEXT:    ;;
; V2-NEXT:    mulwd $r0 = $r0, 16
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = mul i64 %conv, 16
  ret i64 %mul
}

define i64 @mulwdri_shl4(ptr nocapture readonly %b) {
; CHECK-LABEL: mulwdri_shl4:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    lws $r0 = 0[$r0]
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    slld $r0 = $r0, 4
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 3)
; V2-LABEL: mulwdri_shl4:
; V2:       # %bb.0: # %entry
; V2-NEXT:    lws $r0 = 0[$r0]
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    slld $r0 = $r0, 4
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 3)
entry:
  %0 = load i32, ptr %b, align 4
  %conv = sext i32 %0 to i64
  %mul = shl i64 %conv, 4
  ret i64 %mul
}

define i128 @i128signsign(i64 %0, i64 %1) {
; CHECK-LABEL: i128signsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muldt $r0r1 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128signsign:
; V2:       # %bb.0:
; V2-NEXT:    muldt $r0r1 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = sext i64 %0 to i128
  %4 = sext i64 %1 to i128
  %5 = mul nsw i128 %4, %3
  ret i128 %5
}

define i128 @i128unsignunsign(i64 %0, i64 %1) {
; CHECK-LABEL: i128unsignunsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muludt $r0r1 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128unsignunsign:
; V2:       # %bb.0:
; V2-NEXT:    muludt $r0r1 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = zext i64 %0 to i128
  %4 = zext i64 %1 to i128
  %5 = mul nuw nsw i128 %4, %3
  ret i128 %5
}

define i128 @i128unsignsign(i64 %0, i64 %1) {
; CHECK-LABEL: i128unsignsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsudt $r0r1 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128unsignsign:
; V2:       # %bb.0:
; V2-NEXT:    mulsudt $r0r1 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = zext i64 %0 to i128
  %4 = sext i64 %1 to i128
  %5 = mul nsw i128 %4, %3
  ret i128 %5
}

define i128 @i128signunsign(i64 %0, i64 %1) {
; CHECK-LABEL: i128signunsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsudt $r0r1 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128signunsign:
; V2:       # %bb.0:
; V2-NEXT:    mulsudt $r0r1 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = sext i64 %0 to i128
  %4 = zext i64 %1 to i128
  %5 = mul nsw i128 %4, %3
  ret i128 %5
}

define i128 @i128signsign_imm(i64 %0) {
; CHECK-LABEL: i128signsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muldt $r0r1 = $r0, -13
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128signsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    make $r1 = -13
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muldt $r0r1 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = sext i64 %0 to i128
  %3 = mul nsw i128 %2, -13
  ret i128 %3
}

define i128 @i128unsignunsign_imm(i64 %0) {
; CHECK-LABEL: i128unsignunsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muludt $r0r1 = $r0, 0xfffffff3
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128unsignunsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    make $r1 = 0xfffffff3
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muludt $r0r1 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = zext i64 %0 to i128
  %3 = mul nuw nsw i128 %2, 4294967283
  ret i128 %3
}

define i128 @i128signunsign_imm(i64 %0) {
; CHECK-LABEL: i128signunsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muldt $r0r1 = $r0, 0xffffffff
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i128signunsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    make $r1 = 0xffffffff
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muldt $r0r1 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = sext i64 %0 to i128
  %3 = mul nsw i128 %2, 4294967295
  ret i128 %3
}

define i128 @i128unsigsign_imm(i64 %0) {
; CHECK-LABEL: i128unsigsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    make $r1 = -13
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsudt $r0r1 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: i128unsigsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    make $r1 = -13
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsudt $r0r1 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = zext i64 %0 to i128
  %3 = mul nsw i128 %2, -13
  ret i128 %3
}

define i64 @i64signsign(i32 %0, i32 %1) {
; CHECK-LABEL: i64signsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64signsign:
; V2:       # %bb.0:
; V2-NEXT:    mulwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = sext i32 %0 to i64
  %4 = sext i32 %1 to i64
  %5 = mul nsw i64 %4, %3
  ret i64 %5
}

define i64 @i64unsignunsign(i32 %0, i32 %1) {
; CHECK-LABEL: i64unsignunsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64unsignunsign:
; V2:       # %bb.0:
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = zext i32 %0 to i64
  %4 = zext i32 %1 to i64
  %5 = mul nuw nsw i64 %4, %3
  ret i64 %5
}

define i64 @i64unsignsign(i32 %0, i32 %1) {
; CHECK-LABEL: i64unsignsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64unsignsign:
; V2:       # %bb.0:
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = zext i32 %0 to i64
  %4 = sext i32 %1 to i64
  %5 = mul nsw i64 %4, %3
  ret i64 %5
}

define i64 @i64signunsign(i32 %0, i32 %1) {
; CHECK-LABEL: i64signunsign:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsuwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64signunsign:
; V2:       # %bb.0:
; V2-NEXT:    mulsuwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = sext i32 %0 to i64
  %4 = zext i32 %1 to i64
  %5 = mul nsw i64 %4, %3
  ret i64 %5
}

define i64 @i64signsign_imm(i32 %0) {
; CHECK-LABEL: i64signsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulwd $r0 = $r0, -13
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64signsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    mulwd $r0 = $r0, -13
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %2 = sext i32 %0 to i64
  %3 = mul nsw i64 %2, -13
  ret i64 %3
}

define i64 @i64unsignunsign_imm(i32 %0) {
; CHECK-LABEL: i64unsignunsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muluwd $r0 = $r0, -13
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64unsignunsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    muluwd $r0 = $r0, -13
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %2 = zext i32 %0 to i64
  %3 = mul nuw nsw i64 %2, 4294967283
  ret i64 %3
}

; Can't match sign/unsign in imm
define i64 @i64signunsign_imm(i32 %0) {
; CHECK-LABEL: i64signunsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsuwd $r0 = $r0, -1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: i64signunsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    mulsuwd $r0 = $r0, -1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %2 = sext i32 %0 to i64
  %3 = mul nsw i64 %2, 4294967295
  ret i64 %3
}

define i64 @i64unsigsign_imm(i32 %0) {
; CHECK-LABEL: i64unsigsign_imm:
; CHECK:       # %bb.0:
; CHECK-NEXT:    zxwd $r0 = $r0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muld $r0 = $r0, -13
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: i64unsigsign_imm:
; V2:       # %bb.0:
; V2-NEXT:    zxwd $r0 = $r0
; V2-NEXT:    make $r1 = -13
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muld $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = zext i32 %0 to i64
  %3 = mul nsw i64 %2, -13
  ret i64 %3
}

define i64 @MULWD_0(i64 %0) {
; CHECK-LABEL: MULWD_0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r1 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULWD_0:
; V2:       # %bb.0:
; V2-NEXT:    srld $r1 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = shl i64 %0, 32
  %3 = ashr exact i64 %2, 32
  %4 = ashr i64 %0, 32
  %5 = mul nsw i64 %3, %4
  ret i64 %5
}

define i64 @MULWD_1(i64 %0) {
; CHECK-LABEL: MULWD_1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r1 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULWD_1:
; V2:       # %bb.0:
; V2-NEXT:    srld $r1 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = ashr i64 %0, 32
  %3 = shl i64 %0, 32
  %4 = ashr exact i64 %3, 32
  %5 = mul nsw i64 %4, %2
  ret i64 %5
}

define i64 @MULWD_2(i64 %0, i32 %1) {
; CHECK-LABEL: MULWD_2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULWD_2:
; V2:       # %bb.0:
; V2-NEXT:    srld $r0 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = ashr i64 %0, 32
  %4 = sext i32 %1 to i64
  %5 = mul nsw i64 %3, %4
  ret i64 %5
}

define i64 @MULWD_3(i64 %0, i32 %1) {
; CHECK-LABEL: MULWD_3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: MULWD_3:
; V2:       # %bb.0:
; V2-NEXT:    mulwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = shl i64 %0, 32
  %4 = ashr exact i64 %3, 32
  %5 = sext i32 %1 to i64
  %6 = mul nsw i64 %4, %5
  ret i64 %6
}

define i64 @MULUWD_0(i64 %0) {
; CHECK-LABEL: MULUWD_0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r1 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULUWD_0:
; V2:       # %bb.0:
; V2-NEXT:    srld $r1 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = lshr i64 %0, 32
  %3 = and i64 %0, 4294967295
  %4 = mul nuw nsw i64 %3, %2
  ret i64 %4
}

define i64 @MULUWD_1(i64 %0) {
; CHECK-LABEL: MULUWD_1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r1 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULUWD_1:
; V2:       # %bb.0:
; V2-NEXT:    srld $r1 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %2 = lshr i64 %0, 32
  %3 = and i64 %0, 4294967295
  %4 = mul nuw nsw i64 %2, %3
  ret i64 %4
}

define i64 @MULUWD_2(i64 %0, i32 %1) {
; CHECK-LABEL: MULUWD_2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muluwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULUWD_2:
; V2:       # %bb.0:
; V2-NEXT:    srld $r0 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muluwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = lshr i64 %0, 32
  %4 = zext i32 %1 to i64
  %5 = mul nuw nsw i64 %3, %4
  ret i64 %5
}

define i64 @MULUWD_3(i64 %0, i32 %1) {
; CHECK-LABEL: MULUWD_3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muluwd $r0 = $r0, $r1
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: MULUWD_3:
; V2:       # %bb.0:
; V2-NEXT:    muluwd $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = and i64 %0, 4294967295
  %4 = zext i32 %1 to i64
  %5 = mul nuw nsw i64 %3, %4
  ret i64 %5
}

define i64 @MULUWD_4(i64 %0) {
; CHECK-LABEL: MULUWD_4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    muluwd $r0 = $r0, 14
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: MULUWD_4:
; V2:       # %bb.0:
; V2-NEXT:    muluwd $r0 = $r0, 14
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %2 = and i64 %0, 4294967295
  %3 = mul nuw nsw i64 %2, 14
  ret i64 %3
}

define i64 @MULSUWD_0(i64 %0, i64 %1) {
; CHECK-LABEL: MULSUWD_0:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: MULSUWD_0:
; V2:       # %bb.0:
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = and i64 %0, 4294967295
  %4 = shl i64 %1, 32
  %5 = ashr exact i64 %4, 32
  %6 = mul nsw i64 %5, %3
  ret i64 %6
}

define i64 @MULSUWD_1(i64 %0, i64 %1) {
; CHECK-LABEL: MULSUWD_1:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULSUWD_1:
; V2:       # %bb.0:
; V2-NEXT:    srld $r0 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = lshr i64 %0, 32
  %4 = shl i64 %1, 32
  %5 = ashr exact i64 %4, 32
  %6 = mul nsw i64 %5, %3
  ret i64 %6
}

define i64 @MULSUWD_2(i64 %0, i64 %1) {
; CHECK-LABEL: MULSUWD_2:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    srld $r1 = $r1, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULSUWD_2:
; V2:       # %bb.0:
; V2-NEXT:    srld $r0 = $r0, 32
; V2-NEXT:    srld $r1 = $r1, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = lshr i64 %0, 32
  %4 = ashr i64 %1, 32
  %5 = mul nsw i64 %4, %3
  ret i64 %5
}

define i64 @MULSUWD_3(i64 %0, i64 %1) {
; CHECK-LABEL: MULSUWD_3:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r1 = $r1, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULSUWD_3:
; V2:       # %bb.0:
; V2-NEXT:    srld $r1 = $r1, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = and i64 %0, 4294967295
  %4 = ashr i64 %1, 32
  %5 = mul nsw i64 %4, %3
  ret i64 %5
}

define i64 @MULSUWD_4(i64 %0, i32 %1) {
; CHECK-LABEL: MULSUWD_4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    srld $r0 = $r0, 32
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: MULSUWD_4:
; V2:       # %bb.0:
; V2-NEXT:    srld $r0 = $r0, 32
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = lshr i64 %0, 32
  %4 = sext i32 %1 to i64
  %5 = mul nsw i64 %3, %4
  ret i64 %5
}

define i64 @MULSUWD_5(i64 %0, i32 %1) {
; CHECK-LABEL: MULSUWD_5:
; CHECK:       # %bb.0:
; CHECK-NEXT:    mulsuwd $r0 = $r1, $r0
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 0)
; V2-LABEL: MULSUWD_5:
; V2:       # %bb.0:
; V2-NEXT:    mulsuwd $r0 = $r1, $r0
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 0)
  %3 = and i64 %0, 4294967295
  %4 = sext i32 %1 to i64
  %5 = mul nsw i64 %3, %4
  ret i64 %5
}

define i64 @ZX_MULD(i64 %0, i64 %1) {
; CHECK-LABEL: ZX_MULD:
; CHECK:       # %bb.0:
; CHECK-NEXT:    zxwd $r0 = $r0
; CHECK-NEXT:    ;; # (end cycle 0)
; CHECK-NEXT:    muld $r0 = $r0, -14
; CHECK-NEXT:    ret
; CHECK-NEXT:    ;; # (end cycle 1)
; V2-LABEL: ZX_MULD:
; V2:       # %bb.0:
; V2-NEXT:    zxwd $r0 = $r0
; V2-NEXT:    make $r1 = -14
; V2-NEXT:    ;; # (end cycle 0)
; V2-NEXT:    muld $r0 = $r0, $r1
; V2-NEXT:    ret
; V2-NEXT:    ;; # (end cycle 1)
  %3 = and i64 %0, 4294967295
  %4 = mul nsw i64 %3, -14
  ret i64 %4
}
;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
; CV1: {{.*}}
; CV2: {{.*}}
