;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 201, 15
	SUB 1, <-10
	ADD #160, <6
	SLT 121, 2
	SLT 121, 2
	SUB @-127, 100
	SUB @-127, 100
	SUB 1, <-0
	DJN 121, 2
	DJN 121, 2
	SUB @127, 106
	SUB @127, 106
	JMP @320, #1
	JMP @320, #1
	SLT 1, <-1
	SUB @0, @3
	SLT 20, @12
	SLT 121, 2
	CMP 721, 600
	CMP 721, 600
	MOV -7, <-20
	SLT 121, 2
	MOV -7, <-20
	SUB @-127, 100
	SLT 10, <-46
	SLT 121, 2
	SLT 1, <-1
	SLT 1, <-1
	SLT 1, <-1
	SUB 320, <1
	SPL 201, 10
	SLT 20, @12
	JMP 121, 106
	SUB 721, 600
	SUB 50, <-40
	SUB 50, <-40
	MOV -1, <-30
	SPL 0, <792
	JMP 12, <0
	MOV -1, <-30
	MOV -1, <-30
	SUB #72, @200
	ADD #270, <1
	SUB 1, <-0
	DJN -709, @-20
