Summary
Top-level Name,filt_ppd

Clocks
Enabled,,\i_clk,I/O,inf

Fabric Logic Element
Enabled,166,,\i_clk,0.125,High
Enabled,1381,,\i_clk,0.125,Very_High
Enabled,1289,,\i_clk,0.125,Typical
Enabled3,,536,\i_clk,0.125,Typical,0.500000

BRAM
,0,,,,,,,,,,

DSP

I/O
Enabled,\i_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,Clock,\i_clk
Enabled,\i_ena,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\i_clk
Enabled,\i_rst_an,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\i_clk
