// Seed: 2026025368
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    input  tri   id_4
);
  assign id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    output wire id_11,
    output tri1 id_12,
    output uwire id_13,
    input supply1 id_14,
    output wor id_15,
    input tri id_16,
    input tri0 id_17,
    input wand id_18,
    input uwire id_19,
    input tri1 id_20,
    output supply1 id_21,
    input wand id_22,
    output wor id_23,
    output supply0 id_24,
    input wand id_25,
    output wor id_26,
    input tri id_27
);
  assign id_13 = id_25;
  module_0(
      id_8, id_25, id_12, id_1, id_6
  );
endmodule
