<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/xo3l_verilog/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/compiler_directives.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/colorbar_gen.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(49,10-49,54) (VERI-1328) analyzing included file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/../../source/verilog/compiler_directives.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(49,10-49,54) (VERI-2320) back to file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(399,12-399,17) (VERI-1362) 'w_LP0' is already implicitly declared on line 318
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(170,1-174,33) (VERI-1199) parameter declaration becomes local in 'top' with formal parameter declaration list
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/oddrx4.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/ipexpress/pll_pix2byte_RGB888_2lane.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(81,1-81,36) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(82,1-82,48) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(83,1-83,60) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(84,1-84,72) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(85,1-85,85) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(86,1-86,99) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(87,1-87,112) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(88,1-88,125) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(89,1-89,138) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(92,1-92,54) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(93,1-93,67) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(94,1-94,67) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(95,1-95,80) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(96,1-96,92) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(97,1-97,104) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(98,1-98,104) (VERI-1199) parameter declaration becomes local in 'LP_HS_DELAY_CNTRL' with formal parameter declaration list
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v(48,10-48,33) (VERI-1328) analyzing included file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/compiler_directives.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v(48,10-48,33) (VERI-2320) back to file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(49,10-49,54) (VERI-1328) analyzing included file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/../../source/verilog/compiler_directives.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(49,10-49,54) (VERI-2320) back to file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_rom.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_encoder.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/byte_packetizer.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/crc16_2lane_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/parallel2byte_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/packetheader_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Commando_Inicial.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/DataFlow_Switch.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Serial_Protocol.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/PLL_12_24_100.v'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(54,8-54,11) (VERI-1018) compiling module 'top'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(54,1-509,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/PLL_12_24_100.v(8,1-108,10) (VERI-9000) elaborating module 'PLL_12_24_100_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/ipexpress/pll_pix2byte_RGB888_2lane.v(8,1-104,10) (VERI-9000) elaborating module 'pll_pix2byte_RGB888_2lane_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/byte_packetizer.v(49,1-181,10) (VERI-9000) elaborating module 'BYTE_PACKETIZER_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(48,1-172,10) (VERI-9000) elaborating module 'LP_HS_DELAY_CNTRL_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Commando_Inicial.v(1,1-165,10) (VERI-9000) elaborating module 'Commando_Inicial_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Serial_Protocol.v(1,1-76,10) (VERI-9000) elaborating module 'Serial_Protocol_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Serial_Protocol.v(1,1-76,10) (VERI-9000) elaborating module 'Serial_Protocol_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/DataFlow_Switch.v(1,1-118,10) (VERI-9000) elaborating module 'DataFlow_Switch_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(51,1-172,10) (VERI-9000) elaborating module 'DPHY_TX_INST_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_rom.v(48,1-444,10) (VERI-9000) elaborating module 'DCS_ROM_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_encoder.v(48,1-127,10) (VERI-9000) elaborating module 'DCS_Encoder_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/colorbar_gen.v(52,1-117,10) (VERI-9000) elaborating module 'colorbar_gen_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_3'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_4'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_5'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_6'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_7'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_8'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_9'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/oddrx4.v(8,1-192,10) (VERI-9000) elaborating module 'oDDRx4_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v(49,1-129,10) (VERI-9000) elaborating module 'IO_Controller_TX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(176,1-185,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(54,1-509,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/PLL_12_24_100.v(8,1-108,10) (VERI-9000) elaborating module 'PLL_12_24_100_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/ipexpress/pll_pix2byte_RGB888_2lane.v(8,1-104,10) (VERI-9000) elaborating module 'pll_pix2byte_RGB888_2lane_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/byte_packetizer.v(49,1-181,10) (VERI-9000) elaborating module 'BYTE_PACKETIZER_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/lp_hs_dly_ctrl.v(48,1-172,10) (VERI-9000) elaborating module 'LP_HS_DELAY_CNTRL_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Commando_Inicial.v(1,1-165,10) (VERI-9000) elaborating module 'Commando_Inicial_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Serial_Protocol.v(1,1-76,10) (VERI-9000) elaborating module 'Serial_Protocol_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Serial_Protocol.v(1,1-76,10) (VERI-9000) elaborating module 'Serial_Protocol_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/DataFlow_Switch.v(1,1-118,10) (VERI-9000) elaborating module 'DataFlow_Switch_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(51,1-172,10) (VERI-9000) elaborating module 'DPHY_TX_INST_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_rom.v(48,1-444,10) (VERI-9000) elaborating module 'DCS_ROM_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dcs_encoder.v(48,1-127,10) (VERI-9000) elaborating module 'DCS_Encoder_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/colorbar_gen.v(52,1-117,10) (VERI-9000) elaborating module 'colorbar_gen_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1696,1-1752,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_2'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_3'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_4'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_5'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_6'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_7'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_8'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/project/xo3l/verilog/Mux_mod.v(1,1-26,10) (VERI-9000) elaborating module 'Mux_mod_uniq_9'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/xo3l/oddrx4.v(8,1-192,10) (VERI-9000) elaborating module 'oDDRx4_uniq_1'
INFO - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/io_controller_tx.v(49,1-129,10) (VERI-9000) elaborating module 'IO_Controller_TX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1051,1-1060,10) (VERI-9000) elaborating module 'ROM16X1A_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(176,1-185,10) (VERI-9000) elaborating module 'FD1P3BX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1608,1-1613,10) (VERI-9000) elaborating module 'ODDRX4B_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(210,20-210,22) (VERI-1330) actual bit length 32 differs from formal bit length 2 for port 'VC'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(220,20-220,24) (VERI-1330) actual bit length 32 differs from formal bit length 1 for port 'EoTp'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(300,20-300,26) (VERI-1330) actual bit length 2 differs from formal bit length 1 for port 'lpclk_out_a'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/top.v(367,29-367,41) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lpclk_out'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(131,162-131,198) (VERI-1330) actual bit length 18 differs from formal bit length 32 for port 'dataout'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(163,21-163,28) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lp2_out'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(164,21-164,28) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lp3_out'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(168,20-168,26) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lp2_in'
WARNING - C:/Users/Miguel Estrada/Documents/GitHub/source/verilog/dphy_tx_inst.v(169,20-169,26) (VERI-1330) actual bit length 1 differs from formal bit length 2 for port 'lp3_in'
Done: design load finished with (0) errors, and (27) warnings

</PRE></BODY></HTML>