Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 18 02:47:59 2019
| Host         : DESKTOP-7NQ195N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bootstrap_timing_summary_routed.rpt -pb bootstrap_timing_summary_routed.pb -rpx bootstrap_timing_summary_routed.rpx -warn_on_violation
| Design       : bootstrap
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.211        0.000                      0                  895        0.103        0.000                      0                  895        4.500        0.000                       0                   424  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.211        0.000                      0                  895        0.103        0.000                      0                  895        4.500        0.000                       0                   424  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 1.590ns (19.874%)  route 6.411ns (80.126%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 r  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 r  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 r  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 r  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.146    13.303 r  ctrl/Example/DELAY_COMP/current_state[64]_i_1/O
                         net (fo=5, routed)           0.632    13.935    ctrl/Example/DELAY_COMP_n_3
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[53]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X6Y4           FDSE (Setup_fdse_C_S)       -0.728    15.146    ctrl/Example/current_state_reg[53]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 1.590ns (19.874%)  route 6.411ns (80.126%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 r  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 r  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 r  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 r  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.146    13.303 r  ctrl/Example/DELAY_COMP/current_state[64]_i_1/O
                         net (fo=5, routed)           0.632    13.935    ctrl/Example/DELAY_COMP_n_3
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[62]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X6Y4           FDSE (Setup_fdse_C_S)       -0.728    15.146    ctrl/Example/current_state_reg[62]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 1.590ns (19.874%)  route 6.411ns (80.126%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 r  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 r  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 r  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 r  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.146    13.303 r  ctrl/Example/DELAY_COMP/current_state[64]_i_1/O
                         net (fo=5, routed)           0.632    13.935    ctrl/Example/DELAY_COMP_n_3
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X6Y4           FDSE                                         r  ctrl/Example/current_state_reg[64]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X6Y4           FDSE (Setup_fdse_C_S)       -0.728    15.146    ctrl/Example/current_state_reg[64]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.590ns (20.223%)  route 6.272ns (79.777%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 r  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 r  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 r  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 r  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.146    13.303 r  ctrl/Example/DELAY_COMP/current_state[64]_i_1/O
                         net (fo=5, routed)           0.494    13.797    ctrl/Example/DELAY_COMP_n_3
    SLICE_X6Y3           FDSE                                         r  ctrl/Example/current_state_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X6Y3           FDSE                                         r  ctrl/Example/current_state_reg[58]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.728    15.146    ctrl/Example/current_state_reg[58]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.349ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[61]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 1.590ns (20.223%)  route 6.272ns (79.777%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 r  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 r  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 r  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 r  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 r  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 r  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I1_O)        0.146    13.303 r  ctrl/Example/DELAY_COMP/current_state[64]_i_1/O
                         net (fo=5, routed)           0.494    13.797    ctrl/Example/DELAY_COMP_n_3
    SLICE_X6Y3           FDSE                                         r  ctrl/Example/current_state_reg[61]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X6Y3           FDSE                                         r  ctrl/Example/current_state_reg[61]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X6Y3           FDSE (Setup_fdse_C_S)       -0.728    15.146    ctrl/Example/current_state_reg[61]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[92]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 1.568ns (19.880%)  route 6.319ns (80.120%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 f  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 f  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 f  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 f  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 f  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.124    13.281 r  ctrl/Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=5, routed)           0.541    13.822    ctrl/Example/DELAY_COMP_n_2
    SLICE_X7Y4           FDSE                                         r  ctrl/Example/current_state_reg[92]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X7Y4           FDSE                                         r  ctrl/Example/current_state_reg[92]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X7Y4           FDSE (Setup_fdse_C_S)       -0.429    15.445    ctrl/Example/current_state_reg[92]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.568ns (19.898%)  route 6.312ns (80.102%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 f  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 f  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 f  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 f  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 f  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.124    13.281 r  ctrl/Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=5, routed)           0.534    13.815    ctrl/Example/DELAY_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[3]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.445    ctrl/Example/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.568ns (19.898%)  route 6.312ns (80.102%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 f  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 f  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 f  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 f  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 f  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.124    13.281 r  ctrl/Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=5, routed)           0.534    13.815    ctrl/Example/DELAY_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[41]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.445    ctrl/Example/current_state_reg[41]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.568ns (19.898%)  route 6.312ns (80.102%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 f  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 f  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 f  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 f  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 f  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.124    13.281 r  ctrl/Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=5, routed)           0.534    13.815    ctrl/Example/DELAY_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[60]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.445    ctrl/Example/current_state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 ctrl/Example/current_state_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/current_state_reg[85]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.568ns (19.898%)  route 6.312ns (80.102%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 15.447 - 10.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.837     5.935    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  ctrl/Example/current_state_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.419     6.354 f  ctrl/Example/current_state_reg[82]/Q
                         net (fo=24, routed)          1.446     7.800    ctrl/Example/current_state[82]
    SLICE_X11Y8          LUT2 (Prop_lut2_I0_O)        0.327     8.127 f  ctrl/Example/current_state[84]_i_315/O
                         net (fo=2, routed)           0.674     8.801    ctrl/Example/current_state[84]_i_315_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I1_O)        0.326     9.127 f  ctrl/Example/current_state[84]_i_216/O
                         net (fo=1, routed)           0.650     9.778    ctrl/Example/current_state[84]_i_216_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I5_O)        0.124     9.902 f  ctrl/Example/current_state[84]_i_95/O
                         net (fo=1, routed)           0.811    10.712    ctrl/Example/current_state[84]_i_95_n_0
    SLICE_X19Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.836 f  ctrl/Example/current_state[84]_i_34/O
                         net (fo=1, routed)           0.789    11.625    ctrl/Example/current_state[84]_i_34_n_0
    SLICE_X19Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.749 f  ctrl/Example/current_state[84]_i_10__0/O
                         net (fo=64, routed)          1.407    13.157    ctrl/Example/DELAY_COMP/current_state_reg[40]_1
    SLICE_X6Y4           LUT5 (Prop_lut5_I2_O)        0.124    13.281 r  ctrl/Example/DELAY_COMP/current_state[92]_i_1/O
                         net (fo=5, routed)           0.534    13.815    ctrl/Example/DELAY_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[85]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    11.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    13.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         1.658    15.447    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  ctrl/Example/current_state_reg[85]/C
                         clock pessimism              0.463    15.910    
                         clock uncertainty           -0.035    15.874    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.445    ctrl/Example/current_state_reg[85]
  -------------------------------------------------------------------
                         required time                         15.445    
                         arrival time                         -13.815    
  -------------------------------------------------------------------
                         slack                                  1.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ctrl/Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  ctrl/Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.202     2.050    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.504%)  route 0.207ns (59.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ctrl/Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  ctrl/Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.207     2.055    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ctrl/Example/temp_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  ctrl/Example/temp_addr_reg[1]/Q
                         net (fo=1, routed)           0.209     2.057    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.524%)  route 0.204ns (55.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X8Y0           FDRE                                         r  ctrl/Example/temp_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.871 r  ctrl/Example/temp_addr_reg[9]/Q
                         net (fo=1, routed)           0.204     2.075    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.622%)  route 0.161ns (53.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X11Y2          FDCE                                         r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.141     1.848 r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.161     2.009    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.490     1.784    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.880    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.585%)  route 0.213ns (62.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ctrl/Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.128     1.835 r  ctrl/Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.213     2.048    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.894    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ctrl/Example/SPI_COMP/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/SPI_COMP/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.621     1.731    ctrl/Example/SPI_COMP/sysclk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  ctrl/Example/SPI_COMP/counter_reg[0]/Q
                         net (fo=5, routed)           0.110     1.982    ctrl/Example/SPI_COMP/counter_reg_n_0_[0]
    SLICE_X4Y15          LUT3 (Prop_lut3_I1_O)        0.048     2.030 r  ctrl/Example/SPI_COMP/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.030    ctrl/Example/SPI_COMP/p_0_in__0[2]
    SLICE_X4Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.888     2.255    ctrl/Example/SPI_COMP/sysclk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[2]/C
                         clock pessimism             -0.511     1.744    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.131     1.875    ctrl/Example/SPI_COMP/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.190%)  route 0.260ns (64.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.597     1.707    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X9Y2           FDRE                                         r  ctrl/Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141     1.848 r  ctrl/Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.260     2.108    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ctrl/Example/SPI_COMP/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/SPI_COMP/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.621     1.731    ctrl/Example/SPI_COMP/sysclk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  ctrl/Example/SPI_COMP/counter_reg[0]/Q
                         net (fo=5, routed)           0.110     1.982    ctrl/Example/SPI_COMP/counter_reg_n_0_[0]
    SLICE_X4Y15          LUT2 (Prop_lut2_I1_O)        0.045     2.027 r  ctrl/Example/SPI_COMP/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.027    ctrl/Example/SPI_COMP/p_0_in__0[1]
    SLICE_X4Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.888     2.255    ctrl/Example/SPI_COMP/sysclk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  ctrl/Example/SPI_COMP/counter_reg[1]/C
                         clock pessimism             -0.511     1.744    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.120     1.864    ctrl/Example/SPI_COMP/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ctrl/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.840%)  route 0.258ns (61.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.596     1.706    ctrl/Example/sysclk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  ctrl/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     1.870 r  ctrl/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.258     2.128    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=423, routed)         0.907     2.274    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.510     1.764    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.947    ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0     ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0     ctrl/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y14    ctrl/Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y14    ctrl/Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y1      ctrl/Example/current_state_reg[49]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y2      ctrl/Example/current_state_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y2      ctrl/Example/current_state_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y3      ctrl/Example/current_state_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y1      ctrl/Example/current_state_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y1      ctrl/Example/current_state_reg[49]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y2      ctrl/Example/current_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2      ctrl/Example/current_state_reg[50]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y1      ctrl/Example/current_state_reg[52]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y4      ctrl/Example/current_state_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y3     ctrl/Example/current_state_reg[56]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5     ctrl/Example/current_state_reg[57]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y5     ctrl/Example/current_state_reg[59]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2      ctrl/Example/current_state_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y4     ctrl/Example/current_state_reg[66]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y21     ctrl/Init/SPI_COMP/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y21     ctrl/Init/SPI_COMP/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y21     ctrl/Init/SPI_COMP/FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y32    ctrl/Init/current_state_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y32    ctrl/Init/current_state_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y17    ctrl/Example/DELAY_COMP/ms_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y32    ctrl/Init/current_state_reg[41]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y32    ctrl/Init/current_state_reg[43]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y32    ctrl/Init/current_state_reg[45]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y32    ctrl/Init/current_state_reg[4]/C



