{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619072313557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072313579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:18:33 2021 " "Processing started: Thu Apr 22 15:18:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072313579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072313579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ver2 -c simple_ver2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072313580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619072315528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619072315529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ver2 " "Found entity 1: simple_ver2" {  } { { "simple_ver2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335752 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(143) " "Verilog HDL information at alu.v(143): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/alu.v" 143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619072335774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file p1_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 p1_fetch " "Found entity 1: p1_fetch" {  } { { "p1_fetch.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file p2_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 p2_decode " "Found entity 1: p2_decode" {  } { { "p2_decode.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p2_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_exec.v 1 1 " "Found 1 design units, including 1 entities, in source file p3_exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 p3_exec " "Found entity 1: p3_exec" {  } { { "p3_exec.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_mem_access.v 1 1 " "Found 1 design units, including 1 entities, in source file p4_mem_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4_mem_access " "Found entity 1: p4_mem_access" {  } { { "p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p4_mem_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5_write_back.v 1 1 " "Found 1 design units, including 1 entities, in source file p5_write_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 p5_write_back " "Found entity 1: p5_write_back" {  } { { "p5_write_back.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p5_write_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_memory " "Found entity 1: main_memory" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_16bit " "Found entity 1: mux2_16bit" {  } { { "mux2_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux2_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_16bit " "Found entity 1: mux4_16bit" {  } { { "mux4_16bit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux4_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072335981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072335981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit " "Found entity 1: mux4_1bit" {  } { { "mux4_1bit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux4_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_3bit " "Found entity 1: mux2_3bit" {  } { { "mux2_3bit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux2_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_4bit " "Found entity 1: mux4_4bit" {  } { { "mux4_4bit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux4_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336123 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "p1_fetch_p4_mem_access.v(57) " "Verilog HDL Module Instantiation warning at p1_fetch_p4_mem_access.v(57): ignored dangling comma in List of Port Connections" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1619072336147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_fetch_p4_mem_access.v 1 1 " "Found 1 design units, including 1 entities, in source file p1_fetch_p4_mem_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 p1_fetch_p4_mem_access " "Found entity 1: p1_fetch_p4_mem_access" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_ver2.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_ver2.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_ver2 " "Found entity 1: control_unit_ver2" {  } { { "control_unit_ver2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit_ver2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ver2 " "Elaborating entity \"simple_ver2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619072336435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "simple_ver2.v" "control" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(44) " "Verilog HDL assignment warning at control_unit.v(44): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619072336458 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(49) " "Verilog HDL assignment warning at control_unit.v(49): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619072336458 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(54) " "Verilog HDL assignment warning at control_unit.v(54): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619072336458 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 control_unit.v(64) " "Verilog HDL assignment warning at control_unit.v(64): truncated value with size 32 to match size of target (3)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619072336458 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(219) " "Verilog HDL Case Statement warning at control_unit.v(219): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 219 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619072336458 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_a control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_alu_src_a\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu_src_b control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_alu_src_b\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_branch control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_reg_write_address control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_reg_write_address\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_mdr control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_res control_unit.v(96) " "Verilog HDL Always Construct warning at control_unit.v(96): inferring latch(es) for variable \"op_res\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res\[0\] control_unit.v(170) " "Inferred latch for \"op_res\[0\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_res\[1\] control_unit.v(170) " "Inferred latch for \"op_res\[1\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_mdr control_unit.v(170) " "Inferred latch for \"op_mdr\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write_address control_unit.v(170) " "Inferred latch for \"op_reg_write_address\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_reg_write control_unit.v(170) " "Inferred latch for \"op_reg_write\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_branch control_unit.v(170) " "Inferred latch for \"op_branch\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] control_unit.v(170) " "Inferred latch for \"op_alu\[0\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336461 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] control_unit.v(170) " "Inferred latch for \"op_alu\[1\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] control_unit.v(170) " "Inferred latch for \"op_alu\[2\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[3\] control_unit.v(170) " "Inferred latch for \"op_alu\[3\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[0\] control_unit.v(170) " "Inferred latch for \"op_alu_src_b\[0\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_b\[1\] control_unit.v(170) " "Inferred latch for \"op_alu_src_b\[1\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[0\] control_unit.v(170) " "Inferred latch for \"op_alu_src_a\[0\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu_src_a\[1\] control_unit.v(170) " "Inferred latch for \"op_alu_src_a\[1\]\" at control_unit.v(170)" {  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336463 "|simple_ver2|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p1_fetch_p4_mem_access p1_fetch_p4_mem_access:fetch_mem_access " "Elaborating entity \"p1_fetch_p4_mem_access\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\"" {  } { { "simple_ver2.v" "fetch_mem_access" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_for_access p1_fetch_p4_mem_access.v(39) " "Verilog HDL or VHDL warning at p1_fetch_p4_mem_access.v(39): object \"address_for_access\" assigned a value but never read" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619072336466 "|simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 p1_fetch_p4_mem_access.v(77) " "Verilog HDL assignment warning at p1_fetch_p4_mem_access.v(77): truncated value with size 32 to match size of target (16)" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619072336474 "|simple_ver2|p1_fetch_p4_mem_access:fetch_mem_access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 p1_fetch_p4_mem_access:fetch_mem_access\|mux2:mem_address_mux " "Elaborating entity \"mux2\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|mux2:mem_address_mux\"" {  } { { "p1_fetch_p4_mem_access.v" "mem_address_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_memory p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory " "Elaborating entity \"main_memory\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\"" {  } { { "p1_fetch_p4_mem_access.v" "memory" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "altsyncram_component" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\"" {  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LD_ST.mif " "Parameter \"init_file\" = \"LD_ST.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619072336788 ""}  } { { "main_memory.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/main_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619072336788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8i1 " "Found entity 1: altsyncram_b8i1" {  } { { "db/altsyncram_b8i1.tdf" "" { Text "C:/Users/momon/le3hw/simple_ver2/db/altsyncram_b8i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619072336972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072336972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8i1 p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated " "Elaborating entity \"altsyncram_b8i1\" for hierarchy \"p1_fetch_p4_mem_access:fetch_mem_access\|main_memory:memory\|altsyncram:altsyncram_component\|altsyncram_b8i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072336972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2_decode p2_decode:decode " "Elaborating entity \"p2_decode\" for hierarchy \"p2_decode:decode\"" {  } { { "simple_ver2.v" "decode" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 p2_decode:decode\|mux2:address_for_write_mux " "Elaborating entity \"mux2\" for hierarchy \"p2_decode:decode\|mux2:address_for_write_mux\"" {  } { { "p2_decode.v" "address_for_write_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p2_decode.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p3_exec p3_exec:exec " "Elaborating entity \"p3_exec\" for hierarchy \"p3_exec:exec\"" {  } { { "simple_ver2.v" "exec" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 p3_exec:exec\|mux4:alu_src_mux_a " "Elaborating entity \"mux4\" for hierarchy \"p3_exec:exec\|mux4:alu_src_mux_a\"" {  } { { "p3_exec.v" "alu_src_mux_a" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu p3_exec:exec\|alu:a " "Elaborating entity \"alu\" for hierarchy \"p3_exec:exec\|alu:a\"" {  } { { "p3_exec.v" "a" { Text "C:/Users/momon/le3hw/simple_ver2/p3_exec.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p5_write_back p5_write_back:write_back " "Elaborating entity \"p5_write_back\" for hierarchy \"p5_write_back:write_back\"" {  } { { "simple_ver2.v" "write_back" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 p5_write_back:write_back\|mux3:data_for_res_mux " "Elaborating entity \"mux3\" for hierarchy \"p5_write_back:write_back\|mux3:data_for_res_mux\"" {  } { { "p5_write_back.v" "data_for_res_mux" { Text "C:/Users/momon/le3hw/simple_ver2/p5_write_back.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072337111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619072338884 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[3\] " "Latch control_unit:control\|op_alu\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338902 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[2\] " "Latch control_unit:control\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338902 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338902 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_a\[0\] " "Latch control_unit:control\|op_alu_src_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_b\[0\] " "Latch control_unit:control\|op_alu_src_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu_src_b\[1\] " "Latch control_unit:control\|op_alu_src_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[0\] " "Latch control_unit:control\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_alu\[1\] " "Latch control_unit:control\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:control\|op_reg_write " "Latch control_unit:control\|op_reg_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Ports D and ENA on the latch are fed by the same signal p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619072338905 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619072338905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619072341181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072343176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619072343564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619072343564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1064 " "Implemented 1064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619072343820 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619072343820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "931 " "Implemented 931 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619072343820 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619072343820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619072343820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619072343872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:19:03 2021 " "Processing ended: Thu Apr 22 15:19:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619072343872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619072343872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619072343872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619072343872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619072346641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072346668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:19:05 2021 " "Processing started: Thu Apr 22 15:19:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072346668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619072346668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619072346668 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1619072347429 ""}
{ "Info" "0" "" "Project  = simple_ver2" {  } {  } 0 0 "Project  = simple_ver2" 0 0 "Fitter" 0 0 1619072347429 ""}
{ "Info" "0" "" "Revision = simple_ver2" {  } {  } 0 0 "Revision = simple_ver2" 0 0 "Fitter" 0 0 1619072347429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619072347643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619072347645 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple_ver2 EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple_ver2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619072347679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619072347823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619072347823 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619072348230 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619072348248 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619072348734 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619072348734 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619072348747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619072348747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619072348747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619072348747 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619072348747 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619072348747 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619072348758 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1619072348829 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "117 117 " "No exact pin location assignment(s) for 117 pins of 117 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619072349471 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1619072349931 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_ver2.sdc " "Synopsys Design Constraints File file not found: 'simple_ver2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619072349944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619072349945 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "control\|op_branch\|combout " "Node \"control\|op_branch\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072349947 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch~1\|datac " "Node \"control\|op_branch~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072349947 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch~1\|combout " "Node \"control\|op_branch~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072349947 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch\|datab " "Node \"control\|op_branch\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072349947 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1619072349947 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619072349947 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619072349947 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619072349958 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619072350049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\] " "Destination node p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[11\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619072350049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[12\] " "Destination node p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[12\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619072350049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\] " "Destination node p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[14\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619072350049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[15\] " "Destination node p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[15\]" {  } { { "p1_fetch_p4_mem_access.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/p1_fetch_p4_mem_access.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619072350049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619072350049 ""}  } { { "simple_ver2.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/simple_ver2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619072350049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:control\|op_alu\[3\]~1  " "Automatically promoted node control_unit:control\|op_alu\[3\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619072350049 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 170 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 0 { 0 ""} 0 1147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619072350049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619072350457 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619072350473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619072350473 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619072350476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619072350479 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1619072350479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1619072350479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619072350479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619072350488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1619072350488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619072350488 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "116 unused 2.5V 1 115 0 " "Number of I/O pins in group: 116 (unused VREF, 2.5V VCCIO, 1 input, 115 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619072350488 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619072350488 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619072350488 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619072350505 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619072350505 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619072350505 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619072350698 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619072350712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619072352155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619072352474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619072352520 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619072364430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619072364430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619072365149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y22 X33_Y32 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32" {  } { { "loc" "" { Generic "C:/Users/momon/le3hw/simple_ver2/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y22 to location X33_Y32"} { { 12 { 0 ""} 22 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619072368193 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619072368193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619072372725 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619072372725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619072372731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.47 " "Total time spent on timing analysis during the Fitter is 2.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619072373037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619072373061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619072373558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619072373558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619072374262 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619072375321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.fit.smsg " "Generated suppressed messages file C:/Users/momon/le3hw/simple_ver2/output_files/simple_ver2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619072376143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5624 " "Peak virtual memory: 5624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619072377369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:19:37 2021 " "Processing ended: Thu Apr 22 15:19:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619072377369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619072377369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619072377369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619072377369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619072379213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072379227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:19:38 2021 " "Processing started: Thu Apr 22 15:19:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072379227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619072379227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619072379227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619072380295 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619072381552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619072381600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619072381962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:19:41 2021 " "Processing ended: Thu Apr 22 15:19:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619072381962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619072381962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619072381962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619072381962 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619072382744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619072384399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072384426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:19:43 2021 " "Processing started: Thu Apr 22 15:19:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072384426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072384426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple_ver2 -c simple_ver2 " "Command: quartus_sta simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072384426 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1619072385237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072385941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072385941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386080 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386543 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple_ver2.sdc " "Synopsys Design Constraints File file not found: 'simple_ver2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386620 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386621 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619072386628 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " "create_clock -period 1.000 -name p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619072386628 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386628 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "control\|op_branch\|combout " "Node \"control\|op_branch\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072386635 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch~1\|datad " "Node \"control\|op_branch~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072386635 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch~1\|combout " "Node \"control\|op_branch~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072386635 ""} { "Warning" "WSTA_SCC_NODE" "control\|op_branch\|datab " "Node \"control\|op_branch\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619072386635 ""}  } { { "control_unit.v" "" { Text "C:/Users/momon/le3hw/simple_ver2/control_unit.v" 17 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386635 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386644 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386645 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1619072386647 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619072386684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1619072386857 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.797 " "Worst-case setup slack is -10.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.797           -1279.374 clock  " "  -10.797           -1279.374 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.334              -6.501 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -1.334              -6.501 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.501 " "Worst-case hold slack is -0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501              -1.201 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -0.501              -1.201 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clock  " "    0.415               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -373.870 clock  " "   -3.000            -373.870 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "    0.408               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072386940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072386940 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619072387192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072387232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072387871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1619072388164 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.395 " "Worst-case setup slack is -9.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.395           -1127.872 clock  " "   -9.395           -1127.872 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -7.027 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -1.324              -7.027 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.326 " "Worst-case hold slack is -0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -0.578 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -0.326              -0.578 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clock  " "    0.342               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -372.406 clock  " "   -3.000            -372.406 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "    0.324               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388243 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1619072388446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388721 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1619072388747 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.952 " "Worst-case setup slack is -4.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.952            -445.753 clock  " "   -4.952            -445.753 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.487 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -0.358              -0.487 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.073 " "Worst-case hold slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.092 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "   -0.073              -0.092 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clock  " "    0.177               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -289.617 clock  " "   -3.000            -289.617 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\]  " "    0.277               0.000 p1_fetch_p4_mem_access:fetch_mem_access\|instruction_register\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619072388837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072388837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072389975 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072389977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619072390244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:19:50 2021 " "Processing ended: Thu Apr 22 15:19:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619072390244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619072390244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619072390244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072390244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1619072392069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072392085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:19:51 2021 " "Processing started: Thu Apr 22 15:19:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072392085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619072392085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_ver2 -c simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619072392085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619072393774 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_7_1200mv_100c_slow.vo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_7_1200mv_100c_slow.vo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072394398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_7_1200mv_-40c_slow.vo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_7_1200mv_-40c_slow.vo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072394703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_min_1200mv_-40c_fast.vo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_min_1200mv_-40c_fast.vo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072395014 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2.vo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2.vo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072395324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_7_1200mv_100c_v_slow.sdo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072395569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_7_1200mv_-40c_v_slow.sdo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072395793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_min_1200mv_-40c_v_fast.sdo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072395983 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_ver2_v.sdo C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/ simulation " "Generated file simple_ver2_v.sdo in folder \"C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619072396177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619072396281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 15:19:56 2021 " "Processing ended: Thu Apr 22 15:19:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619072396281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619072396281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619072396281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619072396281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1619072398523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619072398554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 15:19:57 2021 " "Processing started: Thu Apr 22 15:19:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619072398554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1619072398554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui simple_ver2 simple_ver2 " "Command: quartus_sh -t c:/intelfpga_lite/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui simple_ver2 simple_ver2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1619072398554 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui simple_ver2 simple_ver2 " "Quartus(args): --block_on_gui simple_ver2 simple_ver2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1619072398554 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1619072399350 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1619072399710 ""}
{ "Warning" "0" "" "Warning: File simple_ver2_run_msim_gate_verilog.do already exists - backing up current file as simple_ver2_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File simple_ver2_run_msim_gate_verilog.do already exists - backing up current file as simple_ver2_run_msim_gate_verilog.do.bak11" 0 0 "Shell" 0 0 1619072399969 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_run_msim_gate_verilog.do" {  } { { "C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_run_msim_gate_verilog.do" "0" { Text "C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/momon/le3hw/simple_ver2/simulation/modelsim/simple_ver2_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1619072399973 ""}
