// Seed: 4286667859
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply1 id_3
);
  wire id_5 = 1 == 1;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wire id_7,
    output tri id_8,
    output supply0 id_9,
    output tri0 id_10,
    input supply1 id_11,
    output tri id_12,
    output tri1 id_13,
    input tri0 id_14,
    output wor id_15,
    output supply1 id_16,
    input wire id_17
);
  uwire id_19 = 1;
  module_0 modCall_1 (
      id_17,
      id_3,
      id_1,
      id_5
  );
  assign id_6 = 1;
  wire id_20;
  and primCall (id_9, id_17, id_11, id_3, id_7, id_19, id_1, id_14);
endmodule
