/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [8:0] _06_;
  wire [5:0] _07_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [7:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  reg [6:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_1z;
  assign celloutsig_1_2z = _00_ ? celloutsig_1_1z[1] : in_data[140];
  assign celloutsig_0_8z = celloutsig_0_0z[9] ? in_data[84] : celloutsig_0_1z;
  assign celloutsig_0_11z = celloutsig_0_7z[3] ? in_data[40] : 1'h0;
  assign celloutsig_0_13z = celloutsig_0_6z ? celloutsig_0_2z : celloutsig_0_4z;
  assign celloutsig_0_21z = celloutsig_0_2z ? celloutsig_0_12z : celloutsig_0_0z[10];
  assign celloutsig_0_26z = celloutsig_0_16z ? celloutsig_0_21z : celloutsig_0_19z[7];
  assign celloutsig_0_3z = ~(celloutsig_0_0z[5] & celloutsig_0_2z);
  assign celloutsig_0_45z = ~(celloutsig_0_8z & celloutsig_0_26z);
  assign celloutsig_0_1z = ~(in_data[42] & celloutsig_0_0z[2]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[2] | _01_) & in_data[145]);
  assign celloutsig_0_12z = ~((celloutsig_0_7z[3] | celloutsig_0_10z) & celloutsig_0_7z[1]);
  assign celloutsig_0_17z = ~((celloutsig_0_2z | celloutsig_0_11z) & celloutsig_0_3z);
  assign celloutsig_1_17z = _03_ | ~(_04_);
  assign celloutsig_0_10z = 1'h0 | ~(celloutsig_0_8z);
  assign celloutsig_0_16z = celloutsig_0_7z[3] | ~(celloutsig_0_0z[4]);
  assign celloutsig_0_42z = celloutsig_0_25z ^ celloutsig_0_0z[7];
  reg [8:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 9'h000;
    else _25_ <= in_data[107:99];
  assign { _04_, _01_, _03_, _00_, _06_[4:0] } = _25_;
  reg [5:0] _26_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _26_ <= 6'h00;
    else _26_ <= in_data[9:4];
  assign { _05_, _07_[4], _02_, _07_[2:0] } = _26_;
  assign celloutsig_0_7z = in_data[16:13] & { in_data[8:6], celloutsig_0_2z };
  assign celloutsig_1_4z = { _01_, _03_, _00_, _06_[4], celloutsig_1_3z } / { 1'h1, in_data[190:188], in_data[96] };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_50z = celloutsig_0_19z[10:7] / { 1'h1, celloutsig_0_45z, celloutsig_0_42z, celloutsig_0_2z };
  assign celloutsig_1_1z = { _04_, _01_, _03_, _00_, _06_[4] } / { 1'h1, in_data[136:133] };
  assign celloutsig_0_19z = { celloutsig_0_7z[3:2], celloutsig_0_15z, 1'h0, celloutsig_0_5z } / { 1'h1, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_36z = { in_data[9:8], celloutsig_0_11z } == celloutsig_0_0z[10:8];
  assign celloutsig_0_51z = { celloutsig_0_24z, celloutsig_0_40z, celloutsig_0_17z, celloutsig_0_6z } == { celloutsig_0_34z[2:1], celloutsig_0_50z };
  assign celloutsig_0_22z = { in_data[16:15], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_1z, 1'h0, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_14z } == { celloutsig_0_7z[1:0], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_15z, 1'h0, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_6z = { in_data[9:3], celloutsig_0_3z, celloutsig_0_5z } === celloutsig_0_0z[10:2];
  assign celloutsig_0_2z = { in_data[4:1], celloutsig_0_1z } === celloutsig_0_0z[11:7];
  assign celloutsig_0_31z = ! { celloutsig_0_15z[5:3], celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_20z = ! { in_data[74:71], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_0z, _05_, _07_[4], _02_, _07_[2:0], celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[22:10] % { 1'h1, in_data[90:79] };
  assign celloutsig_0_34z = { celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_14z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_26z } % { 1'h1, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_31z, celloutsig_0_32z };
  assign celloutsig_0_40z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_22z } != { celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_36z };
  assign celloutsig_0_5z = celloutsig_0_0z[12:1] != { celloutsig_0_0z[9:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_8z[4:0], celloutsig_1_17z, celloutsig_1_17z } != { _04_, _01_, _03_, _00_, _06_[4:2] };
  assign celloutsig_0_52z = - { _07_[4], _02_, _07_[2:1], celloutsig_0_7z };
  assign celloutsig_1_6z = - { celloutsig_1_5z[3:1], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_5z = { _01_, _03_, _00_, _06_[4], celloutsig_1_2z } >> { _01_, _03_, _00_, _06_[4:3] };
  assign celloutsig_0_32z = ~((celloutsig_0_16z & celloutsig_0_22z) | _05_);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[5] & celloutsig_1_2z) | celloutsig_1_3z);
  assign celloutsig_0_14z = ~((celloutsig_0_2z & celloutsig_0_8z) | celloutsig_0_5z);
  assign celloutsig_0_25z = ~((celloutsig_0_22z & celloutsig_0_20z) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[160]) celloutsig_1_8z = { celloutsig_1_5z[3], celloutsig_1_5z, celloutsig_1_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_24z = 3'h0;
    else if (!clkin_data[96]) celloutsig_0_24z = { celloutsig_0_0z[2], celloutsig_0_2z, celloutsig_0_4z };
  assign _06_[8:5] = { _04_, _01_, _03_, _00_ };
  assign { _07_[5], _07_[3] } = { _05_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
