/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 14:02:12 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_ARC_2_H__
#define BCHP_MEMC_ARC_2_H__

/***************************************************************************
 *MEMC_ARC_2 - SCB Address Range CHeckers (ARCH) Registers
 ***************************************************************************/
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL              0x01200c00 /* [RW] Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW     0x01200c04 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB 0x01200c08 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH    0x01200c0c /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB 0x01200c10 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_0      0x01200c14 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_1      0x01200c18 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_2      0x01200c1c /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_3      0x01200c20 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_4      0x01200c24 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_5      0x01200c28 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_6      0x01200c2c /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_7      0x01200c30 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_0     0x01200c34 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_1     0x01200c38 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_2     0x01200c3c /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_3     0x01200c40 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_4     0x01200c44 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_5     0x01200c48 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_6     0x01200c4c /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_7     0x01200c50 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR 0x01200c54 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB 0x01200c58 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR 0x01200c5c /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB 0x01200c60 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD 0x01200c64 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR 0x01200c68 /* [RW] ARC_0 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL              0x01200c6c /* [RW] Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW     0x01200c70 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB 0x01200c74 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH    0x01200c78 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB 0x01200c7c /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_0      0x01200c80 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_1      0x01200c84 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_2      0x01200c88 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_3      0x01200c8c /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_4      0x01200c90 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_5      0x01200c94 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_6      0x01200c98 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_7      0x01200c9c /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_0     0x01200ca0 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_1     0x01200ca4 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_2     0x01200ca8 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_3     0x01200cac /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_4     0x01200cb0 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_5     0x01200cb4 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_6     0x01200cb8 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_7     0x01200cbc /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR 0x01200cc0 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB 0x01200cc4 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR 0x01200cc8 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB 0x01200ccc /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD 0x01200cd0 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR 0x01200cd4 /* [RW] ARC_1 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL              0x01200cd8 /* [RW] Mode/Control register for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW     0x01200cdc /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB 0x01200ce0 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH    0x01200ce4 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB 0x01200ce8 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_0      0x01200cec /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_1      0x01200cf0 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_2      0x01200cf4 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_3      0x01200cf8 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_4      0x01200cfc /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_5      0x01200d00 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_6      0x01200d04 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_7      0x01200d08 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_0     0x01200d0c /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_1     0x01200d10 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_2     0x01200d14 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_3     0x01200d18 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_4     0x01200d1c /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_5     0x01200d20 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_6     0x01200d24 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_7     0x01200d28 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR 0x01200d2c /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB 0x01200d30 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR 0x01200d34 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB 0x01200d38 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD 0x01200d3c /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR 0x01200d40 /* [RW] ARC_2 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL              0x01200d44 /* [RW] Mode/Control register for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW     0x01200d48 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB 0x01200d4c /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH    0x01200d50 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB 0x01200d54 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_0      0x01200d58 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_1      0x01200d5c /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_2      0x01200d60 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_3      0x01200d64 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_4      0x01200d68 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_5      0x01200d6c /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_6      0x01200d70 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_7      0x01200d74 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_0     0x01200d78 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_1     0x01200d7c /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_2     0x01200d80 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_3     0x01200d84 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_4     0x01200d88 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_5     0x01200d8c /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_6     0x01200d90 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_7     0x01200d94 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR 0x01200d98 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB 0x01200d9c /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR 0x01200da0 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB 0x01200da4 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD 0x01200da8 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR 0x01200dac /* [RW] ARC_3 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL              0x01200db0 /* [RW] Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW     0x01200db4 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB 0x01200db8 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH    0x01200dbc /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB 0x01200dc0 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_0      0x01200dc4 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_1      0x01200dc8 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_2      0x01200dcc /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_3      0x01200dd0 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_4      0x01200dd4 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_5      0x01200dd8 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_6      0x01200ddc /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_7      0x01200de0 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_0     0x01200de4 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_1     0x01200de8 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_2     0x01200dec /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_3     0x01200df0 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_4     0x01200df4 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_5     0x01200df8 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_6     0x01200dfc /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_7     0x01200e00 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR 0x01200e04 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB 0x01200e08 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR 0x01200e0c /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB 0x01200e10 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD 0x01200e14 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR 0x01200e18 /* [RW] ARC_4 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL              0x01200e1c /* [RW] Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW     0x01200e20 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB 0x01200e24 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH    0x01200e28 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB 0x01200e2c /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_0      0x01200e30 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_1      0x01200e34 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_2      0x01200e38 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_3      0x01200e3c /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_4      0x01200e40 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_5      0x01200e44 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_6      0x01200e48 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_7      0x01200e4c /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_0     0x01200e50 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_1     0x01200e54 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_2     0x01200e58 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_3     0x01200e5c /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_4     0x01200e60 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_5     0x01200e64 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_6     0x01200e68 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_7     0x01200e6c /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR 0x01200e70 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB 0x01200e74 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR 0x01200e78 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB 0x01200e7c /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD 0x01200e80 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR 0x01200e84 /* [RW] ARC_5 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL              0x01200e88 /* [RW] Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW     0x01200e8c /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB 0x01200e90 /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH    0x01200e94 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB 0x01200e98 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_0      0x01200e9c /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_1      0x01200ea0 /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_2      0x01200ea4 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_3      0x01200ea8 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_4      0x01200eac /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_5      0x01200eb0 /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_6      0x01200eb4 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_7      0x01200eb8 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_0     0x01200ebc /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_1     0x01200ec0 /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_2     0x01200ec4 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_3     0x01200ec8 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_4     0x01200ecc /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_5     0x01200ed0 /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_6     0x01200ed4 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_7     0x01200ed8 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR 0x01200edc /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB 0x01200ee0 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR 0x01200ee4 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB 0x01200ee8 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD 0x01200eec /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR 0x01200ef0 /* [RW] ARC_6 violation info write clear register */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL              0x01200ef4 /* [RW] Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW     0x01200ef8 /* [RW] Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB 0x01200efc /* [RW] Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH    0x01200f00 /* [RW] Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB 0x01200f04 /* [RW] Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_0      0x01200f08 /* [RW] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_1      0x01200f0c /* [RW] Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_2      0x01200f10 /* [RW] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_3      0x01200f14 /* [RW] Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_4      0x01200f18 /* [RW] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_5      0x01200f1c /* [RW] Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_6      0x01200f20 /* [RW] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_7      0x01200f24 /* [RW] Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_0     0x01200f28 /* [RW] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_1     0x01200f2c /* [RW] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_2     0x01200f30 /* [RW] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_3     0x01200f34 /* [RW] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_4     0x01200f38 /* [RW] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_5     0x01200f3c /* [RW] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_6     0x01200f40 /* [RW] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_7     0x01200f44 /* [RW] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR 0x01200f48 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB 0x01200f4c /* [RO] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR 0x01200f50 /* [RO] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB 0x01200f54 /* [RO] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD 0x01200f58 /* [RO] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR 0x01200f5c /* [RW] ARC_7 violation info write clear register */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR 0x01200f60 /* [RO] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB 0x01200f64 /* [RO] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR 0x01200f68 /* [RO] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB 0x01200f6c /* [RO] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD 0x01200f70 /* [RO] Violating SCB client-ID & Command Type for Address Aliasing Checker */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR 0x01200f74 /* [WO] ALIAS violation info write clear register */

/***************************************************************************
 *ARC_0_CNTRL - Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_0_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_0_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_0_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_0_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_0_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_0_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-0.
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_0_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CLEAR - ARC_0 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_0_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_CNTRL - Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_1_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_1_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_1_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_1_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_1_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_1_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_1_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CLEAR - ARC_1 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_1_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_CNTRL - Mode/Control register for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_2_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_2_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_2_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_2_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_2_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_2_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_2_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_2_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CLEAR - ARC_2 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_2_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_CNTRL - Mode/Control register for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_3_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_3_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_3_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_3_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_3_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_3_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_3_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_3_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CLEAR - ARC_3 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_3_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_CNTRL - Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_4_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_4_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_4_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_4_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_4_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_4_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_4_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CLEAR - ARC_4 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_4_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_CNTRL - Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_5_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_5_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_5_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_5_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_5_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_5_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_5_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CLEAR - ARC_5 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_5_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_CNTRL - Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_6_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_6_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_6_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_6_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_6_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_6_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_6_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CLEAR - ARC_6 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_6_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_CNTRL - Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_CNTRL :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_reserved0_SHIFT                5

/* MEMC_ARC_2 :: ARC_7_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_2 :: ARC_7_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_2 :: ARC_7_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_2 :: ARC_7_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_2 :: ARC_7_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_2_ARC_7_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW - Least significant 32 bits of Lower Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW_MSB - Most significant 5 bits of Lower Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_LOW_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB_reserved0_MASK    0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB_reserved0_SHIFT   5

/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_LOW_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_MASK      0x0000001f
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_LOW_MSB_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH - Least significant 32 bits of Higher Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH_MSB - Most significant 5 bits of Higher Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_HIGH_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB_reserved0_MASK   0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB_reserved0_SHIFT  5

/* MEMC_ARC_2 :: ARC_7_ADRS_RANGE_HIGH_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_MASK     0x0000001f
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_ADRS_RANGE_HIGH_MSB_ADDRESS_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_2_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CLEAR - ARC_7 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ARC_7_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CLEAR - ALIAS violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_2 :: ALIAS_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_2_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_ARC_2_H__ */

/* End of File */
