sort 001500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 001500  reads  ( 0.000000, 0.000000) from SRAM000[0] (ix0)
sort 001500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 001500  reads  ( 0.000000, 0.000000) from SRAM001[0] (ix1)
sort 001500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 001500  reads  ( 1.000000, 0.000000) from SRAM000[0] (ix0)
sort 001500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 001500  reads  ( 0.000000, 0.000000) from SRAM001[0] (ix1)
sort 002500 twiddle s0/dp0:  1.000   --               top_fft  2500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 002500 mem2r dp2 <- SRAM002     -- DBG2-ix2 FINAL 002500  reads  ( 0.000000, 0.000000) from SRAM002[0] (ix2)
sort 002500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 002500  reads  ( 0.000000, 0.000000) from SRAM003[0] (ix3)
sort 002500 mem2r dp2 <- SRAM002     -- DBG2-ix2 FINAL 002500  reads  ( 1.000000, 0.000000) from SRAM002[0] (ix2)
sort 002500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 002500  reads  ( 0.000000, 0.000000) from SRAM003[0] (ix3)
sort 003500 twiddle s0/dp2:  1.000   --               top_fft  3500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 003500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 003500  reads  ( 0.000000, 0.000000) from SRAM000[1] (ix5)
sort 003500 mem2r dp4 <- SRAM001     -- DBG2-ix4 FINAL 003500  reads  ( 0.000000, 0.000000) from SRAM001[1] (ix4)
sort 003500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 003500  reads  ( 0.000000, 0.000000) from SRAM000[1] (ix5)
sort 003500 mem2r dp4 <- SRAM001     -- DBG2-ix4 FINAL 003500  reads  ( 1.000000, 0.000000) from SRAM001[1] (ix4)
sort 004500 twiddle s0/dp4:  1.000   --               top_fft  4500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 004500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 004500  reads  ( 0.000000, 0.000000) from SRAM002[1] (ix7)
sort 004500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 004500  reads  ( 0.000000, 0.000000) from SRAM003[1] (ix6)
sort 004500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 004500  reads  ( 0.000000, 0.000000) from SRAM002[1] (ix7)
sort 004500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 004500  reads  ( 1.000000, 0.000000) from SRAM003[1] (ix6)
sort 005500 twiddle s0/dp6:  1.000   --               top_fft  5500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 005500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 005500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM000[0] (ix0)
sort 005500 mem2r dp2 <- SRAM002     -- DBG2-ix2 FINAL 005500 BFLY0_op1 reads  ( 1.000000, 0.000000) from SRAM002[0] (ix2)
sort 005500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 005500 BFLY0_op1 reads  ( 1.000000, 0.000000) from SRAM000[0] (ix0)
sort 006500 twiddle s1/dp0:  1.000   --               top_fft  6500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 006500 mem2r dp4 <- SRAM001     -- DBG2-ix4 FINAL 006500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM001[1] (ix4)
sort 006500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 006500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM003[1] (ix6)
sort 006500 mem2r dp4 <- SRAM001     -- DBG2-ix4 FINAL 006500 BFLY0_op1 reads  ( 1.000000, 0.000000) from SRAM001[1] (ix4)
sort 006500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 006500 BFLY0_op1 reads  ( 1.000000, 0.000000) from SRAM003[1] (ix6)
sort 007500 twiddle s1/dp4:  1.000   --               top_fft  7500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 007500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 007500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM000[1] (ix5)
sort 007500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 007500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM002[1] (ix7)
sort 007500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 007500 BFLY0_op2 reads  ( 1.000000, 0.000000) from SRAM000[1] (ix5)
sort 007500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 007500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM002[1] (ix7)
sort 008500 twiddle s1/dp5:  0.000   --               top_fft  8500: BFLY0_twiddle_cos = 248d3132 ( 0.000000)

sort 008500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 008500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM001[0] (ix1)
sort 008500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 008500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM003[0] (ix3)
sort 008500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 008500 BFLY0_op2 reads  ( 1.000000, 0.000000) from SRAM001[0] (ix1)
sort 008500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 008500 BFLY0_op2 reads  ( 1.000000, 0.000000) from SRAM003[0] (ix3)
sort 009500 twiddle s1/dp1:  0.000   --               top_fft  9500: BFLY0_twiddle_cos = 248d3132 ( 0.000000)

sort 009500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 009500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM000[0] (ix0)
sort 009500 mem2r dp4 <- SRAM001     -- DBG2-ix4 FINAL 009500 BFLY0_op1 reads  ( 2.000000, 0.000000) from SRAM001[1] (ix4)
sort 009500 mem2r dp0 <- SRAM000     -- DBG2-ix0 FINAL 009500 BFLY0_op1 reads  ( 2.000000, 0.000000) from SRAM000[0] (ix0)
sort 010500 twiddle s2/dp0:  1.000   --               top_fft 10500: BFLY0_twiddle_cos = 3f800000 ( 1.000000)

sort 010500 mem2r dp2 <- SRAM002     -- DBG2-ix2 FINAL 010500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM002[0] (ix2)
sort 010500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 010500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM003[1] (ix6)
sort 010500 mem2r dp2 <- SRAM002     -- DBG2-ix2 FINAL 010500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM002[0] (ix2)
sort 010500 mem2r dp6 <- SRAM003     -- DBG2-ix6 FINAL 010500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM003[1] (ix6)
sort 011500 twiddle s2/dp2:  0.000   --               top_fft 11500: BFLY0_twiddle_cos = 248d3132 ( 0.000000)

sort 011500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 011500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM000[1] (ix5)
sort 011500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 011500 BFLY0_op1 reads  ( 0.000000, 0.000000) from SRAM001[0] (ix1)
sort 011500 mem2r dp5 <- SRAM000     -- DBG2-ix5 FINAL 011500 BFLY0_op1 reads  ( 1.000000,-1.000000) from SRAM000[1] (ix5)
sort 011500 mem2r dp1 <- SRAM001     -- DBG2-ix1 FINAL 011500 BFLY0_op1 reads  ( 1.000000, 0.000000) from SRAM001[0] (ix1)
sort 012500 twiddle s2/dp1:  0.707   --               top_fft 12500: BFLY0_twiddle_cos = 3f3504f3 ( 0.707107)

sort 012500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 012500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM002[1] (ix7)
sort 012500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 012500 BFLY0_op2 reads  ( 0.000000, 0.000000) from SRAM003[0] (ix3)
sort 012500 mem2r dp7 <- SRAM002     -- DBG2-ix7 FINAL 012500 BFLY0_op2 reads  ( 1.000000, 1.000000) from SRAM002[1] (ix7)
sort 012500 mem2r dp3 <- SRAM003     -- DBG2-ix3 FINAL 012500 BFLY0_op2 reads  ( 1.000000, 1.000000) from SRAM003[0] (ix3)
sort 013500 twiddle s2/dp3: -0.707   --               top_fft 13500: BFLY0_twiddle_cos = bf3504f3 (-0.707107)

