version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/convertable_fifo_controller/in_data
/convertable_fifo_controller/in_ctrl
/convertable_fifo_controller/in_wr
/convertable_fifo_controller/in_rdy
/convertable_fifo_controller/out_data
/convertable_fifo_controller/out_ctrl
/convertable_fifo_controller/out_wr
/convertable_fifo_controller/out_rdy
/convertable_fifo_controller/reset
/convertable_fifo_controller/clk
/convertable_fifo_controller/hold
/convertable_fifo_controller/cpu_ctrl
/convertable_fifo_controller/cpu_cmd
/convertable_fifo_controller/cpu_addr_in
/convertable_fifo_controller/cpu_din
/convertable_fifo_controller/cpu_wen
/convertable_fifo_controller/cpu_dout
/convertable_fifo_controller/cpu_addr
/convertable_fifo_controller/implSig1
/convertable_fifo_controller/implSig2
/convertable_fifo_controller/implSig3
/convertable_fifo_controller/implSig4
/convertable_fifo_controller/implSig5
/convertable_fifo_controller/implSig6
/convertable_fifo_controller/implSig7
/convertable_fifo_controller/implSig8
/convertable_fifo_controller/DATA_WIDTH
/convertable_fifo_controller/CTRL_WIDTH
/convertable_fifo_controller/START
/convertable_fifo_controller/HEADER
/convertable_fifo_controller/PAYLOAD
/convertable_fifo_controller/HOLD
/convertable_fifo_controller/state
/convertable_fifo_controller/state_next
/convertable_fifo_controller/in_pkt_body
/convertable_fifo_controller/in_pkt_body_next
/convertable_fifo_controller/end_of_pkt
/convertable_fifo_controller/end_of_pkt_next
/convertable_fifo_controller/begin_pkt
/convertable_fifo_controller/begin_pkt_next
/convertable_fifo_controller/header_counter
/convertable_fifo_controller/header_counter_next
/convertable_fifo_controller/div_clk
/convertable_fifo_controller/fifo_wren
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
/convertable_fifo_controller/in_data
2
0
/convertable_fifo_controller/in_ctrl
2
0
/convertable_fifo_controller/in_wr
2
0
/convertable_fifo_controller/in_rdy
2
0
/convertable_fifo_controller/out_data
2
0
/convertable_fifo_controller/out_ctrl
2
0
/convertable_fifo_controller/out_wr
2
0
/convertable_fifo_controller/out_rdy
2
0
/convertable_fifo_controller/reset
2
0
/convertable_fifo_controller/clk
2
0
/convertable_fifo_controller/hold
2
0
/convertable_fifo_controller/cpu_ctrl
2
0
/convertable_fifo_controller/cpu_cmd
2
0
/convertable_fifo_controller/cpu_addr_in
2
0
/convertable_fifo_controller/cpu_din
2
0
/convertable_fifo_controller/cpu_wen
2
0
/convertable_fifo_controller/cpu_dout
2
0
/convertable_fifo_controller/cpu_addr
2
0
/convertable_fifo_controller/implSig1
2
0
/convertable_fifo_controller/implSig2
2
0
/convertable_fifo_controller/implSig3
2
0
/convertable_fifo_controller/implSig4
2
0
/convertable_fifo_controller/implSig5
2
0
/convertable_fifo_controller/implSig6
2
0
/convertable_fifo_controller/implSig7
2
0
/convertable_fifo_controller/implSig8
2
0
/convertable_fifo_controller/DATA_WIDTH
2
0
/convertable_fifo_controller/CTRL_WIDTH
2
0
/convertable_fifo_controller/START
2
0
/convertable_fifo_controller/HEADER
2
0
/convertable_fifo_controller/PAYLOAD
2
0
/convertable_fifo_controller/HOLD
2
0
/convertable_fifo_controller/state
2
0
/convertable_fifo_controller/state_next
2
0
/convertable_fifo_controller/in_pkt_body
2
0
/convertable_fifo_controller/in_pkt_body_next
2
0
/convertable_fifo_controller/end_of_pkt
2
0
/convertable_fifo_controller/end_of_pkt_next
2
0
/convertable_fifo_controller/begin_pkt
2
0
/convertable_fifo_controller/begin_pkt_next
2
0
/convertable_fifo_controller/header_counter
2
0
/convertable_fifo_controller/header_counter_next
2
0
/convertable_fifo_controller/div_clk
2
0
/convertable_fifo_controller/fifo_wren
2
0
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
