{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509592659690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509592659694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:17:39 2017 " "Processing started: Wed Nov 01 23:17:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509592659694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592659694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP2_Fall2017 -c DP2_Fall2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592659694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509592660068 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509592660068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "your_alu_mux.v 5 5 " "Found 5 design units, including 5 entities, in source file your_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 your_ALU_mux " "Found entity 1: your_ALU_mux" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "3 half_adder " "Found entity 3: half_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "4 full_adder " "Found entity 4: full_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_8 " "Found entity 5: add_8" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16_1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1_8bits " "Found entity 1: mux16_1_8bits" {  } { { "mux16_1_8bits.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/mux16_1_8bits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file address_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_counter " "Found entity 1: address_counter" {  } { { "address_counter.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/address_counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp2_fall2017.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dp2_fall2017.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DP2_Fall2017 " "Found entity 1: DP2_Fall2017" {  } { { "DP2_Fall2017.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509592669423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592669423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DP2_Fall2017 " "Elaborating entity \"DP2_Fall2017\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509592669471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "your_ALU_mux your_ALU_mux:inst1 " "Elaborating entity \"your_ALU_mux\" for hierarchy \"your_ALU_mux:inst1\"" {  } { { "DP2_Fall2017.bdf" "inst1" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 360 1072 1328 488 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU your_ALU_mux:inst1\|ALU:alu0 " "Elaborating entity \"ALU\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\"" {  } { { "your_ALU_mux.v" "alu0" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(96) " "Verilog HDL assignment warning at your_ALU_mux.v(96): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(98) " "Verilog HDL assignment warning at your_ALU_mux.v(98): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(113) " "Verilog HDL assignment warning at your_ALU_mux.v(113): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(119) " "Verilog HDL assignment warning at your_ALU_mux.v(119): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669499 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(126) " "Verilog HDL assignment warning at your_ALU_mux.v(126): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509592669500 "|DP2_Fall2017|your_ALU_mux:inst1|ALU:alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 your_ALU_mux:inst1\|ALU:alu0\|add_8:addg " "Elaborating entity \"add_8\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\"" {  } { { "your_ALU_mux.v" "addg" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\] " "Elaborating entity \"full_adder\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\"" {  } { { "your_ALU_mux.v" "fa0\[0\]" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0 " "Elaborating entity \"half_adder\" for hierarchy \"your_ALU_mux:inst1\|ALU:alu0\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0\"" {  } { { "your_ALU_mux.v" "g0" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1_8bits your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX " "Elaborating entity \"mux16_1_8bits\" for hierarchy \"your_ALU_mux:inst1\|mux16_1_8bits:MY_MUX\"" {  } { { "your_ALU_mux.v" "MY_MUX" { Text "D:/GitHub/ECE2504/Project02/Quartus/your_ALU_mux.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter address_counter:inst " "Elaborating entity \"address_counter\" for hierarchy \"address_counter:inst\"" {  } { { "DP2_Fall2017.bdf" "inst" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 136 280 592 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom single_port_rom:inst2 " "Elaborating entity \"single_port_rom\" for hierarchy \"single_port_rom:inst2\"" {  } { { "DP2_Fall2017.bdf" "inst2" { Schematic "D:/GitHub/ECE2504/Project02/Quartus/DP2_Fall2017.bdf" { { 136 640 968 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592669550 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 15 single_port_rom.v(29) " "Verilog HDL warning at single_port_rom.v(29): number of words (12) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(21) " "Net \"rom.data_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(21) " "Net \"rom.waddr_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(21) " "Net \"rom.we_a\" at single_port_rom.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1509592669557 "|DP2_Fall2017|single_port_rom:inst2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "single_port_rom:inst2\|rom " "RAM logic \"single_port_rom:inst2\|rom\" is uninferred due to inappropriate RAM size" {  } { { "single_port_rom.v" "rom" { Text "D:/GitHub/ECE2504/Project02/Quartus/single_port_rom.v" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509592669920 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509592669920 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub/ECE2504/Project02/Quartus/db/DP2_Fall2017.ram0_single_port_rom_19d60bdc.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub/ECE2504/Project02/Quartus/db/DP2_Fall2017.ram0_single_port_rom_19d60bdc.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1509592669926 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1509592670217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509592670435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509592671639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509592671639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509592671780 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509592671780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509592671780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509592671780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "652 " "Peak virtual memory: 652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:17:51 2017 " "Processing ended: Wed Nov 01 23:17:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509592671823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509592671823 ""}
