#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 20 15:33:54 2025
# Process ID         : 12116
# Current directory  : C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/vivado.log
# Journal file       : C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip\vivado.jou
# Running On         : DESKTOP-KNM12BH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : 11th Gen Intel(R) Core(TM) i7-1185G7 @ 3.00GHz
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34024 MB
# Swap memory        : 11899 MB
# Total Virtual      : 45923 MB
# Available Virtual  : 6399 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/hls_data.json outdir=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip srcdir=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/misc
INFO: Copied 21 verilog file(s) to C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/verilog
INFO: Copied 18 vhdl file(s) to C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/vhdl
Generating 6 subcores in C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/ip.tmp:
impl/misc/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl
impl/misc/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
impl/misc/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
impl/misc/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl
impl/misc/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/ip.tmp'
INFO: Using COE_DIR=C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/verilog
INFO: Generating master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip via file impl/misc/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip'...
INFO: Done generating master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip via file impl/misc/master_audio_control_dadd_64ns_64ns_64_7_no_dsp_1_ip.tcl
INFO: Generating master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip'...
INFO: Done generating master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip via file impl/misc/master_audio_control_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl
INFO: Generating master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: Done generating master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip via file impl/misc/master_audio_control_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl
INFO: Generating master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/master_audio_control_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating master_audio_control_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_sitodp_32s_64_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_sitodp_32s_64_6_no_dsp_1_ip'...
INFO: Done generating master_audio_control_sitodp_32s_64_6_no_dsp_1_ip via file impl/misc/master_audio_control_sitodp_32s_64_6_no_dsp_1_ip.tcl
INFO: Generating master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip via file impl/misc/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip'...
INFO: Done generating master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip via file impl/misc/master_audio_control_sitofp_32ns_32_6_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/hdl/vhdl/master_audio_control.vhd (master_audio_control)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add axi4stream interface in_r
INFO: Add axi4stream interface out_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add data interface enable_distortion
INFO: Add data interface enable_echo
INFO: Add data interface enable_eq
INFO: Add data interface hard_clip_level
INFO: Add data interface gain_low
INFO: Add data interface gain_mid
INFO: Add data interface gain_high
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/component.xml
INFO: Created IP archive C:/Users/ZachKrueger/Documents/AI/axis_distortion/axis_distortion/hls/impl/ip/xilinx_com_hls_master_audio_control_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Feb 20 15:34:26 2025...
