<dec f='tvm/src/tir/schedule/analysis.h' l='45' type='void tvm::tir::VerifySRefTree(const tvm::tir::ScheduleState &amp; self)'/>
<doc f='tvm/src/tir/schedule/analysis.h' l='40'>/*!
 * \brief Verifies the sref tree state is consistent with the IR
 * \param self The schedule state containing the sref to be verified
 * \throw An exception will be thrown if the sref tree is not valid
 */</doc>
<def f='tvm/src/tir/schedule/analysis/verify.cc' l='143' type='void tvm::tir::VerifySRefTree(const tvm::tir::ScheduleState &amp; self)'/>
<use f='tvm/src/tir/schedule/state.cc' l='1068' u='c' c='_ZN3tvm3tir17ScheduleStateNode7ReplaceERKNS0_8StmtSRefERKNS0_4StmtERKNS_7runtime3MapINS0_5BlockESA_vvEE'/>
<use f='tvm/src/tir/schedule/state.cc' l='1078' u='c' c='_ZNK3tvm3tir17ScheduleStateNode11DebugVerifyEv'/>
