Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Sanchez, C., Gavin, P., Moreau, D., Själander, M., Whalley, D., Larsson-Edefors, P., McKee, S.A.","Redesigning a tagless access buffer to require minimal ISA changes",2016,"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES 2016",,, 2968504,"","",,,10.1145/2968455.2968504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84995576393&doi=10.1145%2f2968455.2968504&partnerID=40&md5=4877cf226eeef8792070b6a038e6427f",Conference Paper,Scopus,2-s2.0-84995576393
"Moreau, D., Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Practical way halting by speculatively accessing halt tags",2016,"Proceedings of the 2016 Design, Automation and Test in Europe Conference and Exhibition, DATE 2016",,, 7459523,"1375","1380",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973650102&partnerID=40&md5=6d166af7bf078ed7d1aeb025d3ed4717",Conference Paper,Scopus,2-s2.0-84973650102
"Chen, Y., Wang, Z., Whalley, D., Lu, L.","Remix: On-demand live randomization",2016,"CODASPY 2016 - Proceedings of the 6th ACM Conference on Data and Application Security and Privacy",,,,"50","61",,8,10.1145/2857705.2857726,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84964878059&doi=10.1145%2f2857705.2857726&partnerID=40&md5=5093b2ff9eb9becadbf41f15cd4634fe",Conference Paper,Scopus,2-s2.0-84964878059
"Davis, B., Baird, R., Gavin, P., Själander, M., Finlayson, I., Rasapour, F., Cook, G., Uh, G.-R., Whalley, D., Tyson, G.","Scheduling instruction effects for a statically pipelined processor",2015,"2015 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES 2015",,, 7324557,"167","176",,,10.1109/CASES.2015.7324557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962257212&doi=10.1109%2fCASES.2015.7324557&partnerID=40&md5=861898a14bb28a9d1247101dc7718015",Conference Paper,Scopus,2-s2.0-84962257212
"Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Improving data access efficiency by using context-aware loads and stores",2015,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2015-June",,,"27","36",,,10.1145/2670529.2754960,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84951932145&doi=10.1145%2f2670529.2754960&partnerID=40&md5=40be822d565d0096c0db42873631ecb3",Conference Paper,Scopus,2-s2.0-84951932145
"Baird, R., Gavin, P., Själander, M., Whalley, D., Uh, G.-R.","Optimizing transfers of control in the static pipeline architecture",2015,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2015-June",,,"7","16",,1,10.1145/2670529.2754952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952044473&doi=10.1145%2f2670529.2754952&partnerID=40&md5=8feb9da415fb833c1ce80ca0265f02a9",Conference Paper,Scopus,2-s2.0-84952044473
"Baird, R., Gavin, P., Själander, M., Whalley, D., Uh, G.-R.","Optimizing transfers of control in the static pipeline architecture",2015,"ACM SIGPLAN Notices","50","5", a1,"1","10",,,10.1145/2670529.2754952,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84950140748&doi=10.1145%2f2670529.2754952&partnerID=40&md5=d3ed59bebba6813e20664d8d40effe11",Conference Paper,Scopus,2-s2.0-84950140748
"Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Reducing set-associative L1 data cache energy by early load data dependence detection (ELD3)",2014,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6800296,"","",,3,10.7873/DATE2014.095,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903827626&doi=10.7873%2fDATE2014.095&partnerID=40&md5=8235bb9fdb83ff65c4bb92771abfbf6b",Conference Paper,Scopus,2-s2.0-84903827626
"Wang, A.-I.A., Tyson, G., Whalley, D., Van Engelen, R., Zhang, Z.","A journey toward obtaining our first NSF S-STEM (scholarship) grant",2014,"SIGCSE 2014 - Proceedings of the 45th ACM Technical Symposium on Computer Science Education",,,,"427","432",,,10.1145/2538862.2538884,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899752910&doi=10.1145%2f2538862.2538884&partnerID=40&md5=a4467ce576c8adede784a57baf97ad96",Conference Paper,Scopus,2-s2.0-84899752910
"Finlayson, I., Davis, B., Gavin, P., Uh, G.-R., Whalley, D., Själander, M., Tyson, G.","Improving processor efficiency by statically pipelining instructions",2013,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"33","43",,4,10.1145/2465554.2465559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890462806&doi=10.1145%2f2465554.2465559&partnerID=40&md5=c93e5477ed936ca686cd06e6b622f25f",Conference Paper,Scopus,2-s2.0-84890462806
"Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Designing a practical Data Filter Cache to improve both energy efficiency and performance",2013,"Transactions on Architecture and Code Optimization","10","4", 54,"","",,6,10.1145/2555289.2555310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892465255&doi=10.1145%2f2555289.2555310&partnerID=40&md5=49ef956568acf975921f508b318cadcc",Article,Scopus,2-s2.0-84892465255
"Gavin, P., Whalley, D., Själander, M.","Reducing instruction fetch energy in multi-issue processors",2013,"Transactions on Architecture and Code Optimization","10","4", 64,"","",,2,10.1145/2555289.2555318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892450605&doi=10.1145%2f2555289.2555318&partnerID=40&md5=9b7ca0d6b311074de9968a3dc944e2f4",Article,Scopus,2-s2.0-84892450605
"Finlayson, I., Davis, B., Gavin, P., Uh, G.-R., Whalley, D., Själander, M., Tyson, G.","Improving processor efficiency by statically pipelining instructions",2013,"ACM SIGPLAN Notices","48","5",,"33","43",,,10.1145/2499369.2465559,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885602107&doi=10.1145%2f2499369.2465559&partnerID=40&md5=a72566c8a5546870824e44bedee09d58",Conference Paper,Scopus,2-s2.0-84885602107
"Bardizbanyan, A., Gavin, P., Whalley, D., Sjalander, M., Larsson-Edefors, P., McKee, S., Stenstrom, P.","Improving data access efficiency by using a tagless access buffer (TAB)",2013,"Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, CGO 2013",,, 6495003,"","",,3,10.1109/CGO.2013.6495003,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876888634&doi=10.1109%2fCGO.2013.6495003&partnerID=40&md5=f8e2149929f560c0152c348c4fff3698",Conference Paper,Scopus,2-s2.0-84876888634
"Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Towards a performance- and energy-efficient data filter cache",2013,"ACM International Conference Proceeding Series",,,,"21","28",,3,10.1145/2443608.2443614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874832857&doi=10.1145%2f2443608.2443614&partnerID=40&md5=8eb5add4a92659ee1c850f3b4bcf3582",Conference Paper,Scopus,2-s2.0-84874832857
"Bardizbanyan, A., Själander, M., Whalley, D., Larsson-Edefors, P.","Speculative tag access for reduced energy dissipation in set-associative L1 data caches",2013,"2013 IEEE 31st International Conference on Computer Design, ICCD 2013",,, 6657057,"302","308",,8,10.1109/ICCD.2013.6657057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892446727&doi=10.1109%2fICCD.2013.6657057&partnerID=40&md5=cba0f728f13ea190358dc1395dbc5bf5",Conference Paper,Scopus,2-s2.0-84892446727
"Gavin, P., Whalley, D., Själander, M.","Reducing Instruction Fetch Energy in Multi-Issue Processors",2013,"ACM Transactions on Architecture and Code Optimization","10","4",,"1","24",,,10.1145/2541228.2555318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025402752&doi=10.1145%2f2541228.2555318&partnerID=40&md5=0372e3401b584549b41ec98058c6a819",Article,Scopus,2-s2.0-85025402752
"Bardizbanyan, A., Larsson-Edefors, P., Själander, M., Whalley, D.","Designing a Practical Data Filter Cache to Improve Both Energy Efficiency and Performance",2013,"ACM Transactions on Architecture and Code Optimization","10","4",,"1","25",,,10.1145/2541228.2555310,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85025409571&doi=10.1145%2f2541228.2555310&partnerID=40&md5=f37772fff09a544dbf248f911d89a986",Article,Scopus,2-s2.0-85025409571
"Chang, D., Hines, S., West, P., Tyson, G., Whalley, D.","Program differentiation",2012,"Journal of Circuits, Systems and Computers","21","2", 1240007,"","",,,10.1142/S0218126612400075,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862192749&doi=10.1142%2fS0218126612400075&partnerID=40&md5=f9bb1fc673d047b20c105913d55d040b",Conference Paper,Scopus,2-s2.0-84862192749
"Finlayson, I., Uh, G.-R., Whalley, D.B., Tyson, G.","An overview of static pipelining",2012,"IEEE Computer Architecture Letters","11","1", 6086519,"17","20",,9,10.1109/L-CA.2011.26,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862533519&doi=10.1109%2fL-CA.2011.26&partnerID=40&md5=18b64efbda655b325fe57f56435cef64",Review,Scopus,2-s2.0-84862533519
"Finlayson, I., Uh, G.-R., Whalley, D., Tyson, G.","Improving low power processor efficiency with static pipelining",2011,"Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT",,, 5936715,"17","24",,7,10.1109/INTERACT.2011.7,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960680398&doi=10.1109%2fINTERACT.2011.7&partnerID=40&md5=64fd27e4608f351cf9e77c90b46816df",Conference Paper,Scopus,2-s2.0-79960680398
"Mohan, S., Mueller, F., Root, M., Hawkins, W., Healy, C., Whalley, D., Vivancos, E.","Parametric timing analysis and its application to dynamic voltage scaling",2010,"Transactions on Embedded Computing Systems","10","2", 25,"","",,9,10.1145/1880050.1880061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751473175&doi=10.1145%2f1880050.1880061&partnerID=40&md5=df46beccec4d8ca5e3a5f119d1b236bb",Conference Paper,Scopus,2-s2.0-78751473175
"Kulkarni, P.A., Jantz, M.R., Whalley, D.B.","Improving both the performance benefits and speed of optimization phase sequence searches",2010,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"95","104",,9,10.1145/1755888.1755903,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954498917&doi=10.1145%2f1755888.1755903&partnerID=40&md5=f5f9c9ee7d4880f62e9093164ff25ce8",Conference Paper,Scopus,2-s2.0-77954498917
"Chang, D., Hines, S., West, P., Tyson, G., Whalley, D.","Program differentiation",2010,"Proceedings - Annual Workshop on Interaction between Compilers and Computer Architectures, INTERACT",,, 1739038,"","",,4,10.1145/1739025.1739038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952190357&doi=10.1145%2f1739025.1739038&partnerID=40&md5=2766f1af5c661cf8f6a21f70ceafed57",Conference Paper,Scopus,2-s2.0-77952190357
"Kulkarni, P.A., Jantz, M.R., Whalley, D.B.","Improving both the performance benefits and speed of optimization phase sequence searches",2010,"ACM SIGPLAN Notices","45","4",,"95","104",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951247506&partnerID=40&md5=b7467fa7f7ac483565b2b7ba24202d77",Article,Scopus,2-s2.0-77951247506
"Hines, S., Peress, Y., Gavin, P., Whalley, D., Tyson, G.","Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)",2009,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"119","128",,2,10.1145/1542452.1542469,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70450263667&doi=10.1145%2f1542452.1542469&partnerID=40&md5=928b665ec8dbdae247529825d761b493",Conference Paper,Scopus,2-s2.0-70450263667
"Hines, S., Peress, Y., Gavin, P., Whalley, D., Tyson, G.","Guaranteeing instruction fetch behavior with a Lookahead Instruction Fetch Engine (LIFE)",2009,"ACM SIGPLAN Notices","44","7",,"119","128",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650799188&partnerID=40&md5=d80199ed0b46d34afa28bb8ff85085e5",Conference Paper,Scopus,2-s2.0-67650799188
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Practical exhaustive optimization phase order exploration and evaluation",2009,"Transactions on Architecture and Code Optimization","6","1", 1,"","",,22,10.1145/1509864.1509865,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67149118904&doi=10.1145%2f1509864.1509865&partnerID=40&md5=9886461b2f8297ef746aa1e8af6288fe",Article,Scopus,2-s2.0-67149118904
"Whalley, D., Tyson, G.","Enhancing the effectiveness of utilizing an instruction register file",2008,"IPDPS Miami 2008 - Proceedings of the 22nd IEEE International Parallel and Distributed Processing Symposium, Program and CD-ROM",,, 4536413,"","",,,10.1109/IPDPS.2008.4536413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51049101691&doi=10.1109%2fIPDPS.2008.4536413&partnerID=40&md5=02a785e41480d0abede9593a4d1bffa1",Conference Paper,Scopus,2-s2.0-51049101691
"Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., Stenström, P.","The worst-case execution-time problem-overview of methods and survey of tools",2008,"Transactions on Embedded Computing Systems","7","3", 36,"","",,754,10.1145/1347375.1347389,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43949126892&doi=10.1145%2f1347375.1347389&partnerID=40&md5=e70adc96b2e03aee5c60b41e6709ad39",Article,Scopus,2-s2.0-43949126892
"Hines, S., Whalley, D., Tyson, G.","Guaranteeing hits to improve the efficiency of a small instruction cache",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408274,"433","444",,22,10.1109/MICRO.2007.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349085705&doi=10.1109%2fMICRO.2007.28&partnerID=40&md5=b9be20e97409e6b9a95875210b86bb5f",Conference Paper,Scopus,2-s2.0-47349085705
"Zimmer, C., Hines, S.R., Kulkarni, P., Tyson, G., Whalley, D.","Facilitating compiler optimizations through the dynamic mapping of alternate register structures",2007,"CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems",,,,"165","169",,,10.1145/1289881.1289912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38849154085&doi=10.1145%2f1289881.1289912&partnerID=40&md5=2127365f1a4685e4489ed7b9d03ead43",Conference Paper,Scopus,2-s2.0-38849154085
"Hiser, J.D., Davidson, J.W., Whalley, D.B.","Fast, accurate design space exploration of embedded systems memory configurations",2007,"Proceedings of the ACM Symposium on Applied Computing",,,,"699","706",,5,10.1145/1244002.1244159,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35248885104&doi=10.1145%2f1244002.1244159&partnerID=40&md5=25640f88408f2ae447a28bea5c2c0c37",Conference Paper,Scopus,2-s2.0-35248885104
"Coffman, J., Healy, C., Mueller, F., Whalley, D.","Generalizing parametric timing analysis",2007,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"152","154",,10,10.1145/1254766.1254795,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547994333&doi=10.1145%2f1254766.1254795&partnerID=40&md5=81cacd2d72986d9a8f507b5b6a83b5c5",Conference Paper,Scopus,2-s2.0-34547994333
"Hines, S., Tyson, G., Whalley, D.","Addressing instruction fetch bottlenecks by using an instruction register file",2007,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"165","174",,2,10.1145/1254766.1254800,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547986977&doi=10.1145%2f1254766.1254800&partnerID=40&md5=5624d9c1855f6fc916cdeacb540e9198",Conference Paper,Scopus,2-s2.0-34547986977
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Evaluating heuristic optimization phase order search algorithms",2007,"International Symposium on Code Generation and Optimization, CGO 2007",,, 4145112,"157","169",,24,10.1109/CGO.2007.9l,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547684388&doi=10.1109%2fCGO.2007.9l&partnerID=40&md5=17f594707d283cc918ed5a1fde04bc06",Conference Paper,Scopus,2-s2.0-34547684388
"Hines, S., Tyson, G., Whalley, D.","Addressing instruction fetch bottlenecks by using an instruction register file",2007,"ACM SIGPLAN Notices","42","7",,"165","174",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650314363&partnerID=40&md5=eace37f259912e6bdbaf4c39f40232a8",Article,Scopus,2-s2.0-67650314363
"Coffman, J., Healy, C., Mueller, F., Whalley, D.","Generalizing parametric timing analysis",2007,"ACM SIGPLAN Notices","42","7",,"152","154",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650311538&partnerID=40&md5=a1eb82091e585496ce5a142d4de66a77",Article,Scopus,2-s2.0-67650311538
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","Exhaustive optimization phase order space exploration",2006,"Proceedings of the CGO 2006 - The 4th International Symposium on Code Generation and Optimization",,, 1611550,"306","318",,27,10.1109/CGO.2006.15,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650734089&doi=10.1109%2fCGO.2006.15&partnerID=40&md5=fc5f209851b3ea64c3f9a6fd904b77ef",Conference Paper,Scopus,2-s2.0-78650734089
"Hines, S., Whalley, D., Tyson, G.","Adapting compilation techniques to enhance the packing of instructions into registers",2006,"CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems",,,,"43","53",,7,10.1145/1176760.1176768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547141715&doi=10.1145%2f1176760.1176768&partnerID=40&md5=9b4124f5038ea6ae05cb7393c7155fbd",Conference Paper,Scopus,2-s2.0-34547141715
"Kleffner, M.D., Jones, D.L., Hiser, J.D., Kulkami, P., Parent, J., Hines, S., Whalley, D., Davidson, J.W., Gallivan, K.","On the use of compilers in DSP laboratory instruction",2006,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",, 1660508,"II977","II980",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33947705660&partnerID=40&md5=4b586899499adfd83de6ff7ae68a6494",Conference Paper,Scopus,2-s2.0-33947705660
"Zhao, W., Kreahling, W., Whalley, D., Healy, C., Mueller, F.","Improving WCET by applying worst-case path optimizations",2006,"Real-Time Systems","34","2",,"129","152",,5,10.1007/s11241-006-8643-4,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746938356&doi=10.1007%2fs11241-006-8643-4&partnerID=40&md5=a9ff0f0b3e829543d8a7efdf497e89b9",Article,Scopus,2-s2.0-33746938356
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","In search of near-optimal optimization phase orderings",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"83","92",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746036048&partnerID=40&md5=5cb34f55b69d8c2ff6df94975971ca4c",Conference Paper,Scopus,2-s2.0-33746036048
"Kreahling, W., Hines, S., Whalley, D., Tyson, G.","Reducing the cost of conditional transfers of control by using comparison specifications",2006,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)","2006",,,"64","71",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746033358&partnerID=40&md5=c58129627f6ffca4a4189da32524b0a2",Conference Paper,Scopus,2-s2.0-33746033358
"Kulkarni, P.A., Whalley, D.B., Tyson, G.S., Davidson, J.W.","In search of near-optimal optimization phase orderings",2006,"ACM SIGPLAN Notices","41","7",,"83","92",,4,10.1145/1159974.1134663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748997699&doi=10.1145%2f1159974.1134663&partnerID=40&md5=591620982b3b3f563f31d157e6f37a6b",Article,Scopus,2-s2.0-33748997699
"Kreahling, W., Hines, S., Whalley, D., Tyson, G.","Reducing the cost of conditional transfers of control by using comparison specifications",2006,"ACM SIGPLAN Notices","41","7",,"64","71",,2,10.1145/1159974.1134661,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749034497&doi=10.1145%2f1159974.1134661&partnerID=40&md5=e1fea5be317d7d299aa78d11356e85ae",Article,Scopus,2-s2.0-33749034497
"Kulkarni, P., Zhao, W., Hines, S., Whalley, D., Yuan, X., van Engelen, R.E., Gallivan, K., Hiser, J., Davidson, J., Cai, B., Bailey, M., Moon, H., Cho, K., Paek, Y.","Vista: VPO Interactive System for Tuning Applications",2006,"ACM Transactions on Embedded Computing Systems","5","4",,"819","863",,7,10.1145/1196636.1196640,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877721016&doi=10.1145%2f1196636.1196640&partnerID=40&md5=5e8238450d6ed3c7f470a8f568dabe9d",Article,Scopus,2-s2.0-84877721016
"Hines, S., Kulkarni, P., Whalley, D., Davidson, J.","Using de-optimization to re-optimize code",2005,"Proceedings of the 5th ACM International Conference on Embedded Software, EMSOFT 2005",,,,"114","123",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-29244435008&partnerID=40&md5=16d939dbe57ab032a4c2d0e148bbdc54",Conference Paper,Scopus,2-s2.0-29244435008
"Whaley, R.C., Whalley, D.B.","Tuning high performance kernels through empirical compilation",2005,"Proceedings of the International Conference on Parallel Processing","2005",, 1488604,"89","98",,20,10.1109/ICPP.2005.77,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745158666&doi=10.1109%2fICPP.2005.77&partnerID=40&md5=b219f5ee9a44a190965c54c769fb3a82",Conference Paper,Scopus,2-s2.0-33745158666
"Hines, S., Tyson, G., Whalley, D.","Reducing instruction fetch cost by packing instructions into register windows",2005,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 1540945,"19","29",,7,10.1109/MICRO.2005.27,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33749403130&doi=10.1109%2fMICRO.2005.27&partnerID=40&md5=92eb01d65ab846a4d8db752bb0d794c7",Conference Paper,Scopus,2-s2.0-33749403130
"Mohan, S., Mueller, F., Hawkins, W., Root, M., Healy, C., Whalley, D.","ParaScale: Exploiting parametric timing analysis for real-time schedulers and dynamic voltage scaling",2005,"Proceedings - Real-Time Systems Symposium",,, 1563111,"","",,16,10.1109/RTSS.2005.33,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879352073&doi=10.1109%2fRTSS.2005.33&partnerID=40&md5=d14eaae87dc06cbb3f00cae9a01d7c8d",Conference Paper,Scopus,2-s2.0-84879352073
"Hines, S., Green, J., Tyson, G., Whalley, D.","Improving program efficiency by packing instructions into registers",2005,"Proceedings - International Symposium on Computer Architecture",,,,"260","271",,30,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27544515856&partnerID=40&md5=6e26db7bcda66cb10d131e2e92fa8c2d",Conference Paper,Scopus,2-s2.0-27544515856
"Mohan, S., Mueller, F., Whalley, D., Healy, C.","Timing analysis for sensor network nodes of the Atmega processor family",2005,"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS",,,,"405","414",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944536861&partnerID=40&md5=f66842d57c9fad85dc653743c510f048",Conference Paper,Scopus,2-s2.0-24944536861
"Zhao, W., Kreahling, W., Whalley, D., Healy, C., Mueller, F.","Improving WCET by optimizing worst-case paths",2005,"Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS",,,,"138","147",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24944465834&partnerID=40&md5=ef1dca5c1bc5e1ae2679079ecbb924b0",Conference Paper,Scopus,2-s2.0-24944465834
"Uh, G.-R., Wang, Y., Whalley, D., Jinturkar, S., Paek, Y., Cao, V., Burns, C.","Compiler transformations for effectively exploiting a zero overhead loop buffer",2005,"Software - Practice and Experience","35","4",,"393","412",,4,10.1002/spe.642,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-15744380219&doi=10.1002%2fspe.642&partnerID=40&md5=b6d03eccb2221c21e6502e912aeead65",Article,Scopus,2-s2.0-15744380219
"Zhao, W., Whalley, D., Healy, C., Mueller, F.","Improving WCET by Applying a WC Code-Positioning Optimization",2005,"ACM Transactions on Architecture and Code Optimization","2","4",,"335","365",,18,10.1145/1113841.1113842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962788391&doi=10.1145%2f1113841.1113842&partnerID=40&md5=1c8a92e7e4eff14a8e95fd402d4bbf14",Article,Scopus,2-s2.0-84962788391
"Kulkarni, P.A., Hines, S.R., Whalley, D.B., Hiser, J.D., Davidson, J.W., Jones, D.L.","Fast and Efficient Searches for Effective Optimization-Phase Sequences",2005,"ACM Transactions on Architecture and Code Optimization","2","2",,"165","198",,25,10.1145/1071604.1071607,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84961971066&doi=10.1145%2f1071604.1071607&partnerID=40&md5=61b25143d46a3cc05aea0f33d92783e8",Article,Scopus,2-s2.0-84961971066
"Kreahling, W.C., Whalley, D., Bailey, M.W., Yuan, X., Uh, G.-R., Van Engelen, R.","Branch elimination by condition merging",2005,"Software - Practice and Experience","35","1",,"51","74",,2,10.1002/spe.627,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-11144321473&doi=10.1002%2fspe.627&partnerID=40&md5=791e6df0ef1451dcd73ad222a9f14b86",Article,Scopus,2-s2.0-11144321473
"Zhao, W., Whalley, D., Healy, C., Mueller, F.","WCET code positioning",2004,"Proceedings - Real-Time Systems Symposium",,,,"81","91",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644484761&partnerID=40&md5=ec9f6db8d2df408d7013f02ca34a565e",Conference Paper,Scopus,2-s2.0-21644484761
"Kreahling, W., Whalley, D., Bailey, M., Yuan, X., Uh, G.-R., Van Engelen, R.","Branch elimination via multi-variable condition merging",2004,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2790",,,"261","270",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35048870674&partnerID=40&md5=a7673a052fcb04f6f21555aeb4db88b0",Article,Scopus,2-s2.0-35048870674
"Zhao, W., Kulkarni, P., Whalley, D., Healy, C., Mueller, F., Uh, G.-R.","Tuning the WCET of embedded applications",2004,"Proceedings - IEEE Real-Time and Embedded Technology and Applications Symposium","10",,,"472","481",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-7744239626&partnerID=40&md5=3155b3594aaf43cf725acc06e4f17b8c",Conference Paper,Scopus,2-s2.0-7744239626
"Van Engelen, R., Whalley, D., Yuan, X.","Automatic validation of code-improving transformations on low-level program representations",2004,"Science of Computer Programming","52","1-3",,"257","280",,2,10.1016/j.scico.2004.03.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042816530&doi=10.1016%2fj.scico.2004.03.008&partnerID=40&md5=8cf8b4917d4ac220690b09d238bf62f4",Article,Scopus,2-s2.0-3042816530
"Kulkarni, P., Hines, S., Hiser, J., Whalley, D., Davidson, J., Jones, D.","Fast searches for effective optimization phase sequences",2004,"ACM SIGPLAN Notices","39","6",,"171","182",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544234211&partnerID=40&md5=77ab3ed344406d0aeeed50a2ef99e0f1",Conference Paper,Scopus,2-s2.0-4544234211
"Cho, J., Paek, Y., Whalley, D.","Fast Memory Bank Assignment for Fixed-Point Digital Signal Processors",2004,"ACM Transactions on Design Automation of Electronic Systems","9","1",,"52","74",,13,10.1145/966137.966140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442335885&doi=10.1145%2f966137.966140&partnerID=40&md5=004f2fec639f682c14d87ca08e765dca",Review,Scopus,2-s2.0-1442335885
"Kulkarni, P., Hines, S., Hiser, J., Whalley, D., Davidson, J., Jones, D.","Fast searches for effective optimization phase sequences",2004,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)","1",,,"171","182",,48,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8344272051&partnerID=40&md5=0d47252bc383257504868c433988db45",Conference Paper,Scopus,2-s2.0-8344272051
"Kulkarni, P., Zhao, W., Moon, H., Cho, K., Whalley, D., Davidson, J., Bailey, M., Paek, Y., Gallivan, K.","Finding effective optimization phase sequences",2003,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"12","23",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242612107&partnerID=40&md5=0c1225a540df89be1ebcd778c1374a6b",Conference Paper,Scopus,2-s2.0-0242612107
"Van Engelen, R., Whalley, D., Yuan, X.","Validation of code-improving transformations for embedded systems",2003,"Proceedings of the ACM Symposium on Applied Computing",,,,"684","691",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0037998934&partnerID=40&md5=2a022761a4e2c0aa5b7c86312838151d",Conference Paper,Scopus,2-s2.0-0037998934
"Kulkarni, P., Zhao, W., Moon, H., Cho, K., Whalley, D., Davidson, J., Bailey, M., Paek, Y., Gallivan, K.","Finding effective optimization phase sequences",2003,"ACM SIGPLAN Notices","38","7",,"12","23",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1442337776&partnerID=40&md5=126f66f2c1d5a75b373824a40f2b0abc",Conference Paper,Scopus,2-s2.0-1442337776
"Cho, J., Paek, Y., Whalley, D.","Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms",2002,"Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems",,,,"130","138",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036977327&partnerID=40&md5=1d68574851a88edee3543adad8cb6039",Conference Paper,Scopus,2-s2.0-0036977327
"Zhao, W., Cai, B., Whalley, D., Bailey, M.W., Van Engelen, R., Yuan, X., Hiser, J.D., Davidson, J.W., Gallivan, K., Jones, D.L.","Vista: A system for interactive code improvement",2002,"Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems",,,,"155","164",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036977872&partnerID=40&md5=40667813466f252916fcb4e9c928e8c1",Conference Paper,Scopus,2-s2.0-0036977872
"Yang, M., Uh, G.-R., Whalley, D.B.","Efficient and effective branch reordering using profile data",2002,"ACM Transactions on Programming Languages and Systems","24","6",,"667","697",,10,10.1145/586088.586091,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038893905&doi=10.1145%2f586088.586091&partnerID=40&md5=e2f1ba4b79e54311f68698e0f2898729",Article,Scopus,2-s2.0-0038893905
"Healy, C.A., Whalley, D.B.","Automatic detection and exploitation of branch constraints for timing analysis",2002,"IEEE Transactions on Software Engineering","28","8",,"763","781",,32,10.1109/TSE.2002.1027799,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036704707&doi=10.1109%2fTSE.2002.1027799&partnerID=40&md5=354f335f1b8ae250de104f38f133d0bd",Article,Scopus,2-s2.0-0036704707
"Mellor-Crummey, J., Whalley, D., Kennedy, K.","Improving memory hierarchy performance for irregular applications using data and computation reorderings",2001,"International Journal of Parallel Programming","29","3",,"217","247",,62,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542601822&partnerID=40&md5=deeb7e8e84dd0b75400b16e9d80ceecd",Article,Scopus,2-s2.0-1542601822
"Mellor-Crummey, J., Fowler, R., Whalley, D.","On providing useful information for analyzing and tuning applications",2001,"Performance Evaluation Review","29","1",,"332","333",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034819952&partnerID=40&md5=5672fe75d8b6e6c14586a4a888e59633",Conference Paper,Scopus,2-s2.0-0034819952
"Vivancos, E., Healy, C., Mueller, F., Whalley, D.","Parametric timing analysis",2001,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","36","8",,"88","93",,43,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17244380810&partnerID=40&md5=546490306e32d73d183baea5332c82ed",Article,Scopus,2-s2.0-17244380810
"Mellor-Crummey, J., Fowler, R., Whalley, D.","Tools for application-oriented performance tuning",2001,"Proceedings of the International Conference on Supercomputing",,,,"154","165",,28,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034818669&partnerID=40&md5=4097f5824a991cd8a6b0b10eed94afe7",Conference Paper,Scopus,2-s2.0-0034818669
"Qasem, A., Whalley, D., Yuan, X., Van Engelen, R.","Using a swap instruction to coalesce loads and stores",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2150",,,"235","240",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937468585&partnerID=40&md5=ebf5b68d3032bf4b24be94396418a012",Article,Scopus,2-s2.0-84937468585
"van Engelen, R., Whalley, D., Yuan, X.","Automatic validation of code-improving transformations",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1985",,,"206","210",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945578605&partnerID=40&md5=c7b70081f4d3c5930d1b13cd5ee84763",Conference Paper,Scopus,2-s2.0-84945578605
"Healy, C., Sjödin, M., Rustagi, V., Whalley, D.","Supporting timing analysis by automatic bounding of loop iterations",2000,"Real-Time Systems","18","2",,"129","156",,85,10.1023/A:1008189014032,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0343341629&doi=10.1023%2fA%3a1008189014032&partnerID=40&md5=694bf011a7ca47423f2d43c6746a3a76",Article,Scopus,2-s2.0-0343341629
"Uh, G.-R., Wang, Y., Whalley, D., Jinturkar, S., Burns, C., Cao, V.","Techniques for effectively exploiting a zero overhead loop buffer",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1781",,,"157","172",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957023483&partnerID=40&md5=fa0a7c86500b9742f87cd8cdab41d918",Conference Paper,Scopus,2-s2.0-84957023483
"Whalley, D.","Timing constraint specification and analysis LO KO",1999,"Software - Practice and Experience","29","1",,"77","98",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032794382&partnerID=40&md5=64863055dc05ebc0bc0440e74980d02c",Article,Scopus,2-s2.0-0032794382
"Healy, C.A., Arnold, R.D., Mueller, F., Whalley, D.B., Harmon, M.G.","Bounding pipeline and instruction cache performance",1999,"IEEE Transactions on Computers","48","1",,"53","70",,121,10.1109/12.743411,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032713797&doi=10.1109%2f12.743411&partnerID=40&md5=70939bfbf173707c72d578a56581d690",Article,Scopus,2-s2.0-0032713797
"White, R.T., Mueller, F., Healy, C., Whalley, D., Harmon, M.","Timing analysis for data and wrap-around fill caches",1999,"Real-Time Systems","17","2",,"209","233",,34,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033327137&partnerID=40&md5=4ea969617ea818856435c2d1705e4c47",Article,Scopus,2-s2.0-0033327137
"Uh, G.-R., Wang, Y., Whalley, D., Jinturkar, S., Burns, C., Cao, V.","Effective exploitation of a zero overhead loop buffer",1999,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","34","7",,"10","19",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-17144431957&partnerID=40&md5=d15da96734d887d9a6891e19d7578720",Article,Scopus,2-s2.0-17144431957
"Uh, G.-R., Whalley, D.B.","Effectively exploiting indirect jumps",1999,"Software - Practice and Experience","29","12",,"1061","1101",,6,10.1002/(SICI)1097-024X(199910)29:12&lt;1061::AID-SPE272&gt;3.0.CO;2-K,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033206766&doi=10.1002%2f%28SICI%291097-024X%28199910%2929%3a12%26lt%3b1061%3a%3aAID-SPE272%26gt%3b3.0.CO%3b2-K&partnerID=40&md5=67bcb66f6dae1422358aec801dbc954d",Article,Scopus,2-s2.0-0033206766
"Healy, Christopher, Whalley, David","Tighter timing predictions by automatic detection and exploitation of value-dependent constraints",1999,"Real-Time Technology and Applications - Proceedings",,,,"79","88",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032593201&partnerID=40&md5=bb8a37fcdbebfd1f53bd07c8585bd2b1",Article,Scopus,2-s2.0-0032593201
"Mellor-Crummey, John, Whalley, David, Kennedy, Ken","Improving memory hierarchy performance for irregular applications",1999,"Proceedings of the International Conference on Supercomputing",,,,"425","433",,49,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032684978&partnerID=40&md5=6f022c81942ec4576954a4e910a0a979",Article,Scopus,2-s2.0-0032684978
"Healy, C., Sjodin, M., Rustagi, V., Whalley, D.","Bounding loop iterations for timing analysis",1998,"Real-Time Technology and Applications - Proceedings",,, 683183,"12","21",,65,10.1109/RTTAS.1998.683183,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031644971&doi=10.1109%2fRTTAS.1998.683183&partnerID=40&md5=329ffce70a705ae264b72cbf8a5a00c6",Conference Paper,Scopus,2-s2.0-0031644971
"Yang, M., Uh, G.-R., Whalley, D.B.","Improving Performance by Branch Reordering",1998,"SIGPLAN Notices (ACM Special Interest Group on Programming Languages)","33","5",,"130","141",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0347507545&partnerID=40&md5=403f71e54d934055d0c126ca8bbd179b",Article,Scopus,2-s2.0-0347507545
"Bowman, Richard L., Ratliff, Emily J., Whalley, David B.","Decreasing process memory requirements by overlapping program portions",1998,"Proceedings of the Hawaii International Conference on System Sciences","7",,,"115","124",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031600086&partnerID=40&md5=b22af7e9b03763e74a75c99afd3ae521",Conference Paper,Scopus,2-s2.0-0031600086
"Yang, Minghui, Uh, Gang-Ryung, Whalley, David B.","Improving performance by branch reordering",1998,"Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI)",,,,"130","141",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031619988&partnerID=40&md5=6194c2766889f834a22830d0aba89991",Conference Paper,Scopus,2-s2.0-0031619988
"White, R.T., Mueller, F., Healy, C.A., Whalley, D.B., Harmon, M.G.","Timing analysis for data caches and set-associative caches",1997,"Real-Time Technology and Applications - Proceedings",,, 601358,"192","202",,74,10.1109/RTTAS.1997.601358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031369396&doi=10.1109%2fRTTAS.1997.601358&partnerID=40&md5=91b90171125c4afebbe41add37371698",Conference Paper,Scopus,2-s2.0-0031369396
"Ko, L., Healy, C., Ratliff, E., Arnold, R., Whalley, D., Harmon, M.","Supporting the specification and analysis of timing constraints",1996,"Real-Time Technology and Applications - Proceedings",,, 509534,"170","178",,10,10.1109/RTTAS.1996.509534,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029719683&doi=10.1109%2fRTTAS.1996.509534&partnerID=40&md5=cdda35c9eef741a3cd3dd484d5f7b5df",Conference Paper,Scopus,2-s2.0-0029719683
"Healy, Christopher A., Whalley, David B., Harmon, Marion G.","Integrating the timing analysis of pipelining and instruction caching",1995,"Proceedings - Real-Time Systems Symposium",,,,"288","297",,106,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029517739&partnerID=40&md5=b163f83a36899d74b1ee98040ffd2a6a",Conference Paper,Scopus,2-s2.0-0029517739
"Ko, L., Whalley, D.B., Harmon, M.G.","Supporting User-Friendly Analysis of Timing Constraints",1995,"ACM SIGPLAN Notices","30","11",,"99","107",,,10.1145/216633.216668,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976821827&doi=10.1145%2f216633.216668&partnerID=40&md5=dd7164cddff0d73861ae0ec0a07ac16f",Article,Scopus,2-s2.0-84976821827
"Mueller, F., Whalley, D.B.","Avoiding Conditional Branches by Code Replication",1995,"ACM SIGPLAN Notices","30","6",,"56","66",,2,10.1145/223428.207116,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976730172&doi=10.1145%2f223428.207116&partnerID=40&md5=0b155b49b7fed826b6c579fafb513151",Article,Scopus,2-s2.0-84976730172
"Mueller, Frank, Whalley, David B.","Fast instruction cache analysis via static cache simulation",1995,"Proceedings of the IEEE Annual Simulation Symposium",,,,"105","114",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029223513&partnerID=40&md5=ba2deeb1b2e9fe8c4ef8ba9c781bea2e",Conference Paper,Scopus,2-s2.0-0029223513
"Snyder, J.S., Whalley, D.B., Baker, T.P.","Fast context switches: compiler and architectural support for preemptive scheduling",1995,"Microprocessors and Microsystems","19","1",,"35","42",,21,10.1016/0141-9331(95)93086-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029251909&doi=10.1016%2f0141-9331%2895%2993086-X&partnerID=40&md5=d218fbc51fda5bd52e03b779aacfa9bd",Article,Scopus,2-s2.0-0029251909
"Arnold, R., Mueller, F., Whalley, D., Harmon, M.","Bounding worst-case instruction cache performance",1994,"Proceedings - Real-Time Systems Symposium",,, 342718,"172","181",,94,10.1109/REAL.1994.342718,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84882618546&doi=10.1109%2fREAL.1994.342718&partnerID=40&md5=5a63cf3a8d8e8498825dcf7ae374b7f8",Conference Paper,Scopus,2-s2.0-84882618546
"Harmon, M.G., Baker, T.P., Whalley, D.B.","A retargetable technique for predicting execution time of code segments",1994,"Real-Time Systems","7","2",,"159","182",,19,10.1007/BF01088803,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028501199&doi=10.1007%2fBF01088803&partnerID=40&md5=49306c5bcded1c7a7aa3dd023347c279",Article,Scopus,2-s2.0-0028501199
"Whalley, D.B.","Automatic Isolation of Compiler Errors",1994,"ACM Transactions on Programming Languages and Systems (TOPLAS)","16","5",,"1648","1659",,21,10.1145/186025.186103,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028513182&doi=10.1145%2f186025.186103&partnerID=40&md5=770e86c7a531c2e2a38f90912feb1f17",Article,Scopus,2-s2.0-0028513182
"Mueller, F., Whalley, D.B.","Efficient on-the-fly analysis of program behavior and static cache simulation",1994,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","864 LNCS",,,"101","115",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748088964&partnerID=40&md5=8801b62c091a37b5a48c1e2f21af3cf2",Conference Paper,Scopus,2-s2.0-33748088964
"Boyd, Mickey R., Whalley, David B.","Isolation and analysis of optimization errors",1993,,,,,"26","33",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027870803&partnerID=40&md5=38083603ec19c5bd05c027d61e7c95fa",Conference Paper,Scopus,2-s2.0-0027870803
"Boyd, M.R., Whalley, D.B.","Isolation and Analysis of Optimization Errors",1993,"ACM SIGPLAN Notices","28","6",,"26","35",,,10.1145/173262.155093,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84976781202&doi=10.1145%2f173262.155093&partnerID=40&md5=74ff77acb76c3677b4ec69b3dc1c5f42",Article,Scopus,2-s2.0-84976781202
"Whalley, D.B.","Techniques for fast instruction cache performance evaluation",1993,"Software: Practice and Experience","23","1",,"95","118",,,10.1002/spe.4380230107,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027242750&doi=10.1002%2fspe.4380230107&partnerID=40&md5=36c2d690a845a30d1f27dff77939e585",Article,Scopus,2-s2.0-0027242750
"Harmon, M.G., Baker, T.P., Whalley, D.B.","A retargetable technique for predicting execution time",1992,"Proceedings - Real-Time Systems Symposium",,, 242675,"68","77",,37,10.1109/REAL.1992.242675,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84880876231&doi=10.1109%2fREAL.1992.242675&partnerID=40&md5=3ed0259eb0c0fa4d1fe4d14718ed8b41",Conference Paper,Scopus,2-s2.0-84880876231
"Mueller, F., Whalley, D.B.","Avoiding Unconditional Jumps by Code Replication",1992,"ACM SIGPLAN Notices","27","7",,"322","330",,21,10.1145/143103.143144,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026972781&doi=10.1145%2f143103.143144&partnerID=40&md5=f2b0e38d97fd19332b961210bf595c15",Article,Scopus,2-s2.0-0026972781
"Davidson, J.W., Rabung, J.R., Whalley, D.B.","Relating Static and Dynamic Machine Code Measurements",1992,"IEEE Transactions on Computers","41","4",,"444","454",,5,10.1109/12.135557,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026854690&doi=10.1109%2f12.135557&partnerID=40&md5=0f48b9b1f0caff0f4c5e78d3353ff729",Article,Scopus,2-s2.0-0026854690
"Davidson, J.W., Whalley, D.B.","A design environment for addressing architecture and compiler interactions",1991,"Microprocessors and Microsystems","15","9",,"459","472",,24,10.1016/0141-9331(91)90002-W,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026256102&doi=10.1016%2f0141-9331%2891%2990002-W&partnerID=40&md5=72b6b023a9259e819add58eb74cfce0a",Article,Scopus,2-s2.0-0026256102
"Davidson, J.W., Whalley, D.B.","Methods for saving and restoring register values across function calls",1991,"Software: Practice and Experience","21","2",,"149","165",,7,10.1002/spe.4380210204,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026112758&doi=10.1002%2fspe.4380210204&partnerID=40&md5=f5173f34dcb288b3d8d3ed908883966e",Article,Scopus,2-s2.0-0026112758
"Davidson, Jack W., Whalley, David B.","Ease. An environment for architecture study and experimentation",1990,,,,,"259","260",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025540848&partnerID=40&md5=3e61ecc2daec0858b63f698c457ef173",Conference Paper,Scopus,2-s2.0-0025540848
"Davidson, Jack W., Whalley, David B.","Reducing the cost of branches by using registers",1990,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"182","191",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025431356&partnerID=40&md5=5c20693aa38467d6eb74e1fc5b0274e9",Conference Paper,Scopus,2-s2.0-0025431356
"Davidson, Jack W., Whalley, David B.","Ease. An environment for architecture study and experimentation",1990,,,,,"259","260",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025028267&partnerID=40&md5=0fc50818463982ca9b799bb7aea43c79",Conference Paper,Scopus,2-s2.0-0025028267
"Davidson, J.W., Whalley, D.B.","Quick compilers using peephole optimization",1989,"Software: Practice and Experience","19","1",,"79","97",,13,10.1002/spe.4380190108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024303947&doi=10.1002%2fspe.4380190108&partnerID=40&md5=d57d9587f192aa79365f92642caa7415",Article,Scopus,2-s2.0-0024303947
