Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Mar  9 14:02:23 2019
| Host         : DESKTOP-KB2R4MG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file split16to32Display_control_sets_placed.rpt
| Design       : split16to32Display
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            2 |
|      3 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------+-----------------------+------------------+----------------+
|            Clock Signal            |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG                     | instanciation/segment | instanciation/dp1_out |                1 |              1 |
|  instanciation/abc1_reg[1]_i_2_n_0 |                       |                       |                1 |              2 |
|  instanciation/abc2_reg[1]_i_2_n_0 |                       |                       |                1 |              2 |
|  clk_IBUF_BUFG                     |                       |                       |                2 |              3 |
|  clk_IBUF_BUFG                     |                       | reset_IBUF            |                7 |             32 |
+------------------------------------+-----------------------+-----------------------+------------------+----------------+


