Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 610c9153cb5a4beb8ee82eb5c8f3b44c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot toplevel_tb_behaviour_cfg_behav xil_defaultlib.toplevel_tb_behaviour_cfg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg_processor
Compiling package xil_defaultlib.pkg_instrmem
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.prog_mem [prog_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_File [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.SREG [sreg_default]
Compiling architecture behavioral of entity xil_defaultlib.Datamemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.seven_segment [seven_segment_default]
Compiling architecture behavioral of entity xil_defaultlib.toplevel [toplevel_default]
Compiling architecture behaviour of entity xil_defaultlib.toplevel_tb [toplevel_tb]
Built simulation snapshot toplevel_tb_behaviour_cfg_behav
