digraph "executionUnit" {
label="executionUnit";
rankdir="LR";
remincross=true;
n26 [ shape=diamond, label="is_conditional", color="black", fontcolor="black" ];
n27 [ shape=diamond, label="s1_ALU", color="black", fontcolor="black" ];
n28 [ shape=diamond, label="s2_ALU", color="black", fontcolor="black" ];
n29 [ shape=diamond, label="zero_alu_result", color="black", fontcolor="black" ];
n30 [ shape=diamond, label="mem_o", color="black", fontcolor="black" ];
n31 [ shape=diamond, label="alu_o", color="black", fontcolor="black" ];
n32 [ shape=octagon, label="is_absolute_o", color="black", fontcolor="black" ];
n33 [ shape=octagon, label="is_loadstore", color="black", fontcolor="black" ];
n34 [ shape=octagon, label="is_branch_i", color="black", fontcolor="black" ];
n35 [ shape=octagon, label="old_pc_i", color="black", fontcolor="black" ];
n36 [ shape=octagon, label="new_pc_offset_o", color="black", fontcolor="black" ];
n37 [ shape=octagon, label="addr_mem_data_o", color="black", fontcolor="black" ];
n38 [ shape=octagon, label="val_mem_data_read_i", color="black", fontcolor="black" ];
n39 [ shape=octagon, label="val_mem_data_write_o", color="black", fontcolor="black" ];
n40 [ shape=octagon, label="d_o", color="black", fontcolor="black" ];
n41 [ shape=octagon, label="imm_val_i", color="black", fontcolor="black" ];
n42 [ shape=octagon, label="rs2_i", color="black", fontcolor="black" ];
n43 [ shape=octagon, label="rs1_i", color="black", fontcolor="black" ];
n44 [ shape=octagon, label="data_origin_i", color="black", fontcolor="black" ];
n45 [ shape=octagon, label="BR_op", color="black", fontcolor="black" ];
n46 [ shape=octagon, label="LIS_op", color="black", fontcolor="black" ];
n47 [ shape=octagon, label="ALU_op", color="black", fontcolor="black" ];
c54 [ shape=record, label="{{<p48> ALU_zero_i|<p49> BR_op_i|<p50> alu_d|<p51> is_conditional_i|<p52> new_pc_i|<p35> old_pc_i}|BR\nbr|{<p53> new_pc_o}}" ];
x0 [ shape=record, style=rounded, label="0 -&gt; 31:10 |<s0> 9:0 - 9:0 " ];
x0:e -> c54:p35:w [arrowhead=odiamond, arrowtail=odiamond, dir=both, color="black", style="setlinewidth(3)", label="<32>"];
c61 [ shape=record, label="{{<p46> LIS_op|<p55> addr_mem_i|<p56> val_mem_read_i|<p57> val_mem_write_i}|LIS\nlis|{<p58> addr_mem_o|<p59> val_mem_read_o|<p60> val_mem_write_o}}" ];
c66 [ shape=record, label="{{<p47> ALU_op|<p62> s1|<p63> s2}|ALU\nalu|{<p64> d|<p65> zero_o}}" ];
v1 [ label="1'1" ];
c70 [ shape=record, label="{{<p67> A|<p68> B}|$12551\n$eqx|{<p69> Y}}" ];
c72 [ shape=record, label="{{<p67> A|<p68> B|<p71> S}|$12550\n$mux|{<p69> Y}}" ];
v2 [ label="1'0" ];
c73 [ shape=record, label="{{<p67> A|<p68> B}|$12549\n$eqx|{<p69> Y}}" ];
v3 [ label="1'0" ];
c74 [ shape=record, label="{{<p67> A|<p68> B}|$12548\n$eqx|{<p69> Y}}" ];
x5 [ shape=record, style=rounded, label="0 -&gt; 31:10 |<s0> 9:0 - 9:0 " ];
p4 [shape=box, style=rounded, label="PROC $12547\nsrc/core/core_execution_unit/core_execution_unit.v:62"];
c70:p69:e -> p4:w [color="black", label=""];
c72:p69:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
c73:p69:e -> c72:p71:w [color="black", label=""];
c74:p69:e -> p4:w [color="black", label=""];
p4:e -> n26:w [color="black", label=""];
n26:e -> c54:p51:w [color="black", label=""];
p4:e -> n27:w [color="black", style="setlinewidth(3)", label="<32>"];
n27:e -> c66:p62:w [color="black", style="setlinewidth(3)", label="<32>"];
n27:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
p4:e -> n28:w [color="black", style="setlinewidth(3)", label="<32>"];
n28:e -> c66:p63:w [color="black", style="setlinewidth(3)", label="<32>"];
n28:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
c66:p65:e -> n29:w [color="black", label=""];
n29:e -> c54:p48:w [color="black", label=""];
c61:p59:e -> n30:w [color="black", style="setlinewidth(3)", label="<32>"];
n30:e -> c72:p67:w [color="black", style="setlinewidth(3)", label="<32>"];
c66:p64:e -> n31:w [color="black", style="setlinewidth(3)", label="<32>"];
n31:e -> c54:p50:w [color="black", style="setlinewidth(3)", label="<32>"];
n31:e -> c61:p55:w [color="black", style="setlinewidth(3)", label="<32>"];
n31:e -> c72:p68:w [color="black", style="setlinewidth(3)", label="<32>"];
p4:e -> n32:w [color="black", label=""];
n33:e -> c73:p67:w [color="black", label=""];
n34:e -> c70:p67:w [color="black", label=""];
n34:e -> c74:p67:w [color="black", label=""];
n35:e -> x0:s0:w [color="black", style="setlinewidth(3)", label="<10>"];
n35:e -> x5:s0:w [color="black", style="setlinewidth(3)", label="<10>"];
c54:p53:e -> n36:w [color="black", style="setlinewidth(3)", label="<32>"];
c61:p58:e -> n37:w [color="black", style="setlinewidth(3)", label="<10>"];
n38:e -> c61:p56:w [color="black", style="setlinewidth(3)", label="<32>"];
c61:p60:e -> n39:w [color="black", style="setlinewidth(3)", label="<32>"];
p4:e -> n40:w [color="black", style="setlinewidth(3)", label="<32>"];
n40:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
n41:e -> c54:p52:w [color="black", style="setlinewidth(3)", label="<32>"];
n41:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
n42:e -> c61:p57:w [color="black", style="setlinewidth(3)", label="<32>"];
n42:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
n43:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
n44:e -> p4:w [color="black", style="setlinewidth(3)", label="<2>"];
n45:e -> c54:p49:w [color="black", style="setlinewidth(3)", label="<2>"];
n46:e -> c61:p46:w [color="black", style="setlinewidth(3)", label="<3>"];
n47:e -> c66:p47:w [color="black", style="setlinewidth(3)", label="<4>"];
v1:e -> c70:p68:w [color="black", label=""];
v2:e -> c73:p68:w [color="black", label=""];
v3:e -> c74:p68:w [color="black", label=""];
x5:e -> p4:w [color="black", style="setlinewidth(3)", label="<32>"];
}
