CLK_MUX_READ_ONLY,VAR_0
cdev1_parents,VAR_1
cdev2_parents,VAR_2
clk_register_mux,FUNC_0
platform_get_drvdata,FUNC_1
tegra20_pinctrl_register_clock_muxes,FUNC_2
pdev,VAR_3
pmx,VAR_4
