module ARRAY_MUL_tb;
      reg [3:0] a, b;
      wire [7:0] mul;
      integer i;
     ARRAY_MUL uut (a, b, mul);

     initial begin
a=0; b=0;
 
for (i=0; i <256; i =i+1)

                  begin
                     #2; {a, b} = {a, b} +1;
                  end
      end
endmodule
