11:06:04 PM
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 20 23:06:10 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(237): compiling module sb_trng. VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(2): compiling module sbentsrc(RNG_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(200): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=14). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

INFO: Combinational loop found : 1

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[0] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i1 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n39 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i1 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n38 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i6 

INFO: Combinational loop found : 2

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[1] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i2 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n45 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i2 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n44 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i12 

INFO: Combinational loop found : 3

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[2] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i3 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n51 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i3 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n50 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i18 

INFO: Combinational loop found : 4

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[3] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i4 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n57 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i4 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n56 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i24 

INFO: Combinational loop found : 5

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[4] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i5 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n63 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i5 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n62 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i30 

INFO: Combinational loop found : 6

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[5] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i6 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n69 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i6 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n68 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i36 

INFO: Combinational loop found : 7

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[6] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i7 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n75 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i7 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n74 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i42 

INFO: Combinational loop found : 8

INFO: 	Net \u_trng_top/trng/u0_rnd_src/match[7] 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_137_i8 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n81 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/and_135_i8 

INFO: 	Net \u_trng_top/trng/u0_rnd_src/n80 

INFO: 	Instance \u_trng_top/trng/u0_rnd_src/i48 

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i2 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i13.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i1 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i12.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 301 of 7680 (3 % )
SB_CARRY => 119
SB_DFF => 72
SB_DFFE => 39
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 50
SB_DFFESS => 28
SB_DFFR => 64
SB_DFFSR => 36
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 587
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 10
  Net : CLKOP, loads : 311
  Net : CLK_c, loads : 29
  Net : match_5, loads : 5
  Net : match_4, loads : 5
  Net : match_1, loads : 5
  Net : match_7, loads : 5
  Net : match_6, loads : 5
  Net : match_3, loads : 5
  Net : match_2, loads : 5
  Net : match_0, loads : 5
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : trng_reset, loads : 72
  Net : n2053, loads : 55
  Net : rst_count_27, loads : 52
  Net : read_addr_12, loads : 36
  Net : write_addr_4, loads : 35
  Net : write_addr_8, loads : 35
  Net : write_addr_3, loads : 35
  Net : write_addr_7, loads : 35
  Net : write_addr_2, loads : 35
  Net : write_addr_5, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.104 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 50.504  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.981  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Parsing constraint file: W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf ...
start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
Warning: Parse sdc command met problem at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
can't read "param_array(-to,value)": no such element in array
    while executing
"list $param_array([lindex $parexpect 0],value)  $par"start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/timing100MHz.sdc 
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 3: invalid command "3"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 4: invalid command "0"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 5: invalid command "7"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 6: invalid command "4"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 7: invalid command "6"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 8: invalid command "5"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 9: invalid command "1"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 10: invalid command "2"
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 83.33  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at CLKOP. Using latest one and ignore previous one
	Ignored create_clock  -period 10.00  -name {CLKOP} [get_nets {CLKOP}]
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Stored edif netlist at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top...
Warning: The terminal connectivity o_led_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity i_serial_rts_n_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_serial_data_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal u_trng_top.sb_trng_i11926.cnt2_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.u_tx.txbuf_i0_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.send_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_rep_1_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find net "u_trng_top.sb_trng_i11926.u0_rnd_src.match" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]} [get_nets {u_trng_top/sb_trng_i11926/u0_rnd_src/match}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[6]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[3]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[2]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[5]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[0]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[7]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[1]}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11926/u0_rnd_src/match[4]}]

write Timing Constraint to W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: breakout_trng_top

EDF Parser run-time: 3 (sec)
edif parser succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc"
starting placerrunning placerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --outdir W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --no_autolutcascade --out-sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:45:32

I2004: Option and Settings Summary
=============================================================
Device file          - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top
SDC file             - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer
Timing library       - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top/BFPGA_DESIGN_ep
I2065: Reading device file : F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	587
    Number of DFFs          	:	301
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	44
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	54
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_640", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_207/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_208/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_212/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_213/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_214/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_211/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_246/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs          	:	642
    Number of DFFs          	:	297
    Number of Carrys        	:	119

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	209
        LUT, DFF and CARRY	:	88
    Combinational LogicCells
        Only LUT         	:	314
        CARRY Only       	:	0
        LUT with CARRY   	:	31
    LogicCells                  :	642/7680
    PLBs                        :	91/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.4 (sec)

Final Design Statistics
    Number of LUTs          	:	642
    Number of DFFs          	:	297
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	642/7680
    PLBs                        :	119/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 127.13 MHz | Target: 12.00 MHz
Clock: CLKOP | Frequency: 102.91 MHz | Target: 100.00 MHz
Clock: ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4551
used logic cells: 642
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4551
used logic cells: 642
Translating sdc file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc...
Translated sdc file is W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --outdir "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router" --sdf_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf"
starting routerrunning routerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc --outdir W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router --sdf_file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf 
Lattice Semiconductor Corporation  Router
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:59

I1203: Reading Design breakout_trng_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 835 
I1212: Iteration  1 :    91 unrouted : 3 seconds
I1212: Iteration  2 :    12 unrouted : 1 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design breakout_trng_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v" --vhdl "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd" --lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --view rt --device "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:52:13

Generating Verilog & VHDL netlist files ...
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc" --sdf-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf" --report-file "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc --sdf-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf --report-file W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:13

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11590_4_lut_LC_9_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11618_4_lut_LC_10_24_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i4_4_lut_LC_11_24_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11610_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11631_4_lut_LC_12_17_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11638_4_lut_LC_7_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11621_4_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in3" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11607_4_lut_LC_9_16_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in1" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in0" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/in2" to pin "u_trng_top.sb_trng_i11926.u0_rnd_src.i11615_4_lut_LC_9_20_1/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\bitmap.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --design "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --device_name iCE40HX8K --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:51:58

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 20 23:14:37 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../src/sbentsrc_rtl.v(137): syntax error near endmodule. VERI-1137
ERROR - synthesis: Stopping LSE flow due to error.
Synthesis failed.
Synthesis batch mode runtime 0 secondsF:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 20 23:14:52 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(237): compiling module sb_trng. VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(109): compiling module sbentsrc(RNG_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(70): compiling module sbhdvar_slice. VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(1): compiling module explicit_comparator(WIDTH=4). VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(11): compiling module sbhdvar. VERI-1018
INFO - synthesis: ../../../../src/sbentsrc_rtl.v(40): compiling module sbhdvar_inv. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(200): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=14). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_i13 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_rep_1_i2.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_i12 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_rep_1_i1.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 302 of 7680 (3 % )
SB_CARRY => 119
SB_DFF => 71
SB_DFFE => 41
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 50
SB_DFFESS => 28
SB_DFFR => 64
SB_DFFSR => 36
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 602
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 10
  Net : CLKOP, loads : 320
  Net : CLK_c, loads : 29
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
  Net : update, loads : 4
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : trng_reset, loads : 65
  Net : n1861, loads : 54
  Net : rst_count_27, loads : 53
  Net : read_addr_12, loads : 36
  Net : write_addr_10, loads : 34
  Net : write_addr_9, loads : 34
  Net : write_addr_8, loads : 34
  Net : write_addr_7, loads : 34
  Net : write_addr_6, loads : 34
  Net : write_addr_5, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.104 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 50.727  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.919  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Parsing constraint file: W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf ...
start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
Warning: Parse sdc command met problem at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
can't read "param_array(-to,value)": no such element in array
    while executing
"list $param_array([lindex $parexpect 0],value)  $par"start to read sdc/scf file W:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc 
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 3: invalid command "1"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 4: invalid command "5"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 5: invalid command "6"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 6: invalid command "7"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 7: invalid command "0"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 8: invalid command "3"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 9: invalid command "4"
W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf, 10: invalid command "2"
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 83.33  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at CLKOP. Using latest one and ignore previous one
	Ignored create_clock  -period 10.00  -name {CLKOP} [get_nets {CLKOP}]
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Stored edif netlist at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top...
Warning: The terminal connectivity o_led_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity i_serial_rts_n_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_serial_data_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal u_trng_top.sb_trng_i11139.cnt2_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_rep_1_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.u_tx.txbuf_i0_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.send_52:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find net "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES.slice_ITK.update" in the design.Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
    create_clock  -period 1000.000000 -waveform {0.000000 500.000000} -name {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update} [get_nets {u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES.slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[6].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {CLKOP}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[3].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[2].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLKOP}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[5].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[0].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[7].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update).Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[1].slice_ITK/update}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]
Warning: Unable to find Clock(breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update).Following line is ignored:(in the file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {breakout_trng_top|\u_trng_top/sb_trng_i11139/u0_rnd_src/SBOXES[4].slice_ITK/update}]

write Timing Constraint to W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: breakout_trng_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc"
starting placerrunning placerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --outdir W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --no_autolutcascade --out-sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:45:32

I2004: Option and Settings Summary
=============================================================
Device file          - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top
SDC file             - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer
Timing library       - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top/BFPGA_DESIGN_ep
I2065: Reading device file : F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	602
    Number of DFFs          	:	302
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	45
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	55
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_656", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_220/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_237/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_254/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_305/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_339/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs          	:	658
    Number of DFFs          	:	298
    Number of Carrys        	:	119

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	210
        LUT, DFF and CARRY	:	88
    Combinational LogicCells
        Only LUT         	:	329
        CARRY Only       	:	0
        LUT with CARRY   	:	31
    LogicCells                  :	658/7680
    PLBs                        :	95/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.1 (sec)

Final Design Statistics
    Number of LUTs          	:	658
    Number of DFFs          	:	298
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	658/7680
    PLBs                        :	133/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 124.72 MHz | Target: 12.00 MHz
Clock: CLKOP | Frequency: 93.20 MHz | Target: 100.00 MHz
Clock: ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4555
used logic cells: 658
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4555
used logic cells: 658
Translating sdc file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc...
Translated sdc file is W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --outdir "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router" --sdf_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf"
starting routerrunning routerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc --outdir W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router --sdf_file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf 
Lattice Semiconductor Corporation  Router
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:59

I1203: Reading Design breakout_trng_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 851 
I1212: Iteration  1 :    86 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design breakout_trng_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v" --vhdl "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd" --lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --view rt --device "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:52:13

Generating Verilog & VHDL netlist files ...
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc" --sdf-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf" --report-file "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc --sdf-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf --report-file W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:13

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/in0" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i10888_4_lut_LC_12_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_2__slice_ITK.u_comparator_ITK.i3_4_lut_LC_12_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_1__slice_ITK.u_comparator_ITK.i10871_4_lut_LC_11_22_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_0__slice_ITK.u_comparator_ITK.i10880_4_lut_LC_11_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_5__slice_ITK.u_comparator_ITK.i10895_4_lut_LC_7_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_4__slice_ITK.u_comparator_ITK.i10892_4_lut_LC_7_22_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_3__slice_ITK.u_comparator_ITK.i10874_4_lut_LC_13_24_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_7__slice_ITK.u_comparator_ITK.i10885_4_lut_LC_10_22_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in3" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in1" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/in2" to pin "u_trng_top.sb_trng_i11139.u0_rnd_src.SBOXES_6__slice_ITK.u_comparator_ITK.i10898_4_lut_LC_10_23_1/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\bitmap.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --design "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --device_name iCE40HX8K --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:51:58

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:13:08 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
ERROR - synthesis: ../../../../src/lfsrentsrc_rtl.v(52): NSBOXES is not declared. VERI-1128
ERROR - synthesis: Stopping LSE flow due to error.
Synthesis failed.
Synthesis batch mode runtime 0 secondsF:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:13:43 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(214): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=12). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 238 of 7680 (3 % )
OR2 => 1
SB_CARRY => 115
SB_DFF => 49
SB_DFFE => 66
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 55
SB_DFFESS => 29
SB_DFFSR => 27
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 418
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin BlackBox Report ######################
lfsr_trng => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : CLKOP, loads : 246
  Net : CLK_c, loads : 29
  Net : CLKOP, loads : 28
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n1676, loads : 56
  Net : rst_count_27, loads : 54
  Net : write_addr_10, loads : 34
  Net : write_addr_9, loads : 34
  Net : write_addr_8, loads : 34
  Net : write_addr_7, loads : 34
  Net : write_addr_6, loads : 34
  Net : write_addr_5, loads : 34
  Net : write_addr_4, loads : 34
  Net : write_addr_3, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.097 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.129  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.404  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
trng_Implmnt: newer file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Error: Module OR2 is not a valid primitive. Please check!
Error: Module lfsr_trng is not a valid primitive. Please check!
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:15:21 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(251): compiling module lfsr_trng. VERI-1018
ERROR - synthesis: ../../../../src/lfsrentsrc_rtl.v(56): concurrent assignment to a non-net out is not permitted. VERI-1195
ERROR - synthesis: Stopping LSE flow due to error.
Synthesis failed.
Synthesis batch mode runtime 0 secondsF:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:15:53 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(251): compiling module lfsr_trng. VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(35): compiling module lfsrentsrc(RNG_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(2): compiling module frlfsr4. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(214): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=12). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 278 of 7680 (3 % )
SB_CARRY => 115
SB_DFF => 57
SB_DFFE => 59
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 61
SB_DFFESS => 29
SB_DFFR => 32
SB_DFFSR => 28
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 479
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLKOP, loads : 320
  Net : CLK_c, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : trng_reset, loads : 64
  Net : n1739, loads : 55
  Net : rst_count_27, loads : 54
  Net : write_addr_10, loads : 34
  Net : write_addr_9, loads : 34
  Net : write_addr_8, loads : 34
  Net : write_addr_7, loads : 34
  Net : write_addr_6, loads : 34
  Net : write_addr_5, loads : 34
  Net : write_addr_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.097 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.828  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.435  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Parsing constraint file: W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf ...
start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
sdc_reader OK W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
start to read sdc/scf file W:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc 
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 83.33  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at CLKOP. Using latest one and ignore previous one
	Ignored create_clock  -period 10.00  -name {CLKOP} [get_nets {CLKOP}]
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Stored edif netlist at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top...
Warning: The terminal connectivity o_led_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity i_serial_rts_n_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_serial_data_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal u_trng_top.lfsr_trng_i6079.cnt2_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.send_50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.out_read_cnt_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_rep_1_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.u_tx.txbuf_i0_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i24:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: breakout_trng_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc"
starting placerrunning placerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --outdir W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --no_autolutcascade --out-sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:45:32

I2004: Option and Settings Summary
=============================================================
Device file          - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top
SDC file             - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer
Timing library       - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top/BFPGA_DESIGN_ep
I2065: Reading device file : F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	479
    Number of DFFs          	:	278
    Number of Carrys        	:	115
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	45
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	47
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_525", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5713_4_lut_3_lut_LC_161/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5713_4_lut_3_lut_LC_161/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5713_4_lut_3_lut_LC_161/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5713_4_lut_3_lut_LC_161/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_160/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_162/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_162/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_170/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_170/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_165/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_167/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5721_4_lut_3_lut_LC_172/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5721_4_lut_3_lut_LC_172/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5721_4_lut_3_lut_LC_172/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5721_4_lut_3_lut_LC_172/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_171/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_173/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_173/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_179/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_179/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_176/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_178/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5729_4_lut_3_lut_LC_183/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5729_4_lut_3_lut_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5729_4_lut_3_lut_LC_183/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5729_4_lut_3_lut_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_184/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5733_4_lut_LC_190/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5733_4_lut_LC_190/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i22_4_lut_LC_189/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i22_4_lut_LC_189/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_187/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i22_4_lut_LC_189/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i22_4_lut_LC_189/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5737_4_lut_3_lut_LC_195/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5737_4_lut_3_lut_LC_195/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5737_4_lut_3_lut_LC_195/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5737_4_lut_3_lut_LC_195/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_194/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5818_4_lut_3_lut_LC_196/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5818_4_lut_3_lut_LC_196/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_204/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_204/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_199/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_201/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs          	:	527
    Number of DFFs          	:	274
    Number of Carrys        	:	115

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	186
        LUT, DFF and CARRY	:	88
    Combinational LogicCells
        Only LUT         	:	226
        CARRY Only       	:	0
        LUT with CARRY   	:	27
    LogicCells                  :	527/7680
    PLBs                        :	78/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.2 (sec)

Final Design Statistics
    Number of LUTs          	:	527
    Number of DFFs          	:	274
    Number of Carrys        	:	115
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	527/7680
    PLBs                        :	136/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 127.13 MHz | Target: 12.00 MHz
Clock: CLKOP | Frequency: 84.09 MHz | Target: 100.00 MHz
Clock: ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4436
used logic cells: 527
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4436
used logic cells: 527
Translating sdc file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc...
Translated sdc file is W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --outdir "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router" --sdf_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf"
starting routerrunning routerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc --outdir W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router --sdf_file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf 
Lattice Semiconductor Corporation  Router
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:59

I1203: Reading Design breakout_trng_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_17_10_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_17_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5798_4_lut_LC_15_12_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5798_4_lut_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_15_12_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_15_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_15_12_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_15_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_14_10_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_14_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5774_4_lut_LC_14_9_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5774_4_lut_LC_14_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_14_9_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_14_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_14_9_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_12_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_12_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5814_4_lut_LC_12_10_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5814_4_lut_LC_12_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_11_10_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_11_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5749_4_lut_LC_11_9_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5749_4_lut_LC_11_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_11_9_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_11_9_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_11_9_0/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 716 
I1212: Iteration  1 :    51 unrouted : 3 seconds
I1212: Iteration  2 :    10 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design breakout_trng_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v" --vhdl "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd" --lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --view rt --device "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:52:13

Generating Verilog & VHDL netlist files ...
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc" --sdf-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf" --report-file "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc --sdf-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf --report-file W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:13

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5814_4_lut_LC_12_10_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i5814_4_lut_LC_12_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_11_10_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_LC_11_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_5__u_frlsfr4.i1_3_lut_4_lut_adj_54_LC_12_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_16_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_6__u_frlsfr4.i5826_4_lut_4_lut_LC_16_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_15_12_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_15_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5802_4_lut_4_lut_LC_15_12_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_15_12_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5794_4_lut_3_lut_LC_15_12_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5798_4_lut_LC_15_12_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_4__u_frlsfr4.i5798_4_lut_LC_15_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_14_10_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5741_4_lut_4_lut_LC_14_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_15_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_7__u_frlsfr4.i5838_4_lut_4_lut_LC_15_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_12_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5717_4_lut_4_lut_LC_12_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_13_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_1__u_frlsfr4.i5766_4_lut_4_lut_LC_13_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_14_9_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_14_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_14_9_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5770_4_lut_3_lut_LC_14_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5778_4_lut_4_lut_LC_14_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5774_4_lut_LC_14_9_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_2__u_frlsfr4.i5774_4_lut_LC_14_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_17_10_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5782_4_lut_4_lut_LC_17_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/in2" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i5725_4_lut_4_lut_LC_17_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/in3" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_3__u_frlsfr4.i22_4_lut_LC_17_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_11_9_0/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i3_4_lut_LC_11_9_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5754_4_lut_4_lut_LC_11_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_11_9_2/in1" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5745_4_lut_3_lut_LC_11_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5749_4_lut_LC_11_9_4/in0" to pin "u_trng_top.lfsr_trng_i6079.u0_rnd_src.IN_0__u_frlsfr4.i5749_4_lut_LC_11_9_4/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\bitmap.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --design "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --device_name iCE40HX8K --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:51:58

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:21:33 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(237): compiling module lfsr_trng. VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(35): compiling module lfsrentsrc(RNG_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(2): compiling module frlfsr4. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(200): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=14). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i1 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i12.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i2 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i13.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 269 of 7680 (3 % )
SB_CARRY => 119
SB_DFF => 69
SB_DFFE => 42
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 50
SB_DFFESS => 28
SB_DFFR => 32
SB_DFFSR => 36
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 512
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLKOP, loads : 311
  Net : CLK_c, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : trng_reset, loads : 64
  Net : n1860, loads : 54
  Net : rst_count_27, loads : 53
  Net : write_addr_10, loads : 34
  Net : write_addr_9, loads : 34
  Net : write_addr_8, loads : 34
  Net : write_addr_7, loads : 34
  Net : write_addr_6, loads : 34
  Net : write_addr_5, loads : 34
  Net : write_addr_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.108 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.629  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.451  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Parsing constraint file: W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf ...
start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
sdc_reader OK W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
start to read sdc/scf file W:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc 
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 83.33  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at CLKOP. Using latest one and ignore previous one
	Ignored create_clock  -period 10.00  -name {CLKOP} [get_nets {CLKOP}]
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Stored edif netlist at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top...
Warning: The terminal connectivity o_led_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity i_serial_rts_n_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_serial_data_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal u_trng_top.lfsr_trng_i6874.cnt2_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.send_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_rep_1_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.u_tx.txbuf_i0_i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: breakout_trng_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc"
starting placerrunning placerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --outdir W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --no_autolutcascade --out-sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:45:32

I2004: Option and Settings Summary
=============================================================
Device file          - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top
SDC file             - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer
Timing library       - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top/BFPGA_DESIGN_ep
I2065: Reading device file : F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	512
    Number of DFFs          	:	269
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	44
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	54
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_565", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6429_4_lut_LC_217/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6429_4_lut_LC_217/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_216/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4504_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_216/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_226/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_226/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6437_4_lut_3_lut_LC_228/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6437_4_lut_3_lut_LC_228/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6437_4_lut_3_lut_LC_228/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6437_4_lut_3_lut_LC_228/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_229/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_229/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_235/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_235/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6445_4_lut_3_lut_LC_240/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6445_4_lut_3_lut_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6445_4_lut_3_lut_LC_240/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6445_4_lut_3_lut_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_241/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_249/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_251/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_251/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_252/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_252/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_258/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_258/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs          	:	567
    Number of DFFs          	:	265
    Number of Carrys        	:	119

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	177
        LUT, DFF and CARRY	:	88
    Combinational LogicCells
        Only LUT         	:	271
        CARRY Only       	:	0
        LUT with CARRY   	:	31
    LogicCells                  :	567/7680
    PLBs                        :	83/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.8 (sec)

Final Design Statistics
    Number of LUTs          	:	567
    Number of DFFs          	:	265
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	567/7680
    PLBs                        :	111/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 127.13 MHz | Target: 12.00 MHz
Clock: CLKOP | Frequency: 84.12 MHz | Target: 100.00 MHz
Clock: ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4297
used logic cells: 567
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4297
used logic cells: 567
Translating sdc file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc...
Translated sdc file is W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --outdir "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router" --sdf_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf"
starting routerrunning routerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc --outdir W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router --sdf_file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf 
Lattice Semiconductor Corporation  Router
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:59

I1203: Reading Design breakout_trng_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6346_2_lut_LC_12_21_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6346_2_lut_LC_12_21_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6526_4_lut_LC_12_21_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6526_4_lut_LC_12_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6336_2_lut_LC_12_20_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6336_2_lut_LC_12_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6478_4_lut_LC_12_20_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6478_4_lut_LC_12_20_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_12_20_2/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_12_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_12_20_0/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_12_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_12_19_6/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_12_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6461_4_lut_LC_12_18_7/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6461_4_lut_LC_12_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4457_2_lut_4_lut_LC_12_17_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4457_2_lut_4_lut_LC_12_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_11_17_6/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_11_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6550_4_lut_LC_11_18_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6550_4_lut_LC_11_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_11_17_5/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_11_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6514_4_lut_LC_10_20_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6514_4_lut_LC_10_20_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_10_20_2/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_10_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_10_20_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_10_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6490_4_lut_LC_9_21_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6490_4_lut_LC_9_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_9_21_2/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_9_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_9_21_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_9_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_9_18_1/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_9_18_1/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6453_4_lut_3_lut_LC_9_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 760 
I1212: Iteration  1 :    64 unrouted : 3 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design breakout_trng_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v" --vhdl "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd" --lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --view rt --device "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:52:13

Generating Verilog & VHDL netlist files ...
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc" --sdf-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf" --report-file "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc --sdf-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf --report-file W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:13

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6461_4_lut_LC_12_18_7/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i6461_4_lut_LC_12_18_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4457_2_lut_4_lut_LC_12_17_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4457_2_lut_4_lut_LC_12_17_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_0__u_frlsfr4.i4506_3_lut_4_lut_LC_12_17_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_12_19_6/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i6441_4_lut_LC_12_19_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_12_19_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_12_19_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_12_20_0/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_12_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_12_20_2/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6482_4_lut_4_lut_LC_12_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6336_2_lut_LC_12_20_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6336_2_lut_LC_12_20_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6478_4_lut_LC_12_20_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6478_4_lut_LC_12_20_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_1__u_frlsfr4.i6433_4_lut_4_lut_LC_12_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_12_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6530_4_lut_4_lut_LC_12_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_5__u_frlsfr4.i6449_4_lut_4_lut_LC_12_20_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_9_21_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_9_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6494_4_lut_4_lut_LC_9_21_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_9_21_2/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6486_4_lut_3_lut_LC_9_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6490_4_lut_LC_9_21_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_2__u_frlsfr4.i6490_4_lut_LC_9_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6534_4_lut_3_lut_LC_9_17_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6542_4_lut_4_lut_LC_9_17_5/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6542_4_lut_4_lut_LC_9_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_9_18_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6542_4_lut_4_lut_LC_9_17_5/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_6__u_frlsfr4.i6542_4_lut_4_lut_LC_9_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_11_17_6/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6457_4_lut_4_lut_LC_11_17_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/in2" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_11_17_5/in3" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i22_4_lut_LC_11_17_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6550_4_lut_LC_11_18_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6550_4_lut_LC_11_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_7__u_frlsfr4.i6546_4_lut_4_lut_LC_11_18_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_10_20_0/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_10_20_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6518_4_lut_4_lut_LC_10_20_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_10_20_2/in1" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6510_4_lut_3_lut_LC_10_20_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6514_4_lut_LC_10_20_4/in0" to pin "u_trng_top.lfsr_trng_i6874.u0_rnd_src.IN_4__u_frlsfr4.i6514_4_lut_LC_10_20_4/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\bitmap.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --design "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --device_name iCE40HX8K --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:51:58

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f "trng_lse.prj"
starting Synthesisrunning Synthesissynthesis:  version Diamond Version 0.0.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 25 22:30:44 2015


Command Line:  F:\lscc\iCEcube2.2014.04\LSE\bin\nt\synthesis.exe -f trng_lse.prj 

-- all messages logged in file trng_Implmnt/trng_lse.log

Synthesis options:
The -a option is SBTiCE40.
The -t option is CT256.
The -d option is iCE40HX8K.
INFO:                                                           

INFO: ##########################################################

INFO: ### Lattice Family : SBTiCE40

INFO: ### Device  : iCE40HX8K

INFO: ### Package : CT256

INFO: ### Number of Logic Cells: 7680

INFO: ### Number of RAM4k Blocks: 32

INFO: ### Number of DSP Blocks: 0

INFO: ### Number of PLLs: 2

INFO: ### Number of IO Pins: 206

INFO: ##########################################################

INFO:                                                           

Optimization goal = Area
Top-level module name = breakout_trng_top.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
INFO: RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
INFO: fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Use IO Insertion = TRUE
INFO: Use IO Reg = AUTO

Resource Sharing = FALSE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = trng_Implmnt/trng.edf.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2 (searchpath added)
Verilog design file = ../../../../src/trng_top.v
Verilog design file = ../../../../src/trng_com.v
Verilog design file = ../../../../src/auto_correlation.v
Verilog design file = ../../../../src/breakout/breakout_trng_top.v
Verilog design file = ../../../../src/ice40/ring_stage_ice40.v
Verilog design file = ../../../../src/ice40/trng_pll_96MHz.v
Verilog design file = ../../../../src/sbentsrc_rtl.v
Verilog design file = ../../../../src/lfsrentsrc_rtl.v
-sdc option: SDC file input is ../contraints/timing100MHz_syn.sdc.
-- --------- Intermediate File Dump will be done -----------

-- Technology check ok...

[DBG] Directory removal failed : .vdbs
Compile design.
Compile Design Begin
Top module name (Verilog): breakout_trng_top
INFO - synthesis: ../../../../src/breakout/breakout_trng_top.v(4): compiling module breakout_trng_top. VERI-1018
INFO - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(1): compiling module trng_pll_96MHz. VERI-1018
INFO - synthesis: F:/lscc/iCEcube2.2014.04/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(694): compiling module SB_PLL40_CORE_renamed_due_excessive_length_1. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(3): compiling module trng_top. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(3): compiling module trng_com. VERI-1018
INFO - synthesis: ../../../../src/trng_com.v(219): compiling module tx. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(237): compiling module lfsr_trng. VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(35): compiling module lfsrentsrc(RNG_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/lfsrentsrc_rtl.v(2): compiling module frlfsr4. VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(200): compiling module fake_trng(WIDTH=8,NSRC=1,SRC_WIDTH=32). VERI-1018
INFO - synthesis: ../../../../src/trng_top.v(150): compiling module fifo(DEPTH_WIDTH=14). VERI-1018
Last elaborated design is breakout_trng_top()
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'F:/lscc/iCEcube2.2014.04/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = breakout_trng_top.
WARNING - synthesis: ../../../../src/ice40/trng_pll_96mhz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Found 1 RTL RAMs in the design.
INFO: ######## Mapping RTL RAM \u_trng_top/u_fifo/storage to 32 EBR blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i0 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i11.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i1 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i12.
Duplicate register/latch removal. \u_trng_top/u_fifo/read_addr_i0_rep_1_i2 is a one-to-one match with \u_trng_top/u_fifo/read_addr_i0_i13.
WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

INFO: Writing scf file : trng_Implmnt/trng.scf

WARNING - synthesis: WARNING: Cannot find the IO pad for the given net CLKOP!

Results of NGD DRC are available in breakout_trng_top_drc.log.

################### Begin Area Report (breakout_trng_top)######################
Number of register bits => 269 of 7680 (3 % )
SB_CARRY => 119
SB_DFF => 69
SB_DFFE => 42
SB_DFFER => 11
SB_DFFES => 1
SB_DFFESR => 50
SB_DFFESS => 28
SB_DFFR => 32
SB_DFFSR => 36
SB_GB_IO => 1
SB_IO => 7
SB_LUT4 => 512
SB_PLL40_CORE => 1
SB_RAM2048x2 => 32
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLKOP, loads : 311
  Net : CLK_c, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : trng_reset, loads : 64
  Net : n1861, loads : 54
  Net : rst_count_27, loads : 53
  Net : write_addr_10, loads : 34
  Net : write_addr_9, loads : 34
  Net : write_addr_8, loads : 34
  Net : write_addr_7, loads : 34
  Net : write_addr_6, loads : 34
  Net : write_addr_5, loads : 34
  Net : write_addr_4, loads : 34
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
 create_clock -period 10.000000 -name   |             |             |
CLKOP [ get_nets CLKOP ]                |            -|            -|     0  
                                        |             |             |
 create_clock -period 83.330002 -name   |             |             |
CLK [ get_ports CLK ]                   |   12.000 MHz|   30.108 MHz|    30  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 48.668  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.466  secs
--------------------------------------------------------------
Current Implementation trng_Implmnt its sbt path: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\edifparser.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf " "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist" "-pCT256" "-yW:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf " "-sW:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:00

Parsing edif file: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.edf...
Parsing constraint file: W:/trng/projects/ice40hx8k_breakout/async_rings/contraints/breakout_trng_top_pcf_sbt.pcf ...
start to read sdc/scf file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
sdc_reader OK W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/trng.scf
start to read sdc/scf file W:\trng\projects\ice40hx8k_breakout\async_rings\contraints\timing100MHz.sdc 
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 83.33  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at CLKOP. Using latest one and ignore previous one
	Ignored create_clock  -period 10.00  -name {CLKOP} [get_nets {CLKOP}]
Warning: property PLLOUT_SELECT_PORTA doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Warning: property PLLOUT_SELECT_PORTB doesn't exist at instance ice_pll_inst.trng_pll_96MHz_inst. default value (GENCLK) is added.
Stored edif netlist at W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top...
Warning: The terminal connectivity o_led_pad_3:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_4:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_led_pad_2:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity i_serial_rts_n_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity o_led_pad_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity o_serial_data_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal u_trng_top.lfsr_trng_i6913.cnt2_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.send_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage31:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage30:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage29:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage28:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage27:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage26:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage25:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage24:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage23:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage22:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage21:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage20:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage19:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage18:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage17:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage16:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage15:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage14:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage13:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage12:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage11:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage10:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage9:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage7:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage6:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage8:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage4:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage5:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage3:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.read_addr_i0_rep_1_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.write_addr_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_fifo.storage2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.crc_i0_i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal u_trng_top.u_trng_com.u_tx.txbuf_i0_i7:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: breakout_trng_top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --package CT256 --deviceMarketName iCE40HX8K --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --effort_level std --no_autolutcascade  --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc"
starting placerrunning placerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --outdir W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --package CT256 --deviceMarketName iCE40HX8K --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --effort_level std --no_autolutcascade --out-sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:45:32

I2004: Option and Settings Summary
=============================================================
Device file          - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
Package              - CT256
Design database      - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top
SDC file             - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer
Timing library       - F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top/BFPGA_DESIGN_ep
I2065: Reading device file : F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs          	:	512
    Number of DFFs          	:	269
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	8
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	44
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Total LUTs inserted                                            	:	54
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_565", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6468_4_lut_LC_217/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6468_4_lut_LC_217/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4526_3_lut_4_lut_LC_216/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4526_3_lut_4_lut_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_215/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4526_3_lut_4_lut_LC_216/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4526_3_lut_4_lut_LC_216/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_226/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_226/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_221/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_223/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6476_4_lut_3_lut_LC_228/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6476_4_lut_3_lut_LC_228/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6476_4_lut_3_lut_LC_228/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6476_4_lut_3_lut_LC_228/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_227/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_229/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_229/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_235/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_235/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_233/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_234/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6484_4_lut_3_lut_LC_240/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6484_4_lut_3_lut_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6484_4_lut_3_lut_LC_240/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6484_4_lut_3_lut_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_241/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_249/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_244/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_251/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_251/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_252/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_252/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_260/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_260/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_257/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs          	:	567
    Number of DFFs          	:	265
    Number of Carrys        	:	119

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	177
        LUT, DFF and CARRY	:	88
    Combinational LogicCells
        Only LUT         	:	271
        CARRY Only       	:	0
        LUT with CARRY   	:	31
    LogicCells                  :	567/7680
    PLBs                        :	84/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.5 (sec)

Final Design Statistics
    Number of LUTs          	:	567
    Number of DFFs          	:	265
    Number of Carrys        	:	119
    Number of RAMs      	:	32
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	567/7680
    PLBs                        :	121/960
    BRAMs                       :	32/32
    IOs and GBIOs               :	8/206
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 127.13 MHz | Target: 12.00 MHz
Clock: CLKOP | Frequency: 84.08 MHz | Target: 100.00 MHz
Clock: ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 96.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --DRC_only  --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4424
used logic cells: 567
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\packer.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer" --translator "F:\lscc\iCEcube2.2014.04\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc" --dst_sdc_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:38:35

Begin Packing...
initializing finish
Total HPWL cost is 4424
used logic cells: 567
Translating sdc file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\placer\breakout_trng_top_pl.sdc...
Translated sdc file is W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --outdir "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router" --sdf_file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf"
starting routerrunning routerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbrouter.exe F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\netlist\oadb-breakout_trng_top F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc --outdir W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\router --sdf_file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf 
Lattice Semiconductor Corporation  Router
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:59

I1203: Reading Design breakout_trng_top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6553_4_lut_LC_12_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6553_4_lut_LC_12_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_12_15_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_12_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_12_15_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_12_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_11_13_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_11_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6529_4_lut_LC_11_16_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6529_4_lut_LC_11_16_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_11_16_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_11_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_11_16_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_11_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6385_2_lut_LC_11_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6385_2_lut_LC_11_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6517_4_lut_LC_11_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6517_4_lut_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_11_15_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_11_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_11_15_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6509_4_lut_LC_11_14_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6509_4_lut_LC_11_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_10_14_6/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_10_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_10_15_6/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_10_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_10_11_1/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_10_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_10_11_1/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6492_4_lut_3_lut_LC_10_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6381_2_lut_LC_9_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6381_2_lut_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6565_4_lut_LC_9_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6565_4_lut_LC_9_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_9_15_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_9_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_9_15_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_9_15_0/lcout" to break the combinatorial loop
Read device time: 7
I1209: Started routing
I1223: Total Nets : 760 
I1212: Iteration  1 :    40 unrouted : 3 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design breakout_trng_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\netlister.exe" --verilog "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v" --vhdl "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd" --lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --view rt --device "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\packer\breakout_trng_top_pk.sdc" --out-sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:52:13

Generating Verilog & VHDL netlist files ...
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.v
Writing W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt/sbt/outputs/simulation_netlist\breakout_trng_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --lib-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib" --sdc-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc" --sdf-file "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf" --report-file "W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt" --device-file "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : F:\lscc\iCEcube2.2014.04\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top --lib-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ice40HX8K.lib --sdc-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\netlister\breakout_trng_top_sbt.sdc --sdf-file W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\simulation_netlist\breakout_trng_top_sbt.sdf --report-file W:\trng\projects\ice40hx8k_breakout\async_rings\icecube2\trng_Implmnt\sbt\outputs\timer\breakout_trng_top_timing.rpt --device-file F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:41:13

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1405: Clock is already defined at PLL output ice_pll_inst.trng_pll_96MHz_inst/PLLOUTGLOBAL. So, no PLL clock will be inferred at this pin.
Info-1404: Inferred PLL generated clock at ice_pll_inst.trng_pll_96MHz_inst/PLLOUTCORE
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6509_4_lut_LC_11_14_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i6509_4_lut_LC_11_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_10_14_6/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4524_2_lut_4_lut_LC_10_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_0__u_frlsfr4.i4475_2_lut_4_lut_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_10_15_6/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i6480_4_lut_LC_10_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i22_3_lut_4_lut_LC_10_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_3__u_frlsfr4.i1_4_lut_LC_10_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_11_13_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i1_4_lut_LC_11_13_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6496_4_lut_4_lut_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/in2" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_7__u_frlsfr4.i6593_4_lut_4_lut_LC_12_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6573_4_lut_3_lut_LC_9_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6581_4_lut_4_lut_LC_9_11_5/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6581_4_lut_4_lut_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i3_4_lut_LC_10_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6581_4_lut_4_lut_LC_9_11_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_6__u_frlsfr4.i6581_4_lut_4_lut_LC_9_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_11_15_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6521_4_lut_4_lut_LC_11_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_11_15_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i1_4_lut_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6385_2_lut_LC_11_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6385_2_lut_LC_11_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6517_4_lut_LC_11_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6517_4_lut_LC_11_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_1__u_frlsfr4.i6472_4_lut_4_lut_LC_11_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_9_15_2/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6569_4_lut_4_lut_LC_9_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_9_15_0/in3" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i1_4_lut_LC_9_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6381_2_lut_LC_9_15_5/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6381_2_lut_LC_9_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6565_4_lut_LC_9_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6565_4_lut_LC_9_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_5__u_frlsfr4.i6488_4_lut_4_lut_LC_9_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_12_15_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i3_4_lut_LC_12_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6557_4_lut_4_lut_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_12_15_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6549_4_lut_3_lut_LC_12_15_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6553_4_lut_LC_12_15_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_4__u_frlsfr4.i6553_4_lut_LC_12_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_11_16_0/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i3_4_lut_LC_11_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6533_4_lut_4_lut_LC_11_16_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_11_16_2/in1" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6525_4_lut_3_lut_LC_11_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6529_4_lut_LC_11_16_4/in0" to pin "u_trng_top.lfsr_trng_i6913.u0_rnd_src.IN_2__u_frlsfr4.i6529_4_lut_LC_11_16_4/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"F:/lscc/iCEcube2.2014.04/sbt_backend/bin/win32/opt\bitmap.exe" "F:\lscc\iCEcube2.2014.04\sbt_backend\devices\ICE40P08.dev" --design "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\netlist\oadb-breakout_trng_top" --device_name iCE40HX8K --package CT256 --outdir "W:/trng/projects/ice40hx8k_breakout/async_rings/icecube2/trng_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2014.04.26425
Build Date:     Jul 24 2014 12:51:58

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
