Running: xsim.dir/uart_rx_ex_tb_time_synth/xsimk -simmode gui -wdb uart_rx_ex_tb_time_synth.wdb -simrunnum 0 -socket 59961
Design successfully loaded
Design Loading Memory Usage: 34636 KB (Peak: 34636 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 116892 KB (Peak: 181908 KB)
Simulation CPU Usage: 2740 ms
