// Seed: 2786432979
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1;
  uwire id_1 = 1;
  assign id_1 = id_1;
  assign id_1 = 1 ? id_1 == 1 : 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    module_2,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  for (id_11 = 1; 1; ++id_4) begin : LABEL_0
    assign id_8[1] = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_11,
      id_11
  );
endmodule
