#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5644edc089f0 .scope module, "UART_tb" "UART_tb" 2 2;
 .timescale -9 -12;
v0x5644edc2c470_0 .var "addr", 1 0;
v0x5644edc2c550_0 .var "clk", 0 0;
v0x5644edc2c680_0 .var "en", 0 0;
v0x5644edc2c750_0 .var "re", 0 0;
v0x5644edc2c820_0 .var "rst", 0 0;
v0x5644edc2c950_0 .var "wdata", 7 0;
v0x5644edc2c9f0_0 .var "we", 0 0;
S_0x5644edc08b80 .scope module, "u_UART" "UART" 2 15, 3 1 0, S_0x5644edc089f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "addr";
    .port_info 4 /INPUT 8 "wdata";
    .port_info 5 /INPUT 1 "re";
    .port_info 6 /OUTPUT 8 "rxd";
    .port_info 7 /INPUT 1 "we";
v0x5644edc2b8f0_0 .var "Br", 7 0;
v0x5644edc2b9d0_0 .net "addr", 1 0, v0x5644edc2c470_0;  1 drivers
v0x5644edc2ba90_0 .net "boud_tick", 0 0, v0x5644edbe03c0_0;  1 drivers
v0x5644edc2bb60_0 .net "clk", 0 0, v0x5644edc2c550_0;  1 drivers
v0x5644edc2bc00_0 .net "en", 0 0, v0x5644edc2c680_0;  1 drivers
v0x5644edc2bcf0_0 .net "re", 0 0, v0x5644edc2c750_0;  1 drivers
v0x5644edc2bd90_0 .net "rst", 0 0, v0x5644edc2c820_0;  1 drivers
v0x5644edc2be30_0 .net "rx_reg", 7 0, v0x5644edc2a4f0_0;  1 drivers
v0x5644edc2bef0_0 .var "rxd", 7 0;
v0x5644edc2c040_0 .net "tx", 0 0, v0x5644edc2b690_0;  1 drivers
v0x5644edc2c0e0_0 .var "txd", 7 0;
v0x5644edc2c1a0_0 .net "wdata", 7 0, v0x5644edc2c950_0;  1 drivers
v0x5644edc2c260_0 .net "we", 0 0, v0x5644edc2c9f0_0;  1 drivers
E_0x5644edc04ea0/0 .event anyedge, v0x5644edc2b9d0_0, v0x5644edc2c260_0, v0x5644edc2c1a0_0, v0x5644edc2bcf0_0;
E_0x5644edc04ea0/1 .event anyedge, v0x5644edc2a4f0_0;
E_0x5644edc04ea0 .event/or E_0x5644edc04ea0/0, E_0x5644edc04ea0/1;
S_0x5644edbff4b0 .scope module, "u_boud_rate" "boud_rate" 3 56, 4 1 0, S_0x5644edc08b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "num";
    .port_info 3 /OUTPUT 1 "boud_tick";
v0x5644edbe03c0_0 .var "boud_tick", 0 0;
v0x5644edbe0490_0 .net "clk", 0 0, v0x5644edc2c550_0;  alias, 1 drivers
v0x5644edc296f0_0 .var "counter", 7 0;
v0x5644edc297b0_0 .net "num", 7 0, v0x5644edc2b8f0_0;  1 drivers
v0x5644edc29890_0 .net "rst", 0 0, v0x5644edc2c820_0;  alias, 1 drivers
E_0x5644edc03c30 .event posedge, v0x5644edbe0490_0;
S_0x5644edc29a20 .scope module, "u_rx_2" "rx_2" 3 46, 5 1 0, S_0x5644edc08b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data_rx";
    .port_info 3 /INPUT 1 "boud_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 8 "rx_reg";
P_0x5644edbe8050 .param/l "DATA" 1 5 12, C4<10>;
P_0x5644edbe8090 .param/l "IDLE" 1 5 10, C4<00>;
P_0x5644edbe80d0 .param/l "START" 1 5 11, C4<01>;
P_0x5644edbe8110 .param/l "STOP" 1 5 13, C4<11>;
v0x5644edc29ee0_0 .net "boud_in", 0 0, v0x5644edbe03c0_0;  alias, 1 drivers
v0x5644edc29fa0_0 .net "clk", 0 0, v0x5644edc2c550_0;  alias, 1 drivers
v0x5644edc2a040_0 .net "data_rx", 0 0, v0x5644edc2b690_0;  alias, 1 drivers
v0x5644edc2a0e0_0 .var "datacounter", 3 0;
v0x5644edc2a180_0 .net "en", 0 0, v0x5644edc2c680_0;  alias, 1 drivers
v0x5644edc2a290_0 .var "int_reg", 7 0;
v0x5644edc2a370_0 .var "nextstate", 1 0;
v0x5644edc2a450_0 .net "rst", 0 0, v0x5644edc2c820_0;  alias, 1 drivers
v0x5644edc2a4f0_0 .var "rx_reg", 7 0;
v0x5644edc2a5b0_0 .var "shiftreg", 7 0;
v0x5644edc2a690_0 .var "state", 1 0;
v0x5644edc2a770_0 .var "statecounter", 3 0;
E_0x5644edbd6f20/0 .event anyedge, v0x5644edc2a690_0, v0x5644edc2a180_0, v0x5644edc2a770_0, v0x5644edc2a040_0;
E_0x5644edbd6f20/1 .event anyedge, v0x5644edc2a290_0, v0x5644edc2a0e0_0;
E_0x5644edbd6f20 .event/or E_0x5644edbd6f20/0, E_0x5644edbd6f20/1;
E_0x5644edbe91f0 .event posedge, v0x5644edc29890_0, v0x5644edbe0490_0;
S_0x5644edc2a910 .scope module, "u_tx2" "tx_2" 3 38, 6 1 0, S_0x5644edc08b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "tx_data";
    .port_info 3 /INPUT 1 "boud_in";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /OUTPUT 1 "tx";
P_0x5644edc2aaa0 .param/l "DATA" 1 6 12, C4<10>;
P_0x5644edc2aae0 .param/l "IDLE" 1 6 10, C4<00>;
P_0x5644edc2ab20 .param/l "START" 1 6 11, C4<01>;
P_0x5644edc2ab60 .param/l "STOP" 1 6 13, C4<11>;
v0x5644edc2ae90_0 .net "boud_in", 0 0, v0x5644edbe03c0_0;  alias, 1 drivers
v0x5644edc2afa0_0 .net "clk", 0 0, v0x5644edc2c550_0;  alias, 1 drivers
v0x5644edc2b0b0_0 .var "datacounter", 3 0;
v0x5644edc2b150_0 .net "en", 0 0, v0x5644edc2c680_0;  alias, 1 drivers
v0x5644edc2b1f0_0 .var "nextstate", 1 0;
v0x5644edc2b300_0 .net "rst", 0 0, v0x5644edc2c820_0;  alias, 1 drivers
v0x5644edc2b3f0_0 .var "shiftreg", 7 0;
v0x5644edc2b4d0_0 .var "state", 1 0;
v0x5644edc2b5b0_0 .var "statecounter", 4 0;
v0x5644edc2b690_0 .var "tx", 0 0;
v0x5644edc2b730_0 .net "tx_data", 7 0, v0x5644edc2c0e0_0;  1 drivers
E_0x5644edc2ae10/0 .event anyedge, v0x5644edc2b4d0_0, v0x5644edc2a180_0, v0x5644edc2b5b0_0, v0x5644edc2b730_0;
E_0x5644edc2ae10/1 .event anyedge, v0x5644edc2b3f0_0, v0x5644edc2b0b0_0;
E_0x5644edc2ae10 .event/or E_0x5644edc2ae10/0, E_0x5644edc2ae10/1;
    .scope S_0x5644edc2a910;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5644edc2b3f0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2b0b0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x5644edc2a910;
T_1 ;
    %wait E_0x5644edbe91f0;
    %load/vec4 v0x5644edc2b300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5644edc2b4d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5644edc2b5b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5644edc2b1f0_0;
    %assign/vec4 v0x5644edc2b4d0_0, 0;
    %load/vec4 v0x5644edc2b5b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5644edc2b5b0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5644edc2ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5644edc2b5b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5644edc2b5b0_0, 0;
T_1.4 ;
T_1.3 ;
    %load/vec4 v0x5644edc2b4d0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v0x5644edc2b5b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x5644edc2b0b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5644edc2b0b0_0, 0;
T_1.8 ;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5644edc2a910;
T_2 ;
    %wait E_0x5644edc2ae10;
    %load/vec4 v0x5644edc2b4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5644edc2b1f0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2b690_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2b0b0_0, 0, 4;
    %load/vec4 v0x5644edc2b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5644edc2b1f0_0, 0, 2;
T_2.6 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644edc2b690_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2b0b0_0, 0, 4;
    %load/vec4 v0x5644edc2b5b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5644edc2b1f0_0, 0, 2;
    %load/vec4 v0x5644edc2b730_0;
    %store/vec4 v0x5644edc2b3f0_0, 0, 8;
T_2.8 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5644edc2b5b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x5644edc2b3f0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5644edc2b690_0, 0;
    %load/vec4 v0x5644edc2b3f0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5644edc2b3f0_0, 0, 8;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5644edc2b0b0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5644edc2b1f0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2b0b0_0, 0, 4;
T_2.12 ;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5644edc2b5b0_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5644edc2b1f0_0, 0, 2;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2b690_0, 0, 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5644edc29a20;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5644edc2a290_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2a770_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5644edc2a5b0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2a0e0_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x5644edc29a20;
T_4 ;
    %wait E_0x5644edbe91f0;
    %load/vec4 v0x5644edc2a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5644edc2a690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5644edc2a770_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5644edc2a370_0;
    %assign/vec4 v0x5644edc2a690_0, 0;
    %load/vec4 v0x5644edc2a770_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5644edc2a770_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5644edc29ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5644edc2a770_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5644edc2a770_0, 0;
T_4.4 ;
T_4.3 ;
    %load/vec4 v0x5644edc2a690_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5644edc2a770_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v0x5644edc2a0e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5644edc2a0e0_0, 0;
T_4.8 ;
T_4.6 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5644edc29a20;
T_5 ;
    %wait E_0x5644edbd6f20;
    %load/vec4 v0x5644edc2a690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5644edc2a370_0, 0, 2;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2a0e0_0, 0, 4;
    %load/vec4 v0x5644edc2a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5644edc2a370_0, 0, 2;
T_5.6 ;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2a0e0_0, 0, 4;
    %load/vec4 v0x5644edc2a770_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5644edc2a370_0, 0, 2;
T_5.8 ;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5644edc2a770_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x5644edc2a040_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5644edc2a290_0, 4, 5;
    %load/vec4 v0x5644edc2a290_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5644edc2a040_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5644edc2a290_0, 0, 8;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x5644edc2a0e0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5644edc2a370_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5644edc2a0e0_0, 0, 4;
T_5.12 ;
T_5.11 ;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5644edc2a770_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5644edc2a370_0, 0, 2;
T_5.14 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5644edc29a20;
T_6 ;
    %load/vec4 v0x5644edc2a290_0;
    %cassign/vec4 v0x5644edc2a4f0_0;
    %cassign/link v0x5644edc2a4f0_0, v0x5644edc2a290_0;
    %end;
    .thread T_6;
    .scope S_0x5644edbff4b0;
T_7 ;
    %wait E_0x5644edc03c30;
    %load/vec4 v0x5644edc29890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5644edc296f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5644edbe03c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5644edc296f0_0;
    %load/vec4 v0x5644edc297b0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5644edc296f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edbe03c0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5644edc296f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5644edc296f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644edbe03c0_0, 0, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5644edc08b80;
T_8 ;
    %wait E_0x5644edc04ea0;
    %load/vec4 v0x5644edc2b9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5644edc2c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x5644edc2c1a0_0;
    %store/vec4 v0x5644edc2c0e0_0, 0, 8;
T_8.4 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5644edc2bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5644edc2be30_0;
    %store/vec4 v0x5644edc2bef0_0, 0, 8;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5644edc2c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x5644edc2c1a0_0;
    %store/vec4 v0x5644edc2b8f0_0, 0, 8;
T_8.8 ;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5644edc089f0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5644edc2c470_0, 0, 2;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644edc2c820_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5644edc2c680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c9f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5644edc2c470_0, 0, 2;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x5644edc2c950_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5644edc2c470_0, 0, 2;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x5644edc2c950_0, 0, 8;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5644edc2c750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5644edc2c470_0, 0, 2;
    %delay 50000, 0;
    %delay 1410065408, 2;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5644edc089f0;
T_10 ;
    %delay 25000, 0;
    %load/vec4 v0x5644edc2c550_0;
    %inv;
    %store/vec4 v0x5644edc2c550_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5644edc089f0;
T_11 ;
    %vpi_call 2 69 "$dumpfile", "UART.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5644edc089f0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART.v";
    "boud.v";
    "Rx2.0.v";
    "Tx2.0.v";
