// Seed: 492178149
module module_0 (
    input uwire id_0,
    output tri id_1,
    output tri id_2,
    input uwire id_3
    , id_16,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input supply1 id_14
);
  assign id_16 = id_14;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri1 id_6
    , id_8
);
  module_0(
      id_2, id_4, id_4, id_0, id_6, id_4, id_5, id_4, id_4, id_1, id_0, id_5, id_1, id_1, id_2
  );
endmodule
