Information: Updating graph... (UID-83)
 
****************************************
Report : qor
Design : top
Version: S-2021.06
Date   : Thu May  5 22:55:06 2022
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          1.81
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.22
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.04
  Total Hold Violation:         -0.24
  No. of Hold Violations:       13.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               9436
  Buf/Inv Cell Count:            1070
  Buf Cell Count:                 307
  Inv Cell Count:                 763
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8935
  Sequential Cell Count:          501
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    18007.970176
  Noncombinational Area:  1885.716022
  Buf/Inv Area:            988.722021
  Total Buffer Area:           371.67
  Total Inverter Area:         617.05
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :       83355.88
  Net YLength        :       78348.94
  -----------------------------------
  Cell Area:             19893.686199
  Design Area:           19893.686199
  Net Length        :       161704.81


  Design Rules
  -----------------------------------
  Total Number of Nets:         12202
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-169

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               17.18
  -----------------------------------------
  Overall Compile Time:               17.41
  Overall Compile Wall Clock Time:    17.52

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.04  TNS: 0.24  Number of Violating Paths: 13

  --------------------------------------------------------------------


1
