

================================================================
== Vitis HLS Report for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'
================================================================
* Date:           Tue May 31 13:30:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.622 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1040|     1040|  5.200 us|  5.200 us|  1040|  1040|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INIT_DIV_TABLE  |     1038|     1038|        16|          1|          1|  1024|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     129|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     841|     617|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     135|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     976|     814|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |sdiv_11ns_18ns_18_15_1_U1  |sdiv_11ns_18ns_18_15_1  |        0|   0|  841|  617|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0|  841|  617|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |i_fu_91_p2              |         +|   0|  0|  18|          11|           1|
    |overflow_1_fu_192_p2    |       and|   0|  0|   2|           1|           1|
    |underflow_fu_204_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_85_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln924_fu_180_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln942_fu_198_p2    |      icmp|   0|  0|   8|           2|           2|
    |or_ln392_fu_218_p2      |        or|   0|  0|   2|           1|           1|
    |overflow_fu_125_p2      |        or|   0|  0|   2|           1|           1|
    |grp_fu_145_p1           |    select|   0|  0|  17|           1|           2|
    |real_val_V_fu_224_p3    |    select|   0|  0|  17|           1|          18|
    |select_ln392_fu_210_p3  |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln1349_fu_131_p2    |       xor|   0|  0|  19|          18|          19|
    |xor_ln941_fu_186_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 129|          53|          80|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_2  |   9|          2|   11|         22|
    |p_Val2_1_fu_60             |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  36|          8|   24|         48|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |p_Val2_1_fu_60                     |  11|   0|   11|          0|
    |p_Val2_2_reg_243                   |  11|   0|   11|          0|
    |real_val_V_reg_257                 |  18|   0|   18|          0|
    |p_Val2_2_reg_243                   |  64|  32|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 135|  32|   82|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE|  return value|
|div_table_V_address0  |  out|   10|   ap_memory|                              div_table_V|         array|
|div_table_V_ce0       |  out|    1|   ap_memory|                              div_table_V|         array|
|div_table_V_we0       |  out|    1|   ap_memory|                              div_table_V|         array|
|div_table_V_d0        |  out|   18|   ap_memory|                              div_table_V|         array|
+----------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 19 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %p_Val2_1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i11 %p_Val2_1"   --->   Operation 22 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i11 %p_Val2_2, i11 1024" [pip_kernel.cpp:25]   --->   Operation 24 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%i = add i11 %p_Val2_2, i11 1" [pip_kernel.cpp:25]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.body.i.split, void %for.cond.preheader.exitStub" [pip_kernel.cpp:25]   --->   Operation 27 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%trunc_ln887 = trunc i11 %p_Val2_2"   --->   Operation 28 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%p_Val2_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i10.i8, i10 %trunc_ln887, i8 0"   --->   Operation 29 'bitconcatenate' 'p_Val2_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_Val2_2, i32 9"   --->   Operation 30 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_Val2_2, i32 10"   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%overflow = or i1 %p_Result_s, i1 %tmp"   --->   Operation 32 'or' 'overflow' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln1349)   --->   "%xor_ln1349 = xor i18 %p_Val2_s, i18 131072"   --->   Operation 33 'xor' 'xor_ln1349' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln1349 = select i1 %overflow, i18 262143, i18 %xor_ln1349"   --->   Operation 34 'select' 'select_ln1349' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [15/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 35 'sdiv' 'sdiv_ln1349' <Predicate = (!icmp_ln25)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 %i, i11 %p_Val2_1" [pip_kernel.cpp:25]   --->   Operation 36 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 37 [14/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 37 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.52>
ST_3 : Operation 38 [13/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 38 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 39 [12/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 39 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 40 [11/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 40 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 41 [10/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 41 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 42 [9/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 42 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 43 [8/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 43 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 44 [7/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 44 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 45 [6/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 45 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 46 [5/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 46 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.52>
ST_12 : Operation 47 [4/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 47 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 48 [3/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 48 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 49 [2/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 49 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 50 [1/15] (1.52ns)   --->   "%sdiv_ln1349 = sdiv i18 256, i18 %select_ln1349"   --->   Operation 50 'sdiv' 'sdiv_ln1349' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%real_val_V_2 = shl i18 %sdiv_ln1349, i18 8"   --->   Operation 51 'shl' 'real_val_V_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %sdiv_ln1349, i32 9"   --->   Operation 52 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i18.i32.i32, i18 %sdiv_ln1349, i32 10, i32 11"   --->   Operation 53 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 54 [1/1] (0.44ns)   --->   "%icmp_ln924 = icmp_ne  i2 %tmp_1, i2 0"   --->   Operation 54 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node overflow_1)   --->   "%xor_ln941 = xor i1 %p_Result_1, i1 1"   --->   Operation 55 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 56 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_1 = and i1 %icmp_ln924, i1 %xor_ln941"   --->   Operation 56 'and' 'overflow_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 57 [1/1] (0.44ns)   --->   "%icmp_ln942 = icmp_ne  i2 %tmp_1, i2 3"   --->   Operation 57 'icmp' 'icmp_ln942' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%underflow = and i1 %p_Result_1, i1 %icmp_ln942"   --->   Operation 58 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%select_ln392 = select i1 %overflow_1, i18 131071, i18 131072"   --->   Operation 59 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node real_val_V)   --->   "%or_ln392 = or i1 %overflow_1, i1 %underflow"   --->   Operation 60 'or' 'or_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 61 [1/1] (0.36ns) (out node of the LUT)   --->   "%real_val_V = select i1 %or_ln392, i18 %select_ln392, i18 %real_val_V_2"   --->   Operation 61 'select' 'real_val_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.23>
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%v_assign_cast = zext i11 %p_Val2_2"   --->   Operation 62 'zext' 'v_assign_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0"   --->   Operation 63 'specloopname' 'specloopname_ln183' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64 0, i64 %v_assign_cast" [pip_kernel.cpp:28]   --->   Operation 64 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln28 = store i18 %real_val_V, i10 %div_table_V_addr" [pip_kernel.cpp:28]   --->   Operation 65 'store' 'store_ln28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body.i" [pip_kernel.cpp:25]   --->   Operation 66 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ div_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_1              (alloca           ) [ 01000000000000000]
store_ln0             (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
p_Val2_2              (load             ) [ 01111111111111111]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000]
icmp_ln25             (icmp             ) [ 01111111111111110]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
i                     (add              ) [ 00000000000000000]
br_ln25               (br               ) [ 00000000000000000]
trunc_ln887           (trunc            ) [ 00000000000000000]
p_Val2_s              (bitconcatenate   ) [ 00000000000000000]
p_Result_s            (bitselect        ) [ 00000000000000000]
tmp                   (bitselect        ) [ 00000000000000000]
overflow              (or               ) [ 00000000000000000]
xor_ln1349            (xor              ) [ 00000000000000000]
select_ln1349         (select           ) [ 01111111111111110]
store_ln25            (store            ) [ 00000000000000000]
sdiv_ln1349           (sdiv             ) [ 00000000000000000]
real_val_V_2          (shl              ) [ 00000000000000000]
p_Result_1            (bitselect        ) [ 00000000000000000]
tmp_1                 (partselect       ) [ 00000000000000000]
icmp_ln924            (icmp             ) [ 00000000000000000]
xor_ln941             (xor              ) [ 00000000000000000]
overflow_1            (and              ) [ 00000000000000000]
icmp_ln942            (icmp             ) [ 00000000000000000]
underflow             (and              ) [ 00000000000000000]
select_ln392          (select           ) [ 00000000000000000]
or_ln392              (or               ) [ 00000000000000000]
real_val_V            (select           ) [ 01000000000000001]
v_assign_cast         (zext             ) [ 00000000000000000]
specloopname_ln183    (specloopname     ) [ 00000000000000000]
div_table_V_addr      (getelementptr    ) [ 00000000000000000]
store_ln28            (store            ) [ 00000000000000000]
br_ln25               (br               ) [ 00000000000000000]
ret_ln0               (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="div_table_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_table_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="p_Val2_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="div_table_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="18" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="11" slack="0"/>
<pin id="68" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="div_table_V_addr/16 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln28_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="10" slack="0"/>
<pin id="73" dir="0" index="1" bw="18" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/16 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="11" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_Val2_2_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln25_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="0"/>
<pin id="87" dir="0" index="1" bw="11" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln887_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="p_Val2_s_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="0"/>
<pin id="103" dir="0" index="1" bw="10" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_Result_s_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="11" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="11" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="overflow_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="xor_ln1349_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="18" slack="0"/>
<pin id="133" dir="0" index="1" bw="18" slack="0"/>
<pin id="134" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1349/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="select_ln1349_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="18" slack="0"/>
<pin id="140" dir="0" index="2" bw="18" slack="0"/>
<pin id="141" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1349/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="18" slack="0"/>
<pin id="148" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1349/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln25_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="11" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="real_val_V_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="18" slack="0"/>
<pin id="158" dir="0" index="1" bw="5" slack="0"/>
<pin id="159" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="real_val_V_2/15 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Result_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="18" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/15 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="18" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln924_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/15 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln941_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="overflow_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/15 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln942_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln942/15 "/>
</bind>
</comp>

<comp id="204" class="1004" name="underflow_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/15 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln392_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="18" slack="0"/>
<pin id="213" dir="0" index="2" bw="18" slack="0"/>
<pin id="214" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="or_ln392_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392/15 "/>
</bind>
</comp>

<comp id="224" class="1004" name="real_val_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="18" slack="0"/>
<pin id="227" dir="0" index="2" bw="18" slack="0"/>
<pin id="228" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="real_val_V/15 "/>
</bind>
</comp>

<comp id="232" class="1004" name="v_assign_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="15"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_assign_cast/16 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_Val2_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="p_Val2_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="15"/>
<pin id="245" dir="1" index="1" bw="11" slack="15"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln25_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="14"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="252" class="1005" name="select_ln1349_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="18" slack="1"/>
<pin id="254" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1349 "/>
</bind>
</comp>

<comp id="257" class="1005" name="real_val_V_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="18" slack="1"/>
<pin id="259" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="real_val_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="58" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="82" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="82" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="30" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="109" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="117" pin="3"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="101" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="125" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="131" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="137" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="91" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="145" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="145" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="145" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="184"><net_src comp="170" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="162" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="180" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="170" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="162" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="192" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="192" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="204" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="210" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="156" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="239"><net_src comp="60" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="241"><net_src comp="236" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="242"><net_src comp="236" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="246"><net_src comp="82" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="251"><net_src comp="85" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="137" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="260"><net_src comp="224" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: div_table_V | {16 }
 - Input state : 
	Port: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE : div_table_V | {}
  - Chain level:
	State 1
		store_ln0 : 1
		p_Val2_2 : 1
		icmp_ln25 : 2
		i : 2
		br_ln25 : 3
		trunc_ln887 : 2
		p_Val2_s : 3
		p_Result_s : 2
		tmp : 2
		overflow : 3
		xor_ln1349 : 4
		select_ln1349 : 4
		sdiv_ln1349 : 5
		store_ln25 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		real_val_V_2 : 1
		p_Result_1 : 1
		tmp_1 : 1
		icmp_ln924 : 2
		xor_ln941 : 2
		overflow_1 : 3
		icmp_ln942 : 2
		underflow : 3
		select_ln392 : 3
		or_ln392 : 3
		real_val_V : 3
	State 16
		div_table_V_addr : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   sdiv   |      grp_fu_145      |   841   |   617   |
|----------|----------------------|---------|---------|
|          | select_ln1349_fu_137 |    0    |    17   |
|  select  |  select_ln392_fu_210 |    0    |    17   |
|          |   real_val_V_fu_224  |    0    |    17   |
|----------|----------------------|---------|---------|
|          |    icmp_ln25_fu_85   |    0    |    11   |
|   icmp   |   icmp_ln924_fu_180  |    0    |    8    |
|          |   icmp_ln942_fu_198  |    0    |    8    |
|----------|----------------------|---------|---------|
|    xor   |   xor_ln1349_fu_131  |    0    |    18   |
|          |   xor_ln941_fu_186   |    0    |    2    |
|----------|----------------------|---------|---------|
|    add   |        i_fu_91       |    0    |    18   |
|----------|----------------------|---------|---------|
|    or    |    overflow_fu_125   |    0    |    2    |
|          |    or_ln392_fu_218   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |   overflow_1_fu_192  |    0    |    2    |
|          |   underflow_fu_204   |    0    |    2    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln887_fu_97  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|    p_Val2_s_fu_101   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_109  |    0    |    0    |
| bitselect|      tmp_fu_117      |    0    |    0    |
|          |   p_Result_1_fu_162  |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |  real_val_V_2_fu_156 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_1_fu_170     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   | v_assign_cast_fu_232 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   841   |   741   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln25_reg_248  |    1   |
|   p_Val2_1_reg_236  |   11   |
|   p_Val2_2_reg_243  |   11   |
|  real_val_V_reg_257 |   18   |
|select_ln1349_reg_252|   18   |
+---------------------+--------+
|        Total        |   59   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_145 |  p1  |   2  |  18  |   36   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   36   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   841  |   741  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   59   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   900  |   750  |
+-----------+--------+--------+--------+
