<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NUC472_NUC442_BSP: CLK Exported Constants</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">NUC472_NUC442_BSP<span id="projectnumber">&#160;V3.03.003</span>
   </div>
   <div id="projectbrief">The Board Support Package for NUC472/NUC442</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">CLK Exported Constants<div class="ingroups"><a class="el" href="../../d1/d17/group___n_u_c472__442___device___driver.html">NUC472/NUC442 Device Driver</a> &raquo; <a class="el" href="../../d3/d7c/group___n_u_c472__442___c_l_k___driver.html">CLK Driver</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for CLK Exported Constants:</div>
<div class="dyncontent">
<div class="center"><img src="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.png" border="0" usemap="#ad8_2deb_2group______n__u__c472____442______c__l__k______e__x__p__o__r__t__e__d______c__o__n__s__t__a__n__t__s" alt=""/></div>
<map name="ad8_2deb_2group______n__u__c472____442______c__l__k______e__x__p__o__r__t__e__d______c__o__n__s__t__a__n__t__s" id="ad8_2deb_2group______n__u__c472____442______c__l__k______e__x__p__o__r__t__e__d______c__o__n__s__t__a__n__t__s">
<area shape="rect" href="../../d3/d7c/group___n_u_c472__442___c_l_k___driver.html" title=" " alt="" coords="5,5,88,31"/>
<area shape="rect" title=" " alt="" coords="136,5,303,31"/>
<area shape="rect" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html" title=" " alt="" coords="351,5,515,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d0b/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html">CLK Exported Functions</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaf78f0bf221a8dfbf0dc61fec9d688316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a>&#160;&#160;&#160;500000000</td></tr>
<tr class="separator:gaf78f0bf221a8dfbf0dc61fec9d688316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7ee846c8f005543d4585329d6ddf4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a>&#160;&#160;&#160;250000000</td></tr>
<tr class="separator:ga1e7ee846c8f005543d4585329d6ddf4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1f2ec6b466ada9e421c38aaf2005e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaec1f2ec6b466ada9e421c38aaf2005e6">FREQ_200MHZ</a>&#160;&#160;&#160;200000000</td></tr>
<tr class="separator:gaec1f2ec6b466ada9e421c38aaf2005e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8136bf46bff4db26fe2fa5b18db4af0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>&#160;&#160;&#160;125000000</td></tr>
<tr class="separator:ga8136bf46bff4db26fe2fa5b18db4af0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6127f54c1577c4fc670f7c944004d47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6127f54c1577c4fc670f7c944004d47d">FREQ_72MHZ</a>&#160;&#160;&#160;72000000</td></tr>
<tr class="separator:ga6127f54c1577c4fc670f7c944004d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaeb1b69e33cdba81a982a58e826dadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>&#160;&#160;&#160;50000000</td></tr>
<tr class="separator:gaaaeb1b69e33cdba81a982a58e826dadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a3a931e0bc25d79e7b07b6601ffbeec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a3a931e0bc25d79e7b07b6601ffbeec">FREQ_25MHZ</a>&#160;&#160;&#160;25000000</td></tr>
<tr class="separator:ga5a3a931e0bc25d79e7b07b6601ffbeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5d1ea18e1cd359bcfb1c949e083d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a5d1ea18e1cd359bcfb1c949e083d59">FREQ_24MHZ</a>&#160;&#160;&#160;24000000</td></tr>
<tr class="separator:ga9a5d1ea18e1cd359bcfb1c949e083d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9225e4a826e83ca7a820e051f3585c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9225e4a826e83ca7a820e051f3585c44">FREQ_22MHZ</a>&#160;&#160;&#160;22000000</td></tr>
<tr class="separator:ga9225e4a826e83ca7a820e051f3585c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1f8cd263b68fda09e33026c35a8665e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab1f8cd263b68fda09e33026c35a8665e">FREQ_32KHZ</a>&#160;&#160;&#160;32000</td></tr>
<tr class="separator:gab1f8cd263b68fda09e33026c35a8665e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af8da924065d17423a88d78652b25d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2af8da924065d17423a88d78652b25d5">FREQ_10KHZ</a>&#160;&#160;&#160;10000</td></tr>
<tr class="separator:ga2af8da924065d17423a88d78652b25d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga870e2e8afdbc1c3627c9e7332b9e2c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a></td></tr>
<tr class="separator:ga870e2e8afdbc1c3627c9e7332b9e2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf065dee5f4f3ebefa851bedd5baa4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></td></tr>
<tr class="separator:ga0bf065dee5f4f3ebefa851bedd5baa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4669f383a27d224671bbcb5fa6bb420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf4669f383a27d224671bbcb5fa6bb420">CLK_PLLCTL_NR</a>(x)</td></tr>
<tr class="separator:gaf4669f383a27d224671bbcb5fa6bb420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93b1cb43ccb8fe262900d6f887ebd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf93b1cb43ccb8fe262900d6f887ebd8c">CLK_PLLCTL_NF</a>(x)</td></tr>
<tr class="separator:gaf93b1cb43ccb8fe262900d6f887ebd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410812cdf8c0870db1178f06d51d21a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga410812cdf8c0870db1178f06d51d21a0">CLK_PLLCTL_NO_1</a></td></tr>
<tr class="separator:ga410812cdf8c0870db1178f06d51d21a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b56a265558fb06a9089f47934ba5bc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b56a265558fb06a9089f47934ba5bc6">CLK_PLLCTL_NO_2</a></td></tr>
<tr class="separator:ga6b56a265558fb06a9089f47934ba5bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63beb05a756a97198a9fcfdb9f772ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga63beb05a756a97198a9fcfdb9f772ed0">CLK_PLLCTL_NO_4</a></td></tr>
<tr class="separator:ga63beb05a756a97198a9fcfdb9f772ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga262588315d36a93239306d7f4859e92f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga262588315d36a93239306d7f4859e92f">CLK_PLLCTL_50MHz_HIRC</a></td></tr>
<tr class="separator:ga262588315d36a93239306d7f4859e92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1631b3ce209b48379dd0cb341e0c8f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1631b3ce209b48379dd0cb341e0c8f8a">CLK_PLLCTL_48MHz_HIRC</a></td></tr>
<tr class="separator:ga1631b3ce209b48379dd0cb341e0c8f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e188d3dd44688223c1a82682be1ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga10e188d3dd44688223c1a82682be1ad3">CLK_PLLCTL_36MHz_HIRC</a></td></tr>
<tr class="separator:ga10e188d3dd44688223c1a82682be1ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2040f3cf4e7e0acfa1f3ac2777b17e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2040f3cf4e7e0acfa1f3ac2777b17e74">CLK_PLLCTL_32MHz_HIRC</a></td></tr>
<tr class="separator:ga2040f3cf4e7e0acfa1f3ac2777b17e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed60c15fe3b90184dc35faa4eb5e3256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed60c15fe3b90184dc35faa4eb5e3256">CLK_PLLCTL_24MHz_HIRC</a></td></tr>
<tr class="separator:gaed60c15fe3b90184dc35faa4eb5e3256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81fe73af458c34e04fb3cbbc998abb3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81fe73af458c34e04fb3cbbc998abb3c">CLK_PLL2CTL_PLL2DIV</a>(x)</td></tr>
<tr class="separator:ga81fe73af458c34e04fb3cbbc998abb3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de89bde1a3f9704d9c9f6ab9d333f81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8de89bde1a3f9704d9c9f6ab9d333f81">CLK_CLKSEL0_HCLKSEL_HXT</a></td></tr>
<tr class="separator:ga8de89bde1a3f9704d9c9f6ab9d333f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97968b5fe5c2f015b7681aa6f75c7e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97968b5fe5c2f015b7681aa6f75c7e37">CLK_CLKSEL0_HCLKSEL_LXT</a></td></tr>
<tr class="separator:ga97968b5fe5c2f015b7681aa6f75c7e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6a5be1eaec8564bade0b245da8abd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></td></tr>
<tr class="separator:ga5c6a5be1eaec8564bade0b245da8abd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8939e75a5d1b9249139415d2770ca9ea">CLK_CLKSEL0_HCLKSEL_LIRC</a></td></tr>
<tr class="separator:ga8939e75a5d1b9249139415d2770ca9ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga495a58509d7196239a84736b6e81e695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga495a58509d7196239a84736b6e81e695">CLK_CLKSEL0_HCLKSEL_PLL2</a></td></tr>
<tr class="separator:ga495a58509d7196239a84736b6e81e695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a></td></tr>
<tr class="separator:ga3f6f2a7682c3b1378e24c1a6502df356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ec7188fa2dc9303b030c54a9ae2d16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga30ec7188fa2dc9303b030c54a9ae2d16">CLK_CLKSEL0_STCLKSEL_HXT</a></td></tr>
<tr class="separator:ga30ec7188fa2dc9303b030c54a9ae2d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7111cfca2e63c97822648b939d39c6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7111cfca2e63c97822648b939d39c6ac">CLK_CLKSEL0_STCLKSEL_LXT</a></td></tr>
<tr class="separator:ga7111cfca2e63c97822648b939d39c6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3c09b57419efd38808a15426e230f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace3c09b57419efd38808a15426e230f9">CLK_CLKSEL0_STCLKSEL_HXT_DIV2</a></td></tr>
<tr class="separator:gace3c09b57419efd38808a15426e230f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d72a0762b1751c3392f5ba24bb4c564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2d72a0762b1751c3392f5ba24bb4c564">CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</a></td></tr>
<tr class="separator:ga2d72a0762b1751c3392f5ba24bb4c564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a66fd31295ae71accab4ccd18be5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga33a66fd31295ae71accab4ccd18be5ad">CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</a></td></tr>
<tr class="separator:ga33a66fd31295ae71accab4ccd18be5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b43f9775b946d78d652472a03f0d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a>&#160;&#160;&#160;(0x01UL&lt;&lt;SysTick_CTRL_CLKSOURCE_Pos)</td></tr>
<tr class="separator:ga05b43f9775b946d78d652472a03f0d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadcb162f0ec6dc46c6f78c6a0ea7a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaadcb162f0ec6dc46c6f78c6a0ea7a89">CLK_CLKSEL0_PCLKSEL_HCLK</a></td></tr>
<tr class="separator:gaaadcb162f0ec6dc46c6f78c6a0ea7a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309b1621941767e1d3a041c2dcf55778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga309b1621941767e1d3a041c2dcf55778">CLK_CLKSEL0_PCLKSEL_HCLK_DIV2</a></td></tr>
<tr class="separator:ga309b1621941767e1d3a041c2dcf55778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82eb550ecf9b8f4748f1004c3a8745fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82eb550ecf9b8f4748f1004c3a8745fc">CLK_CLKSEL0_USBHSEL_PLL</a></td></tr>
<tr class="separator:ga82eb550ecf9b8f4748f1004c3a8745fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4239ada71eef8ed6b0b6d1eeca2c3942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4239ada71eef8ed6b0b6d1eeca2c3942">CLK_CLKSEL0_USBHSEL_PLL2</a></td></tr>
<tr class="separator:ga4239ada71eef8ed6b0b6d1eeca2c3942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff3a69eb757be70fad240549a9b7eae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9ff3a69eb757be70fad240549a9b7eae">CLK_CLKSEL0_CAPSEL_HXT</a></td></tr>
<tr class="separator:ga9ff3a69eb757be70fad240549a9b7eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fe172762a6501f4a6a2823da76b60a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68fe172762a6501f4a6a2823da76b60a">CLK_CLKSEL0_CAPSEL_PLL</a></td></tr>
<tr class="separator:ga68fe172762a6501f4a6a2823da76b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c164b3cf03b96322eae437df15e393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga97c164b3cf03b96322eae437df15e393">CLK_CLKSEL0_CAPSEL_HCLK</a></td></tr>
<tr class="separator:ga97c164b3cf03b96322eae437df15e393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52ca5e2212d00ecdeae7174044465f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad52ca5e2212d00ecdeae7174044465f2">CLK_CLKSEL0_CAPSEL_HIRC</a></td></tr>
<tr class="separator:gad52ca5e2212d00ecdeae7174044465f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d89d28f4c3efbe828694c6aa4a8cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15d89d28f4c3efbe828694c6aa4a8cee">CLK_CLKSEL0_ICAPSEL_HXT</a></td></tr>
<tr class="separator:ga15d89d28f4c3efbe828694c6aa4a8cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1633d34e4274280923de4449f5b5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8a1633d34e4274280923de4449f5b5de">CLK_CLKSEL0_ICAPSEL_PLL</a></td></tr>
<tr class="separator:ga8a1633d34e4274280923de4449f5b5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd869ed1cace35f282097ac4cdffcc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7fd869ed1cace35f282097ac4cdffcc5">CLK_CLKSEL0_ICAPSEL_HCLK</a></td></tr>
<tr class="separator:ga7fd869ed1cace35f282097ac4cdffcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8c54870e0f46ef961912a1e79fb6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2a8c54870e0f46ef961912a1e79fb6e8">CLK_CLKSEL0_ICAPSEL_HIRC</a></td></tr>
<tr class="separator:ga2a8c54870e0f46ef961912a1e79fb6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25503858c5ad03d61fffc7577171f14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25503858c5ad03d61fffc7577171f14a">CLK_CLKSEL0_SDHSEL_HXT</a></td></tr>
<tr class="separator:ga25503858c5ad03d61fffc7577171f14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ddd1c6c1e1a5b049e45562b43c8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab6ddd1c6c1e1a5b049e45562b43c8586">CLK_CLKSEL0_SDHSEL_PLL</a></td></tr>
<tr class="separator:gab6ddd1c6c1e1a5b049e45562b43c8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c498735478c8deee6afcb23dd22c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae8c498735478c8deee6afcb23dd22c21">CLK_CLKSEL0_SDHSEL_HCLK</a></td></tr>
<tr class="separator:gae8c498735478c8deee6afcb23dd22c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ef0951b0dee6ee86bc612d7bf6aa78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab5ef0951b0dee6ee86bc612d7bf6aa78">CLK_CLKSEL0_SDHSEL_HIRC</a></td></tr>
<tr class="separator:gab5ef0951b0dee6ee86bc612d7bf6aa78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6341489391c8f0187f1df9da9d4946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a6341489391c8f0187f1df9da9d4946">CLK_CLKSEL1_WDTSEL_HXT</a></td></tr>
<tr class="separator:ga9a6341489391c8f0187f1df9da9d4946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9719d10f1a905dba91a38fdd9eb3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a9719d10f1a905dba91a38fdd9eb3cf">CLK_CLKSEL1_WDTSEL_LXT</a></td></tr>
<tr class="separator:ga1a9719d10f1a905dba91a38fdd9eb3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4e4ecca98a846acc2660320e300ac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8e4e4ecca98a846acc2660320e300ac0">CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</a></td></tr>
<tr class="separator:ga8e4e4ecca98a846acc2660320e300ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca285a1210e9d83e0b21e6cc19216dc2">CLK_CLKSEL1_WDTSEL_LIRC</a></td></tr>
<tr class="separator:gaca285a1210e9d83e0b21e6cc19216dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad650a87854bf13269a1ea1ab9e788595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad650a87854bf13269a1ea1ab9e788595">CLK_CLKSEL1_ADCSEL_HXT</a></td></tr>
<tr class="separator:gad650a87854bf13269a1ea1ab9e788595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d9f5283b0b5e2880588d0840166e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf7d9f5283b0b5e2880588d0840166e32">CLK_CLKSEL1_ADCSEL_PLL</a></td></tr>
<tr class="separator:gaf7d9f5283b0b5e2880588d0840166e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64af689d27ff7e4f233e3e22d0362a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64af689d27ff7e4f233e3e22d0362a3">CLK_CLKSEL1_ADCSEL_PCLK</a></td></tr>
<tr class="separator:gad64af689d27ff7e4f233e3e22d0362a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabecc82b4a09eec656e54443ac6b6aca2">CLK_CLKSEL1_ADCSEL_HIRC</a></td></tr>
<tr class="separator:gabecc82b4a09eec656e54443ac6b6aca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fef9d97a74154970e48bfcbd4fce6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9fef9d97a74154970e48bfcbd4fce6da">CLK_CLKSEL1_EADCSEL_HXT</a></td></tr>
<tr class="separator:ga9fef9d97a74154970e48bfcbd4fce6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4c6998b5489b9e1f2831f0cf6985cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb4c6998b5489b9e1f2831f0cf6985cc">CLK_CLKSEL1_EADCSEL_PLL</a></td></tr>
<tr class="separator:gacb4c6998b5489b9e1f2831f0cf6985cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a41e9db84fa4ff794e24664d8c8fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad5a41e9db84fa4ff794e24664d8c8fb4">CLK_CLKSEL1_EADCSEL_PCLK</a></td></tr>
<tr class="separator:gad5a41e9db84fa4ff794e24664d8c8fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9167656cc7fce93520a8ee1004458b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9167656cc7fce93520a8ee1004458b86">CLK_CLKSEL1_EADCSEL_HIRC</a></td></tr>
<tr class="separator:ga9167656cc7fce93520a8ee1004458b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ed349f529922cbaffe61df327d305d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga15ed349f529922cbaffe61df327d305d">CLK_CLKSEL1_SPI0SEL_PLL</a></td></tr>
<tr class="separator:ga15ed349f529922cbaffe61df327d305d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631f78abcc1490ee8fc8540d04a17fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga631f78abcc1490ee8fc8540d04a17fa7">CLK_CLKSEL1_SPI0SEL_PCLK</a></td></tr>
<tr class="separator:ga631f78abcc1490ee8fc8540d04a17fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234e771f229cceb9150524fcbfb550e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga234e771f229cceb9150524fcbfb550e9">CLK_CLKSEL1_SPI1SEL_PLL</a></td></tr>
<tr class="separator:ga234e771f229cceb9150524fcbfb550e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e57e06dc76961a180f79bf569fe8edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2e57e06dc76961a180f79bf569fe8edd">CLK_CLKSEL1_SPI1SEL_PCLK</a></td></tr>
<tr class="separator:ga2e57e06dc76961a180f79bf569fe8edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b7ffed262eb0df9bc88d349059c1da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34b7ffed262eb0df9bc88d349059c1da">CLK_CLKSEL1_SPI2SEL_PLL</a></td></tr>
<tr class="separator:ga34b7ffed262eb0df9bc88d349059c1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52767a1702a7b4174a5381205438c07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga52767a1702a7b4174a5381205438c07c">CLK_CLKSEL1_SPI2SEL_PCLK</a></td></tr>
<tr class="separator:ga52767a1702a7b4174a5381205438c07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5231ae835bc48dc17f100c42cc9f095b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5231ae835bc48dc17f100c42cc9f095b">CLK_CLKSEL1_SPI3SEL_PLL</a></td></tr>
<tr class="separator:ga5231ae835bc48dc17f100c42cc9f095b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb55d731c80e38ab7175b88e97685ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafdb55d731c80e38ab7175b88e97685ec">CLK_CLKSEL1_SPI3SEL_PCLK</a></td></tr>
<tr class="separator:gafdb55d731c80e38ab7175b88e97685ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d78ea1935ed0962fd0e997ce350fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga960d78ea1935ed0962fd0e997ce350fa">CLK_CLKSEL1_TMR0SEL_HXT</a></td></tr>
<tr class="separator:ga960d78ea1935ed0962fd0e997ce350fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6be8d97891d9550a556a796656af3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac6be8d97891d9550a556a796656af3a2">CLK_CLKSEL1_TMR0SEL_LXT</a></td></tr>
<tr class="separator:gac6be8d97891d9550a556a796656af3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad094300572b680f885ae7bac3e26c9ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad094300572b680f885ae7bac3e26c9ae">CLK_CLKSEL1_TMR0SEL_PCLK</a></td></tr>
<tr class="separator:gad094300572b680f885ae7bac3e26c9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac61a961a61f74471e3888badfb5af814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac61a961a61f74471e3888badfb5af814">CLK_CLKSEL1_TMR0SEL_EXT</a></td></tr>
<tr class="separator:gac61a961a61f74471e3888badfb5af814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27f6d58fe38288757fc6dbe97997feb7">CLK_CLKSEL1_TMR0SEL_LIRC</a></td></tr>
<tr class="separator:ga27f6d58fe38288757fc6dbe97997feb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8c5fb49e17b87abd576fc7f8d4b534ee">CLK_CLKSEL1_TMR0SEL_HIRC</a></td></tr>
<tr class="separator:ga8c5fb49e17b87abd576fc7f8d4b534ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf09ef240dc9a4e83204cd408f12f5618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf09ef240dc9a4e83204cd408f12f5618">CLK_CLKSEL1_TMR1SEL_HXT</a></td></tr>
<tr class="separator:gaf09ef240dc9a4e83204cd408f12f5618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0cfba6a9de82e1ba869cc365a8e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0ca0cfba6a9de82e1ba869cc365a8e09">CLK_CLKSEL1_TMR1SEL_LXT</a></td></tr>
<tr class="separator:ga0ca0cfba6a9de82e1ba869cc365a8e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76889011d4966781d158a943ef62b612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76889011d4966781d158a943ef62b612">CLK_CLKSEL1_TMR1SEL_PCLK</a></td></tr>
<tr class="separator:ga76889011d4966781d158a943ef62b612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca676f7225d18e5f28cbcf329878571c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaca676f7225d18e5f28cbcf329878571c">CLK_CLKSEL1_TMR1SEL_EXT</a></td></tr>
<tr class="separator:gaca676f7225d18e5f28cbcf329878571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0327b9388c741a3c2b77404c00a9d565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0327b9388c741a3c2b77404c00a9d565">CLK_CLKSEL1_TMR1SEL_LIRC</a></td></tr>
<tr class="separator:ga0327b9388c741a3c2b77404c00a9d565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6fe11ba8b825215ccc81c4c77ad79b08">CLK_CLKSEL1_TMR1SEL_HIRC</a></td></tr>
<tr class="separator:ga6fe11ba8b825215ccc81c4c77ad79b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bbfafbef5d4c3fb424b81cee7b75b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa7bbfafbef5d4c3fb424b81cee7b75b0">CLK_CLKSEL1_TMR2SEL_HXT</a></td></tr>
<tr class="separator:gaa7bbfafbef5d4c3fb424b81cee7b75b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc6a04c5c59e6dcb5148396157e44c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc6a04c5c59e6dcb5148396157e44c1">CLK_CLKSEL1_TMR2SEL_LXT</a></td></tr>
<tr class="separator:ga2dc6a04c5c59e6dcb5148396157e44c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7ca5a7f1ea41228c6f0b4b4675d4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b7ca5a7f1ea41228c6f0b4b4675d4fe">CLK_CLKSEL1_TMR2SEL_PCLK</a></td></tr>
<tr class="separator:ga6b7ca5a7f1ea41228c6f0b4b4675d4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5c29cbc56bddf9d1262ac0eb5ffe27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5d5c29cbc56bddf9d1262ac0eb5ffe27">CLK_CLKSEL1_TMR2SEL_EXT</a></td></tr>
<tr class="separator:ga5d5c29cbc56bddf9d1262ac0eb5ffe27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b38c7e8670f96e3f7bff5259e7220c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga55b38c7e8670f96e3f7bff5259e7220c">CLK_CLKSEL1_TMR2SEL_LIRC</a></td></tr>
<tr class="separator:ga55b38c7e8670f96e3f7bff5259e7220c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac342f7171141cdbe13a61665acb4d5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac342f7171141cdbe13a61665acb4d5df">CLK_CLKSEL1_TMR2SEL_HIRC</a></td></tr>
<tr class="separator:gac342f7171141cdbe13a61665acb4d5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b91de5ab5ff834c7c8a8a82ae4cfecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0b91de5ab5ff834c7c8a8a82ae4cfecf">CLK_CLKSEL1_TMR3SEL_HXT</a></td></tr>
<tr class="separator:ga0b91de5ab5ff834c7c8a8a82ae4cfecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada589a5aebe7406e856a7547a49336ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gada589a5aebe7406e856a7547a49336ac">CLK_CLKSEL1_TMR3SEL_LXT</a></td></tr>
<tr class="separator:gada589a5aebe7406e856a7547a49336ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad983874d25e9b35fd2b8bf6729312fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad983874d25e9b35fd2b8bf6729312fef">CLK_CLKSEL1_TMR3SEL_PCLK</a></td></tr>
<tr class="separator:gad983874d25e9b35fd2b8bf6729312fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe872e36af0200c7a8751d5dca685368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe872e36af0200c7a8751d5dca685368">CLK_CLKSEL1_TMR3SEL_EXT</a></td></tr>
<tr class="separator:gafe872e36af0200c7a8751d5dca685368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71eb91df15e67ee510e50fb3a6876dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf71eb91df15e67ee510e50fb3a6876dc">CLK_CLKSEL1_TMR3SEL_LIRC</a></td></tr>
<tr class="separator:gaf71eb91df15e67ee510e50fb3a6876dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac394f8ee512e01f7a281ed7627242073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac394f8ee512e01f7a281ed7627242073">CLK_CLKSEL1_TMR3SEL_HIRC</a></td></tr>
<tr class="separator:gac394f8ee512e01f7a281ed7627242073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba2f8bf2942f9ee4e80ea02f27dc5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacba2f8bf2942f9ee4e80ea02f27dc5b5">CLK_CLKSEL1_UARTSEL_HXT</a></td></tr>
<tr class="separator:gacba2f8bf2942f9ee4e80ea02f27dc5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac2734ec3ad16e249044a06142e99a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaac2734ec3ad16e249044a06142e99a8c">CLK_CLKSEL1_UARTSEL_PLL</a></td></tr>
<tr class="separator:gaac2734ec3ad16e249044a06142e99a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4300556ac747ccd752f880148f941b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4300556ac747ccd752f880148f941b12">CLK_CLKSEL1_UARTSEL_HIRC</a></td></tr>
<tr class="separator:ga4300556ac747ccd752f880148f941b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14d1d497b0d9bed41f0fb80aa7af816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa14d1d497b0d9bed41f0fb80aa7af816">CLK_CLKSEL1_CLKOSEL_HXT</a></td></tr>
<tr class="separator:gaa14d1d497b0d9bed41f0fb80aa7af816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab55b31d6b6c16148087114935bae7367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab55b31d6b6c16148087114935bae7367">CLK_CLKSEL1_CLKOSEL_LXT</a></td></tr>
<tr class="separator:gab55b31d6b6c16148087114935bae7367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2038a3ca70532a66f7b537694e16555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf2038a3ca70532a66f7b537694e16555">CLK_CLKSEL1_CLKOSEL_HCLK</a></td></tr>
<tr class="separator:gaf2038a3ca70532a66f7b537694e16555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7241d9745fe0077f577e0cee5c1069eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7241d9745fe0077f577e0cee5c1069eb">CLK_CLKSEL1_CLKOSEL_HIRC</a></td></tr>
<tr class="separator:ga7241d9745fe0077f577e0cee5c1069eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64e963945ef3fe1fb1e5f04093cbd3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa64e963945ef3fe1fb1e5f04093cbd3d">CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048</a></td></tr>
<tr class="separator:gaa64e963945ef3fe1fb1e5f04093cbd3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga928552feeb6c9f9a8d6cf105f74991c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga928552feeb6c9f9a8d6cf105f74991c2">CLK_CLKSEL1_WWDTSEL_LIRC</a></td></tr>
<tr class="separator:ga928552feeb6c9f9a8d6cf105f74991c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b62e52bc9327a129d780258f376ae86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b62e52bc9327a129d780258f376ae86">CLK_CLKSEL2_PWM0CH01SEL_HXT</a></td></tr>
<tr class="separator:ga4b62e52bc9327a129d780258f376ae86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76671c47b9329a5bb76e881bf94c388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf76671c47b9329a5bb76e881bf94c388">CLK_CLKSEL2_PWM0CH01SEL_LXT</a></td></tr>
<tr class="separator:gaf76671c47b9329a5bb76e881bf94c388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63445910b89e4886caa7ac55a3c7f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf63445910b89e4886caa7ac55a3c7f69">CLK_CLKSEL2_PWM0CH01SEL_PCLK</a></td></tr>
<tr class="separator:gaf63445910b89e4886caa7ac55a3c7f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c47f384094e6a63a2ecbee02d417fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa2c47f384094e6a63a2ecbee02d417fd">CLK_CLKSEL2_PWM0CH01SEL_HIRC</a></td></tr>
<tr class="separator:gaa2c47f384094e6a63a2ecbee02d417fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57e5bbc0914441d132761cc548bda70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae57e5bbc0914441d132761cc548bda70">CLK_CLKSEL2_PWM0CH01SEL_LIRC</a></td></tr>
<tr class="separator:gae57e5bbc0914441d132761cc548bda70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c10cc36078944139484ac90bbd0014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga36c10cc36078944139484ac90bbd0014">CLK_CLKSEL2_PWM0CH23SEL_HXT</a></td></tr>
<tr class="separator:ga36c10cc36078944139484ac90bbd0014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19042ee29a4095003c3ad5ae2d24f8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19042ee29a4095003c3ad5ae2d24f8c9">CLK_CLKSEL2_PWM0CH23SEL_LXT</a></td></tr>
<tr class="separator:ga19042ee29a4095003c3ad5ae2d24f8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ac8562c543c3cf4ab31be2f6121ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga88ac8562c543c3cf4ab31be2f6121ac4">CLK_CLKSEL2_PWM0CH23SEL_PCLK</a></td></tr>
<tr class="separator:ga88ac8562c543c3cf4ab31be2f6121ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e6ea123d47d07ff6c6cf22deab0e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12e6ea123d47d07ff6c6cf22deab0e6f">CLK_CLKSEL2_PWM0CH23SEL_HIRC</a></td></tr>
<tr class="separator:ga12e6ea123d47d07ff6c6cf22deab0e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14fc1581fb9f024830004c2f6b8ce270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga14fc1581fb9f024830004c2f6b8ce270">CLK_CLKSEL2_PWM0CH23SEL_LIRC</a></td></tr>
<tr class="separator:ga14fc1581fb9f024830004c2f6b8ce270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acc05f8cf0e485f8d1a63b3f0ca33ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6acc05f8cf0e485f8d1a63b3f0ca33ec">CLK_CLKSEL2_PWM0CH45SEL_HXT</a></td></tr>
<tr class="separator:ga6acc05f8cf0e485f8d1a63b3f0ca33ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9bf8acb9850997e98d650766748463c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac9bf8acb9850997e98d650766748463c">CLK_CLKSEL2_PWM0CH45SEL_LXT</a></td></tr>
<tr class="separator:gac9bf8acb9850997e98d650766748463c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ea89126c93646a1030558859d8993bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4ea89126c93646a1030558859d8993bb">CLK_CLKSEL2_PWM0CH45SEL_PCLK</a></td></tr>
<tr class="separator:ga4ea89126c93646a1030558859d8993bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cb2a3d431a03a564438e1c05b58e2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76cb2a3d431a03a564438e1c05b58e2f">CLK_CLKSEL2_PWM0CH45SEL_HIRC</a></td></tr>
<tr class="separator:ga76cb2a3d431a03a564438e1c05b58e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4767fa09b47825f1ff0d027a3bb8035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad4767fa09b47825f1ff0d027a3bb8035">CLK_CLKSEL2_PWM0CH45SEL_LIRC</a></td></tr>
<tr class="separator:gad4767fa09b47825f1ff0d027a3bb8035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd6feeffd25aea9260b06b99e2eb32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bd6feeffd25aea9260b06b99e2eb32d">CLK_CLKSEL2_PWM1CH01SEL_HXT</a></td></tr>
<tr class="separator:ga1bd6feeffd25aea9260b06b99e2eb32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a03c56e13388392f79458e2a5dcb7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6a03c56e13388392f79458e2a5dcb7d3">CLK_CLKSEL2_PWM1CH01SEL_LXT</a></td></tr>
<tr class="separator:ga6a03c56e13388392f79458e2a5dcb7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a19a148513afd37f1ecb48a10614da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga32a19a148513afd37f1ecb48a10614da">CLK_CLKSEL2_PWM1CH01SEL_PCLK</a></td></tr>
<tr class="separator:ga32a19a148513afd37f1ecb48a10614da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba83b4b516bc01b60402c372fa719a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaba83b4b516bc01b60402c372fa719a35">CLK_CLKSEL2_PWM1CH01SEL_HIRC</a></td></tr>
<tr class="separator:gaba83b4b516bc01b60402c372fa719a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76877e1b13b90312ad76d46051a42d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76877e1b13b90312ad76d46051a42d01">CLK_CLKSEL2_PWM1CH01SEL_LIRC</a></td></tr>
<tr class="separator:ga76877e1b13b90312ad76d46051a42d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49346a1ddabaf788c5bd54093feea785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga49346a1ddabaf788c5bd54093feea785">CLK_CLKSEL2_PWM1CH23SEL_HXT</a></td></tr>
<tr class="separator:ga49346a1ddabaf788c5bd54093feea785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d625efb1a7d5b428eb67a83cf46086c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8d625efb1a7d5b428eb67a83cf46086c">CLK_CLKSEL2_PWM1CH23SEL_LXT</a></td></tr>
<tr class="separator:ga8d625efb1a7d5b428eb67a83cf46086c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf431140ae4e70201ca12572768f53f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf431140ae4e70201ca12572768f53f88">CLK_CLKSEL2_PWM1CH23SEL_PCLK</a></td></tr>
<tr class="separator:gaf431140ae4e70201ca12572768f53f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae007874f81300334a9c8ee13df8852d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae007874f81300334a9c8ee13df8852d3">CLK_CLKSEL2_PWM1CH23SEL_HIRC</a></td></tr>
<tr class="separator:gae007874f81300334a9c8ee13df8852d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1d83777ed25e8b29e5e5e771849ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4b1d83777ed25e8b29e5e5e771849ea5">CLK_CLKSEL2_PWM1CH23SEL_LIRC</a></td></tr>
<tr class="separator:ga4b1d83777ed25e8b29e5e5e771849ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd73995adfd26db102c0142ab9b02d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd73995adfd26db102c0142ab9b02d55">CLK_CLKSEL2_PWM1CH45SEL_HXT</a></td></tr>
<tr class="separator:gabd73995adfd26db102c0142ab9b02d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0907cbe2d523b19d50b2c2dbe05202e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0907cbe2d523b19d50b2c2dbe05202e3">CLK_CLKSEL2_PWM1CH45SEL_LXT</a></td></tr>
<tr class="separator:ga0907cbe2d523b19d50b2c2dbe05202e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b12161033e188fb1654392b2a9c6a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41b12161033e188fb1654392b2a9c6a4">CLK_CLKSEL2_PWM1CH45SEL_PCLK</a></td></tr>
<tr class="separator:ga41b12161033e188fb1654392b2a9c6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81869dedd31e87f3b47a64db932a94f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga81869dedd31e87f3b47a64db932a94f7">CLK_CLKSEL2_PWM1CH45SEL_HIRC</a></td></tr>
<tr class="separator:ga81869dedd31e87f3b47a64db932a94f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae404af81bc91fbc6e00734bf96f57431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae404af81bc91fbc6e00734bf96f57431">CLK_CLKSEL2_PWM1CH45SEL_LIRC</a></td></tr>
<tr class="separator:gae404af81bc91fbc6e00734bf96f57431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeeb9962888a419f87be128d662a753d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafeeb9962888a419f87be128d662a753d">CLK_CLKSEL3_SC0SEL_HXT</a></td></tr>
<tr class="separator:gafeeb9962888a419f87be128d662a753d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc38e4fd5cc981ae93321fbdc5650c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0cc38e4fd5cc981ae93321fbdc5650c6">CLK_CLKSEL3_SC0SEL_PLL</a></td></tr>
<tr class="separator:ga0cc38e4fd5cc981ae93321fbdc5650c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae056a1c1899c8fd0d12c9ee8e61968bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae056a1c1899c8fd0d12c9ee8e61968bd">CLK_CLKSEL3_SC0SEL_PCLK</a></td></tr>
<tr class="separator:gae056a1c1899c8fd0d12c9ee8e61968bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2d7786967bbed941674c9f6a785019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c2d7786967bbed941674c9f6a785019">CLK_CLKSEL3_SC0SEL_HIRC</a></td></tr>
<tr class="separator:ga5c2d7786967bbed941674c9f6a785019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74116c2121ef2bc75ead71a43923b97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad74116c2121ef2bc75ead71a43923b97">CLK_CLKSEL3_SC1SEL_HXT</a></td></tr>
<tr class="separator:gad74116c2121ef2bc75ead71a43923b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e2247202aa0b700b3458d9720dbf1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga25e2247202aa0b700b3458d9720dbf1a">CLK_CLKSEL3_SC1SEL_PLL</a></td></tr>
<tr class="separator:ga25e2247202aa0b700b3458d9720dbf1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45057b0d4a58e65d10613dbc0a600686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga45057b0d4a58e65d10613dbc0a600686">CLK_CLKSEL3_SC1SEL_PCLK</a></td></tr>
<tr class="separator:ga45057b0d4a58e65d10613dbc0a600686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c0d98634923949c301ad60f4f696e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2c0d98634923949c301ad60f4f696e37">CLK_CLKSEL3_SC1SEL_HIRC</a></td></tr>
<tr class="separator:ga2c0d98634923949c301ad60f4f696e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b2cb72e1c4d32e6aca5fca0d2aed04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga12b2cb72e1c4d32e6aca5fca0d2aed04">CLK_CLKSEL3_SC2SEL_HXT</a></td></tr>
<tr class="separator:ga12b2cb72e1c4d32e6aca5fca0d2aed04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7865068d31c563d45b2cb1eec9b46152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7865068d31c563d45b2cb1eec9b46152">CLK_CLKSEL3_SC2SEL_PLL</a></td></tr>
<tr class="separator:ga7865068d31c563d45b2cb1eec9b46152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7bd85d0d4948bdaf940c2d31b9d501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaad7bd85d0d4948bdaf940c2d31b9d501">CLK_CLKSEL3_SC2SEL_PCLK</a></td></tr>
<tr class="separator:gaad7bd85d0d4948bdaf940c2d31b9d501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d6a2a8ad24d1df9443559e95bdb861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga09d6a2a8ad24d1df9443559e95bdb861">CLK_CLKSEL3_SC2SEL_HIRC</a></td></tr>
<tr class="separator:ga09d6a2a8ad24d1df9443559e95bdb861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd2fe9c34930c3833e40538ccf6827b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7cd2fe9c34930c3833e40538ccf6827b">CLK_CLKSEL3_SC3SEL_HXT</a></td></tr>
<tr class="separator:ga7cd2fe9c34930c3833e40538ccf6827b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd7436c022dfa8c2d169c9354fdfcf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadbd7436c022dfa8c2d169c9354fdfcf3">CLK_CLKSEL3_SC3SEL_PLL</a></td></tr>
<tr class="separator:gadbd7436c022dfa8c2d169c9354fdfcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fb3d61643815b72efcbb49c05a3afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae2fb3d61643815b72efcbb49c05a3afc">CLK_CLKSEL3_SC3SEL_PCLK</a></td></tr>
<tr class="separator:gae2fb3d61643815b72efcbb49c05a3afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015da3e240c7653d1b0ae7e557912711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga015da3e240c7653d1b0ae7e557912711">CLK_CLKSEL3_SC3SEL_HIRC</a></td></tr>
<tr class="separator:ga015da3e240c7653d1b0ae7e557912711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe34ea8fa1a69f90c1c6caad406f17aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabe34ea8fa1a69f90c1c6caad406f17aa">CLK_CLKSEL3_SC4SEL_HXT</a></td></tr>
<tr class="separator:gabe34ea8fa1a69f90c1c6caad406f17aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d789cc46e562bb3f7a7c0e1011294e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad4d789cc46e562bb3f7a7c0e1011294e">CLK_CLKSEL3_SC4SEL_PLL</a></td></tr>
<tr class="separator:gad4d789cc46e562bb3f7a7c0e1011294e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8630c1897ae2261c32a124da8de63210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8630c1897ae2261c32a124da8de63210">CLK_CLKSEL3_SC4SEL_PCLK</a></td></tr>
<tr class="separator:ga8630c1897ae2261c32a124da8de63210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab60cde07eea4c2f9978eb4f65679ae14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab60cde07eea4c2f9978eb4f65679ae14">CLK_CLKSEL3_SC4SEL_HIRC</a></td></tr>
<tr class="separator:gab60cde07eea4c2f9978eb4f65679ae14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68a389c3b8799476f87bba54b9324412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68a389c3b8799476f87bba54b9324412">CLK_CLKSEL3_SC5SEL_HXT</a></td></tr>
<tr class="separator:ga68a389c3b8799476f87bba54b9324412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9344f8e0a9206facd5e5b36770dd2c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9344f8e0a9206facd5e5b36770dd2c0e">CLK_CLKSEL3_SC5SEL_PLL</a></td></tr>
<tr class="separator:ga9344f8e0a9206facd5e5b36770dd2c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be744d8d537e9db762b8c4b32274ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4be744d8d537e9db762b8c4b32274ae0">CLK_CLKSEL3_SC5SEL_PCLK</a></td></tr>
<tr class="separator:ga4be744d8d537e9db762b8c4b32274ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2751ddd875befb23f3d7cc7984109518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2751ddd875befb23f3d7cc7984109518">CLK_CLKSEL3_SC5SEL_HIRC</a></td></tr>
<tr class="separator:ga2751ddd875befb23f3d7cc7984109518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d2cf6869a34476c1bfc527d91f1922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76d2cf6869a34476c1bfc527d91f1922">CLK_CLKSEL3_I2S0SEL_HXT</a></td></tr>
<tr class="separator:ga76d2cf6869a34476c1bfc527d91f1922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd835bf8eb1419e6dc43a2f64fc56076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadd835bf8eb1419e6dc43a2f64fc56076">CLK_CLKSEL3_I2S0SEL_PLL</a></td></tr>
<tr class="separator:gadd835bf8eb1419e6dc43a2f64fc56076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921c1d52cac6ed78a5a5b54ebe31e6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga921c1d52cac6ed78a5a5b54ebe31e6c8">CLK_CLKSEL3_I2S0SEL_PCLK</a></td></tr>
<tr class="separator:ga921c1d52cac6ed78a5a5b54ebe31e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d85680419824fea285261b1febf1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga96d85680419824fea285261b1febf1b9">CLK_CLKSEL3_I2S0SEL_HIRC</a></td></tr>
<tr class="separator:ga96d85680419824fea285261b1febf1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga263f171a877c31aa6be332ffaa201dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga263f171a877c31aa6be332ffaa201dc2">CLK_CLKSEL3_I2S1SEL_HXT</a></td></tr>
<tr class="separator:ga263f171a877c31aa6be332ffaa201dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bb65ed400ef97889983c67e731679c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab5bb65ed400ef97889983c67e731679c">CLK_CLKSEL3_I2S1SEL_PLL</a></td></tr>
<tr class="separator:gab5bb65ed400ef97889983c67e731679c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f69e3f142f7b8889beb448c39b1a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa1f69e3f142f7b8889beb448c39b1a5d">CLK_CLKSEL3_I2S1SEL_PCLK</a></td></tr>
<tr class="separator:gaa1f69e3f142f7b8889beb448c39b1a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd25174d9188947d1e172f2459720c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5fd25174d9188947d1e172f2459720c2">CLK_CLKSEL3_I2S1SEL_HIRC</a></td></tr>
<tr class="separator:ga5fd25174d9188947d1e172f2459720c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34235aeb4ed746b74b8c10d074f82e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a>(x)</td></tr>
<tr class="separator:ga34235aeb4ed746b74b8c10d074f82e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea296a5222cd982d4516480976cca2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaea296a5222cd982d4516480976cca2d8">CLK_CLKDIV0_USB</a>(x)</td></tr>
<tr class="separator:gaea296a5222cd982d4516480976cca2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21981cc294c946a350ef8a3a115769a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga21981cc294c946a350ef8a3a115769a1">CLK_CLKDIV0_UART</a>(x)</td></tr>
<tr class="separator:ga21981cc294c946a350ef8a3a115769a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9982c0235f70129985d573ed0204496a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9982c0235f70129985d573ed0204496a">CLK_CLKDIV0_ADC</a>(x)</td></tr>
<tr class="separator:ga9982c0235f70129985d573ed0204496a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e460ec219d7a6f2eefedc0c6ea2bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19e460ec219d7a6f2eefedc0c6ea2bc7">CLK_CLKDIV0_SDH</a>(x)</td></tr>
<tr class="separator:ga19e460ec219d7a6f2eefedc0c6ea2bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf878a451adf9b0d873a1a6e791ddb47f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf878a451adf9b0d873a1a6e791ddb47f">CLK_CLKDIV1_SC0</a>(x)</td></tr>
<tr class="separator:gaf878a451adf9b0d873a1a6e791ddb47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b71ae94679e6d112a838c66318680a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27b71ae94679e6d112a838c66318680a">CLK_CLKDIV1_SC1</a>(x)</td></tr>
<tr class="separator:ga27b71ae94679e6d112a838c66318680a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41323bad34441b6d6bd16f1f5c58a892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41323bad34441b6d6bd16f1f5c58a892">CLK_CLKDIV1_SC2</a>(x)</td></tr>
<tr class="separator:ga41323bad34441b6d6bd16f1f5c58a892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bbeef37a330c8cde4ef86dd494e0e29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1bbeef37a330c8cde4ef86dd494e0e29">CLK_CLKDIV1_SC3</a>(x)</td></tr>
<tr class="separator:ga1bbeef37a330c8cde4ef86dd494e0e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4715483299d55e9d091cd225567366c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4715483299d55e9d091cd225567366c8">CLK_CLKDIV2_SC4</a>(x)</td></tr>
<tr class="separator:ga4715483299d55e9d091cd225567366c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3caf937750af9e93229a91771945d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f3caf937750af9e93229a91771945d3">CLK_CLKDIV2_SC5</a>(x)</td></tr>
<tr class="separator:ga3f3caf937750af9e93229a91771945d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5370540ebec5b3107bf4b3810b6db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0a5370540ebec5b3107bf4b3810b6db0">CLK_CLKDIV3_CAP</a>(x)</td></tr>
<tr class="separator:ga0a5370540ebec5b3107bf4b3810b6db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa104c33b8d94e0d445db60d84490506e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa104c33b8d94e0d445db60d84490506e">CLK_CLKDIV3_VSENSE</a>(x)</td></tr>
<tr class="separator:gaa104c33b8d94e0d445db60d84490506e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94d4bc13ee04c0fe820736b6d8e43272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga94d4bc13ee04c0fe820736b6d8e43272">CLK_CLKDIV3_EMAC</a>(x)</td></tr>
<tr class="separator:ga94d4bc13ee04c0fe820736b6d8e43272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece48376de6a6e9090b8c394344e8636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(x)</td></tr>
<tr class="separator:gaece48376de6a6e9090b8c394344e8636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(x)</td></tr>
<tr class="separator:gafbcd006f65cef4b22d0d1bca3b1afef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(x)</td></tr>
<tr class="separator:ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(x)</td></tr>
<tr class="separator:ga9b25b61e468527aaaa7f38f09e48121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(x)</td></tr>
<tr class="separator:gaeaea38131f5a6d44c686cc6d5e634493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(x)</td></tr>
<tr class="separator:gabd85866b3fa7a302a80aa94c2b394bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72016bfc37d178f20aeb164b213eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(x)</td></tr>
<tr class="separator:gab72016bfc37d178f20aeb164b213eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd693274238f70a5351e2f9e9af43caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(x)</td></tr>
<tr class="separator:gabd693274238f70a5351e2f9e9af43caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></td></tr>
<tr class="separator:ga2ba0e54c58638770ff47160b4092ab7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga68eddd535923d17ddbc8bb03bab70b3b">NA</a></td></tr>
<tr class="separator:ga68eddd535923d17ddbc8bb03bab70b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058b6fe8b3177be8d5031245d52605e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga058b6fe8b3177be8d5031245d52605e2">MODULE_APBCLK_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 30)</td></tr>
<tr class="separator:ga058b6fe8b3177be8d5031245d52605e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae21a33afd5ae9ff3dbc4dd818bade8fe">MODULE_CLKSEL_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 28)</td></tr>
<tr class="separator:gae21a33afd5ae9ff3dbc4dd818bade8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86bbe2d7863858d8fbaf6f3e36279ac4">MODULE_CLKSEL_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x07) &lt;&lt; 25)</td></tr>
<tr class="separator:ga86bbe2d7863858d8fbaf6f3e36279ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd8114dc240d230371500f4d95ac2222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd8114dc240d230371500f4d95ac2222">MODULE_CLKSEL_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td></tr>
<tr class="separator:gabd8114dc240d230371500f4d95ac2222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8eb02ca5a5a7647f4d9b7a09589ea906">MODULE_CLKDIV_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8eb02ca5a5a7647f4d9b7a09589ea906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10fc419fc00af3430d8e8d8beccf927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac10fc419fc00af3430d8e8d8beccf927">MODULE_CLKDIV_Msk_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td></tr>
<tr class="separator:gac10fc419fc00af3430d8e8d8beccf927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga53ae78be36ca1ab74a7f2f7a604644de">MODULE_CLKDIV_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td></tr>
<tr class="separator:ga53ae78be36ca1ab74a7f2f7a604644de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5588dcf5ec13a885715c1ae6fd4d8a1">MODULE_IP_EN_Pos_ENC</a>(x)&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td></tr>
<tr class="separator:gaf5588dcf5ec13a885715c1ae6fd4d8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4aed1e44d508f4cec4c2fa010e87a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b4aed1e44d508f4cec4c2fa010e87a4">PDMA_MODULE</a></td></tr>
<tr class="separator:ga6b4aed1e44d508f4cec4c2fa010e87a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6b2830e9edec3742c92ebd5269dbf9bc">ISP_MODULE</a></td></tr>
<tr class="separator:ga6b2830e9edec3742c92ebd5269dbf9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafe4187a4e267e7edace715cb53ca2f4b">EBI_MODULE</a></td></tr>
<tr class="separator:gafe4187a4e267e7edace715cb53ca2f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad030614b3c2889e90b8364b3aa2d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabad030614b3c2889e90b8364b3aa2d76">USBH_MODULE</a></td></tr>
<tr class="separator:gabad030614b3c2889e90b8364b3aa2d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890dac6a1fdf48db8aed9a0d44e62b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga890dac6a1fdf48db8aed9a0d44e62b5a">EMAC_MODULE</a></td></tr>
<tr class="separator:ga890dac6a1fdf48db8aed9a0d44e62b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93b4027ade69d269e7578e5a5c688e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga93b4027ade69d269e7578e5a5c688e0f">SDH_MODULE</a></td></tr>
<tr class="separator:ga93b4027ade69d269e7578e5a5c688e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e26144a3f4ce1af2e6676332778f87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6e26144a3f4ce1af2e6676332778f87c">CRC_MODULE</a></td></tr>
<tr class="separator:ga6e26144a3f4ce1af2e6676332778f87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c3ab22a0752716954a4d70ed1b6801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga86c3ab22a0752716954a4d70ed1b6801">CAP_MODULE</a></td></tr>
<tr class="separator:ga86c3ab22a0752716954a4d70ed1b6801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c3bd37a085317866fddaf444efc530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga62c3bd37a085317866fddaf444efc530">SEN_MODULE</a></td></tr>
<tr class="separator:ga62c3bd37a085317866fddaf444efc530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9b7b984d95cd99a6bf99713428a613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaa9b7b984d95cd99a6bf99713428a613">USBD_MODULE</a></td></tr>
<tr class="separator:gaaa9b7b984d95cd99a6bf99713428a613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478833bd89e0b79fc23cc8975cc9b6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga478833bd89e0b79fc23cc8975cc9b6ac">CRPT_MODULE</a></td></tr>
<tr class="separator:ga478833bd89e0b79fc23cc8975cc9b6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaefc5c5d4f6d46fa66126a8b471e6b333">WDT_MODULE</a></td></tr>
<tr class="separator:gaefc5c5d4f6d46fa66126a8b471e6b333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33357c857a7680e094a3335a441c107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae33357c857a7680e094a3335a441c107">WWDT_MODULE</a></td></tr>
<tr class="separator:gae33357c857a7680e094a3335a441c107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab8d32cdc45f0f40f63a3275249f1a270">RTC_MODULE</a></td></tr>
<tr class="separator:gab8d32cdc45f0f40f63a3275249f1a270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4490f2058973aa7507893ae3040e30ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4490f2058973aa7507893ae3040e30ae">TMR0_MODULE</a></td></tr>
<tr class="separator:ga4490f2058973aa7507893ae3040e30ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f3c0420befc3fd680c619482c652701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4f3c0420befc3fd680c619482c652701">TMR1_MODULE</a></td></tr>
<tr class="separator:ga4f3c0420befc3fd680c619482c652701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a6b20c5710598bd2980a833c52c324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga41a6b20c5710598bd2980a833c52c324">TMR2_MODULE</a></td></tr>
<tr class="separator:ga41a6b20c5710598bd2980a833c52c324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1a5e7dd49028df1d6ca7236c78fb579d">TMR3_MODULE</a></td></tr>
<tr class="separator:ga1a5e7dd49028df1d6ca7236c78fb579d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c349396e3a4d47b0eab52a9514ee83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></td></tr>
<tr class="separator:ga04c349396e3a4d47b0eab52a9514ee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga98d02399c4cf4d6a6a88dbfa3d007613">ACMP_MODULE</a></td></tr>
<tr class="separator:ga98d02399c4cf4d6a6a88dbfa3d007613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b22702b1673f42d13e2a26d7d18502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga31b22702b1673f42d13e2a26d7d18502">I2C0_MODULE</a></td></tr>
<tr class="separator:ga31b22702b1673f42d13e2a26d7d18502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6281d1cecdad4bc845c1062e177c9049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6281d1cecdad4bc845c1062e177c9049">I2C1_MODULE</a></td></tr>
<tr class="separator:ga6281d1cecdad4bc845c1062e177c9049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a9461ee34a7a2a41667a92f3067f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaed5a9461ee34a7a2a41667a92f3067f5">I2C2_MODULE</a></td></tr>
<tr class="separator:gaed5a9461ee34a7a2a41667a92f3067f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac2d9e14aca66b47f3d69cc1a56c35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3ac2d9e14aca66b47f3d69cc1a56c35d">I2C3_MODULE</a></td></tr>
<tr class="separator:ga3ac2d9e14aca66b47f3d69cc1a56c35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596830ce09a1794429c50f4351919d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga596830ce09a1794429c50f4351919d2d">SPI0_MODULE</a></td></tr>
<tr class="separator:ga596830ce09a1794429c50f4351919d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90108a6efaa99717d1666be2fc2bdabb">SPI1_MODULE</a></td></tr>
<tr class="separator:ga90108a6efaa99717d1666be2fc2bdabb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae86f6834ba2d7cf57fa9878ef36711c1">SPI2_MODULE</a></td></tr>
<tr class="separator:gae86f6834ba2d7cf57fa9878ef36711c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27aebc2314ec3517afc47bbf379a116e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga27aebc2314ec3517afc47bbf379a116e">SPI3_MODULE</a></td></tr>
<tr class="separator:ga27aebc2314ec3517afc47bbf379a116e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga28e1e43abf54cf8f715fead42010e7e9">UART0_MODULE</a></td></tr>
<tr class="separator:ga28e1e43abf54cf8f715fead42010e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558446e460cc69dfb2ac567e961ab262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga558446e460cc69dfb2ac567e961ab262">UART1_MODULE</a></td></tr>
<tr class="separator:ga558446e460cc69dfb2ac567e961ab262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae429a35dcaf128f08bf0d4fcd939ea77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae429a35dcaf128f08bf0d4fcd939ea77">UART2_MODULE</a></td></tr>
<tr class="separator:gae429a35dcaf128f08bf0d4fcd939ea77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1def9d3a5b3bb318f5965dd5f4c4838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac1def9d3a5b3bb318f5965dd5f4c4838">UART3_MODULE</a></td></tr>
<tr class="separator:gac1def9d3a5b3bb318f5965dd5f4c4838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga156d0aaaf96d23cb4eb6205baa9662c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga156d0aaaf96d23cb4eb6205baa9662c4">UART4_MODULE</a></td></tr>
<tr class="separator:ga156d0aaaf96d23cb4eb6205baa9662c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef41ab612c28499de2494a2e996b207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6ef41ab612c28499de2494a2e996b207">UART5_MODULE</a></td></tr>
<tr class="separator:ga6ef41ab612c28499de2494a2e996b207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc1f5f14a47fbc997634f7134074f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaecc1f5f14a47fbc997634f7134074f6c">CAN0_MODULE</a></td></tr>
<tr class="separator:gaecc1f5f14a47fbc997634f7134074f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ccc2a83c7c33a976d66c0d7a1086a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae6ccc2a83c7c33a976d66c0d7a1086a3">CAN1_MODULE</a></td></tr>
<tr class="separator:gae6ccc2a83c7c33a976d66c0d7a1086a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81c16b440caff5ea49a057ff91037c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad81c16b440caff5ea49a057ff91037c9">OTG_MODULE</a></td></tr>
<tr class="separator:gad81c16b440caff5ea49a057ff91037c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7bc484e427369d477792d9e432723e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4c7bc484e427369d477792d9e432723e">ADC_MODULE</a></td></tr>
<tr class="separator:ga4c7bc484e427369d477792d9e432723e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c678889fa7591b98f8d802858ed50b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga72c678889fa7591b98f8d802858ed50b">I2S0_MODULE</a></td></tr>
<tr class="separator:ga72c678889fa7591b98f8d802858ed50b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e55afa459adde3b3e064d748a9c246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2e55afa459adde3b3e064d748a9c246d">I2S1_MODULE</a></td></tr>
<tr class="separator:ga2e55afa459adde3b3e064d748a9c246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee87474eb18b0804cb699f25e616fe33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaee87474eb18b0804cb699f25e616fe33">PS2_MODULE</a></td></tr>
<tr class="separator:gaee87474eb18b0804cb699f25e616fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga588a58b8cbf42cb3953de47d45ce4332">SC0_MODULE</a></td></tr>
<tr class="separator:ga588a58b8cbf42cb3953de47d45ce4332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64da455968e6741c3b5be6aa65be0aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad64da455968e6741c3b5be6aa65be0aa">SC1_MODULE</a></td></tr>
<tr class="separator:gad64da455968e6741c3b5be6aa65be0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f8c806c5e0c888a59099bb08ae2237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac2f8c806c5e0c888a59099bb08ae2237">SC2_MODULE</a></td></tr>
<tr class="separator:gac2f8c806c5e0c888a59099bb08ae2237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9495de0f1b7c38d0769cce30cfcd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gace9495de0f1b7c38d0769cce30cfcd85">SC3_MODULE</a></td></tr>
<tr class="separator:gace9495de0f1b7c38d0769cce30cfcd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5b2e5f44cb8d0545511f9cd72f1b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3c5b2e5f44cb8d0545511f9cd72f1b96">SC4_MODULE</a></td></tr>
<tr class="separator:ga3c5b2e5f44cb8d0545511f9cd72f1b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a2616da6438345439e6b71f13d023e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa9a2616da6438345439e6b71f13d023e">SC5_MODULE</a></td></tr>
<tr class="separator:gaa9a2616da6438345439e6b71f13d023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508d1cfc56f09f4fbf4df14afe35a459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga508d1cfc56f09f4fbf4df14afe35a459">I2C4_MODULE</a>&#160;&#160;&#160;((2UL&lt;&lt;30)|(0&lt;&lt;28)|(0&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(<a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&lt;&lt;10)|( 0&lt;&lt;5)|<a class="el" href="../../da/d08/_n_u_c472__442_8h.html#afec9d8a2717bcf640bc240b96da55125">CLK_APBCLK1_I2C4CKEN_Pos</a>)</td></tr>
<tr class="separator:ga508d1cfc56f09f4fbf4df14afe35a459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f59b6fd999c60d6f65f951c138227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gac60f59b6fd999c60d6f65f951c138227">PWM0CH01_MODULE</a></td></tr>
<tr class="separator:gac60f59b6fd999c60d6f65f951c138227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5c36458e77ba5121d982b76cf6e706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacd5c36458e77ba5121d982b76cf6e706">PWM0CH23_MODULE</a></td></tr>
<tr class="separator:gacd5c36458e77ba5121d982b76cf6e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8504eb72898c278e72b92074c0f61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7b8504eb72898c278e72b92074c0f61b">PWM0CH45_MODULE</a></td></tr>
<tr class="separator:ga7b8504eb72898c278e72b92074c0f61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924d4ed3c0ef8c7381ea9b3f0055a812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga924d4ed3c0ef8c7381ea9b3f0055a812">PWM1CH01_MODULE</a></td></tr>
<tr class="separator:ga924d4ed3c0ef8c7381ea9b3f0055a812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa64bf1bbbb329f2835b6288e337c6aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaa64bf1bbbb329f2835b6288e337c6aba">PWM1CH23_MODULE</a></td></tr>
<tr class="separator:gaa64bf1bbbb329f2835b6288e337c6aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cde6d22b4ebb9c26af5f85898aac40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga19cde6d22b4ebb9c26af5f85898aac40">PWM1CH45_MODULE</a></td></tr>
<tr class="separator:ga19cde6d22b4ebb9c26af5f85898aac40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fefc4d8a090198fb713e3639cd80f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0fefc4d8a090198fb713e3639cd80f77">QEI0_MODULE</a></td></tr>
<tr class="separator:ga0fefc4d8a090198fb713e3639cd80f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76694b4ce921408f5fea99a7230bf237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga76694b4ce921408f5fea99a7230bf237">QEI1_MODULE</a></td></tr>
<tr class="separator:ga76694b4ce921408f5fea99a7230bf237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44708873658e399cb817597b3b087d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga44708873658e399cb817597b3b087d9d">ECAP0_MODULE</a></td></tr>
<tr class="separator:ga44708873658e399cb817597b3b087d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba0dbf645162976ac9732002d4d028b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadba0dbf645162976ac9732002d4d028b">ECAP1_MODULE</a></td></tr>
<tr class="separator:gadba0dbf645162976ac9732002d4d028b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692820820959a34a41086ec66fecad8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga692820820959a34a41086ec66fecad8f">EPWM0_MODULE</a></td></tr>
<tr class="separator:ga692820820959a34a41086ec66fecad8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9471260d60db550c0bc9da8a0c4ad583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9471260d60db550c0bc9da8a0c4ad583">EPWM1_MODULE</a></td></tr>
<tr class="separator:ga9471260d60db550c0bc9da8a0c4ad583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd35bb6c1aada9261bedd6d45a0be1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafd35bb6c1aada9261bedd6d45a0be1cd">OPA_MODULE</a></td></tr>
<tr class="separator:gafd35bb6c1aada9261bedd6d45a0be1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8bb2406397ef37a68d08dd1eb5fbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gadf8bb2406397ef37a68d08dd1eb5fbe5">EADC_MODULE</a></td></tr>
<tr class="separator:gadf8bb2406397ef37a68d08dd1eb5fbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5cf50c8597f362cf7d07b9e11040495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf5cf50c8597f362cf7d07b9e11040495">CLK_TIMEOUT_ERR</a></td></tr>
<tr class="separator:gaf5cf50c8597f362cf7d07b9e11040495"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gab54f1edcc3e13e6b89d2d03b407bf3a3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab54f1edcc3e13e6b89d2d03b407bf3a3">g_CLK_i32ErrCode</a></td></tr>
<tr class="separator:gab54f1edcc3e13e6b89d2d03b407bf3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga98d02399c4cf4d6a6a88dbfa3d007613" name="ga98d02399c4cf4d6a6a88dbfa3d007613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d02399c4cf4d6a6a88dbfa3d007613">&#9670;&nbsp;</a></span>ACMP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ACMP_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ACMP Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00349">349</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4c7bc484e427369d477792d9e432723e" name="ga4c7bc484e427369d477792d9e432723e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c7bc484e427369d477792d9e432723e">&#9670;&nbsp;</a></span>ADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ADC Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00367">367</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaecc1f5f14a47fbc997634f7134074f6c" name="gaecc1f5f14a47fbc997634f7134074f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecc1f5f14a47fbc997634f7134074f6c">&#9670;&nbsp;</a></span>CAN0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CAN0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00364">364</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae6ccc2a83c7c33a976d66c0d7a1086a3" name="gae6ccc2a83c7c33a976d66c0d7a1086a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ccc2a83c7c33a976d66c0d7a1086a3">&#9670;&nbsp;</a></span>CAN1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CAN1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00365">365</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86c3ab22a0752716954a4d70ed1b6801" name="ga86c3ab22a0752716954a4d70ed1b6801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c3ab22a0752716954a4d70ed1b6801">&#9670;&nbsp;</a></span>CAP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAP_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CAP Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00336">336</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9982c0235f70129985d573ed0204496a" name="ga9982c0235f70129985d573ed0204496a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9982c0235f70129985d573ed0204496a">&#9670;&nbsp;</a></span>CLK_CLKDIV0_ADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV0_ADC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for ADC clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00279">279</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga34235aeb4ed746b74b8c10d074f82e41" name="ga34235aeb4ed746b74b8c10d074f82e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34235aeb4ed746b74b8c10d074f82e41">&#9670;&nbsp;</a></span>CLK_CLKDIV0_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV0_HCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for HCLK clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00276">276</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga19e460ec219d7a6f2eefedc0c6ea2bc7" name="ga19e460ec219d7a6f2eefedc0c6ea2bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e460ec219d7a6f2eefedc0c6ea2bc7">&#9670;&nbsp;</a></span>CLK_CLKDIV0_SDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV0_SDH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SDIO clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00280">280</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga21981cc294c946a350ef8a3a115769a1" name="ga21981cc294c946a350ef8a3a115769a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21981cc294c946a350ef8a3a115769a1">&#9670;&nbsp;</a></span>CLK_CLKDIV0_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV0_UART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for UR clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00278">278</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaea296a5222cd982d4516480976cca2d8" name="gaea296a5222cd982d4516480976cca2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea296a5222cd982d4516480976cca2d8">&#9670;&nbsp;</a></span>CLK_CLKDIV0_USB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV0_USB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for USB clock divider. It could be 1~16 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00277">277</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf878a451adf9b0d873a1a6e791ddb47f" name="gaf878a451adf9b0d873a1a6e791ddb47f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf878a451adf9b0d873a1a6e791ddb47f">&#9670;&nbsp;</a></span>CLK_CLKDIV1_SC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV1_SC0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC0 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00285">285</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27b71ae94679e6d112a838c66318680a" name="ga27b71ae94679e6d112a838c66318680a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27b71ae94679e6d112a838c66318680a">&#9670;&nbsp;</a></span>CLK_CLKDIV1_SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV1_SC1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC1 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00286">286</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41323bad34441b6d6bd16f1f5c58a892" name="ga41323bad34441b6d6bd16f1f5c58a892"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41323bad34441b6d6bd16f1f5c58a892">&#9670;&nbsp;</a></span>CLK_CLKDIV1_SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV1_SC2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC2 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00287">287</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1bbeef37a330c8cde4ef86dd494e0e29" name="ga1bbeef37a330c8cde4ef86dd494e0e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bbeef37a330c8cde4ef86dd494e0e29">&#9670;&nbsp;</a></span>CLK_CLKDIV1_SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV1_SC3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC3 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00288">288</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4715483299d55e9d091cd225567366c8" name="ga4715483299d55e9d091cd225567366c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4715483299d55e9d091cd225567366c8">&#9670;&nbsp;</a></span>CLK_CLKDIV2_SC4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV2_SC4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC4 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00293">293</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f3caf937750af9e93229a91771945d3" name="ga3f3caf937750af9e93229a91771945d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f3caf937750af9e93229a91771945d3">&#9670;&nbsp;</a></span>CLK_CLKDIV2_SC5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV2_SC5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for SC5 clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00294">294</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0a5370540ebec5b3107bf4b3810b6db0" name="ga0a5370540ebec5b3107bf4b3810b6db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a5370540ebec5b3107bf4b3810b6db0">&#9670;&nbsp;</a></span>CLK_CLKDIV3_CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV3_CAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for CAP Engine clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00299">299</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga94d4bc13ee04c0fe820736b6d8e43272" name="ga94d4bc13ee04c0fe820736b6d8e43272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94d4bc13ee04c0fe820736b6d8e43272">&#9670;&nbsp;</a></span>CLK_CLKDIV3_EMAC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV3_EMAC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for EMAC_MDCLK clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00301">301</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa104c33b8d94e0d445db60d84490506e" name="gaa104c33b8d94e0d445db60d84490506e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa104c33b8d94e0d445db60d84490506e">&#9670;&nbsp;</a></span>CLK_CLKDIV3_VSENSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKDIV3_VSENSE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV Setting for Video Pixel clock divider. It could be 1~256 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00300">300</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga97c164b3cf03b96322eae437df15e393" name="ga97c164b3cf03b96322eae437df15e393"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c164b3cf03b96322eae437df15e393">&#9670;&nbsp;</a></span>CLK_CLKSEL0_CAPSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_CAPSEL_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00107">107</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad52ca5e2212d00ecdeae7174044465f2" name="gad52ca5e2212d00ecdeae7174044465f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad52ca5e2212d00ecdeae7174044465f2">&#9670;&nbsp;</a></span>CLK_CLKSEL0_CAPSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_CAPSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00108">108</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9ff3a69eb757be70fad240549a9b7eae" name="ga9ff3a69eb757be70fad240549a9b7eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ff3a69eb757be70fad240549a9b7eae">&#9670;&nbsp;</a></span>CLK_CLKSEL0_CAPSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_CAPSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00105">105</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68fe172762a6501f4a6a2823da76b60a" name="ga68fe172762a6501f4a6a2823da76b60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68fe172762a6501f4a6a2823da76b60a">&#9670;&nbsp;</a></span>CLK_CLKSEL0_CAPSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_CAPSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00106">106</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3f6f2a7682c3b1378e24c1a6502df356" name="ga3f6f2a7682c3b1378e24c1a6502df356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f6f2a7682c3b1378e24c1a6502df356">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00090">90</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8de89bde1a3f9704d9c9f6ab9d333f81" name="ga8de89bde1a3f9704d9c9f6ab9d333f81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de89bde1a3f9704d9c9f6ab9d333f81">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00085">85</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8939e75a5d1b9249139415d2770ca9ea" name="ga8939e75a5d1b9249139415d2770ca9ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8939e75a5d1b9249139415d2770ca9ea">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00088">88</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga97968b5fe5c2f015b7681aa6f75c7e37" name="ga97968b5fe5c2f015b7681aa6f75c7e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97968b5fe5c2f015b7681aa6f75c7e37">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00086">86</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5c6a5be1eaec8564bade0b245da8abd4" name="ga5c6a5be1eaec8564bade0b245da8abd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6a5be1eaec8564bade0b245da8abd4">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL output </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00087">87</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga495a58509d7196239a84736b6e81e695" name="ga495a58509d7196239a84736b6e81e695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga495a58509d7196239a84736b6e81e695">&#9670;&nbsp;</a></span>CLK_CLKSEL0_HCLKSEL_PLL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_HCLKSEL_PLL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as USBPLL clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00089">89</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7fd869ed1cace35f282097ac4cdffcc5" name="ga7fd869ed1cace35f282097ac4cdffcc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7fd869ed1cace35f282097ac4cdffcc5">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ICAPSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ICAPSEL_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00112">112</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2a8c54870e0f46ef961912a1e79fb6e8" name="ga2a8c54870e0f46ef961912a1e79fb6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a8c54870e0f46ef961912a1e79fb6e8">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ICAPSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ICAPSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00113">113</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga15d89d28f4c3efbe828694c6aa4a8cee" name="ga15d89d28f4c3efbe828694c6aa4a8cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15d89d28f4c3efbe828694c6aa4a8cee">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ICAPSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ICAPSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00110">110</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8a1633d34e4274280923de4449f5b5de" name="ga8a1633d34e4274280923de4449f5b5de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a1633d34e4274280923de4449f5b5de">&#9670;&nbsp;</a></span>CLK_CLKSEL0_ICAPSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_ICAPSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00111">111</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaadcb162f0ec6dc46c6f78c6a0ea7a89" name="gaaadcb162f0ec6dc46c6f78c6a0ea7a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadcb162f0ec6dc46c6f78c6a0ea7a89">&#9670;&nbsp;</a></span>CLK_CLKSEL0_PCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_PCLKSEL_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00099">99</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga309b1621941767e1d3a041c2dcf55778" name="ga309b1621941767e1d3a041c2dcf55778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga309b1621941767e1d3a041c2dcf55778">&#9670;&nbsp;</a></span>CLK_CLKSEL0_PCLKSEL_HCLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_PCLKSEL_HCLK_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK/2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00100">100</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae8c498735478c8deee6afcb23dd22c21" name="gae8c498735478c8deee6afcb23dd22c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c498735478c8deee6afcb23dd22c21">&#9670;&nbsp;</a></span>CLK_CLKSEL0_SDHSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_SDHSEL_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00117">117</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab5ef0951b0dee6ee86bc612d7bf6aa78" name="gab5ef0951b0dee6ee86bc612d7bf6aa78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ef0951b0dee6ee86bc612d7bf6aa78">&#9670;&nbsp;</a></span>CLK_CLKSEL0_SDHSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_SDHSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00118">118</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga25503858c5ad03d61fffc7577171f14a" name="ga25503858c5ad03d61fffc7577171f14a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25503858c5ad03d61fffc7577171f14a">&#9670;&nbsp;</a></span>CLK_CLKSEL0_SDHSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_SDHSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00115">115</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab6ddd1c6c1e1a5b049e45562b43c8586" name="gab6ddd1c6c1e1a5b049e45562b43c8586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6ddd1c6c1e1a5b049e45562b43c8586">&#9670;&nbsp;</a></span>CLK_CLKSEL0_SDHSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_SDHSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00116">116</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga05b43f9775b946d78d652472a03f0d50" name="ga05b43f9775b946d78d652472a03f0d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05b43f9775b946d78d652472a03f0d50">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK&#160;&#160;&#160;(0x01UL&lt;&lt;SysTick_CTRL_CLKSOURCE_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SysTick clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00097">97</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2d72a0762b1751c3392f5ba24bb4c564" name="ga2d72a0762b1751c3392f5ba24bb4c564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d72a0762b1751c3392f5ba24bb4c564">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HCLK_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as HCLK/2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00095">95</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga33a66fd31295ae71accab4ccd18be5ad" name="ga33a66fd31295ae71accab4ccd18be5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33a66fd31295ae71accab4ccd18be5ad">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HIRC_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as internal 22.1184MHz RC clock/2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00096">96</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga30ec7188fa2dc9303b030c54a9ae2d16" name="ga30ec7188fa2dc9303b030c54a9ae2d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30ec7188fa2dc9303b030c54a9ae2d16">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00092">92</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gace3c09b57419efd38808a15426e230f9" name="gace3c09b57419efd38808a15426e230f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace3c09b57419efd38808a15426e230f9">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_HXT_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_HXT_DIV2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL/2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00094">94</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7111cfca2e63c97822648b939d39c6ac" name="ga7111cfca2e63c97822648b939d39c6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7111cfca2e63c97822648b939d39c6ac">&#9670;&nbsp;</a></span>CLK_CLKSEL0_STCLKSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_STCLKSEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00093">93</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga82eb550ecf9b8f4748f1004c3a8745fc" name="ga82eb550ecf9b8f4748f1004c3a8745fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82eb550ecf9b8f4748f1004c3a8745fc">&#9670;&nbsp;</a></span>CLK_CLKSEL0_USBHSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_USBHSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00102">102</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4239ada71eef8ed6b0b6d1eeca2c3942" name="ga4239ada71eef8ed6b0b6d1eeca2c3942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4239ada71eef8ed6b0b6d1eeca2c3942">&#9670;&nbsp;</a></span>CLK_CLKSEL0_USBHSEL_PLL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL0_USBHSEL_PLL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting clock source as PLL2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00103">103</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabecc82b4a09eec656e54443ac6b6aca2" name="gabecc82b4a09eec656e54443ac6b6aca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabecc82b4a09eec656e54443ac6b6aca2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting ADC clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00131">131</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad650a87854bf13269a1ea1ab9e788595" name="gad650a87854bf13269a1ea1ab9e788595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad650a87854bf13269a1ea1ab9e788595">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting ADC clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00128">128</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad64af689d27ff7e4f233e3e22d0362a3" name="gad64af689d27ff7e4f233e3e22d0362a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64af689d27ff7e4f233e3e22d0362a3">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting ADC clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00130">130</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf7d9f5283b0b5e2880588d0840166e32" name="gaf7d9f5283b0b5e2880588d0840166e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7d9f5283b0b5e2880588d0840166e32">&#9670;&nbsp;</a></span>CLK_CLKSEL1_ADCSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_ADCSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting ADC clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00129">129</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf2038a3ca70532a66f7b537694e16555" name="gaf2038a3ca70532a66f7b537694e16555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2038a3ca70532a66f7b537694e16555">&#9670;&nbsp;</a></span>CLK_CLKSEL1_CLKOSEL_HCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_CLKOSEL_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as HCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00184">184</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7241d9745fe0077f577e0cee5c1069eb" name="ga7241d9745fe0077f577e0cee5c1069eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7241d9745fe0077f577e0cee5c1069eb">&#9670;&nbsp;</a></span>CLK_CLKSEL1_CLKOSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_CLKOSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as external internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00185">185</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa14d1d497b0d9bed41f0fb80aa7af816" name="gaa14d1d497b0d9bed41f0fb80aa7af816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa14d1d497b0d9bed41f0fb80aa7af816">&#9670;&nbsp;</a></span>CLK_CLKSEL1_CLKOSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_CLKOSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00182">182</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab55b31d6b6c16148087114935bae7367" name="gab55b31d6b6c16148087114935bae7367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab55b31d6b6c16148087114935bae7367">&#9670;&nbsp;</a></span>CLK_CLKSEL1_CLKOSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_CLKOSEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00183">183</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9167656cc7fce93520a8ee1004458b86" name="ga9167656cc7fce93520a8ee1004458b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9167656cc7fce93520a8ee1004458b86">&#9670;&nbsp;</a></span>CLK_CLKSEL1_EADCSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_EADCSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting EADC clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00136">136</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9fef9d97a74154970e48bfcbd4fce6da" name="ga9fef9d97a74154970e48bfcbd4fce6da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fef9d97a74154970e48bfcbd4fce6da">&#9670;&nbsp;</a></span>CLK_CLKSEL1_EADCSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_EADCSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting EADC clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00133">133</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad5a41e9db84fa4ff794e24664d8c8fb4" name="gad5a41e9db84fa4ff794e24664d8c8fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5a41e9db84fa4ff794e24664d8c8fb4">&#9670;&nbsp;</a></span>CLK_CLKSEL1_EADCSEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_EADCSEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting EADC clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00135">135</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacb4c6998b5489b9e1f2831f0cf6985cc" name="gacb4c6998b5489b9e1f2831f0cf6985cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb4c6998b5489b9e1f2831f0cf6985cc">&#9670;&nbsp;</a></span>CLK_CLKSEL1_EADCSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_EADCSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting EADC clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00134">134</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga631f78abcc1490ee8fc8540d04a17fa7" name="ga631f78abcc1490ee8fc8540d04a17fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga631f78abcc1490ee8fc8540d04a17fa7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI0 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00139">139</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga15ed349f529922cbaffe61df327d305d" name="ga15ed349f529922cbaffe61df327d305d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15ed349f529922cbaffe61df327d305d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI0SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI0 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00138">138</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2e57e06dc76961a180f79bf569fe8edd" name="ga2e57e06dc76961a180f79bf569fe8edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e57e06dc76961a180f79bf569fe8edd">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI1SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI1SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00142">142</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga234e771f229cceb9150524fcbfb550e9" name="ga234e771f229cceb9150524fcbfb550e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234e771f229cceb9150524fcbfb550e9">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI1SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI1 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00141">141</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga52767a1702a7b4174a5381205438c07c" name="ga52767a1702a7b4174a5381205438c07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52767a1702a7b4174a5381205438c07c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI2 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00145">145</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga34b7ffed262eb0df9bc88d349059c1da" name="ga34b7ffed262eb0df9bc88d349059c1da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b7ffed262eb0df9bc88d349059c1da">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI2SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI2SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI2 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00144">144</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafdb55d731c80e38ab7175b88e97685ec" name="gafdb55d731c80e38ab7175b88e97685ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdb55d731c80e38ab7175b88e97685ec">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI3SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI3SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI3 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00148">148</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5231ae835bc48dc17f100c42cc9f095b" name="ga5231ae835bc48dc17f100c42cc9f095b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5231ae835bc48dc17f100c42cc9f095b">&#9670;&nbsp;</a></span>CLK_CLKSEL1_SPI3SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_SPI3SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SPI3 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00147">147</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac61a961a61f74471e3888badfb5af814" name="gac61a961a61f74471e3888badfb5af814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac61a961a61f74471e3888badfb5af814">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_EXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as external trigger </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00153">153</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8c5fb49e17b87abd576fc7f8d4b534ee" name="ga8c5fb49e17b87abd576fc7f8d4b534ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c5fb49e17b87abd576fc7f8d4b534ee">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00155">155</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga960d78ea1935ed0962fd0e997ce350fa" name="ga960d78ea1935ed0962fd0e997ce350fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960d78ea1935ed0962fd0e997ce350fa">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00150">150</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27f6d58fe38288757fc6dbe97997feb7" name="ga27f6d58fe38288757fc6dbe97997feb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27f6d58fe38288757fc6dbe97997feb7">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00154">154</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac6be8d97891d9550a556a796656af3a2" name="gac6be8d97891d9550a556a796656af3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6be8d97891d9550a556a796656af3a2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00151">151</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad094300572b680f885ae7bac3e26c9ae" name="gad094300572b680f885ae7bac3e26c9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad094300572b680f885ae7bac3e26c9ae">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR0SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR0SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 0 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00152">152</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca676f7225d18e5f28cbcf329878571c" name="gaca676f7225d18e5f28cbcf329878571c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca676f7225d18e5f28cbcf329878571c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_EXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as external trigger </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00160">160</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6fe11ba8b825215ccc81c4c77ad79b08" name="ga6fe11ba8b825215ccc81c4c77ad79b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe11ba8b825215ccc81c4c77ad79b08">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00162">162</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf09ef240dc9a4e83204cd408f12f5618" name="gaf09ef240dc9a4e83204cd408f12f5618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf09ef240dc9a4e83204cd408f12f5618">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00157">157</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0327b9388c741a3c2b77404c00a9d565" name="ga0327b9388c741a3c2b77404c00a9d565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0327b9388c741a3c2b77404c00a9d565">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00161">161</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0ca0cfba6a9de82e1ba869cc365a8e09" name="ga0ca0cfba6a9de82e1ba869cc365a8e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ca0cfba6a9de82e1ba869cc365a8e09">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00158">158</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76889011d4966781d158a943ef62b612" name="ga76889011d4966781d158a943ef62b612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76889011d4966781d158a943ef62b612">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR1SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR1SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00159">159</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5d5c29cbc56bddf9d1262ac0eb5ffe27" name="ga5d5c29cbc56bddf9d1262ac0eb5ffe27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d5c29cbc56bddf9d1262ac0eb5ffe27">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_EXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as external trigger </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00167">167</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac342f7171141cdbe13a61665acb4d5df" name="gac342f7171141cdbe13a61665acb4d5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac342f7171141cdbe13a61665acb4d5df">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00169">169</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa7bbfafbef5d4c3fb424b81cee7b75b0" name="gaa7bbfafbef5d4c3fb424b81cee7b75b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7bbfafbef5d4c3fb424b81cee7b75b0">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00164">164</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga55b38c7e8670f96e3f7bff5259e7220c" name="ga55b38c7e8670f96e3f7bff5259e7220c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b38c7e8670f96e3f7bff5259e7220c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00168">168</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc6a04c5c59e6dcb5148396157e44c1" name="ga2dc6a04c5c59e6dcb5148396157e44c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc6a04c5c59e6dcb5148396157e44c1">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00165">165</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b7ca5a7f1ea41228c6f0b4b4675d4fe" name="ga6b7ca5a7f1ea41228c6f0b4b4675d4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b7ca5a7f1ea41228c6f0b4b4675d4fe">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR2SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR2SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 2 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00166">166</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafe872e36af0200c7a8751d5dca685368" name="gafe872e36af0200c7a8751d5dca685368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe872e36af0200c7a8751d5dca685368">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_EXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_EXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as external trigger </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00174">174</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac394f8ee512e01f7a281ed7627242073" name="gac394f8ee512e01f7a281ed7627242073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac394f8ee512e01f7a281ed7627242073">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00176">176</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0b91de5ab5ff834c7c8a8a82ae4cfecf" name="ga0b91de5ab5ff834c7c8a8a82ae4cfecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b91de5ab5ff834c7c8a8a82ae4cfecf">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00171">171</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf71eb91df15e67ee510e50fb3a6876dc" name="gaf71eb91df15e67ee510e50fb3a6876dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf71eb91df15e67ee510e50fb3a6876dc">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00175">175</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gada589a5aebe7406e856a7547a49336ac" name="gada589a5aebe7406e856a7547a49336ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada589a5aebe7406e856a7547a49336ac">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00172">172</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad983874d25e9b35fd2b8bf6729312fef" name="gad983874d25e9b35fd2b8bf6729312fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad983874d25e9b35fd2b8bf6729312fef">&#9670;&nbsp;</a></span>CLK_CLKSEL1_TMR3SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_TMR3SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting Timer 3 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00173">173</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4300556ac747ccd752f880148f941b12" name="ga4300556ac747ccd752f880148f941b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4300556ac747ccd752f880148f941b12">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UARTSEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UARTSEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting UR clock source as external internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00180">180</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacba2f8bf2942f9ee4e80ea02f27dc5b5" name="gacba2f8bf2942f9ee4e80ea02f27dc5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba2f8bf2942f9ee4e80ea02f27dc5b5">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UARTSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UARTSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting UR clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00178">178</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaac2734ec3ad16e249044a06142e99a8c" name="gaac2734ec3ad16e249044a06142e99a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac2734ec3ad16e249044a06142e99a8c">&#9670;&nbsp;</a></span>CLK_CLKSEL1_UARTSEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_UARTSEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting UR clock source as external PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00179">179</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8e4e4ecca98a846acc2660320e300ac0" name="ga8e4e4ecca98a846acc2660320e300ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e4e4ecca98a846acc2660320e300ac0">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_HCLK_DIV2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting WDT clock source as HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00125">125</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a6341489391c8f0187f1df9da9d4946" name="ga9a6341489391c8f0187f1df9da9d4946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a6341489391c8f0187f1df9da9d4946">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting WDT clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00123">123</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaca285a1210e9d83e0b21e6cc19216dc2" name="gaca285a1210e9d83e0b21e6cc19216dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca285a1210e9d83e0b21e6cc19216dc2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting WDT clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00126">126</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a9719d10f1a905dba91a38fdd9eb3cf" name="ga1a9719d10f1a905dba91a38fdd9eb3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9719d10f1a905dba91a38fdd9eb3cf">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WDTSEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WDTSEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting WDT clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00124">124</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa64e963945ef3fe1fb1e5f04093cbd3d" name="gaa64e963945ef3fe1fb1e5f04093cbd3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa64e963945ef3fe1fb1e5f04093cbd3d">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as HCLK/2048 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00187">187</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga928552feeb6c9f9a8d6cf105f74991c2" name="ga928552feeb6c9f9a8d6cf105f74991c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga928552feeb6c9f9a8d6cf105f74991c2">&#9670;&nbsp;</a></span>CLK_CLKSEL1_WWDTSEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL1_WWDTSEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting CLKO clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00188">188</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa2c47f384094e6a63a2ecbee02d417fd" name="gaa2c47f384094e6a63a2ecbee02d417fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2c47f384094e6a63a2ecbee02d417fd">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH01SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH01SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00197">197</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4b62e52bc9327a129d780258f376ae86" name="ga4b62e52bc9327a129d780258f376ae86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b62e52bc9327a129d780258f376ae86">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH01SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH01SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00194">194</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae57e5bbc0914441d132761cc548bda70" name="gae57e5bbc0914441d132761cc548bda70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae57e5bbc0914441d132761cc548bda70">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH01SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH01SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00198">198</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf76671c47b9329a5bb76e881bf94c388" name="gaf76671c47b9329a5bb76e881bf94c388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf76671c47b9329a5bb76e881bf94c388">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH01SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH01SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00195">195</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf63445910b89e4886caa7ac55a3c7f69" name="gaf63445910b89e4886caa7ac55a3c7f69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf63445910b89e4886caa7ac55a3c7f69">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH01SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH01SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00196">196</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12e6ea123d47d07ff6c6cf22deab0e6f" name="ga12e6ea123d47d07ff6c6cf22deab0e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e6ea123d47d07ff6c6cf22deab0e6f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH23SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH23SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00203">203</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga36c10cc36078944139484ac90bbd0014" name="ga36c10cc36078944139484ac90bbd0014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36c10cc36078944139484ac90bbd0014">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH23SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH23SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00200">200</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga14fc1581fb9f024830004c2f6b8ce270" name="ga14fc1581fb9f024830004c2f6b8ce270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14fc1581fb9f024830004c2f6b8ce270">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH23SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH23SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00204">204</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga19042ee29a4095003c3ad5ae2d24f8c9" name="ga19042ee29a4095003c3ad5ae2d24f8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19042ee29a4095003c3ad5ae2d24f8c9">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH23SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH23SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00201">201</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga88ac8562c543c3cf4ab31be2f6121ac4" name="ga88ac8562c543c3cf4ab31be2f6121ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88ac8562c543c3cf4ab31be2f6121ac4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH23SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH23SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00202">202</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76cb2a3d431a03a564438e1c05b58e2f" name="ga76cb2a3d431a03a564438e1c05b58e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76cb2a3d431a03a564438e1c05b58e2f">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH45SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH45SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00209">209</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6acc05f8cf0e485f8d1a63b3f0ca33ec" name="ga6acc05f8cf0e485f8d1a63b3f0ca33ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6acc05f8cf0e485f8d1a63b3f0ca33ec">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH45SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH45SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00206">206</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad4767fa09b47825f1ff0d027a3bb8035" name="gad4767fa09b47825f1ff0d027a3bb8035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4767fa09b47825f1ff0d027a3bb8035">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH45SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH45SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00210">210</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac9bf8acb9850997e98d650766748463c" name="gac9bf8acb9850997e98d650766748463c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9bf8acb9850997e98d650766748463c">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH45SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH45SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00207">207</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4ea89126c93646a1030558859d8993bb" name="ga4ea89126c93646a1030558859d8993bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ea89126c93646a1030558859d8993bb">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM0CH45SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM0CH45SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00208">208</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaba83b4b516bc01b60402c372fa719a35" name="gaba83b4b516bc01b60402c372fa719a35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba83b4b516bc01b60402c372fa719a35">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH01SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH01SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00215">215</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1bd6feeffd25aea9260b06b99e2eb32d" name="ga1bd6feeffd25aea9260b06b99e2eb32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bd6feeffd25aea9260b06b99e2eb32d">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH01SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH01SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00212">212</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76877e1b13b90312ad76d46051a42d01" name="ga76877e1b13b90312ad76d46051a42d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76877e1b13b90312ad76d46051a42d01">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH01SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH01SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00216">216</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6a03c56e13388392f79458e2a5dcb7d3" name="ga6a03c56e13388392f79458e2a5dcb7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a03c56e13388392f79458e2a5dcb7d3">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH01SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH01SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00213">213</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga32a19a148513afd37f1ecb48a10614da" name="ga32a19a148513afd37f1ecb48a10614da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a19a148513afd37f1ecb48a10614da">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH01SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH01SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM0 and PWM1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00214">214</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae007874f81300334a9c8ee13df8852d3" name="gae007874f81300334a9c8ee13df8852d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae007874f81300334a9c8ee13df8852d3">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH23SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH23SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00221">221</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga49346a1ddabaf788c5bd54093feea785" name="ga49346a1ddabaf788c5bd54093feea785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49346a1ddabaf788c5bd54093feea785">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH23SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH23SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00218">218</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4b1d83777ed25e8b29e5e5e771849ea5" name="ga4b1d83777ed25e8b29e5e5e771849ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1d83777ed25e8b29e5e5e771849ea5">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH23SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH23SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00222">222</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8d625efb1a7d5b428eb67a83cf46086c" name="ga8d625efb1a7d5b428eb67a83cf46086c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d625efb1a7d5b428eb67a83cf46086c">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH23SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH23SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00219">219</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf431140ae4e70201ca12572768f53f88" name="gaf431140ae4e70201ca12572768f53f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf431140ae4e70201ca12572768f53f88">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH23SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH23SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM2 and PWM3 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00220">220</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga81869dedd31e87f3b47a64db932a94f7" name="ga81869dedd31e87f3b47a64db932a94f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81869dedd31e87f3b47a64db932a94f7">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH45SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH45SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00227">227</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd73995adfd26db102c0142ab9b02d55" name="gabd73995adfd26db102c0142ab9b02d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd73995adfd26db102c0142ab9b02d55">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH45SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH45SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00224">224</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae404af81bc91fbc6e00734bf96f57431" name="gae404af81bc91fbc6e00734bf96f57431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae404af81bc91fbc6e00734bf96f57431">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH45SEL_LIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH45SEL_LIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as internal 10KHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00228">228</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0907cbe2d523b19d50b2c2dbe05202e3" name="ga0907cbe2d523b19d50b2c2dbe05202e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0907cbe2d523b19d50b2c2dbe05202e3">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH45SEL_LXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH45SEL_LXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as external XTAL 32.768KHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00225">225</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41b12161033e188fb1654392b2a9c6a4" name="ga41b12161033e188fb1654392b2a9c6a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41b12161033e188fb1654392b2a9c6a4">&#9670;&nbsp;</a></span>CLK_CLKSEL2_PWM1CH45SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL2_PWM1CH45SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting PWM4 and PWM5 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00226">226</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga96d85680419824fea285261b1febf1b9" name="ga96d85680419824fea285261b1febf1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d85680419824fea285261b1febf1b9">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S0SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S0 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00266">266</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76d2cf6869a34476c1bfc527d91f1922" name="ga76d2cf6869a34476c1bfc527d91f1922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d2cf6869a34476c1bfc527d91f1922">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S0SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00263">263</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga921c1d52cac6ed78a5a5b54ebe31e6c8" name="ga921c1d52cac6ed78a5a5b54ebe31e6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga921c1d52cac6ed78a5a5b54ebe31e6c8">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S0SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S0SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S0 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00265">265</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadd835bf8eb1419e6dc43a2f64fc56076" name="gadd835bf8eb1419e6dc43a2f64fc56076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd835bf8eb1419e6dc43a2f64fc56076">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S0SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S0 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00264">264</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5fd25174d9188947d1e172f2459720c2" name="ga5fd25174d9188947d1e172f2459720c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fd25174d9188947d1e172f2459720c2">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S1SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00271">271</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga263f171a877c31aa6be332ffaa201dc2" name="ga263f171a877c31aa6be332ffaa201dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga263f171a877c31aa6be332ffaa201dc2">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S1SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00268">268</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa1f69e3f142f7b8889beb448c39b1a5d" name="gaa1f69e3f142f7b8889beb448c39b1a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f69e3f142f7b8889beb448c39b1a5d">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S1SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S1SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00270">270</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab5bb65ed400ef97889983c67e731679c" name="gab5bb65ed400ef97889983c67e731679c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5bb65ed400ef97889983c67e731679c">&#9670;&nbsp;</a></span>CLK_CLKSEL3_I2S1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_I2S1SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting I2S1 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00269">269</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5c2d7786967bbed941674c9f6a785019" name="ga5c2d7786967bbed941674c9f6a785019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2d7786967bbed941674c9f6a785019">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC0SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC0SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC0 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00236">236</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafeeb9962888a419f87be128d662a753d" name="gafeeb9962888a419f87be128d662a753d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafeeb9962888a419f87be128d662a753d">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC0SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC0SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC0 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00233">233</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae056a1c1899c8fd0d12c9ee8e61968bd" name="gae056a1c1899c8fd0d12c9ee8e61968bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae056a1c1899c8fd0d12c9ee8e61968bd">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC0SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC0SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC0 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00235">235</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0cc38e4fd5cc981ae93321fbdc5650c6" name="ga0cc38e4fd5cc981ae93321fbdc5650c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cc38e4fd5cc981ae93321fbdc5650c6">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC0SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC0SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC0 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00234">234</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2c0d98634923949c301ad60f4f696e37" name="ga2c0d98634923949c301ad60f4f696e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c0d98634923949c301ad60f4f696e37">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC1SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC1SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC1 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00241">241</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad74116c2121ef2bc75ead71a43923b97" name="gad74116c2121ef2bc75ead71a43923b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74116c2121ef2bc75ead71a43923b97">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC1SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC1SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC1 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00238">238</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga45057b0d4a58e65d10613dbc0a600686" name="ga45057b0d4a58e65d10613dbc0a600686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45057b0d4a58e65d10613dbc0a600686">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC1SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC1SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC1 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00240">240</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga25e2247202aa0b700b3458d9720dbf1a" name="ga25e2247202aa0b700b3458d9720dbf1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e2247202aa0b700b3458d9720dbf1a">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC1SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC1SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC1 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00239">239</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga09d6a2a8ad24d1df9443559e95bdb861" name="ga09d6a2a8ad24d1df9443559e95bdb861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09d6a2a8ad24d1df9443559e95bdb861">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC2SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC2SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC2 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00246">246</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga12b2cb72e1c4d32e6aca5fca0d2aed04" name="ga12b2cb72e1c4d32e6aca5fca0d2aed04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12b2cb72e1c4d32e6aca5fca0d2aed04">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC2SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC2SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC2 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00243">243</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaad7bd85d0d4948bdaf940c2d31b9d501" name="gaad7bd85d0d4948bdaf940c2d31b9d501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad7bd85d0d4948bdaf940c2d31b9d501">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC2SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC2SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC2 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00245">245</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7865068d31c563d45b2cb1eec9b46152" name="ga7865068d31c563d45b2cb1eec9b46152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7865068d31c563d45b2cb1eec9b46152">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC2SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC2SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC2 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00244">244</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga015da3e240c7653d1b0ae7e557912711" name="ga015da3e240c7653d1b0ae7e557912711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga015da3e240c7653d1b0ae7e557912711">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC3SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC3SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC3 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00251">251</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7cd2fe9c34930c3833e40538ccf6827b" name="ga7cd2fe9c34930c3833e40538ccf6827b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd2fe9c34930c3833e40538ccf6827b">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC3SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC3SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC3 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00248">248</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae2fb3d61643815b72efcbb49c05a3afc" name="gae2fb3d61643815b72efcbb49c05a3afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2fb3d61643815b72efcbb49c05a3afc">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC3SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC3SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC3 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00250">250</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadbd7436c022dfa8c2d169c9354fdfcf3" name="gadbd7436c022dfa8c2d169c9354fdfcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbd7436c022dfa8c2d169c9354fdfcf3">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC3SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC3SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC3 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00249">249</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab60cde07eea4c2f9978eb4f65679ae14" name="gab60cde07eea4c2f9978eb4f65679ae14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab60cde07eea4c2f9978eb4f65679ae14">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC4SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC4SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC4 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00256">256</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabe34ea8fa1a69f90c1c6caad406f17aa" name="gabe34ea8fa1a69f90c1c6caad406f17aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe34ea8fa1a69f90c1c6caad406f17aa">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC4SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC4SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC4 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00253">253</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8630c1897ae2261c32a124da8de63210" name="ga8630c1897ae2261c32a124da8de63210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8630c1897ae2261c32a124da8de63210">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC4SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC4SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC4 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00255">255</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad4d789cc46e562bb3f7a7c0e1011294e" name="gad4d789cc46e562bb3f7a7c0e1011294e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d789cc46e562bb3f7a7c0e1011294e">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC4SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC4SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC4 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00254">254</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2751ddd875befb23f3d7cc7984109518" name="ga2751ddd875befb23f3d7cc7984109518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2751ddd875befb23f3d7cc7984109518">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC5SEL_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC5SEL_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC5 clock source as internal 22.1184MHz RC clock </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00261">261</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68a389c3b8799476f87bba54b9324412" name="ga68a389c3b8799476f87bba54b9324412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68a389c3b8799476f87bba54b9324412">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC5SEL_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC5SEL_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC5 clock source as external XTAL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00258">258</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4be744d8d537e9db762b8c4b32274ae0" name="ga4be744d8d537e9db762b8c4b32274ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be744d8d537e9db762b8c4b32274ae0">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC5SEL_PCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC5SEL_PCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC5 clock source as PCLK </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00260">260</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9344f8e0a9206facd5e5b36770dd2c0e" name="ga9344f8e0a9206facd5e5b36770dd2c0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9344f8e0a9206facd5e5b36770dd2c0e">&#9670;&nbsp;</a></span>CLK_CLKSEL3_SC5SEL_PLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_CLKSEL3_SC5SEL_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Setting SC5 clock source as PLL </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00259">259</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga81fe73af458c34e04fb3cbbc998abb3c" name="ga81fe73af458c34e04fb3cbbc998abb3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81fe73af458c34e04fb3cbbc998abb3c">&#9670;&nbsp;</a></span>CLK_PLL2CTL_PLL2DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLL2CTL_PLL2DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USBPLL clock frequency = (480 MHz) / 2 / (USB_N + 1). It could be 1~256, Max. PLL frequency :480MHz / 2 when XTL12M. </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00080">80</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaed60c15fe3b90184dc35faa4eb5e3256" name="gaed60c15fe3b90184dc35faa4eb5e3256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed60c15fe3b90184dc35faa4eb5e3256">&#9670;&nbsp;</a></span>CLK_PLLCTL_24MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_24MHz_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Predefined PLLCTL setting for 23.9616MHz PLL output with 22.1184MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00075">75</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2040f3cf4e7e0acfa1f3ac2777b17e74" name="ga2040f3cf4e7e0acfa1f3ac2777b17e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2040f3cf4e7e0acfa1f3ac2777b17e74">&#9670;&nbsp;</a></span>CLK_PLLCTL_32MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_32MHz_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Predefined PLLCTL setting for 31.9488MHz PLL output with 22.1184MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00074">74</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga10e188d3dd44688223c1a82682be1ad3" name="ga10e188d3dd44688223c1a82682be1ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10e188d3dd44688223c1a82682be1ad3">&#9670;&nbsp;</a></span>CLK_PLLCTL_36MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_36MHz_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Predefined PLLCTL setting for 35.9424MHz PLL output with 22.1184MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00073">73</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1631b3ce209b48379dd0cb341e0c8f8a" name="ga1631b3ce209b48379dd0cb341e0c8f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1631b3ce209b48379dd0cb341e0c8f8a">&#9670;&nbsp;</a></span>CLK_PLLCTL_48MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_48MHz_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Predefined PLLCTL setting for 48.064985MHz PLL output with 22.1184MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00072">72</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga262588315d36a93239306d7f4859e92f" name="ga262588315d36a93239306d7f4859e92f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga262588315d36a93239306d7f4859e92f">&#9670;&nbsp;</a></span>CLK_PLLCTL_50MHz_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_50MHz_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Predefined PLLCTL setting for 50.1918MHz PLL output with 22.1184MHz IRC </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00071">71</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf93b1cb43ccb8fe262900d6f887ebd8c" name="gaf93b1cb43ccb8fe262900d6f887ebd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf93b1cb43ccb8fe262900d6f887ebd8c">&#9670;&nbsp;</a></span>CLK_PLLCTL_NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_NF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >x must be constant and 2 &lt;= x &lt;= 513. 100MHz &lt; FIN*NF/NR &lt; 200MHz. (120MHz &lt; FIN*NF/NR &lt; 200MHz is preferred.) </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00053">53</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga410812cdf8c0870db1178f06d51d21a0" name="ga410812cdf8c0870db1178f06d51d21a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga410812cdf8c0870db1178f06d51d21a0">&#9670;&nbsp;</a></span>CLK_PLLCTL_NO_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_NO_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >For output divider is 1 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00055">55</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b56a265558fb06a9089f47934ba5bc6" name="ga6b56a265558fb06a9089f47934ba5bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b56a265558fb06a9089f47934ba5bc6">&#9670;&nbsp;</a></span>CLK_PLLCTL_NO_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_NO_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >For output divider is 2 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00056">56</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga63beb05a756a97198a9fcfdb9f772ed0" name="ga63beb05a756a97198a9fcfdb9f772ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63beb05a756a97198a9fcfdb9f772ed0">&#9670;&nbsp;</a></span>CLK_PLLCTL_NO_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_NO_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >For output divider is 4 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00057">57</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf4669f383a27d224671bbcb5fa6bb420" name="gaf4669f383a27d224671bbcb5fa6bb420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4669f383a27d224671bbcb5fa6bb420">&#9670;&nbsp;</a></span>CLK_PLLCTL_NR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_NR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >x must be constant and 2 &lt;= x &lt;= 33. 1.6MHz &lt; FIN/NR &lt; 15MHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00052">52</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga870e2e8afdbc1c3627c9e7332b9e2c3f" name="ga870e2e8afdbc1c3627c9e7332b9e2c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga870e2e8afdbc1c3627c9e7332b9e2c3f">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLLSRC_HIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLLSRC_HIRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >For PLL clock source is internal RC clock. 4MHz &lt; FIN &lt; 24MHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00049">49</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0bf065dee5f4f3ebefa851bedd5baa4e" name="ga0bf065dee5f4f3ebefa851bedd5baa4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bf065dee5f4f3ebefa851bedd5baa4e">&#9670;&nbsp;</a></span>CLK_PLLCTL_PLLSRC_HXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_PLLCTL_PLLSRC_HXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >For PLL clock source is external crystal. 4MHz &lt; FIN &lt; 24MHz </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00050">50</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5cf50c8597f362cf7d07b9e11040495" name="gaf5cf50c8597f362cf7d07b9e11040495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5cf50c8597f362cf7d07b9e11040495">&#9670;&nbsp;</a></span>CLK_TIMEOUT_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_TIMEOUT_ERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Clock timeout error value </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00394">394</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga04c349396e3a4d47b0eab52a9514ee83" name="ga04c349396e3a4d47b0eab52a9514ee83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c349396e3a4d47b0eab52a9514ee83">&#9670;&nbsp;</a></span>CLKO_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKO_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKO Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00348">348</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6e26144a3f4ce1af2e6676332778f87c" name="ga6e26144a3f4ce1af2e6676332778f87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e26144a3f4ce1af2e6676332778f87c">&#9670;&nbsp;</a></span>CRC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRC Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00335">335</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga478833bd89e0b79fc23cc8975cc9b6ac" name="ga478833bd89e0b79fc23cc8975cc9b6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga478833bd89e0b79fc23cc8975cc9b6ac">&#9670;&nbsp;</a></span>CRPT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRPT_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CRYPTO Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00339">339</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadf8bb2406397ef37a68d08dd1eb5fbe5" name="gadf8bb2406397ef37a68d08dd1eb5fbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf8bb2406397ef37a68d08dd1eb5fbe5">&#9670;&nbsp;</a></span>EADC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EADC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EADC Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00392">392</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafe4187a4e267e7edace715cb53ca2f4b" name="gafe4187a4e267e7edace715cb53ca2f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4187a4e267e7edace715cb53ca2f4b">&#9670;&nbsp;</a></span>EBI_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EBI Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00331">331</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga44708873658e399cb817597b3b087d9d" name="ga44708873658e399cb817597b3b087d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44708873658e399cb817597b3b087d9d">&#9670;&nbsp;</a></span>ECAP0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ECAP0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ECAP0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00387">387</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gadba0dbf645162976ac9732002d4d028b" name="gadba0dbf645162976ac9732002d4d028b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba0dbf645162976ac9732002d4d028b">&#9670;&nbsp;</a></span>ECAP1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ECAP1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ECAP1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00388">388</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga890dac6a1fdf48db8aed9a0d44e62b5a" name="ga890dac6a1fdf48db8aed9a0d44e62b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga890dac6a1fdf48db8aed9a0d44e62b5a">&#9670;&nbsp;</a></span>EMAC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMAC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EMAC Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00333">333</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga692820820959a34a41086ec66fecad8f" name="ga692820820959a34a41086ec66fecad8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga692820820959a34a41086ec66fecad8f">&#9670;&nbsp;</a></span>EPWM0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EPWM0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EPWM0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00389">389</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9471260d60db550c0bc9da8a0c4ad583" name="ga9471260d60db550c0bc9da8a0c4ad583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9471260d60db550c0bc9da8a0c4ad583">&#9670;&nbsp;</a></span>EPWM1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EPWM1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >EPWM1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00390">390</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2af8da924065d17423a88d78652b25d5" name="ga2af8da924065d17423a88d78652b25d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2af8da924065d17423a88d78652b25d5">&#9670;&nbsp;</a></span>FREQ_10KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_10KHZ&#160;&#160;&#160;10000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00044">44</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8136bf46bff4db26fe2fa5b18db4af0c" name="ga8136bf46bff4db26fe2fa5b18db4af0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8136bf46bff4db26fe2fa5b18db4af0c">&#9670;&nbsp;</a></span>FREQ_125MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_125MHZ&#160;&#160;&#160;125000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00037">37</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaec1f2ec6b466ada9e421c38aaf2005e6" name="gaec1f2ec6b466ada9e421c38aaf2005e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec1f2ec6b466ada9e421c38aaf2005e6">&#9670;&nbsp;</a></span>FREQ_200MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_200MHZ&#160;&#160;&#160;200000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00036">36</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9225e4a826e83ca7a820e051f3585c44" name="ga9225e4a826e83ca7a820e051f3585c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9225e4a826e83ca7a820e051f3585c44">&#9670;&nbsp;</a></span>FREQ_22MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_22MHZ&#160;&#160;&#160;22000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00042">42</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9a5d1ea18e1cd359bcfb1c949e083d59" name="ga9a5d1ea18e1cd359bcfb1c949e083d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a5d1ea18e1cd359bcfb1c949e083d59">&#9670;&nbsp;</a></span>FREQ_24MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_24MHZ&#160;&#160;&#160;24000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00041">41</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1e7ee846c8f005543d4585329d6ddf4e" name="ga1e7ee846c8f005543d4585329d6ddf4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e7ee846c8f005543d4585329d6ddf4e">&#9670;&nbsp;</a></span>FREQ_250MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_250MHZ&#160;&#160;&#160;250000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00035">35</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga5a3a931e0bc25d79e7b07b6601ffbeec" name="ga5a3a931e0bc25d79e7b07b6601ffbeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a3a931e0bc25d79e7b07b6601ffbeec">&#9670;&nbsp;</a></span>FREQ_25MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_25MHZ&#160;&#160;&#160;25000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00040">40</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab1f8cd263b68fda09e33026c35a8665e" name="gab1f8cd263b68fda09e33026c35a8665e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1f8cd263b68fda09e33026c35a8665e">&#9670;&nbsp;</a></span>FREQ_32KHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_32KHZ&#160;&#160;&#160;32000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00043">43</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf78f0bf221a8dfbf0dc61fec9d688316" name="gaf78f0bf221a8dfbf0dc61fec9d688316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf78f0bf221a8dfbf0dc61fec9d688316">&#9670;&nbsp;</a></span>FREQ_500MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_500MHZ&#160;&#160;&#160;500000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00034">34</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaaeb1b69e33cdba81a982a58e826dadc" name="gaaaeb1b69e33cdba81a982a58e826dadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaeb1b69e33cdba81a982a58e826dadc">&#9670;&nbsp;</a></span>FREQ_50MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_50MHZ&#160;&#160;&#160;50000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00039">39</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6127f54c1577c4fc670f7c944004d47d" name="ga6127f54c1577c4fc670f7c944004d47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6127f54c1577c4fc670f7c944004d47d">&#9670;&nbsp;</a></span>FREQ_72MHZ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FREQ_72MHZ&#160;&#160;&#160;72000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00038">38</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga31b22702b1673f42d13e2a26d7d18502" name="ga31b22702b1673f42d13e2a26d7d18502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31b22702b1673f42d13e2a26d7d18502">&#9670;&nbsp;</a></span>I2C0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00350">350</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6281d1cecdad4bc845c1062e177c9049" name="ga6281d1cecdad4bc845c1062e177c9049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6281d1cecdad4bc845c1062e177c9049">&#9670;&nbsp;</a></span>I2C1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00351">351</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaed5a9461ee34a7a2a41667a92f3067f5" name="gaed5a9461ee34a7a2a41667a92f3067f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5a9461ee34a7a2a41667a92f3067f5">&#9670;&nbsp;</a></span>I2C2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00352">352</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3ac2d9e14aca66b47f3d69cc1a56c35d" name="ga3ac2d9e14aca66b47f3d69cc1a56c35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ac2d9e14aca66b47f3d69cc1a56c35d">&#9670;&nbsp;</a></span>I2C3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C3 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00353">353</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga508d1cfc56f09f4fbf4df14afe35a459" name="ga508d1cfc56f09f4fbf4df14afe35a459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga508d1cfc56f09f4fbf4df14afe35a459">&#9670;&nbsp;</a></span>I2C4_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C4_MODULE&#160;&#160;&#160;((2UL&lt;&lt;30)|(0&lt;&lt;28)|(0&lt;&lt;25)           |( 0&lt;&lt;20)|(0&lt;&lt;18)|(<a class="el" href="../../d8/deb/group___n_u_c472__442___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>&lt;&lt;10)|( 0&lt;&lt;5)|<a class="el" href="../../da/d08/_n_u_c472__442_8h.html#afec9d8a2717bcf640bc240b96da55125">CLK_APBCLK1_I2C4CKEN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2C4 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00378">378</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga72c678889fa7591b98f8d802858ed50b" name="ga72c678889fa7591b98f8d802858ed50b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c678889fa7591b98f8d802858ed50b">&#9670;&nbsp;</a></span>I2S0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2S0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00368">368</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2e55afa459adde3b3e064d748a9c246d" name="ga2e55afa459adde3b3e064d748a9c246d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e55afa459adde3b3e064d748a9c246d">&#9670;&nbsp;</a></span>I2S1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >I2S1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00369">369</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b2830e9edec3742c92ebd5269dbf9bc" name="ga6b2830e9edec3742c92ebd5269dbf9bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2830e9edec3742c92ebd5269dbf9bc">&#9670;&nbsp;</a></span>ISP_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISP_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >ISP Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00330">330</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaece48376de6a6e9090b8c394344e8636" name="gaece48376de6a6e9090b8c394344e8636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaece48376de6a6e9090b8c394344e8636">&#9670;&nbsp;</a></span>MODULE_APBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate AHBCLK/APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00307">307</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga058b6fe8b3177be8d5031245d52605e2" name="ga058b6fe8b3177be8d5031245d52605e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga058b6fe8b3177be8d5031245d52605e2">&#9670;&nbsp;</a></span>MODULE_APBCLK_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_APBCLK_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >MODULE index, 0x0:AHBCLK, 0x1:APBCLK0, 0x2:APBCLK1 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00318">318</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaeaea38131f5a6d44c686cc6d5e634493" name="gaeaea38131f5a6d44c686cc6d5e634493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaea38131f5a6d44c686cc6d5e634493">&#9670;&nbsp;</a></span>MODULE_CLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate APBCLK CLKDIV on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00311">311</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga8eb02ca5a5a7647f4d9b7a09589ea906" name="ga8eb02ca5a5a7647f4d9b7a09589ea906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eb02ca5a5a7647f4d9b7a09589ea906">&#9670;&nbsp;</a></span>MODULE_CLKDIV_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >APBCLK CLKDIV on MODULE index, 0x0:CLKDIV, 0x1:CLKDIV1 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00322">322</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd85866b3fa7a302a80aa94c2b394bb0" name="gabd85866b3fa7a302a80aa94c2b394bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd85866b3fa7a302a80aa94c2b394bb0">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00312">312</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac10fc419fc00af3430d8e8d8beccf927" name="gac10fc419fc00af3430d8e8d8beccf927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10fc419fc00af3430d8e8d8beccf927">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0xff) &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00323">323</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab72016bfc37d178f20aeb164b213eaf5" name="gab72016bfc37d178f20aeb164b213eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab72016bfc37d178f20aeb164b213eaf5">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00313">313</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga53ae78be36ca1ab74a7f2f7a604644de" name="ga53ae78be36ca1ab74a7f2f7a604644de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53ae78be36ca1ab74a7f2f7a604644de">&#9670;&nbsp;</a></span>MODULE_CLKDIV_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKDIV_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKDIV position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00324">324</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafbcd006f65cef4b22d0d1bca3b1afef3" name="gafbcd006f65cef4b22d0d1bca3b1afef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcd006f65cef4b22d0d1bca3b1afef3">&#9670;&nbsp;</a></span>MODULE_CLKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate CLKSEL offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00308">308</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae21a33afd5ae9ff3dbc4dd818bade8fe" name="gae21a33afd5ae9ff3dbc4dd818bade8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21a33afd5ae9ff3dbc4dd818bade8fe">&#9670;&nbsp;</a></span>MODULE_CLKSEL_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x03) &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKSEL offset on MODULE index, 0x0:CLKSEL0, 0x1:CLKSEL1, 0x2:CLKSEL2, 0x3:CLKSEL3 </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00319">319</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2dc9f42c7ab6aeb4ba024b8fdb16f930" name="ga2dc9f42c7ab6aeb4ba024b8fdb16f930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00309">309</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga86bbe2d7863858d8fbaf6f3e36279ac4" name="ga86bbe2d7863858d8fbaf6f3e36279ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86bbe2d7863858d8fbaf6f3e36279ac4">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Msk_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Msk_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x07) &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKSEL mask offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00320">320</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga9b25b61e468527aaaa7f38f09e48121e" name="ga9b25b61e468527aaaa7f38f09e48121e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b25b61e468527aaaa7f38f09e48121e">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00310">310</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd8114dc240d230371500f4d95ac2222" name="gabd8114dc240d230371500f4d95ac2222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd8114dc240d230371500f4d95ac2222">&#9670;&nbsp;</a></span>MODULE_CLKSEL_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_CLKSEL_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >CLKSEL position offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00321">321</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabd693274238f70a5351e2f9e9af43caf" name="gabd693274238f70a5351e2f9e9af43caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd693274238f70a5351e2f9e9af43caf">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Calculate APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00314">314</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaf5588dcf5ec13a885715c1ae6fd4d8a1" name="gaf5588dcf5ec13a885715c1ae6fd4d8a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5588dcf5ec13a885715c1ae6fd4d8a1">&#9670;&nbsp;</a></span>MODULE_IP_EN_Pos_ENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_IP_EN_Pos_ENC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((x) &amp; 0x1f) &lt;&lt;  0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >AHBCLK/APBCLK offset on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00325">325</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga2ba0e54c58638770ff47160b4092ab7d" name="ga2ba0e54c58638770ff47160b4092ab7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba0e54c58638770ff47160b4092ab7d">&#9670;&nbsp;</a></span>MODULE_NoMsk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODULE_NoMsk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Not mask on MODULE index </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00315">315</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga68eddd535923d17ddbc8bb03bab70b3b" name="ga68eddd535923d17ddbc8bb03bab70b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68eddd535923d17ddbc8bb03bab70b3b">&#9670;&nbsp;</a></span>NA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Not Available </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00316">316</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gafd35bb6c1aada9261bedd6d45a0be1cd" name="gafd35bb6c1aada9261bedd6d45a0be1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd35bb6c1aada9261bedd6d45a0be1cd">&#9670;&nbsp;</a></span>OPA_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPA_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OPA Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00391">391</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad81c16b440caff5ea49a057ff91037c9" name="gad81c16b440caff5ea49a057ff91037c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad81c16b440caff5ea49a057ff91037c9">&#9670;&nbsp;</a></span>OTG_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OTG_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >OTG Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00366">366</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6b4aed1e44d508f4cec4c2fa010e87a4" name="ga6b4aed1e44d508f4cec4c2fa010e87a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b4aed1e44d508f4cec4c2fa010e87a4">&#9670;&nbsp;</a></span>PDMA_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDMA_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PDMA Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00329">329</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaee87474eb18b0804cb699f25e616fe33" name="gaee87474eb18b0804cb699f25e616fe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee87474eb18b0804cb699f25e616fe33">&#9670;&nbsp;</a></span>PS2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PS2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PS2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00370">370</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac60f59b6fd999c60d6f65f951c138227" name="gac60f59b6fd999c60d6f65f951c138227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f59b6fd999c60d6f65f951c138227">&#9670;&nbsp;</a></span>PWM0CH01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0CH01_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM0CH01 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00379">379</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gacd5c36458e77ba5121d982b76cf6e706" name="gacd5c36458e77ba5121d982b76cf6e706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd5c36458e77ba5121d982b76cf6e706">&#9670;&nbsp;</a></span>PWM0CH23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0CH23_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM0CH23 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00380">380</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga7b8504eb72898c278e72b92074c0f61b" name="ga7b8504eb72898c278e72b92074c0f61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b8504eb72898c278e72b92074c0f61b">&#9670;&nbsp;</a></span>PWM0CH45_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0CH45_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM0CH45 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00381">381</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga924d4ed3c0ef8c7381ea9b3f0055a812" name="ga924d4ed3c0ef8c7381ea9b3f0055a812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924d4ed3c0ef8c7381ea9b3f0055a812">&#9670;&nbsp;</a></span>PWM1CH01_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CH01_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM1CH01 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00382">382</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa64bf1bbbb329f2835b6288e337c6aba" name="gaa64bf1bbbb329f2835b6288e337c6aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa64bf1bbbb329f2835b6288e337c6aba">&#9670;&nbsp;</a></span>PWM1CH23_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CH23_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM1CH23 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00383">383</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga19cde6d22b4ebb9c26af5f85898aac40" name="ga19cde6d22b4ebb9c26af5f85898aac40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19cde6d22b4ebb9c26af5f85898aac40">&#9670;&nbsp;</a></span>PWM1CH45_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CH45_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >PWM1CH45 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00384">384</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga0fefc4d8a090198fb713e3639cd80f77" name="ga0fefc4d8a090198fb713e3639cd80f77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fefc4d8a090198fb713e3639cd80f77">&#9670;&nbsp;</a></span>QEI0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >QEI0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00385">385</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga76694b4ce921408f5fea99a7230bf237" name="ga76694b4ce921408f5fea99a7230bf237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76694b4ce921408f5fea99a7230bf237">&#9670;&nbsp;</a></span>QEI1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define QEI1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >QEI1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00386">386</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gab8d32cdc45f0f40f63a3275249f1a270" name="gab8d32cdc45f0f40f63a3275249f1a270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d32cdc45f0f40f63a3275249f1a270">&#9670;&nbsp;</a></span>RTC_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00343">343</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga588a58b8cbf42cb3953de47d45ce4332" name="ga588a58b8cbf42cb3953de47d45ce4332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga588a58b8cbf42cb3953de47d45ce4332">&#9670;&nbsp;</a></span>SC0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00372">372</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gad64da455968e6741c3b5be6aa65be0aa" name="gad64da455968e6741c3b5be6aa65be0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64da455968e6741c3b5be6aa65be0aa">&#9670;&nbsp;</a></span>SC1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00373">373</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac2f8c806c5e0c888a59099bb08ae2237" name="gac2f8c806c5e0c888a59099bb08ae2237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f8c806c5e0c888a59099bb08ae2237">&#9670;&nbsp;</a></span>SC2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00374">374</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gace9495de0f1b7c38d0769cce30cfcd85" name="gace9495de0f1b7c38d0769cce30cfcd85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace9495de0f1b7c38d0769cce30cfcd85">&#9670;&nbsp;</a></span>SC3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard3 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00375">375</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga3c5b2e5f44cb8d0545511f9cd72f1b96" name="ga3c5b2e5f44cb8d0545511f9cd72f1b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c5b2e5f44cb8d0545511f9cd72f1b96">&#9670;&nbsp;</a></span>SC4_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC4_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard4 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00376">376</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaa9a2616da6438345439e6b71f13d023e" name="gaa9a2616da6438345439e6b71f13d023e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9a2616da6438345439e6b71f13d023e">&#9670;&nbsp;</a></span>SC5_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC5_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SmartCard5 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00377">377</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga93b4027ade69d269e7578e5a5c688e0f" name="ga93b4027ade69d269e7578e5a5c688e0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93b4027ade69d269e7578e5a5c688e0f">&#9670;&nbsp;</a></span>SDH_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SDH_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SDH Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00334">334</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga62c3bd37a085317866fddaf444efc530" name="ga62c3bd37a085317866fddaf444efc530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62c3bd37a085317866fddaf444efc530">&#9670;&nbsp;</a></span>SEN_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SEN_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Sensor Clock Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00337">337</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga596830ce09a1794429c50f4351919d2d" name="ga596830ce09a1794429c50f4351919d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga596830ce09a1794429c50f4351919d2d">&#9670;&nbsp;</a></span>SPI0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00354">354</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga90108a6efaa99717d1666be2fc2bdabb" name="ga90108a6efaa99717d1666be2fc2bdabb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90108a6efaa99717d1666be2fc2bdabb">&#9670;&nbsp;</a></span>SPI1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00355">355</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae86f6834ba2d7cf57fa9878ef36711c1" name="gae86f6834ba2d7cf57fa9878ef36711c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae86f6834ba2d7cf57fa9878ef36711c1">&#9670;&nbsp;</a></span>SPI2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00356">356</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga27aebc2314ec3517afc47bbf379a116e" name="ga27aebc2314ec3517afc47bbf379a116e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27aebc2314ec3517afc47bbf379a116e">&#9670;&nbsp;</a></span>SPI3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >SPI3 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00357">357</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4490f2058973aa7507893ae3040e30ae" name="ga4490f2058973aa7507893ae3040e30ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4490f2058973aa7507893ae3040e30ae">&#9670;&nbsp;</a></span>TMR0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00344">344</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga4f3c0420befc3fd680c619482c652701" name="ga4f3c0420befc3fd680c619482c652701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f3c0420befc3fd680c619482c652701">&#9670;&nbsp;</a></span>TMR1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00345">345</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga41a6b20c5710598bd2980a833c52c324" name="ga41a6b20c5710598bd2980a833c52c324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41a6b20c5710598bd2980a833c52c324">&#9670;&nbsp;</a></span>TMR2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00346">346</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga1a5e7dd49028df1d6ca7236c78fb579d" name="ga1a5e7dd49028df1d6ca7236c78fb579d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5e7dd49028df1d6ca7236c78fb579d">&#9670;&nbsp;</a></span>TMR3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Timer3 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00347">347</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga28e1e43abf54cf8f715fead42010e7e9" name="ga28e1e43abf54cf8f715fead42010e7e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28e1e43abf54cf8f715fead42010e7e9">&#9670;&nbsp;</a></span>UART0_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART0 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00358">358</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga558446e460cc69dfb2ac567e961ab262" name="ga558446e460cc69dfb2ac567e961ab262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga558446e460cc69dfb2ac567e961ab262">&#9670;&nbsp;</a></span>UART1_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART1 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00359">359</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae429a35dcaf128f08bf0d4fcd939ea77" name="gae429a35dcaf128f08bf0d4fcd939ea77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae429a35dcaf128f08bf0d4fcd939ea77">&#9670;&nbsp;</a></span>UART2_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART2 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00360">360</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gac1def9d3a5b3bb318f5965dd5f4c4838" name="gac1def9d3a5b3bb318f5965dd5f4c4838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1def9d3a5b3bb318f5965dd5f4c4838">&#9670;&nbsp;</a></span>UART3_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART3 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00361">361</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga156d0aaaf96d23cb4eb6205baa9662c4" name="ga156d0aaaf96d23cb4eb6205baa9662c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga156d0aaaf96d23cb4eb6205baa9662c4">&#9670;&nbsp;</a></span>UART4_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART4_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART4 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00362">362</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="ga6ef41ab612c28499de2494a2e996b207" name="ga6ef41ab612c28499de2494a2e996b207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef41ab612c28499de2494a2e996b207">&#9670;&nbsp;</a></span>UART5_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART5_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >UART5 Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00363">363</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaaa9b7b984d95cd99a6bf99713428a613" name="gaaa9b7b984d95cd99a6bf99713428a613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa9b7b984d95cd99a6bf99713428a613">&#9670;&nbsp;</a></span>USBD_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBD_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USBD Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00338">338</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gabad030614b3c2889e90b8364b3aa2d76" name="gabad030614b3c2889e90b8364b3aa2d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabad030614b3c2889e90b8364b3aa2d76">&#9670;&nbsp;</a></span>USBH_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBH_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >USBH Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00332">332</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gaefc5c5d4f6d46fa66126a8b471e6b333" name="gaefc5c5d4f6d46fa66126a8b471e6b333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefc5c5d4f6d46fa66126a8b471e6b333">&#9670;&nbsp;</a></span>WDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00341">341</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<a id="gae33357c857a7680e094a3335a441c107" name="gae33357c857a7680e094a3335a441c107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae33357c857a7680e094a3335a441c107">&#9670;&nbsp;</a></span>WWDT_MODULE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDT_MODULE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Window Watchdog Timer Module </p>

<p class="definition">Definition at line <a class="el" href="../../d3/d89/clk_8h_source.html#l00342">342</a> of file <a class="el" href="../../d3/d89/clk_8h_source.html">clk.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gab54f1edcc3e13e6b89d2d03b407bf3a3" name="gab54f1edcc3e13e6b89d2d03b407bf3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab54f1edcc3e13e6b89d2d03b407bf3a3">&#9670;&nbsp;</a></span>g_CLK_i32ErrCode</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int32_t g_CLK_i32ErrCode</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >CLK global error code </p>

<p class="definition">Definition at line <a class="el" href="../../de/da0/clk_8c_source.html#l00022">22</a> of file <a class="el" href="../../de/da0/clk_8c_source.html">clk.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jan 3 2022 12:39:50 for NUC472_NUC442_BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
