library ieee;
use ieee.std_logic_1164.all;

entity TestBench is
    port(input : in std_logic;
         clk : in std_logic;
         output :out std_logic
         );
end TestBench2;   
