Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  1 10:28:12 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file AXI4Stream_OverflowCounter_timing_summary_routed.rpt -pb AXI4Stream_OverflowCounter_timing_summary_routed.pb -rpx AXI4Stream_OverflowCounter_timing_summary_routed.rpx -warn_on_violation
| Design       : AXI4Stream_OverflowCounter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (28)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (28)
-------------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.240      -14.542                    127                  267        0.199        0.000                      0                  267        0.850        0.000                       0                   148  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.240      -14.542                    127                  267        0.199        0.000                      0                  267        0.850        0.000                       0                   148  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          127  Failing Endpoints,  Worst Slack       -0.240ns,  Total Violation      -14.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.428ns (17.586%)  route 2.006ns (82.414%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.466     6.865    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.428ns (17.586%)  route 2.006ns (82.414%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.466     6.865    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[27]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[27]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.240ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 0.428ns (17.586%)  route 2.006ns (82.414%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.466     6.865    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y42          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.865    
  -------------------------------------------------------------------
                         slack                                 -0.240    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.428ns (17.599%)  route 2.004ns (82.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.465     6.863    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[33]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[33]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.428ns (17.599%)  route 2.004ns (82.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.465     6.863    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.428ns (17.599%)  route 2.004ns (82.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.465     6.863    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[35]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[35]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.428ns (17.599%)  route 2.004ns (82.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.465     6.863    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[36]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[36]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.238ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.428ns (17.599%)  route 2.004ns (82.402%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.465     6.863    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[46]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y44          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[46]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.863    
  -------------------------------------------------------------------
                         slack                                 -0.238    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.428ns (17.662%)  route 1.995ns (82.338%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.456     6.854    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y43          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.428ns (17.662%)  route 1.995ns (82.338%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 6.651 - 2.500 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.655     4.431    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X5Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.269     4.700 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[41]/Q
                         net (fo=2, routed)           0.425     5.125    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[41]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.053     5.178 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7/O
                         net (fo=2, routed)           0.458     5.636    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_7_n_0
    SLICE_X4Y45          LUT4 (Prop_lut4_I0_O)        0.053     5.689 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4/O
                         net (fo=51, routed)          0.656     6.345    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[47]_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I4_O)        0.053     6.398 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata[48]_i_1/O
                         net (fo=49, routed)          0.456     6.854    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata0
    SLICE_X3Y43          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
    D23                                               0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.994    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         1.544     6.651    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]/C
                         clock pessimism              0.253     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y43          FDRE (Setup_fdre_C_CE)      -0.244     6.625    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                          6.625    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                 -0.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.177ns (62.226%)  route 0.107ns (37.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[34]/Q
                         net (fo=2, routed)           0.107     1.699    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[34]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     1.776 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.776    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/plusOp[34]
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]/C
                         clock pessimism             -0.523     1.505    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.071     1.576    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.177ns (62.226%)  route 0.107ns (37.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[26]/Q
                         net (fo=2, routed)           0.107     1.699    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[26]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     1.776 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.776    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/plusOp[26]
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     2.027    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]/C
                         clock pessimism             -0.523     1.504    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.071     1.575    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.388%)  route 0.154ns (54.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.631     1.488    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.100     1.588 f  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/Q
                         net (fo=3, routed)           0.154     1.742    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[0]
    SLICE_X7Y42          LUT1 (Prop_lut1_I0_O)        0.028     1.770 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in[0]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_0[0]
    SLICE_X7Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.853     2.026    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/C
                         clock pessimism             -0.538     1.488    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.061     1.549    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.589%)  route 0.141ns (44.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/Q
                         net (fo=2, routed)           0.141     1.733    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.810 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]_i_1_n_4
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]/C
                         clock pessimism             -0.537     1.491    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.071     1.562    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.589%)  route 0.141ns (44.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/Q
                         net (fo=2, routed)           0.141     1.733    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.810 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]_i_1_n_4
    SLICE_X1Y44          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]/C
                         clock pessimism             -0.537     1.491    
    SLICE_X1Y44          FDCE (Hold_fdce_C_D)         0.071     1.562    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.589%)  route 0.141ns (44.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/Q
                         net (fo=2, routed)           0.141     1.733    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]
    SLICE_X1Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.810 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[32]_i_1_n_4
    SLICE_X1Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y45          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]/C
                         clock pessimism             -0.537     1.491    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.071     1.562    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.589%)  route 0.141ns (44.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/Q
                         net (fo=2, routed)           0.141     1.733    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.810 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[36]_i_1_n_4
    SLICE_X1Y46          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y46          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]/C
                         clock pessimism             -0.537     1.491    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.071     1.562    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.177ns (55.589%)  route 0.141ns (44.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.633     1.490    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.100     1.590 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/Q
                         net (fo=2, routed)           0.141     1.732    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.809 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[20]_i_1_n_4
    SLICE_X1Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     2.027    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]/C
                         clock pessimism             -0.537     1.490    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.071     1.561    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.177ns (52.888%)  route 0.158ns (47.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y44          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]/Q
                         net (fo=2, routed)           0.158     1.749    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[28]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     1.826 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/plusOp[28]
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.854     2.027    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]/C
                         clock pessimism             -0.523     1.504    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.071     1.575    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/beltbus_tdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.183ns (56.520%)  route 0.141ns (43.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.634     1.491    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.100     1.591 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/Q
                         net (fo=2, routed)           0.141     1.732    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     1.815 r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]_i_1_n_7
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=147, routed)         0.855     2.028    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]/C
                         clock pessimism             -0.537     1.491    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.071     1.562    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.500       0.900      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         2.500       1.750      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[40]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[40]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         1.250       0.850      SLICE_X1Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_out_reg[41]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X7Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X7Y42    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X6Y46    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X5Y45    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X7Y44    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X6Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X4Y43    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X6Y45    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X0Y40    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         1.250       0.900      SLICE_X7Y47    Inst_AXI4Stream_OverflowCounterWrapper/Inst_OverflowCounter/CoarseOverflow_cnt_in_reg[20]/C



