{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645528522570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645528522573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 22 14:15:22 2022 " "Processing started: Tue Feb 22 14:15:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645528522573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528522573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_tb -c top_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_tb -c top_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528522574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645528522971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645528522971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645528532448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_master " "Found entity 1: mux_master" {  } { { "mux_master.v" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/mux_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645528532451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_v2 " "Found entity 1: arbiter_v2" {  } { { "arbiter_v2.v" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/arbiter_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645528532455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645528532458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_slave " "Found entity 1: mux_slave" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/mux_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645528532461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532461 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk top_tb.sv(61) " "Verilog HDL Implicit Net warning at top_tb.sv(61): created implicit net for \"clk\"" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532462 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top_tb.sv(93) " "Verilog HDL Instantiation warning at top_tb.sv(93): instance has no name" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 93 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1645528532462 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_tb " "Elaborating entity \"top_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645528532487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "master_0_rdata top_tb.sv(9) " "Verilog HDL or VHDL warning at top_tb.sv(9): object \"master_0_rdata\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "master_0_ack top_tb.sv(10) " "Verilog HDL or VHDL warning at top_tb.sv(10): object \"master_0_ack\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "master_1_rdata top_tb.sv(18) " "Verilog HDL or VHDL warning at top_tb.sv(18): object \"master_1_rdata\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "master_1_ack top_tb.sv(19) " "Verilog HDL or VHDL warning at top_tb.sv(19): object \"master_1_ack\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_0_req top_tb.sv(23) " "Verilog HDL or VHDL warning at top_tb.sv(23): object \"slave_0_req\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_0_addr top_tb.sv(24) " "Verilog HDL or VHDL warning at top_tb.sv(24): object \"slave_0_addr\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_0_wdata top_tb.sv(25) " "Verilog HDL or VHDL warning at top_tb.sv(25): object \"slave_0_wdata\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_0_cmd top_tb.sv(26) " "Verilog HDL or VHDL warning at top_tb.sv(26): object \"slave_0_cmd\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_1_req top_tb.sv(32) " "Verilog HDL or VHDL warning at top_tb.sv(32): object \"slave_1_req\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_1_addr top_tb.sv(33) " "Verilog HDL or VHDL warning at top_tb.sv(33): object \"slave_1_addr\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_1_wdata top_tb.sv(34) " "Verilog HDL or VHDL warning at top_tb.sv(34): object \"slave_1_wdata\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slave_1_cmd top_tb.sv(35) " "Verilog HDL or VHDL warning at top_tb.sv(35): object \"slave_1_cmd\" assigned a value but never read" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645528532488 "|top_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 top_tb.sv(56) " "Verilog HDL assignment warning at top_tb.sv(56): truncated value with size 34 to match size of target (32)" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645528532489 "|top_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 32 top_tb.sv(57) " "Verilog HDL assignment warning at top_tb.sv(57): truncated value with size 34 to match size of target (32)" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1645528532489 "|top_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top_tb.sv(162) " "Verilog HDL warning at top_tb.sv(162): ignoring unsupported system task" {  } { { "top_tb.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 162 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1645528532490 "|top_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:comb_3 " "Elaborating entity \"top\" for hierarchy \"top:comb_3\"" {  } { { "top_tb.sv" "comb_3" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_master top:comb_3\|mux_master:m0 " "Elaborating entity \"mux_master\" for hierarchy \"top:comb_3\|mux_master:m0\"" {  } { { "top.v" "m0" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_v2 top:comb_3\|arbiter_v2:a0 " "Elaborating entity \"arbiter_v2\" for hierarchy \"top:comb_3\|arbiter_v2:a0\"" {  } { { "top.v" "a0" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_slave top:comb_3\|mux_slave:ms0 " "Elaborating entity \"mux_slave\" for hierarchy \"top:comb_3\|mux_slave:ms0\"" {  } { { "top.v" "ms0" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532509 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out_second mux_slave.sv(7) " "Output port \"data_out_second\" at mux_slave.sv(7) has no driver" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/mux_slave.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1645528532510 "|top_tb|top:comb_3|mux_slave:ms0"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk comb_3 " "Port \"clk\" does not exist in macrofunction \"comb_3\"" {  } { { "top_tb.sv" "comb_3" { Text "C:/Users/Alex/Desktop/FPGA/FinalTest_tb/top_tb.sv" 93 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645528532553 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645528532557 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645528532591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 22 14:15:32 2022 " "Processing ended: Tue Feb 22 14:15:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645528532591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645528532591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645528532591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528532591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 20 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 20 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645528533249 ""}
