/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.09
Build    : 0.8.34
Hash     : ef60ebd
Date     : Sep 29 2023
Type     : Engineering
Log Time   : Tue Oct  3 07:48:19 2023 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 8

#Path 1
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[8].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li08_li08.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li08_li08.out[0] (.names)                       0.152     1.555
HRDATA[8].D[0] (dffre)                                              0.574     2.129
data arrival time                                                             2.129

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[8].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.129
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.107


#Path 2
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[10].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li10_li10.in[2] (.names)                        0.488     1.342
$abc$10792$abc$3303$li10_li10.out[0] (.names)                       0.152     1.494
HRDATA[10].D[0] (dffre)                                             0.623     2.117
data arrival time                                                             2.117

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[10].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.117
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.094


#Path 3
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[14].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li14_li14.in[1] (.names)                        0.485     1.280
$abc$10792$abc$3303$li14_li14.out[0] (.names)                       0.103     1.383
HRDATA[14].D[0] (dffre)                                             0.690     2.073
data arrival time                                                             2.073

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[14].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.073
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.050


#Path 4
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[6].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li06_li06.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li06_li06.out[0] (.names)                       0.173     1.392
HRDATA[6].D[0] (dffre)                                              0.678     2.070
data arrival time                                                             2.070

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[6].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.070
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.047


#Path 5
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[0].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li00_li00.in[2] (.names)                        0.603     1.458
$abc$10792$abc$3303$li00_li00.out[0] (.names)                       0.103     1.561
HRDATA[0].D[0] (dffre)                                              0.505     2.065
data arrival time                                                             2.065

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[0].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.065
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.043


#Path 6
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[29].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li29_li29.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li29_li29.out[0] (.names)                       0.152     1.555
HRDATA[29].D[0] (dffre)                                             0.505     2.060
data arrival time                                                             2.060

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[29].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.060
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.037


#Path 7
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[7].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li07_li07.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li07_li07.out[0] (.names)                       0.152     1.555
HRDATA[7].D[0] (dffre)                                              0.505     2.060
data arrival time                                                             2.060

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[7].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.060
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.037


#Path 8
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[11].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li11_li11.in[2] (.names)                        0.488     1.342
$abc$10792$abc$3303$li11_li11.out[0] (.names)                       0.152     1.494
HRDATA[11].D[0] (dffre)                                             0.559     2.053
data arrival time                                                             2.053

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[11].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.053
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -2.030


#Path 9
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[15].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li15_li15.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li15_li15.out[0] (.names)                       0.173     1.392
HRDATA[15].D[0] (dffre)                                             0.620     2.012
data arrival time                                                             2.012

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[15].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.012
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.989


#Path 10
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[12].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li12_li12.in[2] (.names)                        0.366     1.220
$abc$10792$abc$3303$li12_li12.out[0] (.names)                       0.152     1.372
HRDATA[12].D[0] (dffre)                                             0.632     2.005
data arrival time                                                             2.005

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[12].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -2.005
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.982


#Path 11
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[31].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li31_li31.in[2] (.names)                        0.485     1.339
$abc$10792$abc$3303$li31_li31.out[0] (.names)                       0.152     1.491
HRDATA[31].D[0] (dffre)                                             0.505     1.996
data arrival time                                                             1.996

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[31].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.996
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.973


#Path 12
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[9].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li09_li09.in[2] (.names)                        0.427     1.281
$abc$10792$abc$3303$li09_li09.out[0] (.names)                       0.152     1.433
HRDATA[9].D[0] (dffre)                                              0.563     1.996
data arrival time                                                             1.996

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[9].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.996
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.973


#Path 13
Startpoint: HSEL.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[13].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HSEL.inpad[0] (.input)                                              0.000     0.000
$abc$10792$new_new_n188__.in[0] (.names)                            0.539     0.539
$abc$10792$new_new_n188__.out[0] (.names)                           0.148     0.687
$abc$10792$abc$3303$li13_li13.in[0] (.names)                        0.488     1.174
$abc$10792$abc$3303$li13_li13.out[0] (.names)                       0.173     1.347
HRDATA[13].D[0] (dffre)                                             0.623     1.970
data arrival time                                                             1.970

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[13].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.970
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.947


#Path 14
Startpoint: HSEL.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[22].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HSEL.inpad[0] (.input)                                              0.000     0.000
$abc$10792$new_new_n188__.in[0] (.names)                            0.539     0.539
$abc$10792$new_new_n188__.out[0] (.names)                           0.148     0.687
$abc$10792$abc$3303$li22_li22.in[0] (.names)                        0.546     1.232
$abc$10792$abc$3303$li22_li22.out[0] (.names)                       0.173     1.405
HRDATA[22].D[0] (dffre)                                             0.563     1.967
data arrival time                                                             1.967

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[22].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.967
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.945


#Path 15
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[5].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li05_li05.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li05_li05.out[0] (.names)                       0.173     1.392
HRDATA[5].D[0] (dffre)                                              0.571     1.963
data arrival time                                                             1.963

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[5].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.963
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.940


#Path 16
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[4].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li04_li04.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li04_li04.out[0] (.names)                       0.173     1.392
HRDATA[4].D[0] (dffre)                                              0.563     1.954
data arrival time                                                             1.954

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[4].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.954
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.931


#Path 17
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[30].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li30_li30.in[2] (.names)                        0.427     1.281
$abc$10792$abc$3303$li30_li30.out[0] (.names)                       0.152     1.433
HRDATA[30].D[0] (dffre)                                             0.505     1.938
data arrival time                                                             1.938

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[30].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.938
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.915


#Path 18
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[21].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li21_li21.in[2] (.names)                        0.369     1.223
$abc$10792$abc$3303$li21_li21.out[0] (.names)                       0.152     1.375
HRDATA[21].D[0] (dffre)                                             0.563     1.938
data arrival time                                                             1.938

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[21].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.938
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.915


#Path 19
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[17].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li17_li17.in[2] (.names)                        0.427     1.281
$abc$10792$abc$3303$li17_li17.out[0] (.names)                       0.152     1.433
HRDATA[17].D[0] (dffre)                                             0.505     1.938
data arrival time                                                             1.938

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[17].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.938
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.915


#Path 20
Startpoint: HWRITE.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[16].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HWRITE.inpad[0] (.input)                                            0.000     0.000
$abc$10792$new_new_n247__.in[1] (.names)                            0.716     0.716
$abc$10792$new_new_n247__.out[0] (.names)                           0.090     0.806
$abc$10792$abc$3303$li16_li16.in[3] (.names)                        0.485     1.291
$abc$10792$abc$3303$li16_li16.out[0] (.names)                       0.152     1.442
HRDATA[16].D[0] (dffre)                                             0.465     1.907
data arrival time                                                             1.907

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[16].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.907
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.884


#Path 21
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[26].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li26_li26.in[2] (.names)                        0.427     1.281
$abc$10792$abc$3303$li26_li26.out[0] (.names)                       0.103     1.384
HRDATA[26].D[0] (dffre)                                             0.513     1.897
data arrival time                                                             1.897

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[26].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.897
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.875


#Path 22
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[18].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li18_li18.in[2] (.names)                        0.603     1.458
$abc$10792$abc$3303$li18_li18.out[0] (.names)                       0.025     1.483
HRDATA[18].D[0] (dffre)                                             0.404     1.887
data arrival time                                                             1.887

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[18].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.887
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.864


#Path 23
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[27].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li27_li27.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li27_li27.out[0] (.names)                       0.025     1.428
HRDATA[27].D[0] (dffre)                                             0.443     1.872
data arrival time                                                             1.872

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[27].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.872
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.849


#Path 24
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[2].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li02_li02.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li02_li02.out[0] (.names)                       0.025     1.428
HRDATA[2].D[0] (dffre)                                              0.443     1.872
data arrival time                                                             1.872

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[2].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.872
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.849


#Path 25
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[3].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li03_li03.in[2] (.names)                        0.549     1.403
$abc$10792$abc$3303$li03_li03.out[0] (.names)                       0.025     1.428
HRDATA[3].D[0] (dffre)                                              0.440     1.869
data arrival time                                                             1.869

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[3].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.869
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.846


#Path 26
Startpoint: HSEL.inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[20].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HSEL.inpad[0] (.input)                                              0.000     0.000
$abc$10792$new_new_n188__.in[0] (.names)                            0.539     0.539
$abc$10792$new_new_n188__.out[0] (.names)                           0.148     0.687
$abc$10792$abc$3303$li20_li20.in[0] (.names)                        0.546     1.232
$abc$10792$abc$3303$li20_li20.out[0] (.names)                       0.173     1.405
HRDATA[20].D[0] (dffre)                                             0.443     1.848
data arrival time                                                             1.848

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[20].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.848
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.825


#Path 27
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[28].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li28_li28.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li28_li28.out[0] (.names)                       0.173     1.392
HRDATA[28].D[0] (dffre)                                             0.444     1.835
data arrival time                                                             1.835

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[28].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.835
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.813


#Path 28
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[25].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li25_li25.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li25_li25.out[0] (.names)                       0.173     1.392
HRDATA[25].D[0] (dffre)                                             0.443     1.835
data arrival time                                                             1.835

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[25].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.835
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.812


#Path 29
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[24].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li24_li24.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li24_li24.out[0] (.names)                       0.173     1.392
HRDATA[24].D[0] (dffre)                                             0.443     1.835
data arrival time                                                             1.835

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[24].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.835
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.812


#Path 30
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[1].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li01_li01.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li01_li01.out[0] (.names)                       0.173     1.392
HRDATA[1].D[0] (dffre)                                              0.443     1.835
data arrival time                                                             1.835

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[1].C[0] (dffre)                                              0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.835
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.812


#Path 31
Startpoint: HADDR[3].inpad[0] (.input clocked by HCLK)
Endpoint  : HRDATA[19].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
input external delay                                                0.000     0.000
HADDR[3].inpad[0] (.input)                                          0.000     0.000
$abc$10792$new_new_n186__.in[3] (.names)                            0.658     0.658
$abc$10792$new_new_n186__.out[0] (.names)                           0.197     0.855
$abc$10792$abc$3303$li19_li19.in[2] (.names)                        0.427     1.281
$abc$10792$abc$3303$li19_li19.out[0] (.names)                       0.025     1.306
HRDATA[19].D[0] (dffre)                                             0.505     1.811
data arrival time                                                             1.811

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[19].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.811
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.788


#Path 32
Startpoint: raddr_r[0].Q[0] (dffre clocked by HCLK)
Endpoint  : HRDATA[23].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
raddr_r[0].C[0] (dffre)                                             0.054     0.054
raddr_r[0].Q[0] (dffre) [clock-to-output]                           0.154     0.208
$abc$10792$new_new_n185__.in[1] (.names)                            0.485     0.693
$abc$10792$new_new_n185__.out[0] (.names)                           0.103     0.796
$abc$10792$abc$3303$li23_li23.in[1] (.names)                        0.424     1.219
$abc$10792$abc$3303$li23_li23.out[0] (.names)                       0.173     1.392
HRDATA[23].D[0] (dffre)                                             0.395     1.786
data arrival time                                                             1.786

clock HCLK (rise edge)                                              0.000     0.000
clock source latency                                                0.000     0.000
HCLK.inpad[0] (.input)                                              0.000     0.000
HRDATA[23].C[0] (dffre)                                             0.054     0.054
clock uncertainty                                                   0.000     0.054
cell setup time                                                    -0.032     0.023
data required time                                                            0.023
-----------------------------------------------------------------------------------
data required time                                                            0.023
data arrival time                                                            -1.786
-----------------------------------------------------------------------------------
slack (VIOLATED)                                                             -1.763


#Path 33
Startpoint: HADDR[2].inpad[0] (.input clocked by HCLK)
Endpoint  : raddr_r[0].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HADDR[2].inpad[0] (.input)                                        0.000     0.000
$abc$10792$abc$3887$li0_li0.in[5] (.names)                        0.722     0.722
$abc$10792$abc$3887$li0_li0.out[0] (.names)                       0.173     0.894
raddr_r[0].D[0] (dffre)                                           0.806     1.701
data arrival time                                                           1.701

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input)                                            0.000     0.000
raddr_r[0].C[0] (dffre)                                           0.054     0.054
clock uncertainty                                                 0.000     0.054
cell setup time                                                  -0.032     0.023
data required time                                                          0.023
---------------------------------------------------------------------------------
data required time                                                          0.023
data arrival time                                                          -1.701
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.678


#Path 34
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][30].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][30].E[0] (dffre)                                                                                                                                                                                                                       0.722     1.490
data arrival time                                                                                                                                                                                                                                                1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][30].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.490
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.467


#Path 35
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][15].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][15].E[0] (dffre)                                                                                                                                                                                                                       0.722     1.490
data arrival time                                                                                                                                                                                                                                                1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][15].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.490
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.467


#Path 36
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][13].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][13].E[0] (dffre)                                                                                                                                                                                                                       0.722     1.490
data arrival time                                                                                                                                                                                                                                                1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][13].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.490
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.467


#Path 37
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][24].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][24].E[0] (dffre)                                                                                                                                                                                                                       0.722     1.490
data arrival time                                                                                                                                                                                                                                                1.490

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][24].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.490
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.467


#Path 38
Startpoint: HWRITE.inpad[0] (.input clocked by HCLK)
Endpoint  : raddr_r[1].D[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
input external delay                                              0.000     0.000
HWRITE.inpad[0] (.input)                                          0.000     0.000
$abc$10792$abc$3887$li1_li1.in[4] (.names)                        0.777     0.777
$abc$10792$abc$3887$li1_li1.out[0] (.names)                       0.172     0.949
raddr_r[1].D[0] (dffre)                                           0.513     1.463
data arrival time                                                           1.463

clock HCLK (rise edge)                                            0.000     0.000
clock source latency                                              0.000     0.000
HCLK.inpad[0] (.input)                                            0.000     0.000
raddr_r[1].C[0] (dffre)                                           0.054     0.054
clock uncertainty                                                 0.000     0.054
cell setup time                                                  -0.032     0.023
data required time                                                          0.023
---------------------------------------------------------------------------------
data required time                                                          0.023
data arrival time                                                          -1.463
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -1.440


#Path 39
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][6].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][6].E[0] (dffre)                                                                                                                                                                                                                        0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][6].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 40
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][5].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][5].E[0] (dffre)                                                                                                                                                                                                                        0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][5].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 41
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][11].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][11].E[0] (dffre)                                                                                                                                                                                                                       0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][11].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 42
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][29].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][29].E[0] (dffre)                                                                                                                                                                                                                       0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][29].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 43
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][12].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][12].E[0] (dffre)                                                                                                                                                                                                                       0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][12].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 44
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][27].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][27].E[0] (dffre)                                                                                                                                                                                                                       0.664     1.460
data arrival time                                                                                                                                                                                                                                                1.460

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][27].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.460
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.437


#Path 45
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][8].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][8].E[0] (dffre)                                                                                                                                                                                                                        0.664     1.447
data arrival time                                                                                                                                                                                                                                                1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][8].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.447
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.424


#Path 46
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][14].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][14].E[0] (dffre)                                                                                                                                                                                                                       0.664     1.447
data arrival time                                                                                                                                                                                                                                                1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][14].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.447
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.424


#Path 47
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][7].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][7].E[0] (dffre)                                                                                                                                                                                                                        0.664     1.447
data arrival time                                                                                                                                                                                                                                                1.447

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][7].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.447
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.424


#Path 48
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][22].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][22].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][22].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 49
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][16].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][16].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][16].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 50
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][11].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][11].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][11].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 51
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][17].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][17].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][17].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 52
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][18].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][18].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][18].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 53
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][19].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][19].E[0] (dffre)                                                                                                                                                                                                                       0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][19].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 54
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][5].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][5].E[0] (dffre)                                                                                                                                                                                                                        0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][5].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 55
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][3].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][3].E[0] (dffre)                                                                                                                                                                                                                        0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][3].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 56
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][2].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][2].E[0] (dffre)                                                                                                                                                                                                                        0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][2].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 57
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][1].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][1].E[0] (dffre)                                                                                                                                                                                                                        0.485     1.435
data arrival time                                                                                                                                                                                                                                                1.435

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][1].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.435
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.412


#Path 58
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][4].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][4].E[0] (dffre)                                                                                                                                                                                                                        0.607     1.402
data arrival time                                                                                                                                                                                                                                                1.402

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][4].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.402
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.379


#Path 59
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][10].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][10].E[0] (dffre)                                                                                                                                                                                                                       0.607     1.402
data arrival time                                                                                                                                                                                                                                                1.402

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][10].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.402
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.379


#Path 60
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][12].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][12].E[0] (dffre)                                                                                                                                                                                                                       0.603     1.386
data arrival time                                                                                                                                                                                                                                                1.386

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][12].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.386
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.364


#Path 61
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][6].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][6].E[0] (dffre)                                                                                                                                                                                                                        0.603     1.386
data arrival time                                                                                                                                                                                                                                                1.386

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][6].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.386
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.364


#Path 62
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][7].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][7].E[0] (dffre)                                                                                                                                                                                                                        0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][7].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 63
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][4].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][4].E[0] (dffre)                                                                                                                                                                                                                        0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][4].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 64
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][13].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][13].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][13].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 65
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][14].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][14].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][14].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 66
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][15].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][15].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][15].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 67
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][10].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][10].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][10].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 68
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][9].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][9].E[0] (dffre)                                                                                                                                                                                                                        0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][9].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 69
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][0].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][0].E[0] (dffre)                                                                                                                                                                                                                        0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][0].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 70
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][23].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][23].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][23].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 71
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][24].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][24].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][24].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 72
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][25].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][25].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 73
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][26].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][26].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][26].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 74
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][31].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][31].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][31].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 75
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][30].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][30].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][30].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 76
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][28].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][28].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][28].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 77
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][8].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][8].E[0] (dffre)                                                                                                                                                                                                                        0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][8].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 78
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[1][29].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.607     0.815
$abc$10792$techmap$techmap8516$abc$3433$auto$blifparse.cc:362:parse_blif$3465.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.950
U_mem.memory[1][29].E[0] (dffre)                                                                                                                                                                                                                       0.424     1.374
data arrival time                                                                                                                                                                                                                                                1.374

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[1][29].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.374
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.351


#Path 79
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][8].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][8].E[0] (dffre)                                                                                                                                                                                                                        0.603     1.371
data arrival time                                                                                                                                                                                                                                                1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][8].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.371
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.348


#Path 80
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][3].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][3].E[0] (dffre)                                                                                                                                                                                                                        0.603     1.371
data arrival time                                                                                                                                                                                                                                                1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][3].C[0] (dffre)                                                                                                                                                                                                                        0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.371
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.348


#Path 81
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][25].E[0] (dffre)                                                                                                                                                                                                                       0.603     1.371
data arrival time                                                                                                                                                                                                                                                1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][25].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.371
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.348


#Path 82
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[0][31].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.424     0.632
$abc$10792$techmap$techmap8134$abc$3790$auto$blifparse.cc:362:parse_blif$3803.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.135     0.767
U_mem.memory[0][31].E[0] (dffre)                                                                                                                                                                                                                       0.603     1.371
data arrival time                                                                                                                                                                                                                                                1.371

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[0][31].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.371
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.348


#Path 83
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][31].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][31].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.341
data arrival time                                                                                                                                                                                                                                                1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][31].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.318


#Path 84
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][14].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][14].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.341
data arrival time                                                                                                                                                                                                                                                1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][14].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.318


#Path 85
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][19].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][19].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.341
data arrival time                                                                                                                                                                                                                                                1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][19].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.318


#Path 86
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][25].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.341
data arrival time                                                                                                                                                                                                                                                1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][25].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.318


#Path 87
Startpoint: waddr[1].Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[2][28].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
waddr[1].C[0] (dffre)                                                                                                                                                                                                                                  0.054     0.054
waddr[1].Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                0.154     0.208
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[0] (.names)                        0.488     0.696
$abc$10792$techmap$techmap8458$abc$3693$auto$blifparse.cc:362:parse_blif$3720.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.099     0.795
U_mem.memory[2][28].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.341
data arrival time                                                                                                                                                                                                                                                1.341

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[2][28].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.341
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.318


#Path 88
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][25].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][25].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][25].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 89
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][22].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][22].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][22].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 90
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][21].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][21].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][21].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 91
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][20].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][20].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][20].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 92
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][19].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][19].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][19].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 93
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][23].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][23].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][23].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 94
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][24].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][24].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][24].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 95
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][16].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][16].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][16].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 96
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][15].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][15].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][15].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 97
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][13].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][13].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][13].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 98
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][27].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][27].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][27].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 99
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][28].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][28].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][28].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#Path 100
Startpoint: we.Q[0] (dffre clocked by HCLK)
Endpoint  : U_mem.memory[3][29].E[0] (dffre clocked by HCLK)
Path Type : setup

Point                                                                                                                                                                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
we.C[0] (dffre)                                                                                                                                                                                                                                        0.054     0.054
we.Q[0] (dffre) [clock-to-output]                                                                                                                                                                                                                      0.154     0.208
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.in[2] (.names)                        0.427     0.635
$abc$10792$techmap$techmap8128$abc$3563$auto$blifparse.cc:362:parse_blif$3571.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/09_29_2023_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8078_Y.out[0] (.names)                       0.148     0.783
U_mem.memory[3][29].E[0] (dffre)                                                                                                                                                                                                                       0.546     1.328
data arrival time                                                                                                                                                                                                                                                1.328

clock HCLK (rise edge)                                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                                   0.000     0.000
HCLK.inpad[0] (.input)                                                                                                                                                                                                                                 0.000     0.000
U_mem.memory[3][29].C[0] (dffre)                                                                                                                                                                                                                       0.054     0.054
clock uncertainty                                                                                                                                                                                                                                      0.000     0.054
cell setup time                                                                                                                                                                                                                                       -0.032     0.023
data required time                                                                                                                                                                                                                                               0.023
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                               0.023
data arrival time                                                                                                                                                                                                                                               -1.328
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                                                                -1.306


#End of timing report
