<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="17" e="17"/>
<c f="1" b="17" e="17"/>
<c f="1" b="20" e="20"/>
<c f="1" b="20" e="20"/>
</Comments>
<Macros/>
<tun>
<NamedDecl name="&lt;using-directive&gt;" id="07fcae0f2642432e0dc556cb64f0c5ee_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="12" lineend="12"/>
<v namespace="llvm" name="TheX86_32Target" proto="llvm::Target" id="07fcae0f2642432e0dc556cb64f0c5ee_d4ed9629c12db7231ece415a5076434f" file="1" linestart="14" lineend="14" previous="7e2f639c99379107de68afe8e73fe429_d4ed9629c12db7231ece415a5076434f" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="14" cb="14">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<v namespace="llvm" name="TheX86_64Target" proto="llvm::Target" id="07fcae0f2642432e0dc556cb64f0c5ee_b1f655d759fd94d165898db23b3bc7fa" file="1" linestart="14" lineend="14" previous="7e2f639c99379107de68afe8e73fe429_b1f655d759fd94d165898db23b3bc7fa" init="true" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>
<n10 lb="14" cb="37">
<typeptr id="24b645364dfef939b676955407994880_cae806b6e8d0904e89e2c6a61f54a9c1"/>
<temp/>
</n10>

</Stmt>
</v>
<Decl lang="C">
<f name="LLVMInitializeX86TargetInfo" id="07fcae0f2642432e0dc556cb64f0c5ee_a1500e735db2be630905fbb2e87bf2d8" file="1" linestart="16" lineend="22" previous="3fc44e1dfe5b40d2f8708e748946dea4_a1500e735db2be630905fbb2e87bf2d8" extC="true" access="none" storage="extern" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="16" cb="47" le="22" ce="1">
<dst lb="17" cb="3" le="18" ce="67">
<exp pvirg="true"/>
<Var nm="X" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="17" cb="18" le="17" ce="26" id="9306b6949f28c3a31f519bc736944721_feff4c9ef85546b2b9746527852fd032" nm="x86"/>

</Stmt>
<Stmt>
<n9 lb="17" cb="42"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="18" cb="5" le="18" ce="66">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="21"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="18" cb="7" kind="lvalue" id="07fcae0f2642432e0dc556cb64f0c5ee_d4ed9629c12db7231ece415a5076434f" nm="TheX86_32Target"/>
<n32 lb="18" cb="24">
<n52 lb="18" cb="24">
<slit/>
</n52>
</n32>
<n32 lb="18" cb="31">
<n52 lb="18" cb="31">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
<dst lb="20" cb="3" le="21" ce="64">
<exp pvirg="true"/>
<Var nm="Y" value="true">
<tss>
<templatebase id="24b645364dfef939b676955407994880_d85884ea7e9211ec9de47d3fd1278a39"/>
<template_arguments>
<Stmt>
<drx lb="20" cb="18" le="20" ce="26" id="9306b6949f28c3a31f519bc736944721_4e3b0c4bf69d634efe108c6a3f6e050e" nm="x86_64"/>

</Stmt>
<Stmt>
<n9 lb="20" cb="45"/>

</Stmt>
</template_arguments>
</tss>
<n10 lb="21" cb="5" le="21" ce="63">
<typeptr id="24b645364dfef939b676955407994880_6c66df19675b0ecba2fae2fae2a4c5fa">
<template_arguments>
<integer value="22"/>
<integer value="1"/>
</template_arguments>
</typeptr>
<temp/>
<drx lb="21" cb="7" kind="lvalue" id="07fcae0f2642432e0dc556cb64f0c5ee_b1f655d759fd94d165898db23b3bc7fa" nm="TheX86_64Target"/>
<n32 lb="21" cb="24">
<n52 lb="21" cb="24">
<slit/>
</n52>
</n32>
<n32 lb="21" cb="34">
<n52 lb="21" cb="34">
<slit/>
</n52>
</n32>
</n10>
</Var>
</dst>
</u>

</Stmt>
</f>
</Decl>
</tun>
</Root>
