INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/fs800/home/s1610105/Documents/research/Doctor/LDPC_MinorResearch/DecodingProcessControl/vivado/fsm_communication/fsm_communication.srcs/sim_1/new/cnu_wr_update_handshake.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu_wr_update_handshake
