{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648872 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648872 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576531648872 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648888 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648888 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576531648888 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/BancoREG.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648903 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "/home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v " "Source file: /home/maira/Documents/labSO1 (2)/MBCORE_restored/HD.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1576531648903 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1576531648903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576531649816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576531649817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 16 18:27:29 2019 " "Processing started: Mon Dec 16 18:27:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576531649817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576531649817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576531649817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576531650015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576531650015 ""}
