Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Register_File.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Register_File.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Register_File"
Output Format                      : NGC
Target Device                      : xc3s100e-5-vq100

---- Source Options
Top Module Name                    : Register_File
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "R_16B.v" in library work
Compiling verilog file "Register_File.v" in library work
Module <R_16B> compiled
Module <Register_File> compiled
No errors in compilation
Analysis of file <"Register_File.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Register_File> in library <work>.

Analyzing hierarchy for module <R_16B> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Register_File>.
Module <Register_File> is correct for synthesis.
 
Analyzing module <R_16B> in library <work>.
Module <R_16B> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <R_16B>.
    Related source file is "R_16B.v".
    Found 16-bit register for signal <dout>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <R_16B> synthesized.


Synthesizing Unit <Register_File>.
    Related source file is "Register_File.v".
    Found 16-bit register for signal <Rout1>.
    Found 16-bit register for signal <Rout2>.
    Found 16-bit 16-to-1 multiplexer for signal <RA>.
    Found 16-bit 16-to-1 multiplexer for signal <RB>.
    Found 1-of-16 decoder for signal <res>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <Register_File> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 18
 16-bit register                                       : 18
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 2
# Decoders                                             : 1
 1-of-16 decoder                                       : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Register_File> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Register_File, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 288
 Flip-Flops                                            : 288

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Register_File.ngr
Top Level Output File Name         : Register_File
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 63

Cell Usage :
# BELS                             : 504
#      GND                         : 1
#      LUT3                        : 271
#      LUT4                        : 4
#      MUXF5                       : 132
#      MUXF6                       : 64
#      MUXF7                       : 32
# FlipFlops/Latches                : 288
#      FD                          : 32
#      FDCE                        : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 30
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-5 

 Number of Slices:                      311  out of    960    32%  
 Number of Slice Flip Flops:            288  out of   1920    15%  
 Number of 4 input LUTs:                275  out of   1920    14%  
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of     66    95%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 288   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 256   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.023ns (Maximum Frequency: 330.803MHz)
   Minimum input arrival time before clock: 5.097ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.023ns (frequency: 330.803MHz)
  Total number of paths / destination ports: 512 / 32
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 4)
  Source:            Rs1/dout_0 (FF)
  Destination:       Rout1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Rs1/dout_0 to Rout1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.514   0.449  Rs1/dout_0 (Rs1/dout_0)
     LUT3:I1->O            1   0.612   0.000  Mmux_RB_8 (Mmux_RB_8)
     MUXF5:I0->O           1   0.278   0.000  Mmux_RB_6_f5 (Mmux_RB_6_f5)
     MUXF6:I0->O           1   0.451   0.000  Mmux_RB_4_f6 (Mmux_RB_4_f6)
     MUXF7:I0->O           1   0.451   0.000  Mmux_RB_2_f7 (RB<0>)
     FD:D                      0.268          Rout2_0
    ----------------------------------------
    Total                      3.023ns (2.574ns logic, 0.449ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2016 / 544
-------------------------------------------------------------------------
Offset:              5.097ns (Levels of Logic = 3)
  Source:            Rd<3> (PAD)
  Destination:       Rs16/dout_15 (FF)
  Destination Clock: clk rising

  Data Path: Rd<3> to Rs16/dout_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.754  Rd_3_IBUF (Rd_3_IBUF)
     LUT3:I0->O            4   0.612   0.651  we171 (N3)
     LUT3:I0->O           16   0.612   0.879  we41 (we4)
     FDCE:CE                   0.483          Rs4/dout_0
    ----------------------------------------
    Total                      5.097ns (2.813ns logic, 2.284ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            Rout1_15 (FF)
  Destination:       Rout1<15> (PAD)
  Source Clock:      clk rising

  Data Path: Rout1_15 to Rout1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.514   0.357  Rout1_15 (Rout1_15)
     OBUF:I->O                 3.169          Rout1_15_OBUF (Rout1<15>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.58 secs
 
--> 

Total memory usage is 234164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

