// Seed: 4064011274
module module_0 (
    output id_0,
    output id_1,
    output reg id_2,
    input id_3,
    input id_4,
    output id_5
);
  always @(posedge 1 or posedge 1'b0) begin
    id_2 <= 1;
    id_2 = id_3;
  end
  logic id_6;
  type_9(
      id_2, id_4 + 1, 1
  );
  assign id_5[1] = 1 ? 1 : 1;
endmodule
