

================================================================
== Vitis HLS Report for 'forward'
================================================================
* Date:           Thu Oct  3 12:36:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_gesummv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    62531|    62531|  0.208 ms|  0.208 ms|  62518|  62518|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------+-------+---------+---------+----------+----------+-------+-------+---------+
        |          |       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        | Instance | Module|   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------+-------+---------+---------+----------+----------+-------+-------+---------+
        |node3_U0  |node3  |    62517|    62517|  0.208 ms|  0.208 ms|  62517|  62517|       no|
        |node2_U0  |node2  |    62517|    62517|  0.208 ms|  0.208 ms|  62517|  62517|       no|
        |node1_U0  |node1  |      264|      264|  0.879 us|  0.879 us|    264|    264|       no|
        |node0_U0  |node0  |      252|      252|  0.839 us|  0.839 us|    252|    252|       no|
        +----------+-------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        3|     -|      276|      210|    -|
|Instance             |        2|    20|     3028|     2014|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|        2|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|    20|     3306|     2254|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------+-------+---------+----+------+-----+-----+
    | Instance | Module| BRAM_18K| DSP|  FF  | LUT | URAM|
    +----------+-------+---------+----+------+-----+-----+
    |node0_U0  |node0  |        0|   0|    19|   81|    0|
    |node1_U0  |node1  |        0|   8|   800|  464|    0|
    |node2_U0  |node2  |        1|   6|  1104|  730|    0|
    |node3_U0  |node3  |        1|   6|  1105|  739|    0|
    +----------+-------+---------+----+------+-----+-----+
    |Total     |       |        2|  20|  3028| 2014|    0|
    +----------+-------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------+---------+----+----+-----+------+-----+---------+
    |  Name | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------+---------+----+----+-----+------+-----+---------+
    |v46_U  |        1|  92|   0|    -|   250|   32|     8000|
    |v47_U  |        1|  92|   0|    -|   250|   32|     8000|
    |v48_U  |        1|  92|   0|    -|   250|   32|     8000|
    +-------+---------+----+----+-----+------+-----+---------+
    |Total  |        3| 276|   0|    0|   750|   96|    24000|
    +-------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |ap_idle                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready              |       and|   0|  0|   2|           1|           1|
    |node2_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |node3_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_node2_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_node3_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  12|           6|           6|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_node2_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_node3_U0_ap_ready  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  18|          4|    2|          4|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_sync_reg_node2_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_node3_U0_ap_ready  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  2|   0|    2|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|v42_address0  |  out|   16|   ap_memory|           v42|         array|
|v42_ce0       |  out|    1|   ap_memory|           v42|         array|
|v42_d0        |  out|   32|   ap_memory|           v42|         array|
|v42_q0        |   in|   32|   ap_memory|           v42|         array|
|v42_we0       |  out|    1|   ap_memory|           v42|         array|
|v42_address1  |  out|   16|   ap_memory|           v42|         array|
|v42_ce1       |  out|    1|   ap_memory|           v42|         array|
|v42_d1        |  out|   32|   ap_memory|           v42|         array|
|v42_q1        |   in|   32|   ap_memory|           v42|         array|
|v42_we1       |  out|    1|   ap_memory|           v42|         array|
|v43_address0  |  out|   16|   ap_memory|           v43|         array|
|v43_ce0       |  out|    1|   ap_memory|           v43|         array|
|v43_d0        |  out|   32|   ap_memory|           v43|         array|
|v43_q0        |   in|   32|   ap_memory|           v43|         array|
|v43_we0       |  out|    1|   ap_memory|           v43|         array|
|v43_address1  |  out|   16|   ap_memory|           v43|         array|
|v43_ce1       |  out|    1|   ap_memory|           v43|         array|
|v43_d1        |  out|   32|   ap_memory|           v43|         array|
|v43_q1        |   in|   32|   ap_memory|           v43|         array|
|v43_we1       |  out|    1|   ap_memory|           v43|         array|
|v44_address0  |  out|    8|   ap_memory|           v44|         array|
|v44_ce0       |  out|    1|   ap_memory|           v44|         array|
|v44_d0        |  out|   32|   ap_memory|           v44|         array|
|v44_q0        |   in|   32|   ap_memory|           v44|         array|
|v44_we0       |  out|    1|   ap_memory|           v44|         array|
|v44_address1  |  out|    8|   ap_memory|           v44|         array|
|v44_ce1       |  out|    1|   ap_memory|           v44|         array|
|v44_d1        |  out|   32|   ap_memory|           v44|         array|
|v44_q1        |   in|   32|   ap_memory|           v44|         array|
|v44_we1       |  out|    1|   ap_memory|           v44|         array|
|v45_address0  |  out|    8|   ap_memory|           v45|         array|
|v45_ce0       |  out|    1|   ap_memory|           v45|         array|
|v45_d0        |  out|   32|   ap_memory|           v45|         array|
|v45_q0        |   in|   32|   ap_memory|           v45|         array|
|v45_we0       |  out|    1|   ap_memory|           v45|         array|
|v45_address1  |  out|    8|   ap_memory|           v45|         array|
|v45_ce1       |  out|    1|   ap_memory|           v45|         array|
|v45_d1        |  out|   32|   ap_memory|           v45|         array|
|v45_q1        |   in|   32|   ap_memory|           v45|         array|
|v45_we1       |  out|    1|   ap_memory|           v45|         array|
|ap_clk        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|       forward|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|       forward|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|       forward|  return value|
+--------------+-----+-----+------------+--------------+--------------+

