INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run tcl -f /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/run_all_synthesis.tcl -work_dir /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct 22 12:39:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /mnt/Crucial/Xilinx2024/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'jude' on host 'jude' (Linux_x86_64 version 6.8.0-85-generic) on Wed Oct 22 12:39:25 BST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark'
Sourcing Tcl script '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/run_all_synthesis.tcl'
INFO: [HLS 200-1510] Running: open_project /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/deconv_K3_S1_H3_W3_CI1_CO3 
INFO: [HLS 200-10] Opening project '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/deconv_K3_S1_H3_W3_CI1_CO3'.
INFO: [HLS 200-1510] Running: open_solution solution2_PE3_SIMD1 
INFO: [HLS 200-10] Opening solution '/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/deconv_K3_S1_H3_W3_CI1_CO3/solution2_PE3_SIMD1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file deconv_K3_S1_H3_W3_CI1_CO3/utils.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file deconv_K3_S1_H3_W3_CI1_CO3/deconv.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file deconv_K3_S1_H3_W3_CI1_CO3/deconv_top.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file deconv_K3_S1_H3_W3_CI1_CO3/deconv_top.hpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file deconv_K3_S1_H3_W3_CI1_CO3/utils.hpp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 314.336 MB.
WARNING: [HLS 200-1986] Could not apply TOP directive, invalid function, label, or variable (/mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/run_all_synthesis.tcl:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 314.680 MB.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:00; Allocated memory: 0.758 MB.
Error in linking the design.
    while executing
"source /mnt/Crucial/WorkspaceB/finn_hls/DeConv_hls_benchmark/hls_projects/run_all_synthesis.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2.26 seconds. Total CPU system time: 0.34 seconds. Total elapsed time: 2.4 seconds; peak allocated memory: 314.867 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
