/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6989_H
#define _DT_BINDINGS_CLK_MT6989_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_P_FAXI_SEL				1
#define CLK_TOP_U_FAXI_SEL				2
#define CLK_TOP_PEXTP_FAXI_SEL				3
#define CLK_TOP_BUS_AXIMEM_SEL				4
#define CLK_TOP_MEM_SUB_SEL				5
#define CLK_TOP_P_FMEM_SUB_SEL				6
#define CLK_TOP_U_FMEM_SUB_SEL				7
#define CLK_TOP_PEXTP_FMEM_SUB_SEL			8
#define CLK_TOP_EMI_N_SEL				9
#define CLK_TOP_EMI_S_SEL				10
#define CLK_TOP_EMI_SLICE_N_SEL				11
#define CLK_TOP_EMI_SLICE_S_SEL				12
#define CLK_TOP_AP2CONN_HOST_SEL			13
#define CLK_TOP_ATB_SEL					14
#define CLK_TOP_CIRQ_SEL				15
#define CLK_TOP_EFUSE_SEL				16
#define CLK_TOP_MCU_L3GIC_SEL				17
#define CLK_TOP_MCU_INFRA_SEL				18
#define CLK_TOP_DSP_SEL					19
#define CLK_TOP_MFG_REF_SEL				20
#define CLK_TOP_MFG_EB_SEL				21
#define CLK_TOP_UART_SEL				22
#define CLK_TOP_SPI0_BCLK_SEL				23
#define CLK_TOP_SPI1_BCLK_SEL				24
#define CLK_TOP_SPI2_BCLK_SEL				25
#define CLK_TOP_SPI3_BCLK_SEL				26
#define CLK_TOP_SPI4_BCLK_SEL				27
#define CLK_TOP_SPI5_BCLK_SEL				28
#define CLK_TOP_SPI6_BCLK_SEL				29
#define CLK_TOP_SPI7_BCLK_SEL				30
#define CLK_TOP_MSDC_MACRO_1P_SEL			31
#define CLK_TOP_MSDC_MACRO_2P_SEL			32
#define CLK_TOP_MSDC30_1_SEL				33
#define CLK_TOP_MSDC30_2_SEL				34
#define CLK_TOP_AUD_INTBUS_SEL				35
#define CLK_TOP_DISP_PWM_SEL				36
#define CLK_TOP_USB_TOP_SEL				37
#define CLK_TOP_USB_XHCI_SEL				38
#define CLK_TOP_USB_TOP_1P_SEL				39
#define CLK_TOP_USB_XHCI_1P_SEL				40
#define CLK_TOP_I2C_SEL					41
#define CLK_TOP_AUD_ENGEN1_SEL				42
#define CLK_TOP_AUD_ENGEN2_SEL				43
#define CLK_TOP_AES_UFSFDE_SEL				44
#define CLK_TOP_U_SEL					45
#define CLK_TOP_U_MBIST_SEL				46
#define CLK_TOP_PEXTP_MBIST_SEL				47
#define CLK_TOP_AUD_1_SEL				48
#define CLK_TOP_AUD_2_SEL				49
#define CLK_TOP_AUDIO_H_SEL				50
#define CLK_TOP_ADSP_SEL				51
#define CLK_TOP_ADSP_UARTHUB_BCLK_SEL			52
#define CLK_TOP_DPMAIF_MAIN_SEL				53
#define CLK_TOP_PWM_SEL					54
#define CLK_TOP_MCUPM_SEL				55
#define CLK_TOP_SFLASH_SEL				56
#define CLK_TOP_IPSEAST_SEL				57
#define CLK_TOP_IPSWEST_SEL				58
#define CLK_TOP_TL_SEL					59
#define CLK_TOP_EMI_INTERFACE_546_SEL			60
#define CLK_TOP_SDF_SEL					61
#define CLK_TOP_UARTHUB_BCLK_SEL			62
#define CLK_TOP_SSR_PKA_SEL				63
#define CLK_TOP_SSR_DMA_SEL				64
#define CLK_TOP_SSR_KDF_SEL				65
#define CLK_TOP_SSR_RNG_SEL				66
#define CLK_TOP_SSR_SEJ_SEL				67
#define CLK_TOP_DXCC_SEL				68
#define CLK_TOP_DPSW_CMP_26M_SEL			69
#define CLK_TOP_APLL_I2SIN0_MCK_SEL			70
#define CLK_TOP_APLL_I2SIN1_MCK_SEL			71
#define CLK_TOP_APLL_I2SIN2_MCK_SEL			72
#define CLK_TOP_APLL_I2SIN3_MCK_SEL			73
#define CLK_TOP_APLL_I2SIN4_MCK_SEL			74
#define CLK_TOP_APLL_I2SIN6_MCK_SEL			75
#define CLK_TOP_APLL_I2SOUT0_MCK_SEL			76
#define CLK_TOP_APLL_I2SOUT1_MCK_SEL			77
#define CLK_TOP_APLL_I2SOUT2_MCK_SEL			78
#define CLK_TOP_APLL_I2SOUT3_MCK_SEL			79
#define CLK_TOP_APLL_I2SOUT4_MCK_SEL			80
#define CLK_TOP_APLL_I2SOUT6_MCK_SEL			81
#define CLK_TOP_APLL_FMI2S_MCK_SEL			82
#define CLK_TOP_APLL_TDMOUT_MCK_SEL			83
#define CLK_TOP_CAMTG1_SEL				84
#define CLK_TOP_CAMTG2_SEL				85
#define CLK_TOP_CAMTG3_SEL				86
#define CLK_TOP_CAMTG4_SEL				87
#define CLK_TOP_CAMTG5_SEL				88
#define CLK_TOP_CAMTG6_SEL				89
#define CLK_TOP_CAMTG7_SEL				90
#define CLK_TOP_SENINF0_SEL				91
#define CLK_TOP_SENINF1_SEL				92
#define CLK_TOP_SENINF2_SEL				93
#define CLK_TOP_SENINF3_SEL				94
#define CLK_TOP_SENINF4_SEL				95
#define CLK_TOP_SENINF5_SEL				96
#define CLK_TOP_CCU_AHB_SEL				97
#define CLK_TOP_IMG1_SEL				98
#define CLK_TOP_IPE_SEL					99
#define CLK_TOP_CAM_SEL					100
#define CLK_TOP_CAMTM_SEL				101
#define CLK_TOP_DPE_SEL					102
#define CLK_TOP_VDEC_SEL				103
#define CLK_TOP_CCUSYS_SEL				104
#define CLK_TOP_CCUTM_SEL				105
#define CLK_TOP_VENC_SEL				106
#define CLK_TOP_DP_CORE_SEL				107
#define CLK_TOP_DP_SEL					108
#define CLK_TOP_DISP_SEL				109
#define CLK_TOP_MDP_SEL					110
#define CLK_TOP_MMINFRA_SEL				111
#define CLK_TOP_MMUP_SEL				112
#define CLK_TOP_APLL12_CK_DIV_I2SIN0			113
#define CLK_TOP_APLL12_CK_DIV_I2SIN1			114
#define CLK_TOP_APLL12_CK_DIV_I2SIN2			115
#define CLK_TOP_APLL12_CK_DIV_I2SIN3			116
#define CLK_TOP_APLL12_CK_DIV_I2SIN4			117
#define CLK_TOP_APLL12_CK_DIV_I2SIN6			118
#define CLK_TOP_APLL12_CK_DIV_I2SOUT0			119
#define CLK_TOP_APLL12_CK_DIV_I2SOUT1			120
#define CLK_TOP_APLL12_CK_DIV_I2SOUT2			121
#define CLK_TOP_APLL12_CK_DIV_I2SOUT3			122
#define CLK_TOP_APLL12_CK_DIV_I2SOUT4			123
#define CLK_TOP_APLL12_CK_DIV_I2SOUT6			124
#define CLK_TOP_APLL12_CK_DIV_FMI2S			125
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_M			126
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_B			127
#define CLK_TOP_MAINPLL_D3				128
#define CLK_TOP_MAINPLL_D4				129
#define CLK_TOP_MAINPLL_D4_D2				130
#define CLK_TOP_MAINPLL_D4_D4				131
#define CLK_TOP_MAINPLL_D4_D8				132
#define CLK_TOP_MAINPLL_D5				133
#define CLK_TOP_MAINPLL_D5_D2				134
#define CLK_TOP_MAINPLL_D5_D4				135
#define CLK_TOP_MAINPLL_D5_D8				136
#define CLK_TOP_MAINPLL_D6				137
#define CLK_TOP_MAINPLL_D6_D2				138
#define CLK_TOP_MAINPLL_D7				139
#define CLK_TOP_MAINPLL_D7_D2				140
#define CLK_TOP_MAINPLL_D7_D4				141
#define CLK_TOP_MAINPLL_D7_D8				142
#define CLK_TOP_UNIVPLL_D4				143
#define CLK_TOP_UNIVPLL_D4_D2				144
#define CLK_TOP_UNIVPLL_D4_D4				145
#define CLK_TOP_UNIVPLL_D4_D8				146
#define CLK_TOP_UNIVPLL_D5				147
#define CLK_TOP_UNIVPLL_D5_D2				148
#define CLK_TOP_UNIVPLL_D5_D4				149
#define CLK_TOP_UNIVPLL_D6				150
#define CLK_TOP_UNIVPLL_D6_D2				151
#define CLK_TOP_UNIVPLL_D6_D4				152
#define CLK_TOP_UNIVPLL_D6_D8				153
#define CLK_TOP_UNIVPLL_D6_D16				154
#define CLK_TOP_UNIVPLL_192M				155
#define CLK_TOP_UNIVPLL_192M_D4				156
#define CLK_TOP_UNIVPLL_192M_D8				157
#define CLK_TOP_UNIVPLL_192M_D10			158
#define CLK_TOP_UNIVPLL_192M_D16			159
#define CLK_TOP_UNIVPLL_192M_D32			160
#define CLK_TOP_APLL1					161
#define CLK_TOP_APLL1_D4				162
#define CLK_TOP_APLL1_D8				163
#define CLK_TOP_APLL2					164
#define CLK_TOP_APLL2_D4				165
#define CLK_TOP_APLL2_D8				166
#define CLK_TOP_ADSPPLL					167
#define CLK_TOP_EMIPLL					168
#define CLK_TOP_EMIPLL2					169
#define CLK_TOP_MMPLL_D6				170
#define CLK_TOP_TVDPLL					171
#define CLK_TOP_TVDPLL_D2				172
#define CLK_TOP_TVDPLL_D4				173
#define CLK_TOP_TVDPLL_D8				174
#define CLK_TOP_TVDPLL_D16				175
#define CLK_TOP_MSDCPLL					176
#define CLK_TOP_MSDCPLL_D2				177
#define CLK_TOP_CLKRTC					178
#define CLK_TOP_TCK_26M_MX9				179
#define CLK_TOP_F26M_CK_D2				180
#define CLK_TOP_ULPOSC					181
#define CLK_TOP_OSC_D2					182
#define CLK_TOP_OSC_D3					183
#define CLK_TOP_OSC_D4					184
#define CLK_TOP_OSC_D5					185
#define CLK_TOP_OSC_D6					186
#define CLK_TOP_OSC_D7					187
#define CLK_TOP_OSC_D8					188
#define CLK_TOP_OSC_D10					189
#define CLK_TOP_OSC_D16					190
#define CLK_TOP_OSC_D20					191
#define CLK_TOP_OSC_D32					192
#define CLK_TOP_OSC_D40					193
#define CLK_TOP_MAINPLL2_D3				194
#define CLK_TOP_MAINPLL2_D4				195
#define CLK_TOP_MAINPLL2_D4_D2				196
#define CLK_TOP_MAINPLL2_D4_D4				197
#define CLK_TOP_MAINPLL2_D5				198
#define CLK_TOP_MAINPLL2_D5_D2				199
#define CLK_TOP_MAINPLL2_D5_D4				200
#define CLK_TOP_MAINPLL2_D6				201
#define CLK_TOP_MAINPLL2_D6_D2				202
#define CLK_TOP_MAINPLL2_D7				203
#define CLK_TOP_MAINPLL2_D7_D2				204
#define CLK_TOP_MAINPLL2_D9				205
#define CLK_TOP_UNIVPLL2_D3				206
#define CLK_TOP_UNIVPLL2_D4				207
#define CLK_TOP_UNIVPLL2_D4_D2				208
#define CLK_TOP_UNIVPLL2_D5				209
#define CLK_TOP_UNIVPLL2_D5_D2				210
#define CLK_TOP_UNIVPLL2_D6				211
#define CLK_TOP_UNIVPLL2_D6_D2				212
#define CLK_TOP_UNIVPLL2_D6_D4				213
#define CLK_TOP_UNIVPLL2_D6_D8				214
#define CLK_TOP_UNIVPLL2_D6_D16				215
#define CLK_TOP_UNIVPLL2_D7				216
#define CLK_TOP_UNIVPLL2_192M_D8			217
#define CLK_TOP_UNIVPLL2_192M_D10			218
#define CLK_TOP_UNIVPLL2_192M_D16			219
#define CLK_TOP_UNIVPLL2_192M_D32			220
#define CLK_TOP_IMGPLL_D2				221
#define CLK_TOP_IMGPLL_D4				222
#define CLK_TOP_IMGPLL_D5_D2				223
#define CLK_TOP_MMPLL2_D4				224
#define CLK_TOP_MMPLL2_D4_D2				225
#define CLK_TOP_MMPLL2_D5				226
#define CLK_TOP_MMPLL2_D5_D2				227
#define CLK_TOP_MMPLL2_D6				228
#define CLK_TOP_MMPLL2_D6_D2				229
#define CLK_TOP_MMPLL2_D7				230
#define CLK_TOP_MMPLL2_D9				231
#define CLK_TOP_F26M					232
#define CLK_TOP_P_FAXI					233
#define CLK_TOP_U_FAXI					234
#define CLK_TOP_PEXTP_FAXI				235
#define CLK_TOP_U_FMEM_SUB				236
#define CLK_TOP_PEXTP_FMEM_SUB				237
#define CLK_TOP_ATB					238
#define CLK_TOP_UART					239
#define CLK_TOP_SPI0_BCLK				240
#define CLK_TOP_SPI1_BCLK				241
#define CLK_TOP_SPI2_BCLK				242
#define CLK_TOP_SPI3_BCLK				243
#define CLK_TOP_SPI4_BCLK				244
#define CLK_TOP_SPI5_BCLK				245
#define CLK_TOP_SPI6_BCLK				246
#define CLK_TOP_SPI7_BCLK				247
#define CLK_TOP_MSDC30_1				248
#define CLK_TOP_MSDC30_2				249
#define CLK_TOP_AUD_INTBUS				250
#define CLK_TOP_DISP_PWM				251
#define CLK_TOP_I2C					252
#define CLK_TOP_AUD_ENGEN1				253
#define CLK_TOP_AUD_ENGEN2				254
#define CLK_TOP_AES_UFSFDE				255
#define CLK_TOP_UFS					256
#define CLK_TOP_PEXTP_MBIST				257
#define CLK_TOP_AUD_1					258
#define CLK_TOP_AUD_2					259
#define CLK_TOP_AUDIO_H					260
#define CLK_TOP_DPMAIF_MAIN				261
#define CLK_TOP_PWM					262
#define CLK_TOP_SFLASH					263
#define CLK_TOP_SDF					264
#define CLK_TOP_USB_FMCNT				265
#define CLK_TOP_USB_FMCNT_P1				266
#define CLK_TOP_AVS_IMG					267
#define CLK_TOP_CCU_AHB					268
#define CLK_TOP_CCUSYS					269
#define CLK_TOP_VENC					270
#define CLK_TOP_MMINFRA					271
#define CLK_TOP_IMG1					272
#define CLK_TOP_IPE					273
#define CLK_TOP_CAM					274
#define CLK_TOP_CAMTM					275
#define CLK_TOP_VDEC					276
#define CLK_TOP_DISP					277
#define CLK_TOP_MDP					278
#define CLK_TOP_AVS_VDEC				279
#define CLK_TOP_ARMPLL_DIVIDER_PLL1_CK_EN		280
#define CLK_TOP_ARMPLL_DIVIDER_PLL2_CK_EN		281
#define CLK_TOP_FMEM_CK_OCC_FRC_EN			282
#define CLK_TOP_MD_32K					283
#define CLK_TOP_MD_26M					284
#define CLK_TOP_NR_CLK					285

/* INFRACFG_AO */
#define CLK_IFRAO_DPMAIF_MAIN				0
#define CLK_IFRAO_RG_MMW_DPMAIF26M			1
#define CLK_IFRAO_RG_SOCSYS_FATB			2
#define CLK_IFRAO_RG_SOCSYS_SDF				3
#define CLK_IFRAO_NR_CLK				4

/* APMIXEDSYS */
#define CLK_APMIXED_MAINPLL				0
#define CLK_APMIXED_UNIVPLL				1
#define CLK_APMIXED_MSDCPLL				2
#define CLK_APMIXED_MMPLL				3
#define CLK_APMIXED_ADSPPLL				4
#define CLK_APMIXED_APLL1				5
#define CLK_APMIXED_APLL2				6
#define CLK_APMIXED_EMIPLL				7
#define CLK_APMIXED_EMIPLL2				8
#define CLK_APMIXED_MAINPLL2				9
#define CLK_APMIXED_UNIVPLL2				10
#define CLK_APMIXED_MMPLL2				11
#define CLK_APMIXED_TVDPLL				12
#define CLK_APMIXED_IMGPLL				13
#define CLK_APMIXED_NR_CLK				14

/* PERICFG_AO */
#define CLK_PERAOP_UART0				0
#define CLK_PERAOP_UART1				1
#define CLK_PERAOP_UART2				2
#define CLK_PERAOP_UART3				3
#define CLK_PERAOP_PWM_H				4
#define CLK_PERAOP_PWM_B				5
#define CLK_PERAOP_PWM_FB1				6
#define CLK_PERAOP_PWM_FB2				7
#define CLK_PERAOP_PWM_FB3				8
#define CLK_PERAOP_PWM_FB4				9
#define CLK_PERAOP_DISP_PWM0				10
#define CLK_PERAOP_DISP_PWM1				11
#define CLK_PERAOP_SPI0_B				12
#define CLK_PERAOP_SPI1_B				13
#define CLK_PERAOP_SPI2_B				14
#define CLK_PERAOP_SPI3_B				15
#define CLK_PERAOP_SPI4_B				16
#define CLK_PERAOP_SPI5_B				17
#define CLK_PERAOP_SPI6_B				18
#define CLK_PERAOP_SPI7_B				19
#define CLK_PERAOP_DMA_B				20
#define CLK_PERAOP_SSUSB0_FRMCNT			21
#define CLK_PERAOP_SSUSB1_FRMCNT			22
#define CLK_PERAOP_MSDC1				23
#define CLK_PERAOP_MSDC1_F				24
#define CLK_PERAOP_MSDC1_H				25
#define CLK_PERAOP_MSDC2				26
#define CLK_PERAOP_MSDC2_F				27
#define CLK_PERAOP_MSDC2_H				28
#define CLK_PERAOP_AUDIO_SLV				29
#define CLK_PERAOP_AUDIO_MST				30
#define CLK_PERAOP_AUDIO_INTBUS				31
#define CLK_PERAOP_AUDIO_ENGEN1				32
#define CLK_PERAOP_AUDIO_ENGEN2				33
#define CLK_PERAOP_AUDIO_TDMOUT_B			34
#define CLK_PERAOP_AUDIO_H_AUD				35
#define CLK_PERAO_NR_CLK				36

/* AFE */
#define CLK_AFE_MEMIF_INTBUS_CLK			0
#define CLK_AFE_MEMIF_HOP_CLK				1
#define CLK_AFE_PCM1					2
#define CLK_AFE_PCM0					3
#define CLK_AFE_SOUNDWIRE				4
#define CLK_AFE_CM1					5
#define CLK_AFE_CM0					6
#define CLK_AFE_STF					7
#define CLK_AFE_HW_GAIN23				8
#define CLK_AFE_HW_GAIN01				9
#define CLK_AFE_DAIBT					10
#define CLK_AFE_MERGE_IF				11
#define CLK_AFE_FM_I2S					12
#define CLK_AFE_UL2_ADC_HIRES_TML			13
#define CLK_AFE_UL2_ADC_HIRES				14
#define CLK_AFE_UL2_TML					15
#define CLK_AFE_UL2_ADC					16
#define CLK_AFE_UL1_ADC_HIRES_TML			17
#define CLK_AFE_UL1_ADC_HIRES				18
#define CLK_AFE_UL1_TML					19
#define CLK_AFE_UL1_ADC					20
#define CLK_AFE_UL0_ADC_HIRES_TML			21
#define CLK_AFE_UL0_ADC_HIRES				22
#define CLK_AFE_UL0_TML					23
#define CLK_AFE_UL0_ADC					24
#define CLK_AFE_DPRX					25
#define CLK_AFE_DPTX					26
#define CLK_AFE_ETDM_IN6				27
#define CLK_AFE_ETDM_IN5				28
#define CLK_AFE_ETDM_IN4				29
#define CLK_AFE_ETDM_IN3				30
#define CLK_AFE_ETDM_IN2				31
#define CLK_AFE_ETDM_IN1				32
#define CLK_AFE_ETDM_IN0				33
#define CLK_AFE_ETDM_OUT6				34
#define CLK_AFE_ETDM_OUT5				35
#define CLK_AFE_ETDM_OUT4				36
#define CLK_AFE_ETDM_OUT3				37
#define CLK_AFE_ETDM_OUT2				38
#define CLK_AFE_ETDM_OUT1				39
#define CLK_AFE_ETDM_OUT0				40
#define CLK_AFE_GENERAL24_ASRC				41
#define CLK_AFE_GENERAL23_ASRC				42
#define CLK_AFE_GENERAL22_ASRC				43
#define CLK_AFE_GENERAL21_ASRC				44
#define CLK_AFE_GENERAL20_ASRC				45
#define CLK_AFE_GENERAL19_ASRC				46
#define CLK_AFE_GENERAL18_ASRC				47
#define CLK_AFE_GENERAL17_ASRC				48
#define CLK_AFE_GENERAL16_ASRC				49
#define CLK_AFE_GENERAL15_ASRC				50
#define CLK_AFE_GENERAL14_ASRC				51
#define CLK_AFE_GENERAL13_ASRC				52
#define CLK_AFE_GENERAL12_ASRC				53
#define CLK_AFE_GENERAL11_ASRC				54
#define CLK_AFE_GENERAL10_ASRC				55
#define CLK_AFE_GENERAL9_ASRC				56
#define CLK_AFE_GENERAL8_ASRC				57
#define CLK_AFE_GENERAL7_ASRC				58
#define CLK_AFE_GENERAL6_ASRC				59
#define CLK_AFE_GENERAL5_ASRC				60
#define CLK_AFE_GENERAL4_ASRC				61
#define CLK_AFE_GENERAL3_ASRC				62
#define CLK_AFE_GENERAL2_ASRC				63
#define CLK_AFE_GENERAL1_ASRC				64
#define CLK_AFE_GENERAL0_ASRC				65
#define CLK_AFE_CONNSYS_I2S_ASRC			66
#define CLK_AFE_AUDIO_HOPPING				67
#define CLK_AFE_AUDIO_F26M				68
#define CLK_AFE_APLL1					69
#define CLK_AFE_APLL2					70
#define CLK_AFE_H208M					71
#define CLK_AFE_APLL_TUNER2				72
#define CLK_AFE_APLL_TUNER1				73
#define CLK_AFE_NR_CLK					74

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_I2C10					0
#define CLK_IMPC_I2C11					1
#define CLK_IMPC_I2C12					2
#define CLK_IMPC_I2C13					3
#define CLK_IMPC_SEC_EN					4
#define CLK_IMPC_NR_CLK					5

/* UFSCFG_AO */
#define CLK_UFSAO_UNIPRO_TX_SYM				0
#define CLK_UFSAO_UNIPRO_RX_SYM0			1
#define CLK_UFSAO_UNIPRO_RX_SYM1			2
#define CLK_UFSAO_UNIPRO_SYS				3
#define CLK_UFSAO_UNIPRO_PHY_SAP			4
#define CLK_UFSAO_PERI2UFS_BRIDGE_H			5
#define CLK_UFSAO_NR_CLK				6

/* UFSCFG_PDN */
#define CLK_UFSPDN_UFSHCI_UFS				0
#define CLK_UFSPDN_UFSHCI_AES				1
#define CLK_UFSPDN_UFSHCI_U_AHB				2
#define CLK_UFSPDN_UFSHCI_U_AXI				3
#define CLK_UFSPDN_NR_CLK				4

/* PEXTPCFG_AO */
#define CLK_PEXTP_P0_MAC_REF				0
#define CLK_PEXTP_P0_MAC_PL_P				1
#define CLK_PEXTP_P0_MAC_TL				2
#define CLK_PEXTP_P0_MAC_AXI				3
#define CLK_PEXTP_P0_MAC_AHB_APB			4
#define CLK_PEXTP_P0_PHY_REF				5
#define CLK_PEXTP_P0_PHY_MCU_BUS			6
#define CLK_PEXTP_P1_MAC_REF				7
#define CLK_PEXTP_P1_MAC_PL_P				8
#define CLK_PEXTP_P1_MAC_TL				9
#define CLK_PEXTP_P1_MAC_AXI				10
#define CLK_PEXTP_P1_MAC_AHB_APB			11
#define CLK_PEXTP_P1_PHY_REF				12
#define CLK_PEXTP_P1_PHY_MCU_BUS			13
#define CLK_PEXT_NR_CLK					14

/* IMP_IIC_WRAP_S */
#define CLK_IMPS_I2C1					0
#define CLK_IMPS_I2C3					1
#define CLK_IMPS_I2C5					2
#define CLK_IMPS_I2C9					3
#define CLK_IMPS_SEC_EN					4
#define CLK_IMPS_NR_CLK					5

/* IMP_IIC_WRAP_ES */
#define CLK_IMPES_I2C2					0
#define CLK_IMPES_I2C4					1
#define CLK_IMPES_I2C7					2
#define CLK_IMPES_I2C8					3
#define CLK_IMPES_SEC_EN				4
#define CLK_IMPES_NR_CLK				5

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_I2C0					0
#define CLK_IMPN_I2C6					1
#define CLK_IMPN_SEC_EN					2
#define CLK_IMPN_NR_CLK					3

/* MFGPLL_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_NR_CLK				1

/* MFGPLL_SC0_PLL_CTRL */
#define CLK_MFGSC0_AO_MFGPLL_SC0			0
#define CLK_MFGSC0_AO_NR_CLK				1

/* MFGPLL_SC1_PLL_CTRL */
#define CLK_MFGSC1_AO_MFGPLL_SC1			0
#define CLK_MFGSC1_AO_NR_CLK				1

/* DISPSYS_CONFIG */
#define CLK_MM_CONFIG					0
#define CLK_MM_DISP_MUTEX0				1
#define CLK_MM_DISP_AAL0				2
#define CLK_MM_DISP_AAL1				3
#define CLK_MM_DISP_C3D0				4
#define CLK_MM_DISP_C3D1				5
#define CLK_MM_DISP_CCORR0				6
#define CLK_MM_DISP_CCORR1				7
#define CLK_MM_DISP_CCORR2				8
#define CLK_MM_DISP_CCORR3				9
#define CLK_MM_DISP_CHIST0				10
#define CLK_MM_DISP_CHIST1				11
#define CLK_MM_DISP_COLOR0				12
#define CLK_MM_DISP_COLOR1				13
#define CLK_MM_DISP_DITHER0				14
#define CLK_MM_DISP_DITHER1				15
#define CLK_MM_DISP_DITHER2				16
#define CLK_MM_DLI_ASYNC0				17
#define CLK_MM_DLI_ASYNC1				18
#define CLK_MM_DLI_ASYNC2				19
#define CLK_MM_DLI_ASYNC3				20
#define CLK_MM_DLI_ASYNC4				21
#define CLK_MM_DLI_ASYNC5				22
#define CLK_MM_DLI_ASYNC6				23
#define CLK_MM_DLI_ASYNC7				24
#define CLK_MM_DLO_ASYNC0				25
#define CLK_MM_DLO_ASYNC1				26
#define CLK_MM_DLO_ASYNC2				27
#define CLK_MM_DLO_ASYNC3				28
#define CLK_MM_DLO_ASYNC4				29
#define CLK_MM_DISP_GAMMA0				30
#define CLK_MM_DISP_GAMMA1				31
#define CLK_MM_MDP_AAL0					32
#define CLK_MM_MDP_RDMA0				33
#define CLK_MM_DISP_ODDMR0				34
#define CLK_MM_DISP_POSTALIGN0				35
#define CLK_MM_DISP_POSTMASK0				36
#define CLK_MM_DISP_POSTMASK1				37
#define CLK_MM_DISP_RSZ0				38
#define CLK_MM_DISP_RSZ1				39
#define CLK_MM_DISP_SPR0				40
#define CLK_MM_DISP_TDSHP0				41
#define CLK_MM_DISP_TDSHP1				42
#define CLK_MM_DISP_WDMA1				43
#define CLK_MM_DISP_Y2R0				44
#define CLK_MM_MDP_AAL1					45
#define CLK_MM_SMI_SUB_COMM0				46
#define CLK_MM_NR_CLK					47

/* DISPSYS1_CONFIG */
#define CLK_MM1_DISPSYS1_CONFIG				0
#define CLK_MM1_DISP_MUTEX0				1
#define CLK_MM1_DISP_DLI_ASYNC0				2
#define CLK_MM1_DISP_DLI_ASYNC1				3
#define CLK_MM1_DISP_DLI_ASYNC2				4
#define CLK_MM1_MDP_RDMA0				5
#define CLK_MM1_DISP_R2Y0				6
#define CLK_MM1_DISP_SPLITTER0				7
#define CLK_MM1_DISP_SPLITTER1				8
#define CLK_MM1_DISP_VDCM0				9
#define CLK_MM1_DISP_DSC_WRAP0				10
#define CLK_MM1_DISP_DSC_WRAP1				11
#define CLK_MM1_DISP_DSC_WRAP2				12
#define CLK_MM1_DISP_DP_INTF0				13
#define CLK_MM1_DISP_DSI0				14
#define CLK_MM1_DISP_DSI1				15
#define CLK_MM1_DISP_DSI2				16
#define CLK_MM1_DISP_MERGE0				17
#define CLK_MM1_DISP_WDMA0				18
#define CLK_MM1_SMI_SUB_COMM0				19
#define CLK_MM1_DISP_WDMA1				20
#define CLK_MM1_DISP_WDMA2				21
#define CLK_MM1_DISP_GDMA0				22
#define CLK_MM1_DISP_DLI_ASYNC3				23
#define CLK_MM1_DISP_DLI_ASYNC4				24
#define CLK_MM1_MOD1					25
#define CLK_MM1_MOD2					26
#define CLK_MM1_MOD3					27
#define CLK_MM1_MOD4					28
#define CLK_MM1_MOD5					29
#define CLK_MM1_MOD6					30
#define CLK_MM1_MOD7					31
#define CLK_MM1_SUBSYS					32
#define CLK_MM1_DSI0					33
#define CLK_MM1_DSI1					34
#define CLK_MM1_DSI2					35
#define CLK_MM1_DP					36
#define CLK_MM1_F26M					37
#define CLK_MM1_NR_CLK					38

/* OVLSYS_CONFIG */
#define CLK_OVLSYS_CONFIG				0
#define CLK_OVL_DISP_FAKE_ENG0				1
#define CLK_OVL_DISP_FAKE_ENG1				2
#define CLK_OVL_DISP_MUTEX0				3
#define CLK_OVL_DISP_OVL0_2L				4
#define CLK_OVL_DISP_OVL1_2L				5
#define CLK_OVL_DISP_OVL2_2L				6
#define CLK_OVL_DISP_OVL3_2L				7
#define CLK_OVL_DISP_RSZ1				8
#define CLK_OVL_MDP_RSZ0				9
#define CLK_OVL_DISP_WDMA0				10
#define CLK_OVL_DISP_UFBC_WDMA0				11
#define CLK_OVL_DISP_WDMA2				12
#define CLK_OVL_DISP_DLI_ASYNC0				13
#define CLK_OVL_DISP_DLI_ASYNC1				14
#define CLK_OVL_DISP_DLI_ASYNC2				15
#define CLK_OVL_DISP_DL0_ASYNC0				16
#define CLK_OVL_DISP_DL0_ASYNC1				17
#define CLK_OVL_DISP_DL0_ASYNC2				18
#define CLK_OVL_DISP_DL0_ASYNC3				19
#define CLK_OVL_DISP_DL0_ASYNC4				20
#define CLK_OVL_DISP_DL0_ASYNC5				21
#define CLK_OVL_DISP_DL0_ASYNC6				22
#define CLK_OVL_INLINEROT0				23
#define CLK_OVL_SMI_SUB_COMM0				24
#define CLK_OVL_DISP_Y2R0				25
#define CLK_OVL_DISP_Y2R1				26
#define CLK_OVL_DISP_OVL4_2L				27
#define CLK_OVL_NR_CLK					28

/* OVLSYS1_CONFIG */
#define CLK_OVL1_OVLSYS_CONFIG				0
#define CLK_OVL1_DISP_FAKE_ENG0				1
#define CLK_OVL1_DISP_FAKE_ENG1				2
#define CLK_OVL1_DISP_MUTEX0				3
#define CLK_OVL1_DISP_OVL0_2L				4
#define CLK_OVL1_DISP_OVL1_2L				5
#define CLK_OVL1_DISP_OVL2_2L				6
#define CLK_OVL1_DISP_OVL3_2L				7
#define CLK_OVL1_DISP_RSZ1				8
#define CLK_OVL1_MDP_RSZ0				9
#define CLK_OVL1_DISP_WDMA0				10
#define CLK_OVL1_DISP_UFBC_WDMA0			11
#define CLK_OVL1_DISP_WDMA2				12
#define CLK_OVL1_DISP_DLI_ASYNC0			13
#define CLK_OVL1_DISP_DLI_ASYNC1			14
#define CLK_OVL1_DISP_DLI_ASYNC2			15
#define CLK_OVL1_DISP_DL0_ASYNC0			16
#define CLK_OVL1_DISP_DL0_ASYNC1			17
#define CLK_OVL1_DISP_DL0_ASYNC2			18
#define CLK_OVL1_DISP_DL0_ASYNC3			19
#define CLK_OVL1_DISP_DL0_ASYNC4			20
#define CLK_OVL1_DISP_DL0_ASYNC5			21
#define CLK_OVL1_DISP_DL0_ASYNC6			22
#define CLK_OVL1_INLINEROT0				23
#define CLK_OVL1_SMI_SUB_COMM0				24
#define CLK_OVL1_DISP_Y2R0				25
#define CLK_OVL1_DISP_Y2R1				26
#define CLK_OVL1_DISP_OVL4_2L				27
#define CLK_OVL1_NR_CLK					28

/* IMGSYS_MAIN */
#define CLK_IMG_FDVT					0
#define CLK_IMG_ME					1
#define CLK_IMG_MMG					2
#define CLK_IMG_LARB12					3
#define CLK_IMG_LARB9					4
#define CLK_IMG_TRAW0					5
#define CLK_IMG_TRAW1					6
#define CLK_IMG_DIP0					7
#define CLK_IMG_WPE0					8
#define CLK_IMG_IPE					9
#define CLK_IMG_WPE1					10
#define CLK_IMG_WPE2					11
#define CLK_IMG_ADL_LARB				12
#define CLK_IMG_ADLRD					13
#define CLK_IMG_ADLWR					14
#define CLK_IMG_AVS					15
#define CLK_IMG_IPS					16
#define CLK_IMG_SUB_COMMON0				17
#define CLK_IMG_SUB_COMMON1				18
#define CLK_IMG_SUB_COMMON2				19
#define CLK_IMG_SUB_COMMON3				20
#define CLK_IMG_SUB_COMMON4				21
#define CLK_IMG_GALS_RX_DIP0				22
#define CLK_IMG_GALS_RX_DIP1				23
#define CLK_IMG_GALS_RX_TRAW0				24
#define CLK_IMG_GALS_RX_WPE0				25
#define CLK_IMG_GALS_RX_WPE1				26
#define CLK_IMG_GALS_RX_WPE2				27
#define CLK_IMG_GALS_RX_IPE0				28
#define CLK_IMG_GALS_TX_IPE0				29
#define CLK_IMG_GALS_RX_IPE1				30
#define CLK_IMG_GALS_TX_IPE1				31
#define CLK_IMG_GALS					32
#define CLK_IMG_NR_CLK					33

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_DIP_TOP			0
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0			1
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1			2
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2			3
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3			4
#define CLK_DIP_TOP_DIP1_LARB10				5
#define CLK_DIP_TOP_DIP1_LARB15				6
#define CLK_DIP_TOP_DIP1_LARB38				7
#define CLK_DIP_TOP_DIP1_LARB39				8
#define CLK_DIP_TOP_DIP1_NR_CLK				9

/* DIP_NR1_DIP1 */
#define CLK_DIP_NR1_DIP1_LARB				0
#define CLK_DIP_NR1_DIP1_DIP_NR1			1
#define CLK_DIP_NR1_DIP1_NR_CLK				2

/* DIP_NR2_DIP1 */
#define CLK_DIP_NR2_DIP1_LARB15				0
#define CLK_DIP_NR2_DIP1_DIP_NR				1
#define CLK_DIP_NR2_DIP1_LARB39				2
#define CLK_DIP_NR2_DIP1_NR_CLK				3

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_WPE				1
#define CLK_WPE1_DIP1_GALS0				2
#define CLK_WPE1_DIP1_NR_CLK				3

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_WPE				1
#define CLK_WPE2_DIP1_GALS0				2
#define CLK_WPE2_DIP1_NR_CLK				3

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_WPE				1
#define CLK_WPE3_DIP1_GALS0				2
#define CLK_WPE3_DIP1_NR_CLK				3

/* TRAW_DIP1 */
#define CLK_TRAW_DIP1_LARB28				0
#define CLK_TRAW_DIP1_LARB40				1
#define CLK_TRAW_DIP1_TRAW				2
#define CLK_TRAW_DIP1_GALS				3
#define CLK_TRAW_DIP1_NR_CLK				4

/* TRAW_CAP_DIP1 */
#define CLK_TRAW_CAP_DIP1_TRAW_CAP			0
#define CLK_TRAW_CAP_DIP1_NR_CLK			1

/* IMG_VCORE_D1A */
#define CLK_IMG_VCORE_GALS_DISP				0
#define CLK_IMG_VCORE_MAIN				1
#define CLK_IMG_VCORE_SUB0				2
#define CLK_IMG_VCORE_SUB1				3
#define CLK_IMG_V_NR_CLK				4

/* VDEC_SOC_GCON_BASE */
#define CLK_VDE1_LAT_CKEN				0
#define CLK_VDE1_LAT_ACTIVE				1
#define CLK_VDE1_LAT_CKEN_ENG				2
#define CLK_VDE1_VDEC_CKEN				3
#define CLK_VDE1_VDEC_ACTIVE				4
#define CLK_VDE1_VDEC_CKEN_ENG				5
#define CLK_VDE1_VDEC_SOC_APTV_EN			6
#define CLK_VDE1_VDEC_SOC_APTV_TOP_EN			7
#define CLK_VDE1_VDEC_SOC_IPS_EN			8
#define CLK_VDE1_NR_CLK					9

/* VDEC_GCON_BASE */
#define CLK_VDE2_LAT_CKEN				0
#define CLK_VDE2_LAT_ACTIVE				1
#define CLK_VDE2_LAT_CKEN_ENG				2
#define CLK_VDE2_VDEC_CKEN				3
#define CLK_VDE2_VDEC_ACTIVE				4
#define CLK_VDE2_VDEC_CKEN_ENG				5
#define CLK_VDE2_NR_CLK					6

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE3_JPGDEC				3
#define CLK_VEN1_CKE4_JPGDEC_C1				4
#define CLK_VEN1_CKE5_GALS				5
#define CLK_VEN1_CKE6_GALS_SRAM				6
#define CLK_VEN1_NR_CLK					7

/* VENC_GCON_CORE1 */
#define CLK_VEN2_CKE0_LARB				0
#define CLK_VEN2_CKE1_VENC				1
#define CLK_VEN2_CKE2_JPGENC				2
#define CLK_VEN2_CKE3_JPGDEC				3
#define CLK_VEN2_CKE5_GALS				4
#define CLK_VEN2_CKE6_GALS_SRAM				5
#define CLK_VEN2_NR_CLK					6

/* VENC_GCON_CORE2 */
#define CLK_VEN_C2_CKE0_LARB				0
#define CLK_VEN_C2_CKE1_VENC				1
#define CLK_VEN_C2_CKE2_JPGENC				2
#define CLK_VEN_C2_CKE5_GALS				3
#define CLK_VEN_C2_CKE6_GALS_SRAM			4
#define CLK_VEN_C2_NR_CLK				5

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_SCP_SPI_SEL				1
#define CLK_VLP_CK_SCP_IIC_SEL				2
#define CLK_VLP_CK_SCP_SPI_HIGH_SPD_SEL			3
#define CLK_VLP_CK_SCP_IIC_HIGH_SPD_SEL			4
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			5
#define CLK_VLP_CK_SPMI_M_TIA_32K_SEL			6
#define CLK_VLP_CK_APXGPT_26M_BCLK_SEL			7
#define CLK_VLP_CK_DPSW_SEL				8
#define CLK_VLP_CK_SPMI_M_MST_SEL			9
#define CLK_VLP_CK_DVFSRC_SEL				10
#define CLK_VLP_CK_PWM_VLP_SEL				11
#define CLK_VLP_CK_AXI_VLP_SEL				12
#define CLK_VLP_CK_SYSTIMER_26M_SEL			13
#define CLK_VLP_CK_SSPM_SEL				14
#define CLK_VLP_CK_SRCK_SEL				15
#define CLK_VLP_CK_CAMTG0_SEL				16
#define CLK_VLP_CK_IPS_SEL				17
#define CLK_VLP_CK_SSPM_26M_SEL				18
#define CLK_VLP_CK_ULPOSC_SSPM_SEL			19
#define CLK_VLP_CK_LP_REF				20
#define CLK_VLP_CK_NR_CLK				21

/* SCP */
#define CLK_SCP_SET_SPI0				0
#define CLK_SCP_SET_SPI1				1
#define CLK_SCP_SET_SPI2				2
#define CLK_SCP_SET_SPI3				3
#define CLK_SCP_NR_CLK					4

/* SCP_IIC */
#define CLK_SCP_IIC_I2C0				0
#define CLK_SCP_IIC_I2C1				1
#define CLK_SCP_IIC_I2C2				2
#define CLK_SCP_IIC_I2C3				3
#define CLK_SCP_IIC_I2C4				4
#define CLK_SCP_IIC_I2C5				5
#define CLK_SCP_IIC_I2C6				6
#define CLK_SCP_IIC_I2C7				7
#define CLK_SCP_IIC_NR_CLK				8

/* SCP_FAST_IIC */
#define CLK_SCP_FAST_IIC_I2C0				0
#define CLK_SCP_FAST_IIC_NR_CLK				1

/* CAMSYS_MAIN */
#define CLK_CAM_MAIN_LARB13				0
#define CLK_CAM_MAIN_LARB14				1
#define CLK_CAM_MAIN_LARB27				2
#define CLK_CAM_MAIN_LARB29				3
#define CLK_CAM_MAIN_CAM				4
#define CLK_CAM_MAIN_CAM_SUBA				5
#define CLK_CAM_MAIN_CAM_SUBB				6
#define CLK_CAM_MAIN_CAM_SUBC				7
#define CLK_CAM_MAIN_CAM_MRAW				8
#define CLK_CAM_MAIN_CAMTG				9
#define CLK_CAM_MAIN_SENINF				10
#define CLK_CAM_MAIN_CAMSV_TOP				11
#define CLK_CAM_MAIN_ADLRD				12
#define CLK_CAM_MAIN_ADLWR				13
#define CLK_CAM_MAIN_UISP				14
#define CLK_CAM_MAIN_CAM2MM0_GALS			15
#define CLK_CAM_MAIN_CAM2MM1_GALS			16
#define CLK_CAM_MAIN_CAM2SYS_GALS			17
#define CLK_CAM_MAIN_CAM2MM2_GALS			18
#define CLK_CAM_MAIN_CCUSYS				19
#define CLK_CAM_MAIN_CAM_DPE				20
#define CLK_CAM_MAIN_CAM_ASG				21
#define CLK_CAM_MAIN_CAMSV_A_CON_1			22
#define CLK_CAM_MAIN_CAMSV_B_CON_1			23
#define CLK_CAM_MAIN_CAMSV_C_CON_1			24
#define CLK_CAM_MAIN_CAMSV_D_CON_1			25
#define CLK_CAM_MAIN_CAMSV_E_CON_1			26
#define CLK_CAM_MAIN_CAMSV_CON_1			27
#define CLK_CAM_M_NR_CLK				28

/* CAMSYS_RMSA */
#define CLK_CAMSYS_RMSA_LARBX				0
#define CLK_CAMSYS_RMSA_CAM				1
#define CLK_CAMSYS_RMSA_CAMTG				2
#define CLK_CAMSYS_RMSA_NR_CLK				3

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_CAM					1
#define CLK_CAM_RA_CAMTG				2
#define CLK_CAM_RA_LARBX_PDCK				3
#define CLK_CAM_RA_NR_CLK				4

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_CAM					1
#define CLK_CAM_YA_CAMTG				2
#define CLK_CAM_YA_LARBX_PDCK				3
#define CLK_CAM_YA_NR_CLK				4

/* CAMSYS_RMSB */
#define CLK_CAMSYS_RMSB_LARBX				0
#define CLK_CAMSYS_RMSB_CAM				1
#define CLK_CAMSYS_RMSB_CAMTG				2
#define CLK_CAMSYS_RMSB_NR_CLK				3

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_CAM					1
#define CLK_CAM_RB_CAMTG				2
#define CLK_CAM_RB_LARBX_PDCK				3
#define CLK_CAM_RB_NR_CLK				4

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_CAM					1
#define CLK_CAM_YB_CAMTG				2
#define CLK_CAM_YB_LARBX_PDCK				3
#define CLK_CAM_YB_NR_CLK				4

/* CAMSYS_RMSC */
#define CLK_CAMSYS_RMSC_LARBX				0
#define CLK_CAMSYS_RMSC_CAM				1
#define CLK_CAMSYS_RMSC_CAMTG				2
#define CLK_CAMSYS_RMSC_NR_CLK				3

/* CAMSYS_RAWC */
#define CLK_CAM_RC_LARBX				0
#define CLK_CAM_RC_CAM					1
#define CLK_CAM_RC_CAMTG				2
#define CLK_CAM_RC_LARBX_PDCK				3
#define CLK_CAM_RC_NR_CLK				4

/* CAMSYS_YUVC */
#define CLK_CAM_YC_LARBX				0
#define CLK_CAM_YC_CAM					1
#define CLK_CAM_YC_CAMTG				2
#define CLK_CAM_YC_LARBX_PDCK				3
#define CLK_CAM_YC_NR_CLK				4

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_GALS					1
#define CLK_CAM_MR_CAMTG				2
#define CLK_CAM_MR_MRAW0				3
#define CLK_CAM_MR_MRAW1				4
#define CLK_CAM_MR_MRAW2				5
#define CLK_CAM_MR_MRAW3				6
#define CLK_CAM_MR_PDA0					7
#define CLK_CAM_MR_PDA1					8
#define CLK_CAM_MR_NR_CLK				9

/* CAMSYS_IPE */
#define CLK_CAMSYS_IPE_LARB19				0
#define CLK_CAMSYS_IPE_DPE				1
#define CLK_CAMSYS_IPE_FUS				2
#define CLK_CAMSYS_IPE_DHZE				3
#define CLK_CAMSYS_IPE_GALS				4
#define CLK_CAMSYS_IPE_NR_CLK				5

/* CCU_MAIN */
#define CLK_CCU_LARB30_CON				0
#define CLK_CCU_AHB_CON					1
#define CLK_CCUSYS_CCU0_CON				2
#define CLK_CCUSYS_CCU1_CON				3
#define CLK_CCU2MM0_GALS_CON				4
#define CLK_CCU_NR_CLK					5

/* CAM_VCORE */
#define CLK_CAM_V_MM0_SUBCOMM				0
#define CLK_CAM_VCORE_NR_CLK				1

/* MMINFRA_CONFIG */
#define CLK_MMINFRA_SMI					0
#define CLK_MMINFRA_CONFIG_NR_CLK			1

/* MMINFRA_AO_CONFIG */
#define CLK_MMINFRA_AO_GCE_D				0
#define CLK_MMINFRA_AO_GCE_M				1
#define CLK_MMINFRA_AO_GCE_26M				2
#define CLK_MMINFRA_AO_CONFIG_NR_CLK			3

/* MDPSYS_CONFIG */
#define CLK_MDP_MUTEX0					0
#define CLK_MDP_APB_BUS					1
#define CLK_MDP_SMI0					2
#define CLK_MDP_RDMA0					3
#define CLK_MDP_RDMA2					4
#define CLK_MDP_HDR0					5
#define CLK_MDP_AAL0					6
#define CLK_MDP_RSZ0					7
#define CLK_MDP_TDSHP0					8
#define CLK_MDP_COLOR0					9
#define CLK_MDP_WROT0					10
#define CLK_MDP_FAKE_ENG0				11
#define CLK_MDP_DLI_ASYNC0				12
#define CLK_MDP_DLI_ASYNC1				13
#define CLK_MDP_APB_DB					14
#define CLK_MDP_RDMA1					15
#define CLK_MDP_RDMA3					16
#define CLK_MDP_HDR1					17
#define CLK_MDP_AAL1					18
#define CLK_MDP_RSZ1					19
#define CLK_MDP_TDSHP1					20
#define CLK_MDP_COLOR1					21
#define CLK_MDP_WROT1					22
#define CLK_MDP_RSZ2					23
#define CLK_MDP_WROT2					24
#define CLK_MDP_DLO_ASYNC0				25
#define CLK_MDP_RSZ3					26
#define CLK_MDP_WROT3					27
#define CLK_MDP_DLO_ASYNC1				28
#define CLK_MDP_DLI_ASYNC2				29
#define CLK_MDP_DLI_ASYNC3				30
#define CLK_MDP_DLO_ASYNC2				31
#define CLK_MDP_DLO_ASYNC3				32
#define CLK_MDP_BIRSZ0					33
#define CLK_MDP_BIRSZ1					34
#define CLK_MDP_IMG_DL_ASYNC0				35
#define CLK_MDP_IMG_DL_ASYNC1				36
#define CLK_MDP_HRE_TOP_MDPSYS				37
#define CLK_MDP_RROT0					38
#define CLK_MDP_RROT0_2ND				39
#define CLK_MDP_MERGE0					40
#define CLK_MDP_C3D0					41
#define CLK_MDP_FG0					42
#define CLK_MDP_IMG_DL_RELAY0				43
#define CLK_MDP_F26M_SLOW				44
#define CLK_MDP_F32K_SLOW				45
#define CLK_MDP_IMG_DL_RELAY1				46
#define CLK_MDP_NR_CLK					47

/* MDPSYS1_CONFIG */
#define CLK_MDP1_MDP_MUTEX0				0
#define CLK_MDP1_APB_BUS				1
#define CLK_MDP1_SMI0					2
#define CLK_MDP1_MDP_RDMA0				3
#define CLK_MDP1_MDP_RDMA2				4
#define CLK_MDP1_MDP_HDR0				5
#define CLK_MDP1_MDP_AAL0				6
#define CLK_MDP1_MDP_RSZ0				7
#define CLK_MDP1_MDP_TDSHP0				8
#define CLK_MDP1_MDP_COLOR0				9
#define CLK_MDP1_MDP_WROT0				10
#define CLK_MDP1_MDP_FAKE_ENG0				11
#define CLK_MDP1_MDP_DLI_ASYNC0				12
#define CLK_MDP1_MDP_DLI_ASYNC1				13
#define CLK_MDP1_APB_DB					14
#define CLK_MDP1_MDP_RDMA1				15
#define CLK_MDP1_MDP_RDMA3				16
#define CLK_MDP1_MDP_HDR1				17
#define CLK_MDP1_MDP_AAL1				18
#define CLK_MDP1_MDP_RSZ1				19
#define CLK_MDP1_MDP_TDSHP1				20
#define CLK_MDP1_MDP_COLOR1				21
#define CLK_MDP1_MDP_WROT1				22
#define CLK_MDP1_MDP_RSZ2				23
#define CLK_MDP1_MDP_WROT2				24
#define CLK_MDP1_MDP_DLO_ASYNC0				25
#define CLK_MDP1_MDP_RSZ3				26
#define CLK_MDP1_MDP_WROT3				27
#define CLK_MDP1_MDP_DLO_ASYNC1				28
#define CLK_MDP1_MDP_DLI_ASYNC2				29
#define CLK_MDP1_MDP_DLI_ASYNC3				30
#define CLK_MDP1_MDP_DLO_ASYNC2				31
#define CLK_MDP1_MDP_DLO_ASYNC3				32
#define CLK_MDP1_MDP_BIRSZ0				33
#define CLK_MDP1_MDP_BIRSZ1				34
#define CLK_MDP1_IMG_DL_ASYNC0				35
#define CLK_MDP1_IMG_DL_ASYNC1				36
#define CLK_MDP1_HRE_TOP_MDPSYS				37
#define CLK_MDP1_MDP_RROT0				38
#define CLK_MDP1_MDP_RROT0_2ND				39
#define CLK_MDP1_MDP_MERGE0				40
#define CLK_MDP1_MDP_C3D0				41
#define CLK_MDP1_MDP_FG0				42
#define CLK_MDP1_IMG_DL_RELAY0				43
#define CLK_MDP1_F26M_SLOW				44
#define CLK_MDP1_F32K_SLOW				45
#define CLK_MDP1_IMG_DL_RELAY1				46
#define CLK_MDP1_SMI0_PDCK				47
#define CLK_MDP1_NR_CLK					48

/* CCIPLL_PLL_CTRL */
#define CLK_CCIPLL					0
#define CLK_CCI_NR_CLK					1

/* ARMPLL_LL_PLL_CTRL */
#define CLK_CPU_LL_ARMPLL_LL				0
#define CLK_CPU_LL_NR_CLK				1

/* ARMPLL_BL_PLL_CTRL */
#define CLK_CPU_BL_ARMPLL_BL				0
#define CLK_CPU_BL_NR_CLK				1

/* ARMPLL_B_PLL_CTRL */
#define CLK_CPU_B_ARMPLL_B				0
#define CLK_CPU_B_NR_CLK				1

/* PTPPLL_PLL_CTRL */
#define CLK_PTPPLL					0
#define CLK_PTP_NR_CLK					1

#endif /* _DT_BINDINGS_CLK_MT6989_H */
