-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity genChain_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    control_bits_V_95 : IN STD_LOGIC_VECTOR (3 downto 0);
    p_in_0_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_1_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_2_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_3_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_4_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_5_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_6_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_7_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_8_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_9_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_10_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_11_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_12_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_13_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_14_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_15_sample_M_real_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_0_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_1_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_2_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_3_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_4_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_5_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_6_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_7_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_8_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_9_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_10_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_11_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_12_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_13_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_14_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_15_sample_M_imag_V_read : IN STD_LOGIC_VECTOR (24 downto 0);
    p_in_0_valid_read : IN STD_LOGIC;
    p_in_1_valid_read : IN STD_LOGIC;
    p_in_2_valid_read : IN STD_LOGIC;
    p_in_3_valid_read : IN STD_LOGIC;
    p_in_4_valid_read : IN STD_LOGIC;
    p_in_5_valid_read : IN STD_LOGIC;
    p_in_6_valid_read : IN STD_LOGIC;
    p_in_7_valid_read : IN STD_LOGIC;
    p_in_8_valid_read : IN STD_LOGIC;
    p_in_9_valid_read : IN STD_LOGIC;
    p_in_10_valid_read : IN STD_LOGIC;
    p_in_11_valid_read : IN STD_LOGIC;
    p_in_12_valid_read : IN STD_LOGIC;
    p_in_13_valid_read : IN STD_LOGIC;
    p_in_14_valid_read : IN STD_LOGIC;
    p_in_15_valid_read : IN STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (24 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of genChain_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal control_delayline_Ar_29_ce0 : STD_LOGIC;
    signal control_delayline_Ar_29_we0 : STD_LOGIC;
    signal control_delayline_Ar_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_31_ce0 : STD_LOGIC;
    signal control_delayline_Ar_31_we0 : STD_LOGIC;
    signal control_delayline_Ar_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_7_ce0 : STD_LOGIC;
    signal control_delayline_Ar_7_we0 : STD_LOGIC;
    signal control_delayline_Ar_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_11_ce0 : STD_LOGIC;
    signal control_delayline_Ar_11_we0 : STD_LOGIC;
    signal control_delayline_Ar_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_13_ce0 : STD_LOGIC;
    signal control_delayline_Ar_13_we0 : STD_LOGIC;
    signal control_delayline_Ar_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_56_ce0 : STD_LOGIC;
    signal control_delayline_Ar_56_we0 : STD_LOGIC;
    signal control_delayline_Ar_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_68_ce0 : STD_LOGIC;
    signal control_delayline_Ar_68_we0 : STD_LOGIC;
    signal control_delayline_Ar_68_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_19_ce0 : STD_LOGIC;
    signal control_delayline_Ar_19_we0 : STD_LOGIC;
    signal control_delayline_Ar_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_61_ce0 : STD_LOGIC;
    signal control_delayline_Ar_61_we0 : STD_LOGIC;
    signal control_delayline_Ar_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal control_delayline_Ar_84_ce0 : STD_LOGIC;
    signal control_delayline_Ar_84_we0 : STD_LOGIC;
    signal control_delayline_Ar_84_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_in_15_valid_read_6_reg_1517 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_valid_read_6_reg_1517_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_valid_read_6_reg_1517_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_valid_read_6_reg_1517_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_valid_read_6_reg_1517_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read_6_reg_1532 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read_6_reg_1532_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read_6_reg_1532_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read_6_reg_1532_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_14_valid_read_6_reg_1532_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read_6_reg_1547 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read_6_reg_1547_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read_6_reg_1547_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read_6_reg_1547_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_13_valid_read_6_reg_1547_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read_6_reg_1562 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read_6_reg_1562_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read_6_reg_1562_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read_6_reg_1562_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_12_valid_read_6_reg_1562_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read_6_reg_1577 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read_6_reg_1577_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read_6_reg_1577_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read_6_reg_1577_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_11_valid_read_6_reg_1577_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_7_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_7_reg_1592_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_7_reg_1592_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_7_reg_1592_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_10_valid_read_7_reg_1592_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_7_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_7_reg_1607_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_7_reg_1607_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_7_reg_1607_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_9_valid_read_7_reg_1607_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_7_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_7_reg_1622_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_7_reg_1622_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_7_reg_1622_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_8_valid_read_7_reg_1622_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_7_reg_1637 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_7_reg_1637_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_7_reg_1637_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_7_reg_1637_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_7_valid_read_7_reg_1637_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_7_reg_1652 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_7_reg_1652_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_7_reg_1652_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_7_reg_1652_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_6_valid_read_7_reg_1652_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read_6_reg_1667 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read_6_reg_1667_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read_6_reg_1667_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read_6_reg_1667_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_5_valid_read_6_reg_1667_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read_6_reg_1682 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read_6_reg_1682_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read_6_reg_1682_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read_6_reg_1682_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_4_valid_read_6_reg_1682_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read_6_reg_1697 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read_6_reg_1697_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read_6_reg_1697_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read_6_reg_1697_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_3_valid_read_6_reg_1697_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read_6_reg_1712 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read_6_reg_1712_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read_6_reg_1712_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read_6_reg_1712_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_2_valid_read_6_reg_1712_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read_6_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read_6_reg_1727_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read_6_reg_1727_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read_6_reg_1727_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_1_valid_read_6_reg_1727_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_15_reg_1742 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_15_reg_1742_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_15_reg_1742_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_15_reg_1742_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_0_valid_read_15_reg_1742_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in_15_sample_M_i_reg_1757 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_i_reg_1757_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_i_reg_1757_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_i_reg_1757_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_i_reg_1757_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_i_reg_1772 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_i_reg_1772_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_i_reg_1772_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_i_reg_1772_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_i_reg_1772_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_i_reg_1787 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_i_reg_1787_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_i_reg_1787_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_i_reg_1787_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_i_reg_1787_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_i_reg_1802 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_i_reg_1802_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_i_reg_1802_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_i_reg_1802_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_i_reg_1802_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_i_reg_1817 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_i_reg_1817_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_i_reg_1817_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_i_reg_1817_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_i_reg_1817_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_i_reg_1832 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_i_reg_1832_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_i_reg_1832_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_i_reg_1832_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_i_reg_1832_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_im_reg_1847 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_im_reg_1847_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_im_reg_1847_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_im_reg_1847_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_im_reg_1847_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_im_reg_1862 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_im_reg_1862_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_im_reg_1862_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_im_reg_1862_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_im_reg_1862_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_im_reg_1877 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_im_reg_1877_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_im_reg_1877_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_im_reg_1877_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_im_reg_1877_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_im_reg_1892 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_im_reg_1892_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_im_reg_1892_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_im_reg_1892_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_im_reg_1892_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_im_reg_1907 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_im_reg_1907_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_im_reg_1907_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_im_reg_1907_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_im_reg_1907_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_im_reg_1922 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_im_reg_1922_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_im_reg_1922_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_im_reg_1922_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_im_reg_1922_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_im_reg_1937 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_im_reg_1937_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_im_reg_1937_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_im_reg_1937_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_im_reg_1937_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_im_reg_1952 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_im_reg_1952_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_im_reg_1952_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_im_reg_1952_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_im_reg_1952_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_im_reg_1967 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_im_reg_1967_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_im_reg_1967_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_im_reg_1967_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_im_reg_1967_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_im_reg_1982 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_im_reg_1982_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_im_reg_1982_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_im_reg_1982_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_im_reg_1982_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_r_reg_1997 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_r_reg_1997_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_r_reg_1997_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_r_reg_1997_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_15_sample_M_r_reg_1997_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_r_reg_2012 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_r_reg_2012_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_r_reg_2012_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_r_reg_2012_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_14_sample_M_r_reg_2012_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_r_reg_2027 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_r_reg_2027_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_r_reg_2027_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_r_reg_2027_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_13_sample_M_r_reg_2027_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_r_reg_2042 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_r_reg_2042_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_r_reg_2042_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_r_reg_2042_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_12_sample_M_r_reg_2042_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_r_reg_2057 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_r_reg_2057_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_r_reg_2057_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_r_reg_2057_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_11_sample_M_r_reg_2057_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_r_reg_2072 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_r_reg_2072_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_r_reg_2072_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_r_reg_2072_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_10_sample_M_r_reg_2072_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_re_reg_2087 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_re_reg_2087_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_re_reg_2087_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_re_reg_2087_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_9_sample_M_re_reg_2087_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_re_reg_2102 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_re_reg_2102_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_re_reg_2102_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_re_reg_2102_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_8_sample_M_re_reg_2102_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_re_reg_2117 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_re_reg_2117_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_re_reg_2117_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_re_reg_2117_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_7_sample_M_re_reg_2117_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_re_reg_2132 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_re_reg_2132_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_re_reg_2132_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_re_reg_2132_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_6_sample_M_re_reg_2132_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_re_reg_2147 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_re_reg_2147_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_re_reg_2147_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_re_reg_2147_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_5_sample_M_re_reg_2147_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_re_reg_2162 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_re_reg_2162_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_re_reg_2162_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_re_reg_2162_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_4_sample_M_re_reg_2162_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_re_reg_2177 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_re_reg_2177_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_re_reg_2177_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_re_reg_2177_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_3_sample_M_re_reg_2177_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_re_reg_2192 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_re_reg_2192_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_re_reg_2192_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_re_reg_2192_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_2_sample_M_re_reg_2192_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_re_reg_2207 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_re_reg_2207_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_re_reg_2207_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_re_reg_2207_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_1_sample_M_re_reg_2207_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_re_reg_2222 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_re_reg_2222_pp0_iter1_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_re_reg_2222_pp0_iter2_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_re_reg_2222_pp0_iter3_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal p_in_0_sample_M_re_reg_2222_pp0_iter4_reg : STD_LOGIC_VECTOR (24 downto 0);
    signal control_bits_V_95_re_reg_2237 : STD_LOGIC_VECTOR (3 downto 0);
    signal control_bits_V_95_re_reg_2237_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal control_bits_V_95_re_reg_2237_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal control_bits_V_95_re_reg_2237_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal control_bits_V_95_re_reg_2237_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_fu_462_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_2244 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_2244_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_2244_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_2244_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_reg_2244_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_13_fu_479_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_13_reg_2252 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_13_reg_2252_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_13_reg_2252_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_13_reg_2252_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_14_fu_497_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_14_reg_2259 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_14_reg_2259_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_14_reg_2259_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_14_reg_2259_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_15_fu_514_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_15_reg_2267 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_15_reg_2267_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_15_reg_2267_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_16_fu_532_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_16_reg_2274 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_16_reg_2274_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_16_reg_2274_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_17_fu_549_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_17_reg_2282 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_17_reg_2282_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_18_fu_567_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_18_reg_2289 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_18_reg_2289_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_19_fu_584_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_19_reg_2297 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_20_fu_602_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln302_20_reg_2304 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln66_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_13_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_14_fu_483_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_15_fu_501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_16_fu_518_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_17_fu_536_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_18_fu_553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_19_fu_571_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_20_fu_588_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln66_21_fu_1173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln302_21_fu_1249_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_out_5_sample_M_r_fu_606_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_5_sample_M_i_fu_627_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_5_valid_write_fu_648_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_6_sample_M_r_fu_669_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_6_sample_M_i_fu_690_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_6_valid_write_fu_711_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_7_sample_M_r_fu_732_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_7_sample_M_i_fu_753_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_7_valid_write_fu_774_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_8_sample_M_r_fu_795_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_8_sample_M_i_fu_816_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_8_valid_write_fu_837_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_9_sample_M_r_fu_858_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_9_sample_M_i_fu_879_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_9_valid_write_fu_900_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_10_sample_M_s_fu_921_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_10_sample_M_7_fu_942_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_10_valid_writ_fu_963_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_11_sample_M_s_fu_984_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_11_sample_M_3_fu_1005_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_11_valid_writ_fu_1026_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_12_sample_M_s_fu_1047_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_12_sample_M_3_fu_1068_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_12_valid_writ_fu_1089_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_13_sample_M_s_fu_1110_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_13_sample_M_3_fu_1131_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_13_valid_writ_fu_1152_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_14_sample_M_s_fu_1186_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_14_sample_M_3_fu_1207_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_14_valid_writ_fu_1228_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_out_15_sample_M_s_fu_1253_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_15_sample_M_3_fu_1275_p18 : STD_LOGIC_VECTOR (24 downto 0);
    signal p_out_15_valid_writ_fu_1297_p18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to4 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component fft_top_mux_164_2gKb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (24 downto 0);
        din1 : IN STD_LOGIC_VECTOR (24 downto 0);
        din2 : IN STD_LOGIC_VECTOR (24 downto 0);
        din3 : IN STD_LOGIC_VECTOR (24 downto 0);
        din4 : IN STD_LOGIC_VECTOR (24 downto 0);
        din5 : IN STD_LOGIC_VECTOR (24 downto 0);
        din6 : IN STD_LOGIC_VECTOR (24 downto 0);
        din7 : IN STD_LOGIC_VECTOR (24 downto 0);
        din8 : IN STD_LOGIC_VECTOR (24 downto 0);
        din9 : IN STD_LOGIC_VECTOR (24 downto 0);
        din10 : IN STD_LOGIC_VECTOR (24 downto 0);
        din11 : IN STD_LOGIC_VECTOR (24 downto 0);
        din12 : IN STD_LOGIC_VECTOR (24 downto 0);
        din13 : IN STD_LOGIC_VECTOR (24 downto 0);
        din14 : IN STD_LOGIC_VECTOR (24 downto 0);
        din15 : IN STD_LOGIC_VECTOR (24 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (24 downto 0) );
    end component;


    component fft_top_mux_164_12iS IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (0 downto 0);
        din4 : IN STD_LOGIC_VECTOR (0 downto 0);
        din5 : IN STD_LOGIC_VECTOR (0 downto 0);
        din6 : IN STD_LOGIC_VECTOR (0 downto 0);
        din7 : IN STD_LOGIC_VECTOR (0 downto 0);
        din8 : IN STD_LOGIC_VECTOR (0 downto 0);
        din9 : IN STD_LOGIC_VECTOR (0 downto 0);
        din10 : IN STD_LOGIC_VECTOR (0 downto 0);
        din11 : IN STD_LOGIC_VECTOR (0 downto 0);
        din12 : IN STD_LOGIC_VECTOR (0 downto 0);
        din13 : IN STD_LOGIC_VECTOR (0 downto 0);
        din14 : IN STD_LOGIC_VECTOR (0 downto 0);
        din15 : IN STD_LOGIC_VECTOR (0 downto 0);
        din16 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component genChain_3_controRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    control_delayline_Ar_29_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_29_ce0,
        we0 => control_delayline_Ar_29_we0,
        d0 => zext_ln66_fu_448_p1,
        q0 => control_delayline_Ar_29_q0);

    control_delayline_Ar_31_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_31_ce0,
        we0 => control_delayline_Ar_31_we0,
        d0 => zext_ln66_13_fu_466_p1,
        q0 => control_delayline_Ar_31_q0);

    control_delayline_Ar_7_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_7_ce0,
        we0 => control_delayline_Ar_7_we0,
        d0 => zext_ln66_14_fu_483_p1,
        q0 => control_delayline_Ar_7_q0);

    control_delayline_Ar_11_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_11_ce0,
        we0 => control_delayline_Ar_11_we0,
        d0 => zext_ln66_15_fu_501_p1,
        q0 => control_delayline_Ar_11_q0);

    control_delayline_Ar_13_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_13_ce0,
        we0 => control_delayline_Ar_13_we0,
        d0 => zext_ln66_16_fu_518_p1,
        q0 => control_delayline_Ar_13_q0);

    control_delayline_Ar_56_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_56_ce0,
        we0 => control_delayline_Ar_56_we0,
        d0 => zext_ln66_17_fu_536_p1,
        q0 => control_delayline_Ar_56_q0);

    control_delayline_Ar_68_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_68_ce0,
        we0 => control_delayline_Ar_68_we0,
        d0 => zext_ln66_18_fu_553_p1,
        q0 => control_delayline_Ar_68_q0);

    control_delayline_Ar_19_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_19_ce0,
        we0 => control_delayline_Ar_19_we0,
        d0 => zext_ln66_19_fu_571_p1,
        q0 => control_delayline_Ar_19_q0);

    control_delayline_Ar_61_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_61_ce0,
        we0 => control_delayline_Ar_61_we0,
        d0 => zext_ln66_20_fu_588_p1,
        q0 => control_delayline_Ar_61_q0);

    control_delayline_Ar_84_U : component genChain_3_controRg6
    generic map (
        DataWidth => 32,
        AddressRange => 1,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_0,
        ce0 => control_delayline_Ar_84_ce0,
        we0 => control_delayline_Ar_84_we0,
        d0 => zext_ln66_21_fu_1173_p1,
        q0 => control_delayline_Ar_84_q0);

    fft_top_mux_164_2gKb_U1113 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => control_bits_V_95_re_reg_2237_pp0_iter4_reg,
        dout => p_out_5_sample_M_r_fu_606_p18);

    fft_top_mux_164_2gKb_U1114 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => control_bits_V_95_re_reg_2237_pp0_iter4_reg,
        dout => p_out_5_sample_M_i_fu_627_p18);

    fft_top_mux_164_12iS_U1115 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => control_bits_V_95_re_reg_2237_pp0_iter4_reg,
        dout => p_out_5_valid_write_fu_648_p18);

    fft_top_mux_164_2gKb_U1116 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_reg_2244_pp0_iter4_reg,
        dout => p_out_6_sample_M_r_fu_669_p18);

    fft_top_mux_164_2gKb_U1117 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_reg_2244_pp0_iter4_reg,
        dout => p_out_6_sample_M_i_fu_690_p18);

    fft_top_mux_164_12iS_U1118 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_reg_2244_pp0_iter4_reg,
        dout => p_out_6_valid_write_fu_711_p18);

    fft_top_mux_164_2gKb_U1119 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_13_reg_2252_pp0_iter4_reg,
        dout => p_out_7_sample_M_r_fu_732_p18);

    fft_top_mux_164_2gKb_U1120 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_13_reg_2252_pp0_iter4_reg,
        dout => p_out_7_sample_M_i_fu_753_p18);

    fft_top_mux_164_12iS_U1121 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_13_reg_2252_pp0_iter4_reg,
        dout => p_out_7_valid_write_fu_774_p18);

    fft_top_mux_164_2gKb_U1122 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_14_reg_2259_pp0_iter4_reg,
        dout => p_out_8_sample_M_r_fu_795_p18);

    fft_top_mux_164_2gKb_U1123 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_14_reg_2259_pp0_iter4_reg,
        dout => p_out_8_sample_M_i_fu_816_p18);

    fft_top_mux_164_12iS_U1124 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_14_reg_2259_pp0_iter4_reg,
        dout => p_out_8_valid_write_fu_837_p18);

    fft_top_mux_164_2gKb_U1125 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_15_reg_2267_pp0_iter4_reg,
        dout => p_out_9_sample_M_r_fu_858_p18);

    fft_top_mux_164_2gKb_U1126 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_15_reg_2267_pp0_iter4_reg,
        dout => p_out_9_sample_M_i_fu_879_p18);

    fft_top_mux_164_12iS_U1127 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_15_reg_2267_pp0_iter4_reg,
        dout => p_out_9_valid_write_fu_900_p18);

    fft_top_mux_164_2gKb_U1128 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_16_reg_2274_pp0_iter4_reg,
        dout => p_out_10_sample_M_s_fu_921_p18);

    fft_top_mux_164_2gKb_U1129 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_16_reg_2274_pp0_iter4_reg,
        dout => p_out_10_sample_M_7_fu_942_p18);

    fft_top_mux_164_12iS_U1130 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_16_reg_2274_pp0_iter4_reg,
        dout => p_out_10_valid_writ_fu_963_p18);

    fft_top_mux_164_2gKb_U1131 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_17_reg_2282_pp0_iter4_reg,
        dout => p_out_11_sample_M_s_fu_984_p18);

    fft_top_mux_164_2gKb_U1132 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_17_reg_2282_pp0_iter4_reg,
        dout => p_out_11_sample_M_3_fu_1005_p18);

    fft_top_mux_164_12iS_U1133 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_17_reg_2282_pp0_iter4_reg,
        dout => p_out_11_valid_writ_fu_1026_p18);

    fft_top_mux_164_2gKb_U1134 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_18_reg_2289_pp0_iter4_reg,
        dout => p_out_12_sample_M_s_fu_1047_p18);

    fft_top_mux_164_2gKb_U1135 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_18_reg_2289_pp0_iter4_reg,
        dout => p_out_12_sample_M_3_fu_1068_p18);

    fft_top_mux_164_12iS_U1136 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_18_reg_2289_pp0_iter4_reg,
        dout => p_out_12_valid_writ_fu_1089_p18);

    fft_top_mux_164_2gKb_U1137 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_19_reg_2297,
        dout => p_out_13_sample_M_s_fu_1110_p18);

    fft_top_mux_164_2gKb_U1138 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_19_reg_2297,
        dout => p_out_13_sample_M_3_fu_1131_p18);

    fft_top_mux_164_12iS_U1139 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_19_reg_2297,
        dout => p_out_13_valid_writ_fu_1152_p18);

    fft_top_mux_164_2gKb_U1140 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_20_reg_2304,
        dout => p_out_14_sample_M_s_fu_1186_p18);

    fft_top_mux_164_2gKb_U1141 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_20_reg_2304,
        dout => p_out_14_sample_M_3_fu_1207_p18);

    fft_top_mux_164_12iS_U1142 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_20_reg_2304,
        dout => p_out_14_valid_writ_fu_1228_p18);

    fft_top_mux_164_2gKb_U1143 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_re_reg_2222_pp0_iter4_reg,
        din1 => p_in_1_sample_M_re_reg_2207_pp0_iter4_reg,
        din2 => p_in_2_sample_M_re_reg_2192_pp0_iter4_reg,
        din3 => p_in_3_sample_M_re_reg_2177_pp0_iter4_reg,
        din4 => p_in_4_sample_M_re_reg_2162_pp0_iter4_reg,
        din5 => p_in_5_sample_M_re_reg_2147_pp0_iter4_reg,
        din6 => p_in_6_sample_M_re_reg_2132_pp0_iter4_reg,
        din7 => p_in_7_sample_M_re_reg_2117_pp0_iter4_reg,
        din8 => p_in_8_sample_M_re_reg_2102_pp0_iter4_reg,
        din9 => p_in_9_sample_M_re_reg_2087_pp0_iter4_reg,
        din10 => p_in_10_sample_M_r_reg_2072_pp0_iter4_reg,
        din11 => p_in_11_sample_M_r_reg_2057_pp0_iter4_reg,
        din12 => p_in_12_sample_M_r_reg_2042_pp0_iter4_reg,
        din13 => p_in_13_sample_M_r_reg_2027_pp0_iter4_reg,
        din14 => p_in_14_sample_M_r_reg_2012_pp0_iter4_reg,
        din15 => p_in_15_sample_M_r_reg_1997_pp0_iter4_reg,
        din16 => trunc_ln302_21_fu_1249_p1,
        dout => p_out_15_sample_M_s_fu_1253_p18);

    fft_top_mux_164_2gKb_U1144 : component fft_top_mux_164_2gKb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 25,
        din1_WIDTH => 25,
        din2_WIDTH => 25,
        din3_WIDTH => 25,
        din4_WIDTH => 25,
        din5_WIDTH => 25,
        din6_WIDTH => 25,
        din7_WIDTH => 25,
        din8_WIDTH => 25,
        din9_WIDTH => 25,
        din10_WIDTH => 25,
        din11_WIDTH => 25,
        din12_WIDTH => 25,
        din13_WIDTH => 25,
        din14_WIDTH => 25,
        din15_WIDTH => 25,
        din16_WIDTH => 4,
        dout_WIDTH => 25)
    port map (
        din0 => p_in_0_sample_M_im_reg_1982_pp0_iter4_reg,
        din1 => p_in_1_sample_M_im_reg_1967_pp0_iter4_reg,
        din2 => p_in_2_sample_M_im_reg_1952_pp0_iter4_reg,
        din3 => p_in_3_sample_M_im_reg_1937_pp0_iter4_reg,
        din4 => p_in_4_sample_M_im_reg_1922_pp0_iter4_reg,
        din5 => p_in_5_sample_M_im_reg_1907_pp0_iter4_reg,
        din6 => p_in_6_sample_M_im_reg_1892_pp0_iter4_reg,
        din7 => p_in_7_sample_M_im_reg_1877_pp0_iter4_reg,
        din8 => p_in_8_sample_M_im_reg_1862_pp0_iter4_reg,
        din9 => p_in_9_sample_M_im_reg_1847_pp0_iter4_reg,
        din10 => p_in_10_sample_M_i_reg_1832_pp0_iter4_reg,
        din11 => p_in_11_sample_M_i_reg_1817_pp0_iter4_reg,
        din12 => p_in_12_sample_M_i_reg_1802_pp0_iter4_reg,
        din13 => p_in_13_sample_M_i_reg_1787_pp0_iter4_reg,
        din14 => p_in_14_sample_M_i_reg_1772_pp0_iter4_reg,
        din15 => p_in_15_sample_M_i_reg_1757_pp0_iter4_reg,
        din16 => trunc_ln302_21_fu_1249_p1,
        dout => p_out_15_sample_M_3_fu_1275_p18);

    fft_top_mux_164_12iS_U1145 : component fft_top_mux_164_12iS
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 1,
        din4_WIDTH => 1,
        din5_WIDTH => 1,
        din6_WIDTH => 1,
        din7_WIDTH => 1,
        din8_WIDTH => 1,
        din9_WIDTH => 1,
        din10_WIDTH => 1,
        din11_WIDTH => 1,
        din12_WIDTH => 1,
        din13_WIDTH => 1,
        din14_WIDTH => 1,
        din15_WIDTH => 1,
        din16_WIDTH => 4,
        dout_WIDTH => 1)
    port map (
        din0 => p_in_0_valid_read_15_reg_1742_pp0_iter4_reg,
        din1 => p_in_1_valid_read_6_reg_1727_pp0_iter4_reg,
        din2 => p_in_2_valid_read_6_reg_1712_pp0_iter4_reg,
        din3 => p_in_3_valid_read_6_reg_1697_pp0_iter4_reg,
        din4 => p_in_4_valid_read_6_reg_1682_pp0_iter4_reg,
        din5 => p_in_5_valid_read_6_reg_1667_pp0_iter4_reg,
        din6 => p_in_6_valid_read_7_reg_1652_pp0_iter4_reg,
        din7 => p_in_7_valid_read_7_reg_1637_pp0_iter4_reg,
        din8 => p_in_8_valid_read_7_reg_1622_pp0_iter4_reg,
        din9 => p_in_9_valid_read_7_reg_1607_pp0_iter4_reg,
        din10 => p_in_10_valid_read_7_reg_1592_pp0_iter4_reg,
        din11 => p_in_11_valid_read_6_reg_1577_pp0_iter4_reg,
        din12 => p_in_12_valid_read_6_reg_1562_pp0_iter4_reg,
        din13 => p_in_13_valid_read_6_reg_1547_pp0_iter4_reg,
        din14 => p_in_14_valid_read_6_reg_1532_pp0_iter4_reg,
        din15 => p_in_15_valid_read_6_reg_1517_pp0_iter4_reg,
        din16 => trunc_ln302_21_fu_1249_p1,
        dout => p_out_15_valid_writ_fu_1297_p18);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                control_bits_V_95_re_reg_2237 <= control_bits_V_95;
                control_bits_V_95_re_reg_2237_pp0_iter1_reg <= control_bits_V_95_re_reg_2237;
                p_in_0_sample_M_im_reg_1982 <= p_in_0_sample_M_imag_V_read;
                p_in_0_sample_M_im_reg_1982_pp0_iter1_reg <= p_in_0_sample_M_im_reg_1982;
                p_in_0_sample_M_re_reg_2222 <= p_in_0_sample_M_real_V_read;
                p_in_0_sample_M_re_reg_2222_pp0_iter1_reg <= p_in_0_sample_M_re_reg_2222;
                p_in_0_valid_read_15_reg_1742 <= (0=>p_in_0_valid_read, others=>'-');
                p_in_0_valid_read_15_reg_1742_pp0_iter1_reg <= p_in_0_valid_read_15_reg_1742;
                p_in_10_sample_M_i_reg_1832 <= p_in_10_sample_M_imag_V_read;
                p_in_10_sample_M_i_reg_1832_pp0_iter1_reg <= p_in_10_sample_M_i_reg_1832;
                p_in_10_sample_M_r_reg_2072 <= p_in_10_sample_M_real_V_read;
                p_in_10_sample_M_r_reg_2072_pp0_iter1_reg <= p_in_10_sample_M_r_reg_2072;
                p_in_10_valid_read_7_reg_1592 <= (0=>p_in_10_valid_read, others=>'-');
                p_in_10_valid_read_7_reg_1592_pp0_iter1_reg <= p_in_10_valid_read_7_reg_1592;
                p_in_11_sample_M_i_reg_1817 <= p_in_11_sample_M_imag_V_read;
                p_in_11_sample_M_i_reg_1817_pp0_iter1_reg <= p_in_11_sample_M_i_reg_1817;
                p_in_11_sample_M_r_reg_2057 <= p_in_11_sample_M_real_V_read;
                p_in_11_sample_M_r_reg_2057_pp0_iter1_reg <= p_in_11_sample_M_r_reg_2057;
                p_in_11_valid_read_6_reg_1577 <= (0=>p_in_11_valid_read, others=>'-');
                p_in_11_valid_read_6_reg_1577_pp0_iter1_reg <= p_in_11_valid_read_6_reg_1577;
                p_in_12_sample_M_i_reg_1802 <= p_in_12_sample_M_imag_V_read;
                p_in_12_sample_M_i_reg_1802_pp0_iter1_reg <= p_in_12_sample_M_i_reg_1802;
                p_in_12_sample_M_r_reg_2042 <= p_in_12_sample_M_real_V_read;
                p_in_12_sample_M_r_reg_2042_pp0_iter1_reg <= p_in_12_sample_M_r_reg_2042;
                p_in_12_valid_read_6_reg_1562 <= (0=>p_in_12_valid_read, others=>'-');
                p_in_12_valid_read_6_reg_1562_pp0_iter1_reg <= p_in_12_valid_read_6_reg_1562;
                p_in_13_sample_M_i_reg_1787 <= p_in_13_sample_M_imag_V_read;
                p_in_13_sample_M_i_reg_1787_pp0_iter1_reg <= p_in_13_sample_M_i_reg_1787;
                p_in_13_sample_M_r_reg_2027 <= p_in_13_sample_M_real_V_read;
                p_in_13_sample_M_r_reg_2027_pp0_iter1_reg <= p_in_13_sample_M_r_reg_2027;
                p_in_13_valid_read_6_reg_1547 <= (0=>p_in_13_valid_read, others=>'-');
                p_in_13_valid_read_6_reg_1547_pp0_iter1_reg <= p_in_13_valid_read_6_reg_1547;
                p_in_14_sample_M_i_reg_1772 <= p_in_14_sample_M_imag_V_read;
                p_in_14_sample_M_i_reg_1772_pp0_iter1_reg <= p_in_14_sample_M_i_reg_1772;
                p_in_14_sample_M_r_reg_2012 <= p_in_14_sample_M_real_V_read;
                p_in_14_sample_M_r_reg_2012_pp0_iter1_reg <= p_in_14_sample_M_r_reg_2012;
                p_in_14_valid_read_6_reg_1532 <= (0=>p_in_14_valid_read, others=>'-');
                p_in_14_valid_read_6_reg_1532_pp0_iter1_reg <= p_in_14_valid_read_6_reg_1532;
                p_in_15_sample_M_i_reg_1757 <= p_in_15_sample_M_imag_V_read;
                p_in_15_sample_M_i_reg_1757_pp0_iter1_reg <= p_in_15_sample_M_i_reg_1757;
                p_in_15_sample_M_r_reg_1997 <= p_in_15_sample_M_real_V_read;
                p_in_15_sample_M_r_reg_1997_pp0_iter1_reg <= p_in_15_sample_M_r_reg_1997;
                p_in_15_valid_read_6_reg_1517 <= (0=>p_in_15_valid_read, others=>'-');
                p_in_15_valid_read_6_reg_1517_pp0_iter1_reg <= p_in_15_valid_read_6_reg_1517;
                p_in_1_sample_M_im_reg_1967 <= p_in_1_sample_M_imag_V_read;
                p_in_1_sample_M_im_reg_1967_pp0_iter1_reg <= p_in_1_sample_M_im_reg_1967;
                p_in_1_sample_M_re_reg_2207 <= p_in_1_sample_M_real_V_read;
                p_in_1_sample_M_re_reg_2207_pp0_iter1_reg <= p_in_1_sample_M_re_reg_2207;
                p_in_1_valid_read_6_reg_1727 <= (0=>p_in_1_valid_read, others=>'-');
                p_in_1_valid_read_6_reg_1727_pp0_iter1_reg <= p_in_1_valid_read_6_reg_1727;
                p_in_2_sample_M_im_reg_1952 <= p_in_2_sample_M_imag_V_read;
                p_in_2_sample_M_im_reg_1952_pp0_iter1_reg <= p_in_2_sample_M_im_reg_1952;
                p_in_2_sample_M_re_reg_2192 <= p_in_2_sample_M_real_V_read;
                p_in_2_sample_M_re_reg_2192_pp0_iter1_reg <= p_in_2_sample_M_re_reg_2192;
                p_in_2_valid_read_6_reg_1712 <= (0=>p_in_2_valid_read, others=>'-');
                p_in_2_valid_read_6_reg_1712_pp0_iter1_reg <= p_in_2_valid_read_6_reg_1712;
                p_in_3_sample_M_im_reg_1937 <= p_in_3_sample_M_imag_V_read;
                p_in_3_sample_M_im_reg_1937_pp0_iter1_reg <= p_in_3_sample_M_im_reg_1937;
                p_in_3_sample_M_re_reg_2177 <= p_in_3_sample_M_real_V_read;
                p_in_3_sample_M_re_reg_2177_pp0_iter1_reg <= p_in_3_sample_M_re_reg_2177;
                p_in_3_valid_read_6_reg_1697 <= (0=>p_in_3_valid_read, others=>'-');
                p_in_3_valid_read_6_reg_1697_pp0_iter1_reg <= p_in_3_valid_read_6_reg_1697;
                p_in_4_sample_M_im_reg_1922 <= p_in_4_sample_M_imag_V_read;
                p_in_4_sample_M_im_reg_1922_pp0_iter1_reg <= p_in_4_sample_M_im_reg_1922;
                p_in_4_sample_M_re_reg_2162 <= p_in_4_sample_M_real_V_read;
                p_in_4_sample_M_re_reg_2162_pp0_iter1_reg <= p_in_4_sample_M_re_reg_2162;
                p_in_4_valid_read_6_reg_1682 <= (0=>p_in_4_valid_read, others=>'-');
                p_in_4_valid_read_6_reg_1682_pp0_iter1_reg <= p_in_4_valid_read_6_reg_1682;
                p_in_5_sample_M_im_reg_1907 <= p_in_5_sample_M_imag_V_read;
                p_in_5_sample_M_im_reg_1907_pp0_iter1_reg <= p_in_5_sample_M_im_reg_1907;
                p_in_5_sample_M_re_reg_2147 <= p_in_5_sample_M_real_V_read;
                p_in_5_sample_M_re_reg_2147_pp0_iter1_reg <= p_in_5_sample_M_re_reg_2147;
                p_in_5_valid_read_6_reg_1667 <= (0=>p_in_5_valid_read, others=>'-');
                p_in_5_valid_read_6_reg_1667_pp0_iter1_reg <= p_in_5_valid_read_6_reg_1667;
                p_in_6_sample_M_im_reg_1892 <= p_in_6_sample_M_imag_V_read;
                p_in_6_sample_M_im_reg_1892_pp0_iter1_reg <= p_in_6_sample_M_im_reg_1892;
                p_in_6_sample_M_re_reg_2132 <= p_in_6_sample_M_real_V_read;
                p_in_6_sample_M_re_reg_2132_pp0_iter1_reg <= p_in_6_sample_M_re_reg_2132;
                p_in_6_valid_read_7_reg_1652 <= (0=>p_in_6_valid_read, others=>'-');
                p_in_6_valid_read_7_reg_1652_pp0_iter1_reg <= p_in_6_valid_read_7_reg_1652;
                p_in_7_sample_M_im_reg_1877 <= p_in_7_sample_M_imag_V_read;
                p_in_7_sample_M_im_reg_1877_pp0_iter1_reg <= p_in_7_sample_M_im_reg_1877;
                p_in_7_sample_M_re_reg_2117 <= p_in_7_sample_M_real_V_read;
                p_in_7_sample_M_re_reg_2117_pp0_iter1_reg <= p_in_7_sample_M_re_reg_2117;
                p_in_7_valid_read_7_reg_1637 <= (0=>p_in_7_valid_read, others=>'-');
                p_in_7_valid_read_7_reg_1637_pp0_iter1_reg <= p_in_7_valid_read_7_reg_1637;
                p_in_8_sample_M_im_reg_1862 <= p_in_8_sample_M_imag_V_read;
                p_in_8_sample_M_im_reg_1862_pp0_iter1_reg <= p_in_8_sample_M_im_reg_1862;
                p_in_8_sample_M_re_reg_2102 <= p_in_8_sample_M_real_V_read;
                p_in_8_sample_M_re_reg_2102_pp0_iter1_reg <= p_in_8_sample_M_re_reg_2102;
                p_in_8_valid_read_7_reg_1622 <= (0=>p_in_8_valid_read, others=>'-');
                p_in_8_valid_read_7_reg_1622_pp0_iter1_reg <= p_in_8_valid_read_7_reg_1622;
                p_in_9_sample_M_im_reg_1847 <= p_in_9_sample_M_imag_V_read;
                p_in_9_sample_M_im_reg_1847_pp0_iter1_reg <= p_in_9_sample_M_im_reg_1847;
                p_in_9_sample_M_re_reg_2087 <= p_in_9_sample_M_real_V_read;
                p_in_9_sample_M_re_reg_2087_pp0_iter1_reg <= p_in_9_sample_M_re_reg_2087;
                p_in_9_valid_read_7_reg_1607 <= (0=>p_in_9_valid_read, others=>'-');
                p_in_9_valid_read_7_reg_1607_pp0_iter1_reg <= p_in_9_valid_read_7_reg_1607;
                trunc_ln302_13_reg_2252 <= trunc_ln302_13_fu_479_p1;
                trunc_ln302_14_reg_2259 <= trunc_ln302_14_fu_497_p1;
                trunc_ln302_reg_2244 <= trunc_ln302_fu_462_p1;
                trunc_ln302_reg_2244_pp0_iter1_reg <= trunc_ln302_reg_2244;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                control_bits_V_95_re_reg_2237_pp0_iter2_reg <= control_bits_V_95_re_reg_2237_pp0_iter1_reg;
                control_bits_V_95_re_reg_2237_pp0_iter3_reg <= control_bits_V_95_re_reg_2237_pp0_iter2_reg;
                control_bits_V_95_re_reg_2237_pp0_iter4_reg <= control_bits_V_95_re_reg_2237_pp0_iter3_reg;
                p_in_0_sample_M_im_reg_1982_pp0_iter2_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter1_reg;
                p_in_0_sample_M_im_reg_1982_pp0_iter3_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter2_reg;
                p_in_0_sample_M_im_reg_1982_pp0_iter4_reg <= p_in_0_sample_M_im_reg_1982_pp0_iter3_reg;
                p_in_0_sample_M_re_reg_2222_pp0_iter2_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter1_reg;
                p_in_0_sample_M_re_reg_2222_pp0_iter3_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter2_reg;
                p_in_0_sample_M_re_reg_2222_pp0_iter4_reg <= p_in_0_sample_M_re_reg_2222_pp0_iter3_reg;
                p_in_0_valid_read_15_reg_1742_pp0_iter2_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter1_reg;
                p_in_0_valid_read_15_reg_1742_pp0_iter3_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter2_reg;
                p_in_0_valid_read_15_reg_1742_pp0_iter4_reg <= p_in_0_valid_read_15_reg_1742_pp0_iter3_reg;
                p_in_10_sample_M_i_reg_1832_pp0_iter2_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter1_reg;
                p_in_10_sample_M_i_reg_1832_pp0_iter3_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter2_reg;
                p_in_10_sample_M_i_reg_1832_pp0_iter4_reg <= p_in_10_sample_M_i_reg_1832_pp0_iter3_reg;
                p_in_10_sample_M_r_reg_2072_pp0_iter2_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter1_reg;
                p_in_10_sample_M_r_reg_2072_pp0_iter3_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter2_reg;
                p_in_10_sample_M_r_reg_2072_pp0_iter4_reg <= p_in_10_sample_M_r_reg_2072_pp0_iter3_reg;
                p_in_10_valid_read_7_reg_1592_pp0_iter2_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter1_reg;
                p_in_10_valid_read_7_reg_1592_pp0_iter3_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter2_reg;
                p_in_10_valid_read_7_reg_1592_pp0_iter4_reg <= p_in_10_valid_read_7_reg_1592_pp0_iter3_reg;
                p_in_11_sample_M_i_reg_1817_pp0_iter2_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter1_reg;
                p_in_11_sample_M_i_reg_1817_pp0_iter3_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter2_reg;
                p_in_11_sample_M_i_reg_1817_pp0_iter4_reg <= p_in_11_sample_M_i_reg_1817_pp0_iter3_reg;
                p_in_11_sample_M_r_reg_2057_pp0_iter2_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter1_reg;
                p_in_11_sample_M_r_reg_2057_pp0_iter3_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter2_reg;
                p_in_11_sample_M_r_reg_2057_pp0_iter4_reg <= p_in_11_sample_M_r_reg_2057_pp0_iter3_reg;
                p_in_11_valid_read_6_reg_1577_pp0_iter2_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter1_reg;
                p_in_11_valid_read_6_reg_1577_pp0_iter3_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter2_reg;
                p_in_11_valid_read_6_reg_1577_pp0_iter4_reg <= p_in_11_valid_read_6_reg_1577_pp0_iter3_reg;
                p_in_12_sample_M_i_reg_1802_pp0_iter2_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter1_reg;
                p_in_12_sample_M_i_reg_1802_pp0_iter3_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter2_reg;
                p_in_12_sample_M_i_reg_1802_pp0_iter4_reg <= p_in_12_sample_M_i_reg_1802_pp0_iter3_reg;
                p_in_12_sample_M_r_reg_2042_pp0_iter2_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter1_reg;
                p_in_12_sample_M_r_reg_2042_pp0_iter3_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter2_reg;
                p_in_12_sample_M_r_reg_2042_pp0_iter4_reg <= p_in_12_sample_M_r_reg_2042_pp0_iter3_reg;
                p_in_12_valid_read_6_reg_1562_pp0_iter2_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter1_reg;
                p_in_12_valid_read_6_reg_1562_pp0_iter3_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter2_reg;
                p_in_12_valid_read_6_reg_1562_pp0_iter4_reg <= p_in_12_valid_read_6_reg_1562_pp0_iter3_reg;
                p_in_13_sample_M_i_reg_1787_pp0_iter2_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter1_reg;
                p_in_13_sample_M_i_reg_1787_pp0_iter3_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter2_reg;
                p_in_13_sample_M_i_reg_1787_pp0_iter4_reg <= p_in_13_sample_M_i_reg_1787_pp0_iter3_reg;
                p_in_13_sample_M_r_reg_2027_pp0_iter2_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter1_reg;
                p_in_13_sample_M_r_reg_2027_pp0_iter3_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter2_reg;
                p_in_13_sample_M_r_reg_2027_pp0_iter4_reg <= p_in_13_sample_M_r_reg_2027_pp0_iter3_reg;
                p_in_13_valid_read_6_reg_1547_pp0_iter2_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter1_reg;
                p_in_13_valid_read_6_reg_1547_pp0_iter3_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter2_reg;
                p_in_13_valid_read_6_reg_1547_pp0_iter4_reg <= p_in_13_valid_read_6_reg_1547_pp0_iter3_reg;
                p_in_14_sample_M_i_reg_1772_pp0_iter2_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter1_reg;
                p_in_14_sample_M_i_reg_1772_pp0_iter3_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter2_reg;
                p_in_14_sample_M_i_reg_1772_pp0_iter4_reg <= p_in_14_sample_M_i_reg_1772_pp0_iter3_reg;
                p_in_14_sample_M_r_reg_2012_pp0_iter2_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter1_reg;
                p_in_14_sample_M_r_reg_2012_pp0_iter3_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter2_reg;
                p_in_14_sample_M_r_reg_2012_pp0_iter4_reg <= p_in_14_sample_M_r_reg_2012_pp0_iter3_reg;
                p_in_14_valid_read_6_reg_1532_pp0_iter2_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter1_reg;
                p_in_14_valid_read_6_reg_1532_pp0_iter3_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter2_reg;
                p_in_14_valid_read_6_reg_1532_pp0_iter4_reg <= p_in_14_valid_read_6_reg_1532_pp0_iter3_reg;
                p_in_15_sample_M_i_reg_1757_pp0_iter2_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter1_reg;
                p_in_15_sample_M_i_reg_1757_pp0_iter3_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter2_reg;
                p_in_15_sample_M_i_reg_1757_pp0_iter4_reg <= p_in_15_sample_M_i_reg_1757_pp0_iter3_reg;
                p_in_15_sample_M_r_reg_1997_pp0_iter2_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter1_reg;
                p_in_15_sample_M_r_reg_1997_pp0_iter3_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter2_reg;
                p_in_15_sample_M_r_reg_1997_pp0_iter4_reg <= p_in_15_sample_M_r_reg_1997_pp0_iter3_reg;
                p_in_15_valid_read_6_reg_1517_pp0_iter2_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter1_reg;
                p_in_15_valid_read_6_reg_1517_pp0_iter3_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter2_reg;
                p_in_15_valid_read_6_reg_1517_pp0_iter4_reg <= p_in_15_valid_read_6_reg_1517_pp0_iter3_reg;
                p_in_1_sample_M_im_reg_1967_pp0_iter2_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter1_reg;
                p_in_1_sample_M_im_reg_1967_pp0_iter3_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter2_reg;
                p_in_1_sample_M_im_reg_1967_pp0_iter4_reg <= p_in_1_sample_M_im_reg_1967_pp0_iter3_reg;
                p_in_1_sample_M_re_reg_2207_pp0_iter2_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter1_reg;
                p_in_1_sample_M_re_reg_2207_pp0_iter3_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter2_reg;
                p_in_1_sample_M_re_reg_2207_pp0_iter4_reg <= p_in_1_sample_M_re_reg_2207_pp0_iter3_reg;
                p_in_1_valid_read_6_reg_1727_pp0_iter2_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter1_reg;
                p_in_1_valid_read_6_reg_1727_pp0_iter3_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter2_reg;
                p_in_1_valid_read_6_reg_1727_pp0_iter4_reg <= p_in_1_valid_read_6_reg_1727_pp0_iter3_reg;
                p_in_2_sample_M_im_reg_1952_pp0_iter2_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter1_reg;
                p_in_2_sample_M_im_reg_1952_pp0_iter3_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter2_reg;
                p_in_2_sample_M_im_reg_1952_pp0_iter4_reg <= p_in_2_sample_M_im_reg_1952_pp0_iter3_reg;
                p_in_2_sample_M_re_reg_2192_pp0_iter2_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter1_reg;
                p_in_2_sample_M_re_reg_2192_pp0_iter3_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter2_reg;
                p_in_2_sample_M_re_reg_2192_pp0_iter4_reg <= p_in_2_sample_M_re_reg_2192_pp0_iter3_reg;
                p_in_2_valid_read_6_reg_1712_pp0_iter2_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter1_reg;
                p_in_2_valid_read_6_reg_1712_pp0_iter3_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter2_reg;
                p_in_2_valid_read_6_reg_1712_pp0_iter4_reg <= p_in_2_valid_read_6_reg_1712_pp0_iter3_reg;
                p_in_3_sample_M_im_reg_1937_pp0_iter2_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter1_reg;
                p_in_3_sample_M_im_reg_1937_pp0_iter3_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter2_reg;
                p_in_3_sample_M_im_reg_1937_pp0_iter4_reg <= p_in_3_sample_M_im_reg_1937_pp0_iter3_reg;
                p_in_3_sample_M_re_reg_2177_pp0_iter2_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter1_reg;
                p_in_3_sample_M_re_reg_2177_pp0_iter3_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter2_reg;
                p_in_3_sample_M_re_reg_2177_pp0_iter4_reg <= p_in_3_sample_M_re_reg_2177_pp0_iter3_reg;
                p_in_3_valid_read_6_reg_1697_pp0_iter2_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter1_reg;
                p_in_3_valid_read_6_reg_1697_pp0_iter3_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter2_reg;
                p_in_3_valid_read_6_reg_1697_pp0_iter4_reg <= p_in_3_valid_read_6_reg_1697_pp0_iter3_reg;
                p_in_4_sample_M_im_reg_1922_pp0_iter2_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter1_reg;
                p_in_4_sample_M_im_reg_1922_pp0_iter3_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter2_reg;
                p_in_4_sample_M_im_reg_1922_pp0_iter4_reg <= p_in_4_sample_M_im_reg_1922_pp0_iter3_reg;
                p_in_4_sample_M_re_reg_2162_pp0_iter2_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter1_reg;
                p_in_4_sample_M_re_reg_2162_pp0_iter3_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter2_reg;
                p_in_4_sample_M_re_reg_2162_pp0_iter4_reg <= p_in_4_sample_M_re_reg_2162_pp0_iter3_reg;
                p_in_4_valid_read_6_reg_1682_pp0_iter2_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter1_reg;
                p_in_4_valid_read_6_reg_1682_pp0_iter3_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter2_reg;
                p_in_4_valid_read_6_reg_1682_pp0_iter4_reg <= p_in_4_valid_read_6_reg_1682_pp0_iter3_reg;
                p_in_5_sample_M_im_reg_1907_pp0_iter2_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter1_reg;
                p_in_5_sample_M_im_reg_1907_pp0_iter3_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter2_reg;
                p_in_5_sample_M_im_reg_1907_pp0_iter4_reg <= p_in_5_sample_M_im_reg_1907_pp0_iter3_reg;
                p_in_5_sample_M_re_reg_2147_pp0_iter2_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter1_reg;
                p_in_5_sample_M_re_reg_2147_pp0_iter3_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter2_reg;
                p_in_5_sample_M_re_reg_2147_pp0_iter4_reg <= p_in_5_sample_M_re_reg_2147_pp0_iter3_reg;
                p_in_5_valid_read_6_reg_1667_pp0_iter2_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter1_reg;
                p_in_5_valid_read_6_reg_1667_pp0_iter3_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter2_reg;
                p_in_5_valid_read_6_reg_1667_pp0_iter4_reg <= p_in_5_valid_read_6_reg_1667_pp0_iter3_reg;
                p_in_6_sample_M_im_reg_1892_pp0_iter2_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter1_reg;
                p_in_6_sample_M_im_reg_1892_pp0_iter3_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter2_reg;
                p_in_6_sample_M_im_reg_1892_pp0_iter4_reg <= p_in_6_sample_M_im_reg_1892_pp0_iter3_reg;
                p_in_6_sample_M_re_reg_2132_pp0_iter2_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter1_reg;
                p_in_6_sample_M_re_reg_2132_pp0_iter3_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter2_reg;
                p_in_6_sample_M_re_reg_2132_pp0_iter4_reg <= p_in_6_sample_M_re_reg_2132_pp0_iter3_reg;
                p_in_6_valid_read_7_reg_1652_pp0_iter2_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter1_reg;
                p_in_6_valid_read_7_reg_1652_pp0_iter3_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter2_reg;
                p_in_6_valid_read_7_reg_1652_pp0_iter4_reg <= p_in_6_valid_read_7_reg_1652_pp0_iter3_reg;
                p_in_7_sample_M_im_reg_1877_pp0_iter2_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter1_reg;
                p_in_7_sample_M_im_reg_1877_pp0_iter3_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter2_reg;
                p_in_7_sample_M_im_reg_1877_pp0_iter4_reg <= p_in_7_sample_M_im_reg_1877_pp0_iter3_reg;
                p_in_7_sample_M_re_reg_2117_pp0_iter2_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter1_reg;
                p_in_7_sample_M_re_reg_2117_pp0_iter3_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter2_reg;
                p_in_7_sample_M_re_reg_2117_pp0_iter4_reg <= p_in_7_sample_M_re_reg_2117_pp0_iter3_reg;
                p_in_7_valid_read_7_reg_1637_pp0_iter2_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter1_reg;
                p_in_7_valid_read_7_reg_1637_pp0_iter3_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter2_reg;
                p_in_7_valid_read_7_reg_1637_pp0_iter4_reg <= p_in_7_valid_read_7_reg_1637_pp0_iter3_reg;
                p_in_8_sample_M_im_reg_1862_pp0_iter2_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter1_reg;
                p_in_8_sample_M_im_reg_1862_pp0_iter3_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter2_reg;
                p_in_8_sample_M_im_reg_1862_pp0_iter4_reg <= p_in_8_sample_M_im_reg_1862_pp0_iter3_reg;
                p_in_8_sample_M_re_reg_2102_pp0_iter2_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter1_reg;
                p_in_8_sample_M_re_reg_2102_pp0_iter3_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter2_reg;
                p_in_8_sample_M_re_reg_2102_pp0_iter4_reg <= p_in_8_sample_M_re_reg_2102_pp0_iter3_reg;
                p_in_8_valid_read_7_reg_1622_pp0_iter2_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter1_reg;
                p_in_8_valid_read_7_reg_1622_pp0_iter3_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter2_reg;
                p_in_8_valid_read_7_reg_1622_pp0_iter4_reg <= p_in_8_valid_read_7_reg_1622_pp0_iter3_reg;
                p_in_9_sample_M_im_reg_1847_pp0_iter2_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter1_reg;
                p_in_9_sample_M_im_reg_1847_pp0_iter3_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter2_reg;
                p_in_9_sample_M_im_reg_1847_pp0_iter4_reg <= p_in_9_sample_M_im_reg_1847_pp0_iter3_reg;
                p_in_9_sample_M_re_reg_2087_pp0_iter2_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter1_reg;
                p_in_9_sample_M_re_reg_2087_pp0_iter3_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter2_reg;
                p_in_9_sample_M_re_reg_2087_pp0_iter4_reg <= p_in_9_sample_M_re_reg_2087_pp0_iter3_reg;
                p_in_9_valid_read_7_reg_1607_pp0_iter2_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter1_reg;
                p_in_9_valid_read_7_reg_1607_pp0_iter3_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter2_reg;
                p_in_9_valid_read_7_reg_1607_pp0_iter4_reg <= p_in_9_valid_read_7_reg_1607_pp0_iter3_reg;
                trunc_ln302_13_reg_2252_pp0_iter2_reg <= trunc_ln302_13_reg_2252;
                trunc_ln302_13_reg_2252_pp0_iter3_reg <= trunc_ln302_13_reg_2252_pp0_iter2_reg;
                trunc_ln302_13_reg_2252_pp0_iter4_reg <= trunc_ln302_13_reg_2252_pp0_iter3_reg;
                trunc_ln302_14_reg_2259_pp0_iter2_reg <= trunc_ln302_14_reg_2259;
                trunc_ln302_14_reg_2259_pp0_iter3_reg <= trunc_ln302_14_reg_2259_pp0_iter2_reg;
                trunc_ln302_14_reg_2259_pp0_iter4_reg <= trunc_ln302_14_reg_2259_pp0_iter3_reg;
                trunc_ln302_15_reg_2267 <= trunc_ln302_15_fu_514_p1;
                trunc_ln302_15_reg_2267_pp0_iter3_reg <= trunc_ln302_15_reg_2267;
                trunc_ln302_15_reg_2267_pp0_iter4_reg <= trunc_ln302_15_reg_2267_pp0_iter3_reg;
                trunc_ln302_16_reg_2274 <= trunc_ln302_16_fu_532_p1;
                trunc_ln302_16_reg_2274_pp0_iter3_reg <= trunc_ln302_16_reg_2274;
                trunc_ln302_16_reg_2274_pp0_iter4_reg <= trunc_ln302_16_reg_2274_pp0_iter3_reg;
                trunc_ln302_17_reg_2282 <= trunc_ln302_17_fu_549_p1;
                trunc_ln302_17_reg_2282_pp0_iter4_reg <= trunc_ln302_17_reg_2282;
                trunc_ln302_18_reg_2289 <= trunc_ln302_18_fu_567_p1;
                trunc_ln302_18_reg_2289_pp0_iter4_reg <= trunc_ln302_18_reg_2289;
                trunc_ln302_19_reg_2297 <= trunc_ln302_19_fu_584_p1;
                trunc_ln302_20_reg_2304 <= trunc_ln302_20_fu_602_p1;
                trunc_ln302_reg_2244_pp0_iter2_reg <= trunc_ln302_reg_2244_pp0_iter1_reg;
                trunc_ln302_reg_2244_pp0_iter3_reg <= trunc_ln302_reg_2244_pp0_iter2_reg;
                trunc_ln302_reg_2244_pp0_iter4_reg <= trunc_ln302_reg_2244_pp0_iter3_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to4_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to4 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to4)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to4 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= p_out_5_sample_M_r_fu_606_p18;
    ap_return_1 <= p_out_5_sample_M_i_fu_627_p18;
    ap_return_10 <= p_out_8_sample_M_i_fu_816_p18;
    ap_return_11 <= p_out_8_valid_write_fu_837_p18;
    ap_return_12 <= p_out_9_sample_M_r_fu_858_p18;
    ap_return_13 <= p_out_9_sample_M_i_fu_879_p18;
    ap_return_14 <= p_out_9_valid_write_fu_900_p18;
    ap_return_15 <= p_out_10_sample_M_s_fu_921_p18;
    ap_return_16 <= p_out_10_sample_M_7_fu_942_p18;
    ap_return_17 <= p_out_10_valid_writ_fu_963_p18;
    ap_return_18 <= p_out_11_sample_M_s_fu_984_p18;
    ap_return_19 <= p_out_11_sample_M_3_fu_1005_p18;
    ap_return_2 <= p_out_5_valid_write_fu_648_p18;
    ap_return_20 <= p_out_11_valid_writ_fu_1026_p18;
    ap_return_21 <= p_out_12_sample_M_s_fu_1047_p18;
    ap_return_22 <= p_out_12_sample_M_3_fu_1068_p18;
    ap_return_23 <= p_out_12_valid_writ_fu_1089_p18;
    ap_return_24 <= p_out_13_sample_M_s_fu_1110_p18;
    ap_return_25 <= p_out_13_sample_M_3_fu_1131_p18;
    ap_return_26 <= p_out_13_valid_writ_fu_1152_p18;
    ap_return_27 <= p_out_14_sample_M_s_fu_1186_p18;
    ap_return_28 <= p_out_14_sample_M_3_fu_1207_p18;
    ap_return_29 <= p_out_14_valid_writ_fu_1228_p18;
    ap_return_3 <= p_out_6_sample_M_r_fu_669_p18;
    ap_return_30 <= p_out_15_sample_M_s_fu_1253_p18;
    ap_return_31 <= p_out_15_sample_M_3_fu_1275_p18;
    ap_return_32 <= p_out_15_valid_writ_fu_1297_p18;
    ap_return_4 <= p_out_6_sample_M_i_fu_690_p18;
    ap_return_5 <= p_out_6_valid_write_fu_711_p18;
    ap_return_6 <= p_out_7_sample_M_r_fu_732_p18;
    ap_return_7 <= p_out_7_sample_M_i_fu_753_p18;
    ap_return_8 <= p_out_7_valid_write_fu_774_p18;
    ap_return_9 <= p_out_8_sample_M_r_fu_795_p18;

    control_delayline_Ar_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_11_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_11_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_11_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_13_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_13_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            control_delayline_Ar_13_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            control_delayline_Ar_19_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_19_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            control_delayline_Ar_19_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_29_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_29_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_29_we0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_29_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_31_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_31_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_56_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            control_delayline_Ar_56_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_56_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            control_delayline_Ar_56_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_61_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            control_delayline_Ar_61_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_61_we0_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            control_delayline_Ar_61_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_68_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            control_delayline_Ar_68_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_68_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_68_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            control_delayline_Ar_68_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_68_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_7_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            control_delayline_Ar_7_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_84_ce0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            control_delayline_Ar_84_ce0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_84_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    control_delayline_Ar_84_we0_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            control_delayline_Ar_84_we0 <= ap_const_logic_1;
        else 
            control_delayline_Ar_84_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln302_13_fu_479_p1 <= control_delayline_Ar_31_q0(4 - 1 downto 0);
    trunc_ln302_14_fu_497_p1 <= control_delayline_Ar_7_q0(4 - 1 downto 0);
    trunc_ln302_15_fu_514_p1 <= control_delayline_Ar_11_q0(4 - 1 downto 0);
    trunc_ln302_16_fu_532_p1 <= control_delayline_Ar_13_q0(4 - 1 downto 0);
    trunc_ln302_17_fu_549_p1 <= control_delayline_Ar_56_q0(4 - 1 downto 0);
    trunc_ln302_18_fu_567_p1 <= control_delayline_Ar_68_q0(4 - 1 downto 0);
    trunc_ln302_19_fu_584_p1 <= control_delayline_Ar_19_q0(4 - 1 downto 0);
    trunc_ln302_20_fu_602_p1 <= control_delayline_Ar_61_q0(4 - 1 downto 0);
    trunc_ln302_21_fu_1249_p1 <= control_delayline_Ar_84_q0(4 - 1 downto 0);
    trunc_ln302_fu_462_p1 <= control_delayline_Ar_29_q0(4 - 1 downto 0);
    zext_ln66_13_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_reg_2244),32));
    zext_ln66_14_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_13_fu_479_p1),32));
    zext_ln66_15_fu_501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_14_reg_2259),32));
    zext_ln66_16_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_15_fu_514_p1),32));
    zext_ln66_17_fu_536_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_16_reg_2274),32));
    zext_ln66_18_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_17_fu_549_p1),32));
    zext_ln66_19_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_18_reg_2289),32));
    zext_ln66_20_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_19_fu_584_p1),32));
    zext_ln66_21_fu_1173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln302_20_reg_2304),32));
    zext_ln66_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(control_bits_V_95),32));
end behav;
