
---------- Begin Simulation Statistics ----------
final_tick                               111544739831                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262226                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673616                       # Number of bytes of host memory used
host_op_rate                                   262740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   381.35                       # Real time elapsed on the host
host_tick_rate                              292498715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111545                       # Number of seconds simulated
sim_ticks                                111544739831                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.672335                       # CPI: cycles per instruction
system.cpu.discardedOps                        189353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34641186                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597966                       # IPC: instructions per cycle
system.cpu.numCycles                        167233493                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132592307                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       273177                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        555328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       498816                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1000349                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38974                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485850                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735553                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81002                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103773                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101793                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905883                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             671                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              383                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51518416                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51518416                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51518927                       # number of overall hits
system.cpu.dcache.overall_hits::total        51518927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       550792                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         550792                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       558700                       # number of overall misses
system.cpu.dcache.overall_misses::total        558700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32322463155                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32322463155                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32322463155                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32322463155                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52069208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52069208                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010578                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010578                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010728                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58683.610428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58683.610428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57852.985779                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57852.985779                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       160256                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.095655                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       408190                       # number of writebacks
system.cpu.dcache.writebacks::total            408190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57837                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57837                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492955                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       500860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       500860                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29990937975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29990937975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30693868597                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30693868597                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009467                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60839.098853                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60839.098853                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61282.331584                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61282.331584                       # average overall mshr miss latency
system.cpu.dcache.replacements                 498812                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40859691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40859691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       260438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        260438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12243704793                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12243704793                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47011.975184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47011.975184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260393                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11894191457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11894191457                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45677.846398                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45677.846398                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10658725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10658725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       290354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       290354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20078758362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20078758362                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69152.683834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69152.683834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        57792                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        57792                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232562                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18096746518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18096746518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77814.718303                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77814.718303                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    702930622                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    702930622                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88922.279823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88922.279823                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2017.717752                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52019863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            500860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.861085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2017.717752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985214                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208811672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208811672                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685785                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474981                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024773                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277880                       # number of overall hits
system.cpu.icache.overall_hits::total        10277880                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          675                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          675                       # number of overall misses
system.cpu.icache.overall_misses::total           675                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59621796                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59621796                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59621796                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59621796                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278555                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88328.586667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88328.586667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88328.586667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88328.586667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58721346                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58721346                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58721346                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58721346                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86994.586667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86994.586667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86994.586667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86994.586667                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277880                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          675                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59621796                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59621796                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88328.586667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88328.586667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58721346                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58721346                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86994.586667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86994.586667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           546.563165                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278555                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15227.488889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   546.563165                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.266877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.266877                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          673                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          566                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.328613                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41114895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41114895                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111544739831                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               219349                       # number of demand (read+write) hits
system.l2.demand_hits::total                   219365                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data              219349                       # number of overall hits
system.l2.overall_hits::total                  219365                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             281511                       # number of demand (read+write) misses
system.l2.demand_misses::total                 282170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            281511                       # number of overall misses
system.l2.overall_misses::total                282170                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57123214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26616717708                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26673840922                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57123214                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26616717708                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26673840922                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           500860                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          500860                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.976296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.562055                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.562613                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.976296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.562055                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.562613                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86681.660091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94549.476603                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94531.101542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86681.660091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94549.476603                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94531.101542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              194203                       # number of writebacks
system.l2.writebacks::total                    194203                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        281506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            282165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       281506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           282165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48136730                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22779196439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22827333169                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48136730                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22779196439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22827333169                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.562045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.562603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.562045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.562603                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73045.113809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80919.044138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80900.654472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73045.113809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80919.044138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80900.654472                       # average overall mshr miss latency
system.l2.replacements                         302153                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       408190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           408190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       408190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       408190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9984                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             59190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59190                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          173372                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173372                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  16800907589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16800907589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232562                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.745487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96906.695366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96906.695366                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       173372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14435931715                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14435931715                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.745487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.745487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83265.646788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83265.646788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57123214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57123214                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.976296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86681.660091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86681.660091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48136730                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48136730                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.976296                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73045.113809                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73045.113809                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        160159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            160159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9815810119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9815810119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       268298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        268298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.403056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.403056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90770.305986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90770.305986                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8343264724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8343264724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.403037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.403037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77156.719663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77156.719663                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8058.065153                       # Cycle average of tags in use
system.l2.tags.total_refs                      990297                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    310345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.190955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     417.576307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.127383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7624.361464                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.050974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.930708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983651                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2310917                       # Number of tag accesses
system.l2.tags.data_accesses                  2310917                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    194200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    280936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003629593040                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11465                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              771665                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      282165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     194203                       # Number of write requests accepted
system.mem_ctrls.readBursts                    282165                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   194203                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    570                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                282165                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               194203                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  212319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.561099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.048046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.158802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11242     98.05%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          167      1.46%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           12      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           23      0.20%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.937113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.902172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.098660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6431     56.09%     56.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              113      0.99%     57.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4208     36.70%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              642      5.60%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.58%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11465                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   36480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18058560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12428992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    161.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111535151039                       # Total gap between requests
system.mem_ctrls.avgGap                     234136.53                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17979904                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12427776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 378108.372155426769                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 161190066.221330761909                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 111415168.647389054298                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       281506                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       194203                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18520696                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10106876004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2643426626693                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28104.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35902.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13611667.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18016384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18058560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12428992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12428992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       281506                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         282165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       194203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        194203                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       378108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    161517110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        161895218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       378108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       378108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    111426070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       111426070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    111426070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       378108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    161517110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       273321288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               281595                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              194184                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16966                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18545                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16349                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17843                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11601                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12479                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13207                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12665                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12343                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12348                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4845490450                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1407975000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10125396700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17207.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35957.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150570                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             100806                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       224403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.692731                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.122842                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.702304                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       170031     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29332     13.07%     88.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4430      1.97%     90.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2724      1.21%     92.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9457      4.21%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          651      0.29%     96.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          627      0.28%     96.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          505      0.23%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6646      2.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       224403                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18022080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12427776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              161.568175                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              111.415169                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       790705020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       420269685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1000613880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     502832160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8804718000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  31048785780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16686834240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   59254758765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.219660                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43056579167                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3724500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  64763660664                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       811532400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       431339700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1009974420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     510808320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8804718000.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30527708880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17125635840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   59221717560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.923445                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44202306697                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3724500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63617933134                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             108793                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       194203                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78960                       # Transaction distribution
system.membus.trans_dist::ReadExReq            173372                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        108793                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       837493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 837493                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30487552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30487552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            282165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  282165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              282165                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1554417602                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1534948637                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            268973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       602393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          198572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232562                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232562                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           675                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       268298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1500532                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1501884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58179200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58222528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          302153                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12428992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           803688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.048596                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.215120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 764649     95.14%     95.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39022      4.86%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             803688                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111544739831                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1211760911                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350675                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1002224190                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
