0.7
2020.2
Feb 21 2023
20:06:57
/home/tony/Desktop/riscv/rv32i/rv32i.sim/sim_1/impl/func/xsim/tb_top_func_impl.v,1729322069,verilog,,/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sim_1/new/tb_top.v,,PC;controller;fsm;glbl;regfile;rv32i_cpu;tdpram_4096x32;tdpram_4096x32_blk_mem_gen_generic_cstr;tdpram_4096x32_blk_mem_gen_prim_width;tdpram_4096x32_blk_mem_gen_prim_width__parameterized0;tdpram_4096x32_blk_mem_gen_prim_width__parameterized1;tdpram_4096x32_blk_mem_gen_prim_width__parameterized2;tdpram_4096x32_blk_mem_gen_prim_wrapper_init;tdpram_4096x32_blk_mem_gen_prim_wrapper_init__parameterized0;tdpram_4096x32_blk_mem_gen_prim_wrapper_init__parameterized1;tdpram_4096x32_blk_mem_gen_prim_wrapper_init__parameterized2;tdpram_4096x32_blk_mem_gen_top;tdpram_4096x32_blk_mem_gen_v8_4_5;tdpram_4096x32_blk_mem_gen_v8_4_5_synth;top,,,../../../../../rv32i.srcs/sources_1/new,,,,,
/home/tony/Desktop/riscv/rv32i/rv32i.srcs/sim_1/new/tb_top.v,1729321077,verilog,,,,tb_top,,,../../../../../rv32i.srcs/sources_1/new,,,,,
