

================================================================
== Vivado HLS Report for 'toThreshold_Threshold_1080_1920_0_0_s'
================================================================
* Date:           Fri Jun 26 18:10:52 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.77|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      41|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      41|     85|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_139_p2          |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_154_p2          |     +    |      0|  0|  11|          11|           1|
    |dst_data_stream_V_din  |  Select  |      0|  0|   2|           1|           2|
    |exitcond3_fu_134_p2    |   icmp   |      0|  0|  14|          12|          12|
    |exitcond_fu_149_p2     |   icmp   |      0|  0|  14|          12|          12|
    |tmp_37_fu_160_p2       |   icmp   |      0|  0|   8|           8|           8|
    |ap_sig_bdd_49          |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_83          |    or    |      0|  0|   1|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  62|          57|          38|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   1|          5|    1|          5|
    |p_3_reg_118  |  11|          2|   11|         22|
    |p_s_reg_107  |  11|          2|   11|         22|
    +-------------+----+-----------+-----+-----------+
    |Total        |  23|          9|   23|         49|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |exitcond_reg_194       |   1|   0|    1|          0|
    |i_V_reg_189            |  11|   0|   11|          0|
    |p_3_reg_118            |  11|   0|   11|          0|
    |p_s_reg_107            |  11|   0|   11|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  41|   0|   41|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | toThreshold_Threshold<1080, 1920, 0, 0> | return value |
|src_rows_V_read            |  in |   12|   ap_none  |             src_rows_V_read             |    scalar    |
|src_cols_V_read            |  in |   12|   ap_none  |             src_cols_V_read             |    scalar    |
|src_data_stream_V_dout     |  in |    8|   ap_fifo  |            src_data_stream_V            |    pointer   |
|src_data_stream_V_empty_n  |  in |    1|   ap_fifo  |            src_data_stream_V            |    pointer   |
|src_data_stream_V_read     | out |    1|   ap_fifo  |            src_data_stream_V            |    pointer   |
|dst_rows_V_read            |  in |   12|   ap_none  |             dst_rows_V_read             |    scalar    |
|dst_cols_V_read            |  in |   12|   ap_none  |             dst_cols_V_read             |    scalar    |
|dst_data_stream_V_din      | out |    8|   ap_fifo  |            dst_data_stream_V            |    pointer   |
|dst_data_stream_V_full_n   |  in |    1|   ap_fifo  |            dst_data_stream_V            |    pointer   |
|dst_data_stream_V_write    | out |    1|   ap_fifo  |            dst_data_stream_V            |    pointer   |
+---------------------------+-----+-----+------------+-----------------------------------------+--------------+

