

================================================================
== Vivado HLS Report for 'send_output'
================================================================
* Date:           Tue Jan 23 17:37:08 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.385|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10242|  10242|  10242|  10242|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10240|  10240|         2|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, [5 x i8]* @p_str312, i32 0, i32 0, [5 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_1, %1 ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.01ns)   --->   "%tmp = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.38ns)   --->   "%i_1 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 12 'add' 'i_1' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 14 'specregionbegin' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:105]   --->   Operation 15 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.69ns)   --->   "%empty_18 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:107]   --->   Operation 16 'read' 'empty_18' <Predicate = (!tmp)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty_18, 0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:107]   --->   Operation 17 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_18, 1" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:107]   --->   Operation 18 'extractvalue' 'tmp_User_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:108]   --->   Operation 19 'write' <Predicate = (!tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:109]   --->   Operation 20 'specregionend' 'empty_19' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:104]   --->   Operation 21 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/03_fw_sample_average_499frames/05_model_design_hls/srcs/myproject.cpp:110]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5  (specinterface    ) [ 00000]
StgValue_6  (specinterface    ) [ 00000]
StgValue_7  (specinterface    ) [ 00000]
StgValue_8  (br               ) [ 01110]
i           (phi              ) [ 00100]
tmp         (icmp             ) [ 00110]
empty       (speclooptripcount) [ 00000]
i_1         (add              ) [ 01110]
StgValue_13 (br               ) [ 00000]
tmp_1       (specregionbegin  ) [ 00000]
StgValue_15 (specpipeline     ) [ 00000]
empty_18    (read             ) [ 00000]
tmp_Data_V  (extractvalue     ) [ 00000]
tmp_User_V  (extractvalue     ) [ 00000]
StgValue_19 (write            ) [ 00000]
empty_19    (specregionend    ) [ 00000]
StgValue_21 (br               ) [ 01110]
StgValue_22 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str76"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str413"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="empty_18_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="132" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_18/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="StgValue_19_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="0" index="3" bw="128" slack="0"/>
<pin id="89" dir="0" index="4" bw="4" slack="0"/>
<pin id="90" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="1"/>
<pin id="96" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="14" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="14" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_Data_V_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="132" slack="0"/>
<pin id="119" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_User_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="132" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="tmp_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="70" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="72" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="98" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="98" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="76" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="84" pin=3"/></net>

<net id="125"><net_src comp="76" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="130"><net_src comp="105" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="111" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {3 }
	Port: StreamOut_V_User_V | {3 }
 - Input state : 
	Port: send_output : StreamIn_V_Data_V | {3 }
	Port: send_output : StreamIn_V_User_V | {3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_13 : 2
	State 3
		StgValue_19 : 1
		empty_19 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        i_1_fu_111       |    0    |    21   |
|----------|-------------------------|---------|---------|
|   icmp   |        tmp_fu_105       |    0    |    13   |
|----------|-------------------------|---------|---------|
|   read   |   empty_18_read_fu_76   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | StgValue_19_write_fu_84 |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|    tmp_Data_V_fu_117    |    0    |    0    |
|          |    tmp_User_V_fu_122    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    34   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|i_1_reg_131|   14   |
|  i_reg_94 |   14   |
|tmp_reg_127|    1   |
+-----------+--------+
|   Total   |   29   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   29   |    -   |
+-----------+--------+--------+
|   Total   |   29   |   34   |
+-----------+--------+--------+
