
*** Running vivado
    with args -log peaceNTT.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source peaceNTT.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source peaceNTT.tcl -notrace
Command: synth_design -top peaceNTT -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-1540] The version limit for your license is '2021.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 55987 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.316 ; gain = 152.715 ; free physical = 145203 ; free virtual = 516543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'peaceNTT' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:2524]
INFO: [Synth 8-6157] synthesizing module 'mgc_rem' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:69]
	Parameter width_a bound to: 128 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter signd bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_rem' (1#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:69]
INFO: [Synth 8-6157] synthesizing module 'BLOCK_1R1W_RBW' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:468]
	Parameter addr_width bound to: 10 - type: integer 
	Parameter data_width bound to: 64 - type: integer 
	Parameter depth bound to: 1024 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:485]
INFO: [Synth 8-6155] done synthesizing module 'BLOCK_1R1W_RBW' (2#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:468]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_1_10_64_1024_1024_64_1_gen' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:692]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_1_10_64_1024_1024_64_1_gen' (3#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:692]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_4_10_64_1024_1024_64_1_gen' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:660]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_4_10_64_1024_1024_64_1_gen' (4#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:660]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_5_10_64_1024_1024_64_1_gen' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:639]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_5_10_64_1024_1024_64_1_gen' (5#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:639]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_10_64_1024_1024_64_1_gen' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:604]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_10_64_1024_1024_64_1_gen' (6#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:604]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_core' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:1789]
INFO: [Synth 8-6157] synthesizing module 'ccs_in_v1' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:21]
	Parameter rscid bound to: 2 - type: integer 
	Parameter width bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ccs_in_v1' (7#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:21]
INFO: [Synth 8-6157] synthesizing module 'mgc_io_sync_v2' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:55]
	Parameter valid bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_io_sync_v2' (8#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:55]
INFO: [Synth 8-6157] synthesizing module 'mgc_rem__parameterized0' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:69]
	Parameter width_a bound to: 65 - type: integer 
	Parameter width_b bound to: 65 - type: integer 
	Parameter signd bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_rem__parameterized0' (8#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:69]
INFO: [Synth 8-6157] synthesizing module 'mgc_mul_pipe' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:248]
	Parameter width_a bound to: 64 - type: integer 
	Parameter signd_a bound to: 0 - type: integer 
	Parameter width_b bound to: 64 - type: integer 
	Parameter signd_b bound to: 0 - type: integer 
	Parameter width_z bound to: 128 - type: integer 
	Parameter clock_edge bound to: 1 - type: integer 
	Parameter enable_active bound to: 1 - type: integer 
	Parameter a_rst_active bound to: 0 - type: integer 
	Parameter s_rst_active bound to: 1 - type: integer 
	Parameter stages bound to: 11 - type: integer 
	Parameter n_inreg bound to: 2 - type: integer 
	Parameter width_ab bound to: 128 - type: integer 
	Parameter n_inreg_min bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_mul_pipe' (9#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:248]
INFO: [Synth 8-6157] synthesizing module 'mgc_shift_l_v5' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:404]
	Parameter width_a bound to: 1 - type: integer 
	Parameter signd_a bound to: 1 - type: integer 
	Parameter width_s bound to: 4 - type: integer 
	Parameter width_z bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mgc_shift_l_v5' (10#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:404]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_core_wait_dp' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:1759]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_core_wait_dp' (11#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:1759]
INFO: [Synth 8-6157] synthesizing module 'peaceNTT_core_core_fsm' [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:714]
	Parameter main_C_0 bound to: 8'b00000000 
	Parameter COPY_LOOP_C_0 bound to: 8'b00000001 
	Parameter COPY_LOOP_C_1 bound to: 8'b00000010 
	Parameter COPY_LOOP_C_2 bound to: 8'b00000011 
	Parameter STAGE_LOOP_C_0 bound to: 8'b00000100 
	Parameter COMP_LOOP_C_0 bound to: 8'b00000101 
	Parameter COMP_LOOP_C_1 bound to: 8'b00000110 
	Parameter COMP_LOOP_C_2 bound to: 8'b00000111 
	Parameter COMP_LOOP_C_3 bound to: 8'b00001000 
	Parameter COMP_LOOP_C_4 bound to: 8'b00001001 
	Parameter COMP_LOOP_C_5 bound to: 8'b00001010 
	Parameter COMP_LOOP_C_6 bound to: 8'b00001011 
	Parameter COMP_LOOP_C_7 bound to: 8'b00001100 
	Parameter COMP_LOOP_C_8 bound to: 8'b00001101 
	Parameter COMP_LOOP_C_9 bound to: 8'b00001110 
	Parameter COMP_LOOP_C_10 bound to: 8'b00001111 
	Parameter COMP_LOOP_C_11 bound to: 8'b00010000 
	Parameter COMP_LOOP_C_12 bound to: 8'b00010001 
	Parameter COMP_LOOP_C_13 bound to: 8'b00010010 
	Parameter COMP_LOOP_C_14 bound to: 8'b00010011 
	Parameter COMP_LOOP_C_15 bound to: 8'b00010100 
	Parameter COMP_LOOP_C_16 bound to: 8'b00010101 
	Parameter COMP_LOOP_C_17 bound to: 8'b00010110 
	Parameter COMP_LOOP_C_18 bound to: 8'b00010111 
	Parameter COMP_LOOP_C_19 bound to: 8'b00011000 
	Parameter COMP_LOOP_C_20 bound to: 8'b00011001 
	Parameter COMP_LOOP_C_21 bound to: 8'b00011010 
	Parameter COMP_LOOP_C_22 bound to: 8'b00011011 
	Parameter COMP_LOOP_C_23 bound to: 8'b00011100 
	Parameter COMP_LOOP_C_24 bound to: 8'b00011101 
	Parameter COMP_LOOP_C_25 bound to: 8'b00011110 
	Parameter COMP_LOOP_C_26 bound to: 8'b00011111 
	Parameter COMP_LOOP_C_27 bound to: 8'b00100000 
	Parameter COMP_LOOP_C_28 bound to: 8'b00100001 
	Parameter COMP_LOOP_C_29 bound to: 8'b00100010 
	Parameter COMP_LOOP_C_30 bound to: 8'b00100011 
	Parameter COMP_LOOP_C_31 bound to: 8'b00100100 
	Parameter COMP_LOOP_C_32 bound to: 8'b00100101 
	Parameter COMP_LOOP_C_33 bound to: 8'b00100110 
	Parameter COMP_LOOP_C_34 bound to: 8'b00100111 
	Parameter COMP_LOOP_C_35 bound to: 8'b00101000 
	Parameter COMP_LOOP_C_36 bound to: 8'b00101001 
	Parameter COMP_LOOP_C_37 bound to: 8'b00101010 
	Parameter COMP_LOOP_C_38 bound to: 8'b00101011 
	Parameter COMP_LOOP_C_39 bound to: 8'b00101100 
	Parameter COMP_LOOP_C_40 bound to: 8'b00101101 
	Parameter COMP_LOOP_C_41 bound to: 8'b00101110 
	Parameter COMP_LOOP_C_42 bound to: 8'b00101111 
	Parameter COMP_LOOP_C_43 bound to: 8'b00110000 
	Parameter COMP_LOOP_C_44 bound to: 8'b00110001 
	Parameter COMP_LOOP_C_45 bound to: 8'b00110010 
	Parameter COMP_LOOP_C_46 bound to: 8'b00110011 
	Parameter COMP_LOOP_C_47 bound to: 8'b00110100 
	Parameter COMP_LOOP_C_48 bound to: 8'b00110101 
	Parameter COMP_LOOP_C_49 bound to: 8'b00110110 
	Parameter COMP_LOOP_C_50 bound to: 8'b00110111 
	Parameter COMP_LOOP_C_51 bound to: 8'b00111000 
	Parameter COMP_LOOP_C_52 bound to: 8'b00111001 
	Parameter COMP_LOOP_C_53 bound to: 8'b00111010 
	Parameter COMP_LOOP_C_54 bound to: 8'b00111011 
	Parameter COMP_LOOP_C_55 bound to: 8'b00111100 
	Parameter COMP_LOOP_C_56 bound to: 8'b00111101 
	Parameter COMP_LOOP_C_57 bound to: 8'b00111110 
	Parameter COMP_LOOP_C_58 bound to: 8'b00111111 
	Parameter COMP_LOOP_C_59 bound to: 8'b01000000 
	Parameter COMP_LOOP_C_60 bound to: 8'b01000001 
	Parameter COMP_LOOP_C_61 bound to: 8'b01000010 
	Parameter COMP_LOOP_C_62 bound to: 8'b01000011 
	Parameter COMP_LOOP_C_63 bound to: 8'b01000100 
	Parameter COMP_LOOP_C_64 bound to: 8'b01000101 
	Parameter COMP_LOOP_C_65 bound to: 8'b01000110 
	Parameter COMP_LOOP_C_66 bound to: 8'b01000111 
	Parameter COMP_LOOP_C_67 bound to: 8'b01001000 
	Parameter COMP_LOOP_C_68 bound to: 8'b01001001 
	Parameter COMP_LOOP_C_69 bound to: 8'b01001010 
	Parameter COMP_LOOP_C_70 bound to: 8'b01001011 
	Parameter COMP_LOOP_C_71 bound to: 8'b01001100 
	Parameter COMP_LOOP_C_72 bound to: 8'b01001101 
	Parameter COMP_LOOP_C_73 bound to: 8'b01001110 
	Parameter COMP_LOOP_C_74 bound to: 8'b01001111 
	Parameter COMP_LOOP_C_75 bound to: 8'b01010000 
	Parameter COMP_LOOP_C_76 bound to: 8'b01010001 
	Parameter COMP_LOOP_C_77 bound to: 8'b01010010 
	Parameter COMP_LOOP_C_78 bound to: 8'b01010011 
	Parameter COMP_LOOP_C_79 bound to: 8'b01010100 
	Parameter COMP_LOOP_C_80 bound to: 8'b01010101 
	Parameter COMP_LOOP_C_81 bound to: 8'b01010110 
	Parameter COMP_LOOP_C_82 bound to: 8'b01010111 
	Parameter COMP_LOOP_C_83 bound to: 8'b01011000 
	Parameter COMP_LOOP_C_84 bound to: 8'b01011001 
	Parameter COMP_LOOP_C_85 bound to: 8'b01011010 
	Parameter COMP_LOOP_C_86 bound to: 8'b01011011 
	Parameter COMP_LOOP_C_87 bound to: 8'b01011100 
	Parameter COMP_LOOP_C_88 bound to: 8'b01011101 
	Parameter COMP_LOOP_C_89 bound to: 8'b01011110 
	Parameter COMP_LOOP_C_90 bound to: 8'b01011111 
	Parameter COMP_LOOP_C_91 bound to: 8'b01100000 
	Parameter COMP_LOOP_C_92 bound to: 8'b01100001 
	Parameter COMP_LOOP_C_93 bound to: 8'b01100010 
	Parameter COMP_LOOP_C_94 bound to: 8'b01100011 
	Parameter COMP_LOOP_C_95 bound to: 8'b01100100 
	Parameter COMP_LOOP_C_96 bound to: 8'b01100101 
	Parameter COMP_LOOP_C_97 bound to: 8'b01100110 
	Parameter COMP_LOOP_C_98 bound to: 8'b01100111 
	Parameter COMP_LOOP_C_99 bound to: 8'b01101000 
	Parameter COMP_LOOP_C_100 bound to: 8'b01101001 
	Parameter COMP_LOOP_C_101 bound to: 8'b01101010 
	Parameter COMP_LOOP_C_102 bound to: 8'b01101011 
	Parameter COMP_LOOP_C_103 bound to: 8'b01101100 
	Parameter COMP_LOOP_C_104 bound to: 8'b01101101 
	Parameter COMP_LOOP_C_105 bound to: 8'b01101110 
	Parameter COMP_LOOP_C_106 bound to: 8'b01101111 
	Parameter COMP_LOOP_C_107 bound to: 8'b01110000 
	Parameter COMP_LOOP_C_108 bound to: 8'b01110001 
	Parameter COMP_LOOP_C_109 bound to: 8'b01110010 
	Parameter COMP_LOOP_C_110 bound to: 8'b01110011 
	Parameter COMP_LOOP_C_111 bound to: 8'b01110100 
	Parameter COMP_LOOP_C_112 bound to: 8'b01110101 
	Parameter COMP_LOOP_C_113 bound to: 8'b01110110 
	Parameter COMP_LOOP_C_114 bound to: 8'b01110111 
	Parameter COMP_LOOP_C_115 bound to: 8'b01111000 
	Parameter COMP_LOOP_C_116 bound to: 8'b01111001 
	Parameter COMP_LOOP_C_117 bound to: 8'b01111010 
	Parameter COMP_LOOP_C_118 bound to: 8'b01111011 
	Parameter COMP_LOOP_C_119 bound to: 8'b01111100 
	Parameter COMP_LOOP_C_120 bound to: 8'b01111101 
	Parameter COMP_LOOP_C_121 bound to: 8'b01111110 
	Parameter COMP_LOOP_C_122 bound to: 8'b01111111 
	Parameter COMP_LOOP_C_123 bound to: 8'b10000000 
	Parameter COMP_LOOP_C_124 bound to: 8'b10000001 
	Parameter COMP_LOOP_C_125 bound to: 8'b10000010 
	Parameter COMP_LOOP_C_126 bound to: 8'b10000011 
	Parameter COMP_LOOP_C_127 bound to: 8'b10000100 
	Parameter COMP_LOOP_C_128 bound to: 8'b10000101 
	Parameter COMP_LOOP_C_129 bound to: 8'b10000110 
	Parameter COMP_LOOP_C_130 bound to: 8'b10000111 
	Parameter COMP_LOOP_C_131 bound to: 8'b10001000 
	Parameter COMP_LOOP_C_132 bound to: 8'b10001001 
	Parameter COMP_LOOP_C_133 bound to: 8'b10001010 
	Parameter COMP_LOOP_C_134 bound to: 8'b10001011 
	Parameter COMP_LOOP_C_135 bound to: 8'b10001100 
	Parameter COMP_LOOP_C_136 bound to: 8'b10001101 
	Parameter COMP_LOOP_C_137 bound to: 8'b10001110 
	Parameter COMP_LOOP_C_138 bound to: 8'b10001111 
	Parameter COMP_LOOP_C_139 bound to: 8'b10010000 
	Parameter COMP_LOOP_C_140 bound to: 8'b10010001 
	Parameter COMP_LOOP_C_141 bound to: 8'b10010010 
	Parameter COMP_LOOP_C_142 bound to: 8'b10010011 
	Parameter COMP_LOOP_C_143 bound to: 8'b10010100 
	Parameter COMP_LOOP_C_144 bound to: 8'b10010101 
	Parameter COMP_LOOP_C_145 bound to: 8'b10010110 
	Parameter COMP_LOOP_C_146 bound to: 8'b10010111 
	Parameter COMP_LOOP_C_147 bound to: 8'b10011000 
	Parameter COMP_LOOP_C_148 bound to: 8'b10011001 
	Parameter COMP_LOOP_C_149 bound to: 8'b10011010 
	Parameter COMP_LOOP_C_150 bound to: 8'b10011011 
	Parameter COMP_LOOP_C_151 bound to: 8'b10011100 
	Parameter COMP_LOOP_C_152 bound to: 8'b10011101 
	Parameter COMP_LOOP_C_153 bound to: 8'b10011110 
	Parameter COMP_LOOP_C_154 bound to: 8'b10011111 
	Parameter COMP_LOOP_C_155 bound to: 8'b10100000 
	Parameter COMP_LOOP_C_156 bound to: 8'b10100001 
	Parameter COMP_LOOP_C_157 bound to: 8'b10100010 
	Parameter COMP_LOOP_C_158 bound to: 8'b10100011 
	Parameter COMP_LOOP_C_159 bound to: 8'b10100100 
	Parameter COMP_LOOP_C_160 bound to: 8'b10100101 
	Parameter COMP_LOOP_C_161 bound to: 8'b10100110 
	Parameter COMP_LOOP_C_162 bound to: 8'b10100111 
	Parameter COMP_LOOP_C_163 bound to: 8'b10101000 
	Parameter COMP_LOOP_C_164 bound to: 8'b10101001 
	Parameter COMP_LOOP_C_165 bound to: 8'b10101010 
	Parameter COMP_LOOP_C_166 bound to: 8'b10101011 
	Parameter COMP_LOOP_C_167 bound to: 8'b10101100 
	Parameter COMP_LOOP_C_168 bound to: 8'b10101101 
	Parameter COMP_LOOP_C_169 bound to: 8'b10101110 
	Parameter COMP_LOOP_C_170 bound to: 8'b10101111 
	Parameter COMP_LOOP_C_171 bound to: 8'b10110000 
	Parameter COMP_LOOP_C_172 bound to: 8'b10110001 
	Parameter COMP_LOOP_C_173 bound to: 8'b10110010 
	Parameter COMP_LOOP_C_174 bound to: 8'b10110011 
	Parameter COMP_LOOP_C_175 bound to: 8'b10110100 
	Parameter COMP_LOOP_C_176 bound to: 8'b10110101 
	Parameter COMP_LOOP_C_177 bound to: 8'b10110110 
	Parameter COMP_LOOP_C_178 bound to: 8'b10110111 
	Parameter COMP_LOOP_C_179 bound to: 8'b10111000 
	Parameter COMP_LOOP_C_180 bound to: 8'b10111001 
	Parameter COMP_LOOP_C_181 bound to: 8'b10111010 
	Parameter COMP_LOOP_C_182 bound to: 8'b10111011 
	Parameter COMP_LOOP_C_183 bound to: 8'b10111100 
	Parameter COMP_LOOP_C_184 bound to: 8'b10111101 
	Parameter COMP_LOOP_C_185 bound to: 8'b10111110 
	Parameter COPY_LOOP_1_C_0 bound to: 8'b10111111 
	Parameter COPY_LOOP_1_C_1 bound to: 8'b11000000 
	Parameter COPY_LOOP_1_C_2 bound to: 8'b11000001 
	Parameter STAGE_LOOP_C_1 bound to: 8'b11000010 
	Parameter main_C_1 bound to: 8'b11000011 
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_core_core_fsm' (12#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:714]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT_core' (13#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'peaceNTT' (14#1) [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:2524]
WARNING: [Synth 8-3331] design mgc_mul_pipe has unconnected port a_rst
WARNING: [Synth 8-3331] design mgc_mul_pipe has unconnected port s_rst
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_10_64_1024_1024_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_en_6_10_64_1024_1024_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_5_10_64_1024_1024_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_4_10_64_1024_1024_64_1_gen has unconnected port we_d
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_4_10_64_1024_1024_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design peaceNTT_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_1_10_64_1024_1024_64_1_gen has unconnected port readA_r_ram_ir_internal_RMASK_B_d
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[63]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[62]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[61]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[60]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[59]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[58]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[57]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[56]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[55]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[54]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[53]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[52]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[51]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[50]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[49]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[48]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[47]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[46]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[45]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[44]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[43]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[42]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[41]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[40]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[39]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[38]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[37]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[36]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[35]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[34]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[33]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[32]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[31]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[30]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[29]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[28]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[27]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[26]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[25]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[24]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[23]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[22]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[21]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[20]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[19]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[18]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[17]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[16]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[15]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[14]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[13]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[12]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[11]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[10]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[9]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[8]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[7]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[6]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[5]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[4]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[3]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[2]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[1]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2086.070 ; gain = 214.469 ; free physical = 144894 ; free virtual = 516235
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.879 ; gain = 232.277 ; free physical = 144821 ; free virtual = 516162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.879 ; gain = 232.277 ; free physical = 144821 ; free virtual = 516162
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_io_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.sdc:7]
Finished Parsing XDC File [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/peaceNTT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/peaceNTT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
Finished Parsing XDC File [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/vivado_concat_v/concat_rtl.v.xv.signoff.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/peaceNTT_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/peaceNTT_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.254 ; gain = 0.000 ; free physical = 145122 ; free virtual = 516463
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2318.254 ; gain = 0.000 ; free physical = 145122 ; free virtual = 516463
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145233 ; free virtual = 516575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145233 ; free virtual = 516575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145233 ; free virtual = 516575
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_var_reg' in module 'peaceNTT_core_core_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
*
           COPY_LOOP_C_0 |                         00000001 |                         00000001
           COPY_LOOP_C_1 |                         00000010 |                         00000010
           COPY_LOOP_C_2 |                         00000011 |                         00000011
          STAGE_LOOP_C_0 |                         00000100 |                         00000100
           COMP_LOOP_C_0 |                         00000101 |                         00000101
           COMP_LOOP_C_1 |                         00000110 |                         00000110
           COMP_LOOP_C_2 |                         00000111 |                         00000111
           COMP_LOOP_C_3 |                         00001000 |                         00001000
           COMP_LOOP_C_4 |                         00001001 |                         00001001
           COMP_LOOP_C_5 |                         00001010 |                         00001010
           COMP_LOOP_C_6 |                         00001011 |                         00001011
           COMP_LOOP_C_7 |                         00001100 |                         00001100
           COMP_LOOP_C_8 |                         00001101 |                         00001101
           COMP_LOOP_C_9 |                         00001110 |                         00001110
          COMP_LOOP_C_10 |                         00001111 |                         00001111
          COMP_LOOP_C_11 |                         00010000 |                         00010000
          COMP_LOOP_C_12 |                         00010001 |                         00010001
          COMP_LOOP_C_13 |                         00010010 |                         00010010
          COMP_LOOP_C_14 |                         00010011 |                         00010011
          COMP_LOOP_C_15 |                         00010100 |                         00010100
          COMP_LOOP_C_16 |                         00010101 |                         00010101
          COMP_LOOP_C_17 |                         00010110 |                         00010110
          COMP_LOOP_C_18 |                         00010111 |                         00010111
          COMP_LOOP_C_19 |                         00011000 |                         00011000
          COMP_LOOP_C_20 |                         00011001 |                         00011001
          COMP_LOOP_C_21 |                         00011010 |                         00011010
          COMP_LOOP_C_22 |                         00011011 |                         00011011
          COMP_LOOP_C_23 |                         00011100 |                         00011100
          COMP_LOOP_C_24 |                         00011101 |                         00011101
          COMP_LOOP_C_25 |                         00011110 |                         00011110
          COMP_LOOP_C_26 |                         00011111 |                         00011111
          COMP_LOOP_C_27 |                         00100000 |                         00100000
          COMP_LOOP_C_28 |                         00100001 |                         00100001
          COMP_LOOP_C_29 |                         00100010 |                         00100010
          COMP_LOOP_C_30 |                         00100011 |                         00100011
          COMP_LOOP_C_31 |                         00100100 |                         00100100
          COMP_LOOP_C_32 |                         00100101 |                         00100101
          COMP_LOOP_C_33 |                         00100110 |                         00100110
          COMP_LOOP_C_34 |                         00100111 |                         00100111
          COMP_LOOP_C_35 |                         00101000 |                         00101000
          COMP_LOOP_C_36 |                         00101001 |                         00101001
          COMP_LOOP_C_37 |                         00101010 |                         00101010
          COMP_LOOP_C_38 |                         00101011 |                         00101011
          COMP_LOOP_C_39 |                         00101100 |                         00101100
          COMP_LOOP_C_40 |                         00101101 |                         00101101
          COMP_LOOP_C_41 |                         00101110 |                         00101110
          COMP_LOOP_C_42 |                         00101111 |                         00101111
          COMP_LOOP_C_43 |                         00110000 |                         00110000
          COMP_LOOP_C_44 |                         00110001 |                         00110001
          COMP_LOOP_C_45 |                         00110010 |                         00110010
          COMP_LOOP_C_46 |                         00110011 |                         00110011
          COMP_LOOP_C_47 |                         00110100 |                         00110100
          COMP_LOOP_C_48 |                         00110101 |                         00110101
          COMP_LOOP_C_49 |                         00110110 |                         00110110
          COMP_LOOP_C_50 |                         00110111 |                         00110111
          COMP_LOOP_C_51 |                         00111000 |                         00111000
          COMP_LOOP_C_52 |                         00111001 |                         00111001
          COMP_LOOP_C_53 |                         00111010 |                         00111010
          COMP_LOOP_C_54 |                         00111011 |                         00111011
          COMP_LOOP_C_55 |                         00111100 |                         00111100
          COMP_LOOP_C_56 |                         00111101 |                         00111101
          COMP_LOOP_C_57 |                         00111110 |                         00111110
          COMP_LOOP_C_58 |                         00111111 |                         00111111
          COMP_LOOP_C_59 |                         01000000 |                         01000000
          COMP_LOOP_C_60 |                         01000001 |                         01000001
          COMP_LOOP_C_61 |                         01000010 |                         01000010
          COMP_LOOP_C_62 |                         01000011 |                         01000011
          COMP_LOOP_C_63 |                         01000100 |                         01000100
          COMP_LOOP_C_64 |                         01000101 |                         01000101
          COMP_LOOP_C_65 |                         01000110 |                         01000110
          COMP_LOOP_C_66 |                         01000111 |                         01000111
          COMP_LOOP_C_67 |                         01001000 |                         01001000
          COMP_LOOP_C_68 |                         01001001 |                         01001001
          COMP_LOOP_C_69 |                         01001010 |                         01001010
          COMP_LOOP_C_70 |                         01001011 |                         01001011
          COMP_LOOP_C_71 |                         01001100 |                         01001100
          COMP_LOOP_C_72 |                         01001101 |                         01001101
          COMP_LOOP_C_73 |                         01001110 |                         01001110
          COMP_LOOP_C_74 |                         01001111 |                         01001111
          COMP_LOOP_C_75 |                         01010000 |                         01010000
          COMP_LOOP_C_76 |                         01010001 |                         01010001
          COMP_LOOP_C_77 |                         01010010 |                         01010010
          COMP_LOOP_C_78 |                         01010011 |                         01010011
          COMP_LOOP_C_79 |                         01010100 |                         01010100
          COMP_LOOP_C_80 |                         01010101 |                         01010101
          COMP_LOOP_C_81 |                         01010110 |                         01010110
          COMP_LOOP_C_82 |                         01010111 |                         01010111
          COMP_LOOP_C_83 |                         01011000 |                         01011000
          COMP_LOOP_C_84 |                         01011001 |                         01011001
          COMP_LOOP_C_85 |                         01011010 |                         01011010
          COMP_LOOP_C_86 |                         01011011 |                         01011011
          COMP_LOOP_C_87 |                         01011100 |                         01011100
          COMP_LOOP_C_88 |                         01011101 |                         01011101
          COMP_LOOP_C_89 |                         01011110 |                         01011110
          COMP_LOOP_C_90 |                         01011111 |                         01011111
          COMP_LOOP_C_91 |                         01100000 |                         01100000
          COMP_LOOP_C_92 |                         01100001 |                         01100001
          COMP_LOOP_C_93 |                         01100010 |                         01100010
          COMP_LOOP_C_94 |                         01100011 |                         01100011
          COMP_LOOP_C_95 |                         01100100 |                         01100100
          COMP_LOOP_C_96 |                         01100101 |                         01100101
          COMP_LOOP_C_97 |                         01100110 |                         01100110
          COMP_LOOP_C_98 |                         01100111 |                         01100111
          COMP_LOOP_C_99 |                         01101000 |                         01101000
         COMP_LOOP_C_100 |                         01101001 |                         01101001
         COMP_LOOP_C_101 |                         01101010 |                         01101010
         COMP_LOOP_C_102 |                         01101011 |                         01101011
         COMP_LOOP_C_103 |                         01101100 |                         01101100
         COMP_LOOP_C_104 |                         01101101 |                         01101101
         COMP_LOOP_C_105 |                         01101110 |                         01101110
         COMP_LOOP_C_106 |                         01101111 |                         01101111
         COMP_LOOP_C_107 |                         01110000 |                         01110000
         COMP_LOOP_C_108 |                         01110001 |                         01110001
         COMP_LOOP_C_109 |                         01110010 |                         01110010
         COMP_LOOP_C_110 |                         01110011 |                         01110011
         COMP_LOOP_C_111 |                         01110100 |                         01110100
         COMP_LOOP_C_112 |                         01110101 |                         01110101
         COMP_LOOP_C_113 |                         01110110 |                         01110110
         COMP_LOOP_C_114 |                         01110111 |                         01110111
         COMP_LOOP_C_115 |                         01111000 |                         01111000
         COMP_LOOP_C_116 |                         01111001 |                         01111001
         COMP_LOOP_C_117 |                         01111010 |                         01111010
         COMP_LOOP_C_118 |                         01111011 |                         01111011
         COMP_LOOP_C_119 |                         01111100 |                         01111100
         COMP_LOOP_C_120 |                         01111101 |                         01111101
         COMP_LOOP_C_121 |                         01111110 |                         01111110
         COMP_LOOP_C_122 |                         01111111 |                         01111111
         COMP_LOOP_C_123 |                         10000000 |                         10000000
         COMP_LOOP_C_124 |                         10000001 |                         10000001
         COMP_LOOP_C_125 |                         10000010 |                         10000010
         COMP_LOOP_C_126 |                         10000011 |                         10000011
         COMP_LOOP_C_127 |                         10000100 |                         10000100
         COMP_LOOP_C_128 |                         10000101 |                         10000101
         COMP_LOOP_C_129 |                         10000110 |                         10000110
         COMP_LOOP_C_130 |                         10000111 |                         10000111
         COMP_LOOP_C_131 |                         10001000 |                         10001000
         COMP_LOOP_C_132 |                         10001001 |                         10001001
         COMP_LOOP_C_133 |                         10001010 |                         10001010
         COMP_LOOP_C_134 |                         10001011 |                         10001011
         COMP_LOOP_C_135 |                         10001100 |                         10001100
         COMP_LOOP_C_136 |                         10001101 |                         10001101
         COMP_LOOP_C_137 |                         10001110 |                         10001110
         COMP_LOOP_C_138 |                         10001111 |                         10001111
         COMP_LOOP_C_139 |                         10010000 |                         10010000
         COMP_LOOP_C_140 |                         10010001 |                         10010001
         COMP_LOOP_C_141 |                         10010010 |                         10010010
         COMP_LOOP_C_142 |                         10010011 |                         10010011
         COMP_LOOP_C_143 |                         10010100 |                         10010100
         COMP_LOOP_C_144 |                         10010101 |                         10010101
         COMP_LOOP_C_145 |                         10010110 |                         10010110
         COMP_LOOP_C_146 |                         10010111 |                         10010111
         COMP_LOOP_C_147 |                         10011000 |                         10011000
         COMP_LOOP_C_148 |                         10011001 |                         10011001
         COMP_LOOP_C_149 |                         10011010 |                         10011010
         COMP_LOOP_C_150 |                         10011011 |                         10011011
         COMP_LOOP_C_151 |                         10011100 |                         10011100
         COMP_LOOP_C_152 |                         10011101 |                         10011101
         COMP_LOOP_C_153 |                         10011110 |                         10011110
         COMP_LOOP_C_154 |                         10011111 |                         10011111
         COMP_LOOP_C_155 |                         10100000 |                         10100000
         COMP_LOOP_C_156 |                         10100001 |                         10100001
         COMP_LOOP_C_157 |                         10100010 |                         10100010
         COMP_LOOP_C_158 |                         10100011 |                         10100011
         COMP_LOOP_C_159 |                         10100100 |                         10100100
         COMP_LOOP_C_160 |                         10100101 |                         10100101
         COMP_LOOP_C_161 |                         10100110 |                         10100110
         COMP_LOOP_C_162 |                         10100111 |                         10100111
         COMP_LOOP_C_163 |                         10101000 |                         10101000
         COMP_LOOP_C_164 |                         10101001 |                         10101001
         COMP_LOOP_C_165 |                         10101010 |                         10101010
         COMP_LOOP_C_166 |                         10101011 |                         10101011
         COMP_LOOP_C_167 |                         10101100 |                         10101100
         COMP_LOOP_C_168 |                         10101101 |                         10101101
         COMP_LOOP_C_169 |                         10101110 |                         10101110
         COMP_LOOP_C_170 |                         10101111 |                         10101111
         COMP_LOOP_C_171 |                         10110000 |                         10110000
         COMP_LOOP_C_172 |                         10110001 |                         10110001
         COMP_LOOP_C_173 |                         10110010 |                         10110010
         COMP_LOOP_C_174 |                         10110011 |                         10110011
         COMP_LOOP_C_175 |                         10110100 |                         10110100
         COMP_LOOP_C_176 |                         10110101 |                         10110101
         COMP_LOOP_C_177 |                         10110110 |                         10110110
         COMP_LOOP_C_178 |                         10110111 |                         10110111
         COMP_LOOP_C_179 |                         10111000 |                         10111000
         COMP_LOOP_C_180 |                         10111001 |                         10111001
         COMP_LOOP_C_181 |                         10111010 |                         10111010
         COMP_LOOP_C_182 |                         10111011 |                         10111011
         COMP_LOOP_C_183 |                         10111100 |                         10111100
         COMP_LOOP_C_184 |                         10111101 |                         10111101
         COMP_LOOP_C_185 |                         10111110 |                         10111110
         COPY_LOOP_1_C_0 |                         10111111 |                         10111111
         COPY_LOOP_1_C_1 |                         11000000 |                         11000000
         COPY_LOOP_1_C_2 |                         11000001 |                         11000001
          STAGE_LOOP_C_1 |                         11000010 |                         11000010
                main_C_1 |                         11000011 |                         11000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_var_reg' using encoding 'sequential' in module 'peaceNTT_core_core_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145196 ; free virtual = 516538
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'peaceNTT_core_inst/vec_rsc_triosy_obj' (mgc_io_sync_v2) to 'peaceNTT_core_inst/p_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'peaceNTT_core_inst/vec_rsc_triosy_obj' (mgc_io_sync_v2) to 'peaceNTT_core_inst/g_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'peaceNTT_core_inst/vec_rsc_triosy_obj' (mgc_io_sync_v2) to 'peaceNTT_core_inst/result_rsc_triosy_obj'
INFO: [Synth 8-223] decloning instance 'peaceNTT_core_inst/vec_rsc_triosy_obj' (mgc_io_sync_v2) to 'peaceNTT_core_inst/twiddle_rsc_triosy_obj'

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mgc_rem__GB0                |           1|     16578|
|2     |mgc_rem__GB1                |           1|      4403|
|3     |mgc_rem__GB2                |           1|      5439|
|4     |mgc_rem__GB3                |           1|      6798|
|5     |peaceNTT_core__GB0          |           1|     19145|
|6     |peaceNTT_core__GB1          |           1|      8326|
|7     |case__233_peaceNTT_core__GD |           1|        64|
|8     |peaceNTT__GC0               |           1|         2|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 65    
	   3 Input     65 Bit       Adders := 128   
	   2 Input     65 Bit       Adders := 3     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 12    
	               64 Bit    Registers := 14    
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                64x64  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 65    
	   2 Input     65 Bit        Muxes := 131   
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	 196 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mgc_rem 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 128   
+---Muxes : 
	   2 Input     65 Bit        Muxes := 128   
Module mgc_rem__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     66 Bit       Adders := 65    
	   2 Input     65 Bit       Adders := 3     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 65    
	   2 Input     65 Bit        Muxes := 3     
Module peaceNTT_core_wait_dp 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module peaceNTT_core_core_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	 196 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
Module mgc_mul_pipe 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 10    
	               64 Bit    Registers := 4     
+---Multipliers : 
	                64x64  Multipliers := 1     
Module peaceNTT_core 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 8     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 65    
Module BLOCK_1R1W_RBW 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:366]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
WARNING: [Synth 8-6014] Unused sequential element COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] was removed.  [/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/Catapult_3/peaceNTT.v5/concat_sim_rtl.v:394]
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0], operation Mode is: (A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8].
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/res, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8] is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/res.
DSP Report: Generating DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[6] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[7] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: register COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[8] is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
DSP Report: operator COMP_LOOP_f2_mul_cmp/res is absorbed into DSP COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9].
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[63]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[62]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[61]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[60]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[59]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[58]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[57]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[56]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[55]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[54]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[53]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[52]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[51]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[50]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[49]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[48]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[47]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[46]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[45]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[44]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[43]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[42]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[41]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[40]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[39]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[38]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[37]
WARNING: [Synth 8-3331] design peaceNTT has unconnected port g_rsc_dat[36]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][13]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][17]__0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][13]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[1][13]__6 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][17]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][13]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][13]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3][13]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[3][13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4][17]__3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4][17]__4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4][13]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[4][13]__5 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5][17]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5][13]__2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (peaceNTT_core_insti_6/\COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[5][13]__4 )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145141 ; free virtual = 516499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|peaceNTT_core_core_fsm | fsm_output | 256x8         | LUT            | 
+-----------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BLOCK_1R1W_RBW: | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|peaceNTT    | (A''*B'')'            | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|peaceNTT    | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|peaceNTT    | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/xt_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/xt_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |mgc_rem__GB0                |           1|      9283|
|2     |mgc_rem__GB1                |           1|      5003|
|3     |mgc_rem__GB2                |           1|      6231|
|4     |mgc_rem__GB3                |           1|      7948|
|5     |peaceNTT_core__GB0          |           1|     10852|
|6     |peaceNTT_core__GB1          |           1|      3585|
|7     |case__233_peaceNTT_core__GD |           1|       192|
|8     |peaceNTT__GC0               |           1|         2|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:05 . Memory (MB): peak = 2318.254 ; gain = 446.652 ; free physical = 145000 ; free virtual = 516358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:33 . Memory (MB): peak = 2541.801 ; gain = 670.199 ; free physical = 144675 ; free virtual = 516033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BLOCK_1R1W_RBW: | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |peaceNTT_core__GB1          |           1|      3585|
|2     |case__233_peaceNTT_core__GD |           1|       192|
|3     |peaceNTT__GC0               |           1|         2|
|4     |peaceNTT_GT0                |           1|     39925|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance xt_rsc_comp/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance xt_rsc_comp/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:50 . Memory (MB): peak = 2632.188 ; gain = 760.586 ; free physical = 144917 ; free virtual = 516274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144912 ; free virtual = 516270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:02:55 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144912 ; free virtual = 516270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:00 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144915 ; free virtual = 516272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:00 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144915 ; free virtual = 516272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:46 ; elapsed = 00:03:00 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144915 ; free virtual = 516273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:01 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144915 ; free virtual = 516272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9][16]    | 9      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9][16]__0 | 8      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9][16]__1 | 6      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[0][12]__0 | 3      | 64    | NO           | NO                 | YES               | 64     | 0       | 
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[2][12]__1 | 5      | 13    | NO           | NO                 | YES               | 13     | 0       | 
|peaceNTT    | peaceNTT_core_inst/COMP_LOOP_f2_mul_cmp/POS_EDGE2.reg_array_reg[9][16]__2 | 4      | 17    | NO           | NO                 | YES               | 17     | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |  3361|
|3     |DSP48E1   |     6|
|4     |DSP48E1_1 |     9|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |  3478|
|7     |LUT2      |   533|
|8     |LUT3      |  3552|
|9     |LUT4      |  5976|
|10    |LUT5      |  6338|
|11    |LUT6      |  6278|
|12    |RAMB36E1  |     2|
|13    |SRL16E    |   145|
|14    |FDRE      |  1752|
|15    |FDSE      |     2|
|16    |IBUF      |   258|
|17    |OBUF      |   110|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------+------------------------+------+
|      |Instance                        |Module                  |Cells |
+------+--------------------------------+------------------------+------+
|1     |top                             |                        | 31802|
|2     |  peaceNTT_core_inst            |peaceNTT_core           | 30365|
|3     |    COMP_LOOP_f2_mul_cmp        |mgc_mul_pipe            |  1095|
|4     |    modulo_dev_result_rem_cmp   |mgc_rem__parameterized0 |  9839|
|5     |    peaceNTT_core_core_fsm_inst |peaceNTT_core_core_fsm  |   334|
|6     |    peaceNTT_core_wait_dp_inst  |peaceNTT_core_wait_dp   |  1431|
|7     |  xt_rsc_comp                   |BLOCK_1R1W_RBW          |     2|
+------+--------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:01 . Memory (MB): peak = 2632.191 ; gain = 760.590 ; free physical = 144915 ; free virtual = 516272
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:39 ; elapsed = 00:02:53 . Memory (MB): peak = 2632.191 ; gain = 546.215 ; free physical = 144981 ; free virtual = 516338
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:01 . Memory (MB): peak = 2632.195 ; gain = 760.590 ; free physical = 144994 ; free virtual = 516351
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3379 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.207 ; gain = 0.000 ; free physical = 144907 ; free virtual = 516265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:07 ; elapsed = 00:03:24 . Memory (MB): peak = 2664.207 ; gain = 1177.660 ; free physical = 145036 ; free virtual = 516393
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.207 ; gain = 0.000 ; free physical = 145030 ; free virtual = 516388
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ls5382/project/forPython/ctype/pythonSelfUseCtype/peaseNTT/vivado/project_orig_1024/project_orig_1024.runs/synth_1/peaceNTT.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2688.223 ; gain = 24.016 ; free physical = 145029 ; free virtual = 516392
INFO: [runtcl-4] Executing : report_utilization -file peaceNTT_utilization_synth.rpt -pb peaceNTT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 16 20:33:16 2021...
