#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 19 21:43:14 2022
# Process ID: 1216
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9140 E:\Code\4K-Upsampling-System-on-Zynq\vivado\vivado.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 956.941 ; gain = 291.648
update_compile_order -fileset sources_1
open_bd_design {E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_1
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.3 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:Upsampling_Bayes:1.0 - Upsampling_Bayes_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dynclk_0/LOCKED_O(undef) and /rgb2dvi_0/aRst_n(rst)
Successfully read diagram <design_1> from BD file <E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1638.641 ; gain = 59.910
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name Upsampling_Bayes_v1_0_project -directory E:/Code/4K-Upsampling-System-on-Zynq/vivado/vivado.tmp/Upsampling_Bayes_v1_0_project e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/code/4k-upsampling-system-on-zynq/vivado/vivado.tmp/upsampling_bayes_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v:]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_M00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0_S00_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/Upsampling_Bayes_1.0/hdl/Upsampling_Bayes_v1_0.v:]
[Tue Apr 19 22:40:52 2022] Launched synth_1...
Run output will be captured here: e:/code/4k-upsampling-system-on-zynq/vivado/vivado.tmp/upsampling_bayes_v1_0_project/Upsampling_Bayes_v1_0_project.runs/synth_1/runme.log
current_project vivado
current_project Upsampling_Bayes_v1_0_project
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'e:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 19 23:49:49 2022...
