
gsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034cc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  0800358c  0800358c  0001358c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003600  08003600  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003600  08003600  00013600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003608  08003608  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003608  08003608  00013608  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800360c  0800360c  0001360c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003610  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000070  08003680  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001ac  08003680  000201ac  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009d4b  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a64  00000000  00000000  00029de3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  0002b848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f8  00000000  00000000  0002bfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000726d  00000000  00000000  0002c6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00002528  00000000  00000000  0003394d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00035e75  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001c3c  00000000  00000000  00035ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003574 	.word	0x08003574

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08003574 	.word	0x08003574

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4647      	mov	r7, r8
 8000276:	b580      	push	{r7, lr}
 8000278:	0007      	movs	r7, r0
 800027a:	4699      	mov	r9, r3
 800027c:	0c3b      	lsrs	r3, r7, #16
 800027e:	469c      	mov	ip, r3
 8000280:	0413      	lsls	r3, r2, #16
 8000282:	0c1b      	lsrs	r3, r3, #16
 8000284:	001d      	movs	r5, r3
 8000286:	000e      	movs	r6, r1
 8000288:	4661      	mov	r1, ip
 800028a:	0400      	lsls	r0, r0, #16
 800028c:	0c14      	lsrs	r4, r2, #16
 800028e:	0c00      	lsrs	r0, r0, #16
 8000290:	4345      	muls	r5, r0
 8000292:	434b      	muls	r3, r1
 8000294:	4360      	muls	r0, r4
 8000296:	4361      	muls	r1, r4
 8000298:	18c0      	adds	r0, r0, r3
 800029a:	0c2c      	lsrs	r4, r5, #16
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4372      	muls	r2, r6
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	4463      	add	r3, ip
 80002b6:	042d      	lsls	r5, r5, #16
 80002b8:	0c2d      	lsrs	r5, r5, #16
 80002ba:	18c9      	adds	r1, r1, r3
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	1889      	adds	r1, r1, r2
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	469b      	mov	fp, r3
 8000302:	d433      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000304:	465a      	mov	r2, fp
 8000306:	4653      	mov	r3, sl
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83a      	bhi.n	800038e <__udivmoddi4+0xc2>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e078      	b.n	8000410 <__udivmoddi4+0x144>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e075      	b.n	8000416 <__udivmoddi4+0x14a>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e028      	b.n	8000396 <__udivmoddi4+0xca>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	2320      	movs	r3, #32
 8000370:	1a9b      	subs	r3, r3, r2
 8000372:	4652      	mov	r2, sl
 8000374:	40da      	lsrs	r2, r3
 8000376:	4641      	mov	r1, r8
 8000378:	0013      	movs	r3, r2
 800037a:	464a      	mov	r2, r9
 800037c:	408a      	lsls	r2, r1
 800037e:	0017      	movs	r7, r2
 8000380:	4642      	mov	r2, r8
 8000382:	431f      	orrs	r7, r3
 8000384:	4653      	mov	r3, sl
 8000386:	4093      	lsls	r3, r2
 8000388:	001e      	movs	r6, r3
 800038a:	42af      	cmp	r7, r5
 800038c:	d9c4      	bls.n	8000318 <__udivmoddi4+0x4c>
 800038e:	2200      	movs	r2, #0
 8000390:	2300      	movs	r3, #0
 8000392:	9200      	str	r2, [sp, #0]
 8000394:	9301      	str	r3, [sp, #4]
 8000396:	4643      	mov	r3, r8
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0d9      	beq.n	8000350 <__udivmoddi4+0x84>
 800039c:	07fb      	lsls	r3, r7, #31
 800039e:	0872      	lsrs	r2, r6, #1
 80003a0:	431a      	orrs	r2, r3
 80003a2:	4646      	mov	r6, r8
 80003a4:	087b      	lsrs	r3, r7, #1
 80003a6:	e00e      	b.n	80003c6 <__udivmoddi4+0xfa>
 80003a8:	42ab      	cmp	r3, r5
 80003aa:	d101      	bne.n	80003b0 <__udivmoddi4+0xe4>
 80003ac:	42a2      	cmp	r2, r4
 80003ae:	d80c      	bhi.n	80003ca <__udivmoddi4+0xfe>
 80003b0:	1aa4      	subs	r4, r4, r2
 80003b2:	419d      	sbcs	r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	1924      	adds	r4, r4, r4
 80003b8:	416d      	adcs	r5, r5
 80003ba:	2100      	movs	r1, #0
 80003bc:	3e01      	subs	r6, #1
 80003be:	1824      	adds	r4, r4, r0
 80003c0:	414d      	adcs	r5, r1
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d006      	beq.n	80003d4 <__udivmoddi4+0x108>
 80003c6:	42ab      	cmp	r3, r5
 80003c8:	d9ee      	bls.n	80003a8 <__udivmoddi4+0xdc>
 80003ca:	3e01      	subs	r6, #1
 80003cc:	1924      	adds	r4, r4, r4
 80003ce:	416d      	adcs	r5, r5
 80003d0:	2e00      	cmp	r6, #0
 80003d2:	d1f8      	bne.n	80003c6 <__udivmoddi4+0xfa>
 80003d4:	9800      	ldr	r0, [sp, #0]
 80003d6:	9901      	ldr	r1, [sp, #4]
 80003d8:	465b      	mov	r3, fp
 80003da:	1900      	adds	r0, r0, r4
 80003dc:	4169      	adcs	r1, r5
 80003de:	2b00      	cmp	r3, #0
 80003e0:	db24      	blt.n	800042c <__udivmoddi4+0x160>
 80003e2:	002b      	movs	r3, r5
 80003e4:	465a      	mov	r2, fp
 80003e6:	4644      	mov	r4, r8
 80003e8:	40d3      	lsrs	r3, r2
 80003ea:	002a      	movs	r2, r5
 80003ec:	40e2      	lsrs	r2, r4
 80003ee:	001c      	movs	r4, r3
 80003f0:	465b      	mov	r3, fp
 80003f2:	0015      	movs	r5, r2
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	db2a      	blt.n	800044e <__udivmoddi4+0x182>
 80003f8:	0026      	movs	r6, r4
 80003fa:	409e      	lsls	r6, r3
 80003fc:	0033      	movs	r3, r6
 80003fe:	0026      	movs	r6, r4
 8000400:	4647      	mov	r7, r8
 8000402:	40be      	lsls	r6, r7
 8000404:	0032      	movs	r2, r6
 8000406:	1a80      	subs	r0, r0, r2
 8000408:	4199      	sbcs	r1, r3
 800040a:	9000      	str	r0, [sp, #0]
 800040c:	9101      	str	r1, [sp, #4]
 800040e:	e79f      	b.n	8000350 <__udivmoddi4+0x84>
 8000410:	42a3      	cmp	r3, r4
 8000412:	d8bc      	bhi.n	800038e <__udivmoddi4+0xc2>
 8000414:	e783      	b.n	800031e <__udivmoddi4+0x52>
 8000416:	4642      	mov	r2, r8
 8000418:	2320      	movs	r3, #32
 800041a:	2100      	movs	r1, #0
 800041c:	1a9b      	subs	r3, r3, r2
 800041e:	2200      	movs	r2, #0
 8000420:	9100      	str	r1, [sp, #0]
 8000422:	9201      	str	r2, [sp, #4]
 8000424:	2201      	movs	r2, #1
 8000426:	40da      	lsrs	r2, r3
 8000428:	9201      	str	r2, [sp, #4]
 800042a:	e786      	b.n	800033a <__udivmoddi4+0x6e>
 800042c:	4642      	mov	r2, r8
 800042e:	2320      	movs	r3, #32
 8000430:	1a9b      	subs	r3, r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	4646      	mov	r6, r8
 8000436:	409a      	lsls	r2, r3
 8000438:	0023      	movs	r3, r4
 800043a:	40f3      	lsrs	r3, r6
 800043c:	4644      	mov	r4, r8
 800043e:	4313      	orrs	r3, r2
 8000440:	002a      	movs	r2, r5
 8000442:	40e2      	lsrs	r2, r4
 8000444:	001c      	movs	r4, r3
 8000446:	465b      	mov	r3, fp
 8000448:	0015      	movs	r5, r2
 800044a:	2b00      	cmp	r3, #0
 800044c:	dad4      	bge.n	80003f8 <__udivmoddi4+0x12c>
 800044e:	4642      	mov	r2, r8
 8000450:	002f      	movs	r7, r5
 8000452:	2320      	movs	r3, #32
 8000454:	0026      	movs	r6, r4
 8000456:	4097      	lsls	r7, r2
 8000458:	1a9b      	subs	r3, r3, r2
 800045a:	40de      	lsrs	r6, r3
 800045c:	003b      	movs	r3, r7
 800045e:	4333      	orrs	r3, r6
 8000460:	e7cd      	b.n	80003fe <__udivmoddi4+0x132>
 8000462:	46c0      	nop			; (mov r8, r8)

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <switchModem>:
//        ret[i] = i;

    return ret;
}
void switchModem()
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(REG_GPIO_Port, REG_Pin, GPIO_PIN_RESET);    // Si utiliza el m�dulo gprs V2 modifique el LOW por HIGH

//	digitalWrite(onOffPin, LOW);
	HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_RESET);  // Si utiliza el m�dulo gprs V2 modifique el LOW por HIGH
 80004bc:	2380      	movs	r3, #128	; 0x80
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	480b      	ldr	r0, [pc, #44]	; (80004f0 <switchModem+0x38>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	0019      	movs	r1, r3
 80004c6:	f000 fe97 	bl	80011f8 <HAL_GPIO_WritePin>
 	HAL_Delay(2000);                                        // En caso que no encienda su m�dulo gprs V2 modifique este comando por "delay(3000);"
 80004ca:	23fa      	movs	r3, #250	; 0xfa
 80004cc:	00db      	lsls	r3, r3, #3
 80004ce:	0018      	movs	r0, r3
 80004d0:	f000 fb92 	bl	8000bf8 <HAL_Delay>
//  digitalWrite(onOffPin, HIGH);
	HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_SET);    // Si utiliza el m�dulo gprs V2 modifique el LOW por HIGH
 80004d4:	2380      	movs	r3, #128	; 0x80
 80004d6:	005b      	lsls	r3, r3, #1
 80004d8:	4805      	ldr	r0, [pc, #20]	; (80004f0 <switchModem+0x38>)
 80004da:	2201      	movs	r2, #1
 80004dc:	0019      	movs	r1, r3
 80004de:	f000 fe8b 	bl	80011f8 <HAL_GPIO_WritePin>
 	HAL_Delay(5000);
 80004e2:	4b04      	ldr	r3, [pc, #16]	; (80004f4 <switchModem+0x3c>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fb87 	bl	8000bf8 <HAL_Delay>
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	bd80      	pop	{r7, pc}
 80004f0:	50000400 	.word	0x50000400
 80004f4:	00001388 	.word	0x00001388

080004f8 <quectell_ATcommand_data>:
    return(0);
else
    return(1);
}
char *quectell_ATcommand_data(char *request, uint8_t try)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b086      	sub	sp, #24
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	000a      	movs	r2, r1
 8000502:	1cfb      	adds	r3, r7, #3
 8000504:	701a      	strb	r2, [r3, #0]
    char *receive = malloc(200);
 8000506:	20c8      	movs	r0, #200	; 0xc8
 8000508:	f002 ff52 	bl	80033b0 <malloc>
 800050c:	0003      	movs	r3, r0
 800050e:	613b      	str	r3, [r7, #16]
    char *sendreceive = malloc(200);
 8000510:	20c8      	movs	r0, #200	; 0xc8
 8000512:	f002 ff4d 	bl	80033b0 <malloc>
 8000516:	0003      	movs	r3, r0
 8000518:	60fb      	str	r3, [r7, #12]
    int request_len = 1;
 800051a:	2301      	movs	r3, #1
 800051c:	60bb      	str	r3, [r7, #8]
    if(!receive)
 800051e:	693b      	ldr	r3, [r7, #16]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d000      	beq.n	8000526 <quectell_ATcommand_data+0x2e>
 8000524:	e078      	b.n	8000618 <quectell_ATcommand_data+0x120>
        return NULL;
 8000526:	2300      	movs	r3, #0
 8000528:	e07b      	b.n	8000622 <quectell_ATcommand_data+0x12a>
	while(try)
	{
		try--;
 800052a:	1cfb      	adds	r3, r7, #3
 800052c:	781a      	ldrb	r2, [r3, #0]
 800052e:	1cfb      	adds	r3, r7, #3
 8000530:	3a01      	subs	r2, #1
 8000532:	701a      	strb	r2, [r3, #0]
		request_len = strlen(request);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	0018      	movs	r0, r3
 8000538:	f7ff fde6 	bl	8000108 <strlen>
 800053c:	0003      	movs	r3, r0
 800053e:	60bb      	str	r3, [r7, #8]
		HAL_Delay(100);
 8000540:	2064      	movs	r0, #100	; 0x64
 8000542:	f000 fb59 	bl	8000bf8 <HAL_Delay>
		HAL_UART_Transmit(&huart1,(uint8_t*) request, request_len, 100);  // HAL_MAX_DELAY);
 8000546:	68bb      	ldr	r3, [r7, #8]
 8000548:	b29a      	uxth	r2, r3
 800054a:	6879      	ldr	r1, [r7, #4]
 800054c:	4837      	ldr	r0, [pc, #220]	; (800062c <quectell_ATcommand_data+0x134>)
 800054e:	2364      	movs	r3, #100	; 0x64
 8000550:	f001 fd88 	bl	8002064 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1,(uint8_t*) receive, 200, 1000);  // HAL_MAX_DELAY);
 8000554:	23fa      	movs	r3, #250	; 0xfa
 8000556:	009b      	lsls	r3, r3, #2
 8000558:	6939      	ldr	r1, [r7, #16]
 800055a:	4834      	ldr	r0, [pc, #208]	; (800062c <quectell_ATcommand_data+0x134>)
 800055c:	22c8      	movs	r2, #200	; 0xc8
 800055e:	f001 fe29 	bl	80021b4 <HAL_UART_Receive>
		HAL_Delay(100);
 8000562:	2064      	movs	r0, #100	; 0x64
 8000564:	f000 fb48 	bl	8000bf8 <HAL_Delay>

		int receive_length = strlen(receive);
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	0018      	movs	r0, r3
 800056c:	f7ff fdcc 	bl	8000108 <strlen>
 8000570:	0003      	movs	r3, r0
 8000572:	617b      	str	r3, [r7, #20]

		while(receive_length)
 8000574:	e04d      	b.n	8000612 <quectell_ATcommand_data+0x11a>
		{
			if((receive[receive_length-7]=='\r')
 8000576:	697b      	ldr	r3, [r7, #20]
 8000578:	3b07      	subs	r3, #7
 800057a:	693a      	ldr	r2, [r7, #16]
 800057c:	18d3      	adds	r3, r2, r3
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	2b0d      	cmp	r3, #13
 8000582:	d143      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-6]=='\n')
 8000584:	697b      	ldr	r3, [r7, #20]
 8000586:	3b06      	subs	r3, #6
 8000588:	693a      	ldr	r2, [r7, #16]
 800058a:	18d3      	adds	r3, r2, r3
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b0a      	cmp	r3, #10
 8000590:	d13c      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-5]=='\r')
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	3b05      	subs	r3, #5
 8000596:	693a      	ldr	r2, [r7, #16]
 8000598:	18d3      	adds	r3, r2, r3
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b0d      	cmp	r3, #13
 800059e:	d135      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-4]=='\n')
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	3b04      	subs	r3, #4
 80005a4:	693a      	ldr	r2, [r7, #16]
 80005a6:	18d3      	adds	r3, r2, r3
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b0a      	cmp	r3, #10
 80005ac:	d12e      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-3]=='O')
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	3b03      	subs	r3, #3
 80005b2:	693a      	ldr	r2, [r7, #16]
 80005b4:	18d3      	adds	r3, r2, r3
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b4f      	cmp	r3, #79	; 0x4f
 80005ba:	d127      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-2]=='K')
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	3b02      	subs	r3, #2
 80005c0:	693a      	ldr	r2, [r7, #16]
 80005c2:	18d3      	adds	r3, r2, r3
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b4b      	cmp	r3, #75	; 0x4b
 80005c8:	d120      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length-1]=='\r')
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	3b01      	subs	r3, #1
 80005ce:	693a      	ldr	r2, [r7, #16]
 80005d0:	18d3      	adds	r3, r2, r3
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b0d      	cmp	r3, #13
 80005d6:	d119      	bne.n	800060c <quectell_ATcommand_data+0x114>
				&& (receive[receive_length]=='\n')
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	693a      	ldr	r2, [r7, #16]
 80005dc:	18d3      	adds	r3, r2, r3
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	2b0a      	cmp	r3, #10
 80005e2:	d113      	bne.n	800060c <quectell_ATcommand_data+0x114>
				)
			{
				strncpy(&sendreceive[0],&receive[0],receive_length-8);
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	3b08      	subs	r3, #8
 80005e8:	001a      	movs	r2, r3
 80005ea:	6939      	ldr	r1, [r7, #16]
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	0018      	movs	r0, r3
 80005f0:	f002 ff9a 	bl	8003528 <strncpy>
				sendreceive[receive_length-8]='\0';
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	3b08      	subs	r3, #8
 80005f8:	68fa      	ldr	r2, [r7, #12]
 80005fa:	18d3      	adds	r3, r2, r3
 80005fc:	2200      	movs	r2, #0
 80005fe:	701a      	strb	r2, [r3, #0]
				receive_length=0;
 8000600:	2300      	movs	r3, #0
 8000602:	617b      	str	r3, [r7, #20]
				try=0;
 8000604:	1cfb      	adds	r3, r7, #3
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
 800060a:	e002      	b.n	8000612 <quectell_ATcommand_data+0x11a>
			}
			else receive_length--;
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	3b01      	subs	r3, #1
 8000610:	617b      	str	r3, [r7, #20]
		while(receive_length)
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d1ae      	bne.n	8000576 <quectell_ATcommand_data+0x7e>
	while(try)
 8000618:	1cfb      	adds	r3, r7, #3
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d184      	bne.n	800052a <quectell_ATcommand_data+0x32>
		}
	}

	return sendreceive;
 8000620:	68fb      	ldr	r3, [r7, #12]
}
 8000622:	0018      	movs	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	b006      	add	sp, #24
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	2000008c 	.word	0x2000008c

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000636:	f000 fa6f 	bl	8000b18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063a:	f000 f81d 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063e:	f000 f8f3 	bl	8000828 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000642:	f000 f88f 	bl	8000764 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000646:	f000 f8bf 	bl	80007c8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  switchModem();
 800064a:	f7ff ff35 	bl	80004b8 <switchModem>
  {
//	  serial_write_text("Modem opening. (wait time: 20sn) \r\n");

//	  sprintf(&cevapa[0],serial_write_command("ATE0\n\r",2),2);
//	  uint8_t rx_len=200;
	  char *receive= quectell_ATcommand_data("ATI\n\r",2);
 800064e:	4b09      	ldr	r3, [pc, #36]	; (8000674 <main+0x44>)
 8000650:	2102      	movs	r1, #2
 8000652:	0018      	movs	r0, r3
 8000654:	f7ff ff50 	bl	80004f8 <quectell_ATcommand_data>
 8000658:	0003      	movs	r3, r0
 800065a:	607b      	str	r3, [r7, #4]

	  int yl=strlen(receive);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	0018      	movs	r0, r3
 8000660:	f7ff fd52 	bl	8000108 <strlen>
 8000664:	0003      	movs	r3, r0
 8000666:	603b      	str	r3, [r7, #0]
//	  }
//	  if(
//			  strcmp(foo("ATI\n\r"),endOfLine)==0)
//	  	{
//		  char a=0;
	  		 HAL_Delay(2000);
 8000668:	23fa      	movs	r3, #250	; 0xfa
 800066a:	00db      	lsls	r3, r3, #3
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fac3 	bl	8000bf8 <HAL_Delay>
  {
 8000672:	e7ec      	b.n	800064e <main+0x1e>
 8000674:	0800358c 	.word	0x0800358c

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b590      	push	{r4, r7, lr}
 800067a:	b09b      	sub	sp, #108	; 0x6c
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	2434      	movs	r4, #52	; 0x34
 8000680:	193b      	adds	r3, r7, r4
 8000682:	0018      	movs	r0, r3
 8000684:	2334      	movs	r3, #52	; 0x34
 8000686:	001a      	movs	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	f002 fe9b 	bl	80033c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068e:	2320      	movs	r3, #32
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	0018      	movs	r0, r3
 8000694:	2314      	movs	r3, #20
 8000696:	001a      	movs	r2, r3
 8000698:	2100      	movs	r1, #0
 800069a:	f002 fe93 	bl	80033c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	0018      	movs	r0, r3
 80006a2:	231c      	movs	r3, #28
 80006a4:	001a      	movs	r2, r3
 80006a6:	2100      	movs	r1, #0
 80006a8:	f002 fe8c 	bl	80033c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ac:	4b2b      	ldr	r3, [pc, #172]	; (800075c <SystemClock_Config+0xe4>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a2b      	ldr	r2, [pc, #172]	; (8000760 <SystemClock_Config+0xe8>)
 80006b2:	401a      	ands	r2, r3
 80006b4:	4b29      	ldr	r3, [pc, #164]	; (800075c <SystemClock_Config+0xe4>)
 80006b6:	2180      	movs	r1, #128	; 0x80
 80006b8:	0109      	lsls	r1, r1, #4
 80006ba:	430a      	orrs	r2, r1
 80006bc:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006be:	0021      	movs	r1, r4
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2202      	movs	r2, #2
 80006c4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2201      	movs	r2, #1
 80006ca:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2210      	movs	r2, #16
 80006d0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2202      	movs	r2, #2
 80006d6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2280      	movs	r2, #128	; 0x80
 80006e2:	02d2      	lsls	r2, r2, #11
 80006e4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2280      	movs	r2, #128	; 0x80
 80006ea:	03d2      	lsls	r2, r2, #15
 80006ec:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ee:	187b      	adds	r3, r7, r1
 80006f0:	0018      	movs	r0, r3
 80006f2:	f000 fd9f 	bl	8001234 <HAL_RCC_OscConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x86>
  {
    Error_Handler();
 80006fa:	f000 f8eb 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	2120      	movs	r1, #32
 8000700:	187b      	adds	r3, r7, r1
 8000702:	220f      	movs	r2, #15
 8000704:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2203      	movs	r2, #3
 800070a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070c:	187b      	adds	r3, r7, r1
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000712:	187b      	adds	r3, r7, r1
 8000714:	2200      	movs	r2, #0
 8000716:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000718:	187b      	adds	r3, r7, r1
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2101      	movs	r1, #1
 8000722:	0018      	movs	r0, r3
 8000724:	f001 f8f0 	bl	8001908 <HAL_RCC_ClockConfig>
 8000728:	1e03      	subs	r3, r0, #0
 800072a:	d001      	beq.n	8000730 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800072c:	f000 f8d2 	bl	80008d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2203      	movs	r2, #3
 8000734:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2200      	movs	r2, #0
 800073a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800073c:	1d3b      	adds	r3, r7, #4
 800073e:	2200      	movs	r2, #0
 8000740:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	0018      	movs	r0, r3
 8000746:	f001 fb03 	bl	8001d50 <HAL_RCCEx_PeriphCLKConfig>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800074e:	f000 f8c1 	bl	80008d4 <Error_Handler>
  }
}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	46bd      	mov	sp, r7
 8000756:	b01b      	add	sp, #108	; 0x6c
 8000758:	bd90      	pop	{r4, r7, pc}
 800075a:	46c0      	nop			; (mov r8, r8)
 800075c:	40007000 	.word	0x40007000
 8000760:	ffffe7ff 	.word	0xffffe7ff

08000764 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000768:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 800076a:	4a16      	ldr	r2, [pc, #88]	; (80007c4 <MX_USART1_UART_Init+0x60>)
 800076c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800076e:	4b14      	ldr	r3, [pc, #80]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 8000770:	22e1      	movs	r2, #225	; 0xe1
 8000772:	0252      	lsls	r2, r2, #9
 8000774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b12      	ldr	r3, [pc, #72]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b10      	ldr	r3, [pc, #64]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000782:	4b0f      	ldr	r3, [pc, #60]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800078e:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 8000790:	22c0      	movs	r2, #192	; 0xc0
 8000792:	0092      	lsls	r2, r2, #2
 8000794:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000796:	4b0a      	ldr	r3, [pc, #40]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 8000798:	2200      	movs	r2, #0
 800079a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079c:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a2:	4b07      	ldr	r3, [pc, #28]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80007a8:	4b05      	ldr	r3, [pc, #20]	; (80007c0 <MX_USART1_UART_Init+0x5c>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f001 fc06 	bl	8001fbc <HAL_UART_Init>
 80007b0:	1e03      	subs	r3, r0, #0
 80007b2:	d001      	beq.n	80007b8 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 80007b4:	f000 f88e 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007b8:	46c0      	nop			; (mov r8, r8)
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			; (mov r8, r8)
 80007c0:	2000008c 	.word	0x2000008c
 80007c4:	40013800 	.word	0x40013800

080007c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007ce:	4a15      	ldr	r2, [pc, #84]	; (8000824 <MX_USART2_UART_Init+0x5c>)
 80007d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007d2:	4b13      	ldr	r3, [pc, #76]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007d4:	22e1      	movs	r2, #225	; 0xe1
 80007d6:	0252      	lsls	r2, r2, #9
 80007d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007da:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007dc:	2200      	movs	r2, #0
 80007de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007e0:	4b0f      	ldr	r3, [pc, #60]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007e6:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ec:	4b0c      	ldr	r3, [pc, #48]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007ee:	220c      	movs	r2, #12
 80007f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f2:	4b0b      	ldr	r3, [pc, #44]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f8:	4b09      	ldr	r3, [pc, #36]	; (8000820 <MX_USART2_UART_Init+0x58>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007fe:	4b08      	ldr	r3, [pc, #32]	; (8000820 <MX_USART2_UART_Init+0x58>)
 8000800:	2200      	movs	r2, #0
 8000802:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <MX_USART2_UART_Init+0x58>)
 8000806:	2200      	movs	r2, #0
 8000808:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800080a:	4b05      	ldr	r3, [pc, #20]	; (8000820 <MX_USART2_UART_Init+0x58>)
 800080c:	0018      	movs	r0, r3
 800080e:	f001 fbd5 	bl	8001fbc <HAL_UART_Init>
 8000812:	1e03      	subs	r3, r0, #0
 8000814:	d001      	beq.n	800081a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000816:	f000 f85d 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000110 	.word	0x20000110
 8000824:	40004400 	.word	0x40004400

08000828 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000828:	b590      	push	{r4, r7, lr}
 800082a:	b089      	sub	sp, #36	; 0x24
 800082c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082e:	240c      	movs	r4, #12
 8000830:	193b      	adds	r3, r7, r4
 8000832:	0018      	movs	r0, r3
 8000834:	2314      	movs	r3, #20
 8000836:	001a      	movs	r2, r3
 8000838:	2100      	movs	r1, #0
 800083a:	f002 fdc3 	bl	80033c4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	4b23      	ldr	r3, [pc, #140]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000842:	4b22      	ldr	r3, [pc, #136]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000844:	2101      	movs	r1, #1
 8000846:	430a      	orrs	r2, r1
 8000848:	62da      	str	r2, [r3, #44]	; 0x2c
 800084a:	4b20      	ldr	r3, [pc, #128]	; (80008cc <MX_GPIO_Init+0xa4>)
 800084c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800084e:	2201      	movs	r2, #1
 8000850:	4013      	ands	r3, r2
 8000852:	60bb      	str	r3, [r7, #8]
 8000854:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000856:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800085a:	4b1c      	ldr	r3, [pc, #112]	; (80008cc <MX_GPIO_Init+0xa4>)
 800085c:	2102      	movs	r1, #2
 800085e:	430a      	orrs	r2, r1
 8000860:	62da      	str	r2, [r3, #44]	; 0x2c
 8000862:	4b1a      	ldr	r3, [pc, #104]	; (80008cc <MX_GPIO_Init+0xa4>)
 8000864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000866:	2202      	movs	r2, #2
 8000868:	4013      	ands	r3, r2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_POWER_GPIO_Port, GSM_POWER_Pin, GPIO_PIN_RESET);
 800086e:	2380      	movs	r3, #128	; 0x80
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	4817      	ldr	r0, [pc, #92]	; (80008d0 <MX_GPIO_Init+0xa8>)
 8000874:	2200      	movs	r2, #0
 8000876:	0019      	movs	r1, r3
 8000878:	f000 fcbe 	bl	80011f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RFTX_MON_Pin SIM_DOOR_Pin */
  GPIO_InitStruct.Pin = RFTX_MON_Pin|SIM_DOOR_Pin;
 800087c:	193b      	adds	r3, r7, r4
 800087e:	2282      	movs	r2, #130	; 0x82
 8000880:	0092      	lsls	r2, r2, #2
 8000882:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000884:	193b      	adds	r3, r7, r4
 8000886:	2200      	movs	r2, #0
 8000888:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	193b      	adds	r3, r7, r4
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000890:	193b      	adds	r3, r7, r4
 8000892:	4a0f      	ldr	r2, [pc, #60]	; (80008d0 <MX_GPIO_Init+0xa8>)
 8000894:	0019      	movs	r1, r3
 8000896:	0010      	movs	r0, r2
 8000898:	f000 fb38 	bl	8000f0c <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_POWER_Pin */
  GPIO_InitStruct.Pin = GSM_POWER_Pin;
 800089c:	0021      	movs	r1, r4
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	2280      	movs	r2, #128	; 0x80
 80008a2:	0052      	lsls	r2, r2, #1
 80008a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2201      	movs	r2, #1
 80008aa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GSM_POWER_GPIO_Port, &GPIO_InitStruct);
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	4a05      	ldr	r2, [pc, #20]	; (80008d0 <MX_GPIO_Init+0xa8>)
 80008bc:	0019      	movs	r1, r3
 80008be:	0010      	movs	r0, r2
 80008c0:	f000 fb24 	bl	8000f0c <HAL_GPIO_Init>

}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b009      	add	sp, #36	; 0x24
 80008ca:	bd90      	pop	{r4, r7, pc}
 80008cc:	40021000 	.word	0x40021000
 80008d0:	50000400 	.word	0x50000400

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	e7fe      	b.n	80008dc <Error_Handler+0x8>
	...

080008e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e4:	4b07      	ldr	r3, [pc, #28]	; (8000904 <HAL_MspInit+0x24>)
 80008e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <HAL_MspInit+0x24>)
 80008ea:	2101      	movs	r1, #1
 80008ec:	430a      	orrs	r2, r1
 80008ee:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f0:	4b04      	ldr	r3, [pc, #16]	; (8000904 <HAL_MspInit+0x24>)
 80008f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80008f4:	4b03      	ldr	r3, [pc, #12]	; (8000904 <HAL_MspInit+0x24>)
 80008f6:	2180      	movs	r1, #128	; 0x80
 80008f8:	0549      	lsls	r1, r1, #21
 80008fa:	430a      	orrs	r2, r1
 80008fc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	40021000 	.word	0x40021000

08000908 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000908:	b590      	push	{r4, r7, lr}
 800090a:	b08b      	sub	sp, #44	; 0x2c
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000910:	2414      	movs	r4, #20
 8000912:	193b      	adds	r3, r7, r4
 8000914:	0018      	movs	r0, r3
 8000916:	2314      	movs	r3, #20
 8000918:	001a      	movs	r2, r3
 800091a:	2100      	movs	r1, #0
 800091c:	f002 fd52 	bl	80033c4 <memset>
  if(huart->Instance==USART1)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a34      	ldr	r2, [pc, #208]	; (80009f8 <HAL_UART_MspInit+0xf0>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d12b      	bne.n	8000982 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800092a:	4b34      	ldr	r3, [pc, #208]	; (80009fc <HAL_UART_MspInit+0xf4>)
 800092c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800092e:	4b33      	ldr	r3, [pc, #204]	; (80009fc <HAL_UART_MspInit+0xf4>)
 8000930:	2180      	movs	r1, #128	; 0x80
 8000932:	01c9      	lsls	r1, r1, #7
 8000934:	430a      	orrs	r2, r1
 8000936:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000938:	4b30      	ldr	r3, [pc, #192]	; (80009fc <HAL_UART_MspInit+0xf4>)
 800093a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800093c:	4b2f      	ldr	r3, [pc, #188]	; (80009fc <HAL_UART_MspInit+0xf4>)
 800093e:	2101      	movs	r1, #1
 8000940:	430a      	orrs	r2, r1
 8000942:	62da      	str	r2, [r3, #44]	; 0x2c
 8000944:	4b2d      	ldr	r3, [pc, #180]	; (80009fc <HAL_UART_MspInit+0xf4>)
 8000946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000948:	2201      	movs	r2, #1
 800094a:	4013      	ands	r3, r2
 800094c:	613b      	str	r3, [r7, #16]
 800094e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    PA12     ------> USART1_RTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8000950:	193b      	adds	r3, r7, r4
 8000952:	22f0      	movs	r2, #240	; 0xf0
 8000954:	0152      	lsls	r2, r2, #5
 8000956:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000958:	0021      	movs	r1, r4
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2202      	movs	r2, #2
 800095e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2203      	movs	r2, #3
 800096a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2204      	movs	r2, #4
 8000970:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	187a      	adds	r2, r7, r1
 8000974:	23a0      	movs	r3, #160	; 0xa0
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	0011      	movs	r1, r2
 800097a:	0018      	movs	r0, r3
 800097c:	f000 fac6 	bl	8000f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000980:	e036      	b.n	80009f0 <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4a1e      	ldr	r2, [pc, #120]	; (8000a00 <HAL_UART_MspInit+0xf8>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d131      	bne.n	80009f0 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800098c:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <HAL_UART_MspInit+0xf4>)
 800098e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000990:	4b1a      	ldr	r3, [pc, #104]	; (80009fc <HAL_UART_MspInit+0xf4>)
 8000992:	2180      	movs	r1, #128	; 0x80
 8000994:	0289      	lsls	r1, r1, #10
 8000996:	430a      	orrs	r2, r1
 8000998:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <HAL_UART_MspInit+0xf4>)
 800099c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <HAL_UART_MspInit+0xf4>)
 80009a0:	2101      	movs	r1, #1
 80009a2:	430a      	orrs	r2, r1
 80009a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <HAL_UART_MspInit+0xf4>)
 80009a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009aa:	2201      	movs	r2, #1
 80009ac:	4013      	ands	r3, r2
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009b2:	2114      	movs	r1, #20
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	220c      	movs	r2, #12
 80009b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2202      	movs	r2, #2
 80009be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2203      	movs	r2, #3
 80009ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2204      	movs	r2, #4
 80009d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	187a      	adds	r2, r7, r1
 80009d4:	23a0      	movs	r3, #160	; 0xa0
 80009d6:	05db      	lsls	r3, r3, #23
 80009d8:	0011      	movs	r1, r2
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 fa96 	bl	8000f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	201c      	movs	r0, #28
 80009e6:	f000 f9d7 	bl	8000d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009ea:	201c      	movs	r0, #28
 80009ec:	f000 f9e9 	bl	8000dc2 <HAL_NVIC_EnableIRQ>
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b00b      	add	sp, #44	; 0x2c
 80009f6:	bd90      	pop	{r4, r7, pc}
 80009f8:	40013800 	.word	0x40013800
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40004400 	.word	0x40004400

08000a04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <NMI_Handler+0x4>

08000a0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a0e:	e7fe      	b.n	8000a0e <HardFault_Handler+0x4>

08000a10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a1e:	46c0      	nop			; (mov r8, r8)
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a28:	f000 f8ca 	bl	8000bc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a2c:	46c0      	nop			; (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
	...

08000a34 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a38:	4b03      	ldr	r3, [pc, #12]	; (8000a48 <USART2_IRQHandler+0x14>)
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f001 fca8 	bl	8002390 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			; (mov r8, r8)
 8000a48:	20000110 	.word	0x20000110

08000a4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b086      	sub	sp, #24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a54:	4a14      	ldr	r2, [pc, #80]	; (8000aa8 <_sbrk+0x5c>)
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <_sbrk+0x60>)
 8000a58:	1ad3      	subs	r3, r2, r3
 8000a5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a60:	4b13      	ldr	r3, [pc, #76]	; (8000ab0 <_sbrk+0x64>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d102      	bne.n	8000a6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <_sbrk+0x64>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <_sbrk+0x68>)
 8000a6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <_sbrk+0x64>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	18d3      	adds	r3, r2, r3
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d207      	bcs.n	8000a8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a7c:	f002 fc6e 	bl	800335c <__errno>
 8000a80:	0003      	movs	r3, r0
 8000a82:	220c      	movs	r2, #12
 8000a84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	425b      	negs	r3, r3
 8000a8a:	e009      	b.n	8000aa0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <_sbrk+0x64>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a92:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <_sbrk+0x64>)
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	18d2      	adds	r2, r2, r3
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <_sbrk+0x64>)
 8000a9c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a9e:	68fb      	ldr	r3, [r7, #12]
}
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b006      	add	sp, #24
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	20002000 	.word	0x20002000
 8000aac:	00000400 	.word	0x00000400
 8000ab0:	20000194 	.word	0x20000194
 8000ab4:	200001b0 	.word	0x200001b0

08000ab8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
	...

08000ac4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000ac4:	480d      	ldr	r0, [pc, #52]	; (8000afc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000ac6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ac8:	480d      	ldr	r0, [pc, #52]	; (8000b00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000aca:	490e      	ldr	r1, [pc, #56]	; (8000b04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000acc:	4a0e      	ldr	r2, [pc, #56]	; (8000b08 <LoopForever+0xe>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad0:	e002      	b.n	8000ad8 <LoopCopyDataInit>

08000ad2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ad6:	3304      	adds	r3, #4

08000ad8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ad8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ada:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000adc:	d3f9      	bcc.n	8000ad2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ade:	4a0b      	ldr	r2, [pc, #44]	; (8000b0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae0:	4c0b      	ldr	r4, [pc, #44]	; (8000b10 <LoopForever+0x16>)
  movs r3, #0
 8000ae2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae4:	e001      	b.n	8000aea <LoopFillZerobss>

08000ae6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ae6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ae8:	3204      	adds	r2, #4

08000aea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aec:	d3fb      	bcc.n	8000ae6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000aee:	f7ff ffe3 	bl	8000ab8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000af2:	f002 fc39 	bl	8003368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000af6:	f7ff fd9b 	bl	8000630 <main>

08000afa <LoopForever>:

LoopForever:
    b LoopForever
 8000afa:	e7fe      	b.n	8000afa <LoopForever>
   ldr   r0, =_estack
 8000afc:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b08:	08003610 	.word	0x08003610
  ldr r2, =_sbss
 8000b0c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b10:	200001ac 	.word	0x200001ac

08000b14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC1_COMP_IRQHandler>
	...

08000b18 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b24:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <HAL_Init+0x3c>)
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <HAL_Init+0x3c>)
 8000b2a:	2140      	movs	r1, #64	; 0x40
 8000b2c:	430a      	orrs	r2, r1
 8000b2e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b30:	2003      	movs	r0, #3
 8000b32:	f000 f811 	bl	8000b58 <HAL_InitTick>
 8000b36:	1e03      	subs	r3, r0, #0
 8000b38:	d003      	beq.n	8000b42 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b3a:	1dfb      	adds	r3, r7, #7
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e001      	b.n	8000b46 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b42:	f7ff fecd 	bl	80008e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	781b      	ldrb	r3, [r3, #0]
}
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	b002      	add	sp, #8
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	46c0      	nop			; (mov r8, r8)
 8000b54:	40022000 	.word	0x40022000

08000b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b60:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_InitTick+0x5c>)
 8000b62:	681c      	ldr	r4, [r3, #0]
 8000b64:	4b14      	ldr	r3, [pc, #80]	; (8000bb8 <HAL_InitTick+0x60>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	0019      	movs	r1, r3
 8000b6a:	23fa      	movs	r3, #250	; 0xfa
 8000b6c:	0098      	lsls	r0, r3, #2
 8000b6e:	f7ff fad3 	bl	8000118 <__udivsi3>
 8000b72:	0003      	movs	r3, r0
 8000b74:	0019      	movs	r1, r3
 8000b76:	0020      	movs	r0, r4
 8000b78:	f7ff face 	bl	8000118 <__udivsi3>
 8000b7c:	0003      	movs	r3, r0
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f000 f92f 	bl	8000de2 <HAL_SYSTICK_Config>
 8000b84:	1e03      	subs	r3, r0, #0
 8000b86:	d001      	beq.n	8000b8c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e00f      	b.n	8000bac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2b03      	cmp	r3, #3
 8000b90:	d80b      	bhi.n	8000baa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b92:	6879      	ldr	r1, [r7, #4]
 8000b94:	2301      	movs	r3, #1
 8000b96:	425b      	negs	r3, r3
 8000b98:	2200      	movs	r2, #0
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 f8fc 	bl	8000d98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ba0:	4b06      	ldr	r3, [pc, #24]	; (8000bbc <HAL_InitTick+0x64>)
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	e000      	b.n	8000bac <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000baa:	2301      	movs	r3, #1
}
 8000bac:	0018      	movs	r0, r3
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	b003      	add	sp, #12
 8000bb2:	bd90      	pop	{r4, r7, pc}
 8000bb4:	20000000 	.word	0x20000000
 8000bb8:	20000008 	.word	0x20000008
 8000bbc:	20000004 	.word	0x20000004

08000bc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bc4:	4b05      	ldr	r3, [pc, #20]	; (8000bdc <HAL_IncTick+0x1c>)
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	001a      	movs	r2, r3
 8000bca:	4b05      	ldr	r3, [pc, #20]	; (8000be0 <HAL_IncTick+0x20>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	18d2      	adds	r2, r2, r3
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_IncTick+0x20>)
 8000bd2:	601a      	str	r2, [r3, #0]
}
 8000bd4:	46c0      	nop			; (mov r8, r8)
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	20000008 	.word	0x20000008
 8000be0:	20000198 	.word	0x20000198

08000be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  return uwTick;
 8000be8:	4b02      	ldr	r3, [pc, #8]	; (8000bf4 <HAL_GetTick+0x10>)
 8000bea:	681b      	ldr	r3, [r3, #0]
}
 8000bec:	0018      	movs	r0, r3
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	20000198 	.word	0x20000198

08000bf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c00:	f7ff fff0 	bl	8000be4 <HAL_GetTick>
 8000c04:	0003      	movs	r3, r0
 8000c06:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	d005      	beq.n	8000c1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c12:	4b0a      	ldr	r3, [pc, #40]	; (8000c3c <HAL_Delay+0x44>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	001a      	movs	r2, r3
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	189b      	adds	r3, r3, r2
 8000c1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	f7ff ffe0 	bl	8000be4 <HAL_GetTick>
 8000c24:	0002      	movs	r2, r0
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	68fa      	ldr	r2, [r7, #12]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d8f7      	bhi.n	8000c20 <HAL_Delay+0x28>
  {
  }
}
 8000c30:	46c0      	nop			; (mov r8, r8)
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	46bd      	mov	sp, r7
 8000c36:	b004      	add	sp, #16
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	46c0      	nop			; (mov r8, r8)
 8000c3c:	20000008 	.word	0x20000008

08000c40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	0002      	movs	r2, r0
 8000c48:	1dfb      	adds	r3, r7, #7
 8000c4a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c4c:	1dfb      	adds	r3, r7, #7
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	2b7f      	cmp	r3, #127	; 0x7f
 8000c52:	d809      	bhi.n	8000c68 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c54:	1dfb      	adds	r3, r7, #7
 8000c56:	781b      	ldrb	r3, [r3, #0]
 8000c58:	001a      	movs	r2, r3
 8000c5a:	231f      	movs	r3, #31
 8000c5c:	401a      	ands	r2, r3
 8000c5e:	4b04      	ldr	r3, [pc, #16]	; (8000c70 <__NVIC_EnableIRQ+0x30>)
 8000c60:	2101      	movs	r1, #1
 8000c62:	4091      	lsls	r1, r2
 8000c64:	000a      	movs	r2, r1
 8000c66:	601a      	str	r2, [r3, #0]
  }
}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b002      	add	sp, #8
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	e000e100 	.word	0xe000e100

08000c74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c74:	b590      	push	{r4, r7, lr}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	0002      	movs	r2, r0
 8000c7c:	6039      	str	r1, [r7, #0]
 8000c7e:	1dfb      	adds	r3, r7, #7
 8000c80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c82:	1dfb      	adds	r3, r7, #7
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b7f      	cmp	r3, #127	; 0x7f
 8000c88:	d828      	bhi.n	8000cdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c8a:	4a2f      	ldr	r2, [pc, #188]	; (8000d48 <__NVIC_SetPriority+0xd4>)
 8000c8c:	1dfb      	adds	r3, r7, #7
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	089b      	lsrs	r3, r3, #2
 8000c94:	33c0      	adds	r3, #192	; 0xc0
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	589b      	ldr	r3, [r3, r2]
 8000c9a:	1dfa      	adds	r2, r7, #7
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	0011      	movs	r1, r2
 8000ca0:	2203      	movs	r2, #3
 8000ca2:	400a      	ands	r2, r1
 8000ca4:	00d2      	lsls	r2, r2, #3
 8000ca6:	21ff      	movs	r1, #255	; 0xff
 8000ca8:	4091      	lsls	r1, r2
 8000caa:	000a      	movs	r2, r1
 8000cac:	43d2      	mvns	r2, r2
 8000cae:	401a      	ands	r2, r3
 8000cb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	019b      	lsls	r3, r3, #6
 8000cb6:	22ff      	movs	r2, #255	; 0xff
 8000cb8:	401a      	ands	r2, r3
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	4003      	ands	r3, r0
 8000cc4:	00db      	lsls	r3, r3, #3
 8000cc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cc8:	481f      	ldr	r0, [pc, #124]	; (8000d48 <__NVIC_SetPriority+0xd4>)
 8000cca:	1dfb      	adds	r3, r7, #7
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	b25b      	sxtb	r3, r3
 8000cd0:	089b      	lsrs	r3, r3, #2
 8000cd2:	430a      	orrs	r2, r1
 8000cd4:	33c0      	adds	r3, #192	; 0xc0
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cda:	e031      	b.n	8000d40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cdc:	4a1b      	ldr	r2, [pc, #108]	; (8000d4c <__NVIC_SetPriority+0xd8>)
 8000cde:	1dfb      	adds	r3, r7, #7
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	0019      	movs	r1, r3
 8000ce4:	230f      	movs	r3, #15
 8000ce6:	400b      	ands	r3, r1
 8000ce8:	3b08      	subs	r3, #8
 8000cea:	089b      	lsrs	r3, r3, #2
 8000cec:	3306      	adds	r3, #6
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	18d3      	adds	r3, r2, r3
 8000cf2:	3304      	adds	r3, #4
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	1dfa      	adds	r2, r7, #7
 8000cf8:	7812      	ldrb	r2, [r2, #0]
 8000cfa:	0011      	movs	r1, r2
 8000cfc:	2203      	movs	r2, #3
 8000cfe:	400a      	ands	r2, r1
 8000d00:	00d2      	lsls	r2, r2, #3
 8000d02:	21ff      	movs	r1, #255	; 0xff
 8000d04:	4091      	lsls	r1, r2
 8000d06:	000a      	movs	r2, r1
 8000d08:	43d2      	mvns	r2, r2
 8000d0a:	401a      	ands	r2, r3
 8000d0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	019b      	lsls	r3, r3, #6
 8000d12:	22ff      	movs	r2, #255	; 0xff
 8000d14:	401a      	ands	r2, r3
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	4003      	ands	r3, r0
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d24:	4809      	ldr	r0, [pc, #36]	; (8000d4c <__NVIC_SetPriority+0xd8>)
 8000d26:	1dfb      	adds	r3, r7, #7
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	001c      	movs	r4, r3
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	4023      	ands	r3, r4
 8000d30:	3b08      	subs	r3, #8
 8000d32:	089b      	lsrs	r3, r3, #2
 8000d34:	430a      	orrs	r2, r1
 8000d36:	3306      	adds	r3, #6
 8000d38:	009b      	lsls	r3, r3, #2
 8000d3a:	18c3      	adds	r3, r0, r3
 8000d3c:	3304      	adds	r3, #4
 8000d3e:	601a      	str	r2, [r3, #0]
}
 8000d40:	46c0      	nop			; (mov r8, r8)
 8000d42:	46bd      	mov	sp, r7
 8000d44:	b003      	add	sp, #12
 8000d46:	bd90      	pop	{r4, r7, pc}
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	1e5a      	subs	r2, r3, #1
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	045b      	lsls	r3, r3, #17
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d301      	bcc.n	8000d68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d64:	2301      	movs	r3, #1
 8000d66:	e010      	b.n	8000d8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d68:	4b0a      	ldr	r3, [pc, #40]	; (8000d94 <SysTick_Config+0x44>)
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	3a01      	subs	r2, #1
 8000d6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d70:	2301      	movs	r3, #1
 8000d72:	425b      	negs	r3, r3
 8000d74:	2103      	movs	r1, #3
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff ff7c 	bl	8000c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d7c:	4b05      	ldr	r3, [pc, #20]	; (8000d94 <SysTick_Config+0x44>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d82:	4b04      	ldr	r3, [pc, #16]	; (8000d94 <SysTick_Config+0x44>)
 8000d84:	2207      	movs	r2, #7
 8000d86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d88:	2300      	movs	r3, #0
}
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	b002      	add	sp, #8
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	e000e010 	.word	0xe000e010

08000d98 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	60b9      	str	r1, [r7, #8]
 8000da0:	607a      	str	r2, [r7, #4]
 8000da2:	210f      	movs	r1, #15
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	1c02      	adds	r2, r0, #0
 8000da8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000daa:	68ba      	ldr	r2, [r7, #8]
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	b25b      	sxtb	r3, r3
 8000db2:	0011      	movs	r1, r2
 8000db4:	0018      	movs	r0, r3
 8000db6:	f7ff ff5d 	bl	8000c74 <__NVIC_SetPriority>
}
 8000dba:	46c0      	nop			; (mov r8, r8)
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	b004      	add	sp, #16
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc2:	b580      	push	{r7, lr}
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	0002      	movs	r2, r0
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	b25b      	sxtb	r3, r3
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f7ff ff33 	bl	8000c40 <__NVIC_EnableIRQ>
}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	b002      	add	sp, #8
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	0018      	movs	r0, r3
 8000dee:	f7ff ffaf 	bl	8000d50 <SysTick_Config>
 8000df2:	0003      	movs	r3, r0
}
 8000df4:	0018      	movs	r0, r3
 8000df6:	46bd      	mov	sp, r7
 8000df8:	b002      	add	sp, #8
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b084      	sub	sp, #16
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e04:	230f      	movs	r3, #15
 8000e06:	18fb      	adds	r3, r7, r3
 8000e08:	2200      	movs	r2, #0
 8000e0a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2225      	movs	r2, #37	; 0x25
 8000e10:	5c9b      	ldrb	r3, [r3, r2]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d008      	beq.n	8000e2a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	2224      	movs	r2, #36	; 0x24
 8000e22:	2100      	movs	r1, #0
 8000e24:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000e26:	2301      	movs	r3, #1
 8000e28:	e024      	b.n	8000e74 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	210e      	movs	r1, #14
 8000e36:	438a      	bics	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	681a      	ldr	r2, [r3, #0]
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2101      	movs	r1, #1
 8000e46:	438a      	bics	r2, r1
 8000e48:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	221c      	movs	r2, #28
 8000e50:	401a      	ands	r2, r3
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	2101      	movs	r1, #1
 8000e58:	4091      	lsls	r1, r2
 8000e5a:	000a      	movs	r2, r1
 8000e5c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2225      	movs	r2, #37	; 0x25
 8000e62:	2101      	movs	r1, #1
 8000e64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2224      	movs	r2, #36	; 0x24
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	5499      	strb	r1, [r3, r2]

    return status;
 8000e6e:	230f      	movs	r3, #15
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000e74:	0018      	movs	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	b004      	add	sp, #16
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e84:	210f      	movs	r1, #15
 8000e86:	187b      	adds	r3, r7, r1
 8000e88:	2200      	movs	r2, #0
 8000e8a:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	2225      	movs	r2, #37	; 0x25
 8000e90:	5c9b      	ldrb	r3, [r3, r2]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d006      	beq.n	8000ea6 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2204      	movs	r2, #4
 8000e9c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000e9e:	187b      	adds	r3, r7, r1
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	701a      	strb	r2, [r3, #0]
 8000ea4:	e02a      	b.n	8000efc <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	210e      	movs	r1, #14
 8000eb2:	438a      	bics	r2, r1
 8000eb4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	681a      	ldr	r2, [r3, #0]
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	438a      	bics	r2, r1
 8000ec4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	221c      	movs	r2, #28
 8000ecc:	401a      	ands	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	2101      	movs	r1, #1
 8000ed4:	4091      	lsls	r1, r2
 8000ed6:	000a      	movs	r2, r1
 8000ed8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	2225      	movs	r2, #37	; 0x25
 8000ede:	2101      	movs	r1, #1
 8000ee0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2224      	movs	r2, #36	; 0x24
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d004      	beq.n	8000efc <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ef6:	687a      	ldr	r2, [r7, #4]
 8000ef8:	0010      	movs	r0, r2
 8000efa:	4798      	blx	r3
    }
  }
  return status;
 8000efc:	230f      	movs	r3, #15
 8000efe:	18fb      	adds	r3, r7, r3
 8000f00:	781b      	ldrb	r3, [r3, #0]
}
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b004      	add	sp, #16
 8000f08:	bd80      	pop	{r7, pc}
	...

08000f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000f22:	e14f      	b.n	80011c4 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2101      	movs	r1, #1
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	4091      	lsls	r1, r2
 8000f2e:	000a      	movs	r2, r1
 8000f30:	4013      	ands	r3, r2
 8000f32:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d100      	bne.n	8000f3c <HAL_GPIO_Init+0x30>
 8000f3a:	e140      	b.n	80011be <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685b      	ldr	r3, [r3, #4]
 8000f40:	2203      	movs	r2, #3
 8000f42:	4013      	ands	r3, r2
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d005      	beq.n	8000f54 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	2203      	movs	r2, #3
 8000f4e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000f50:	2b02      	cmp	r3, #2
 8000f52:	d130      	bne.n	8000fb6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	409a      	lsls	r2, r3
 8000f62:	0013      	movs	r3, r2
 8000f64:	43da      	mvns	r2, r3
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	68da      	ldr	r2, [r3, #12]
 8000f70:	697b      	ldr	r3, [r7, #20]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	409a      	lsls	r2, r3
 8000f76:	0013      	movs	r3, r2
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	0013      	movs	r3, r2
 8000f92:	43da      	mvns	r2, r3
 8000f94:	693b      	ldr	r3, [r7, #16]
 8000f96:	4013      	ands	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	091b      	lsrs	r3, r3, #4
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
 8000fa8:	0013      	movs	r3, r2
 8000faa:	693a      	ldr	r2, [r7, #16]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	2203      	movs	r2, #3
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	d017      	beq.n	8000ff2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	2203      	movs	r2, #3
 8000fce:	409a      	lsls	r2, r3
 8000fd0:	0013      	movs	r3, r2
 8000fd2:	43da      	mvns	r2, r3
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	689a      	ldr	r2, [r3, #8]
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	409a      	lsls	r2, r3
 8000fe4:	0013      	movs	r3, r2
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	693a      	ldr	r2, [r7, #16]
 8000ff0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d123      	bne.n	8001046 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	08da      	lsrs	r2, r3, #3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3208      	adds	r2, #8
 8001006:	0092      	lsls	r2, r2, #2
 8001008:	58d3      	ldr	r3, [r2, r3]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	2207      	movs	r2, #7
 8001010:	4013      	ands	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	220f      	movs	r2, #15
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	43da      	mvns	r2, r3
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	691a      	ldr	r2, [r3, #16]
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	2107      	movs	r1, #7
 800102a:	400b      	ands	r3, r1
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	409a      	lsls	r2, r3
 8001030:	0013      	movs	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	08da      	lsrs	r2, r3, #3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3208      	adds	r2, #8
 8001040:	0092      	lsls	r2, r2, #2
 8001042:	6939      	ldr	r1, [r7, #16]
 8001044:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	2203      	movs	r2, #3
 8001052:	409a      	lsls	r2, r3
 8001054:	0013      	movs	r3, r2
 8001056:	43da      	mvns	r2, r3
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	4013      	ands	r3, r2
 800105c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2203      	movs	r2, #3
 8001064:	401a      	ands	r2, r3
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	409a      	lsls	r2, r3
 800106c:	0013      	movs	r3, r2
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	4313      	orrs	r3, r2
 8001072:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	23c0      	movs	r3, #192	; 0xc0
 8001080:	029b      	lsls	r3, r3, #10
 8001082:	4013      	ands	r3, r2
 8001084:	d100      	bne.n	8001088 <HAL_GPIO_Init+0x17c>
 8001086:	e09a      	b.n	80011be <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001088:	4b54      	ldr	r3, [pc, #336]	; (80011dc <HAL_GPIO_Init+0x2d0>)
 800108a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800108c:	4b53      	ldr	r3, [pc, #332]	; (80011dc <HAL_GPIO_Init+0x2d0>)
 800108e:	2101      	movs	r1, #1
 8001090:	430a      	orrs	r2, r1
 8001092:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001094:	4a52      	ldr	r2, [pc, #328]	; (80011e0 <HAL_GPIO_Init+0x2d4>)
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	089b      	lsrs	r3, r3, #2
 800109a:	3302      	adds	r3, #2
 800109c:	009b      	lsls	r3, r3, #2
 800109e:	589b      	ldr	r3, [r3, r2]
 80010a0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	2203      	movs	r2, #3
 80010a6:	4013      	ands	r3, r2
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	220f      	movs	r2, #15
 80010ac:	409a      	lsls	r2, r3
 80010ae:	0013      	movs	r3, r2
 80010b0:	43da      	mvns	r2, r3
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	4013      	ands	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80010b8:	687a      	ldr	r2, [r7, #4]
 80010ba:	23a0      	movs	r3, #160	; 0xa0
 80010bc:	05db      	lsls	r3, r3, #23
 80010be:	429a      	cmp	r2, r3
 80010c0:	d019      	beq.n	80010f6 <HAL_GPIO_Init+0x1ea>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a47      	ldr	r2, [pc, #284]	; (80011e4 <HAL_GPIO_Init+0x2d8>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d013      	beq.n	80010f2 <HAL_GPIO_Init+0x1e6>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a46      	ldr	r2, [pc, #280]	; (80011e8 <HAL_GPIO_Init+0x2dc>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d00d      	beq.n	80010ee <HAL_GPIO_Init+0x1e2>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a45      	ldr	r2, [pc, #276]	; (80011ec <HAL_GPIO_Init+0x2e0>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d007      	beq.n	80010ea <HAL_GPIO_Init+0x1de>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a44      	ldr	r2, [pc, #272]	; (80011f0 <HAL_GPIO_Init+0x2e4>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d101      	bne.n	80010e6 <HAL_GPIO_Init+0x1da>
 80010e2:	2305      	movs	r3, #5
 80010e4:	e008      	b.n	80010f8 <HAL_GPIO_Init+0x1ec>
 80010e6:	2306      	movs	r3, #6
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x1ec>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x1ec>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x1ec>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x1ec>
 80010f6:	2300      	movs	r3, #0
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	2103      	movs	r1, #3
 80010fc:	400a      	ands	r2, r1
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4093      	lsls	r3, r2
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4313      	orrs	r3, r2
 8001106:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001108:	4935      	ldr	r1, [pc, #212]	; (80011e0 <HAL_GPIO_Init+0x2d4>)
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001116:	4b37      	ldr	r3, [pc, #220]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43da      	mvns	r2, r3
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685a      	ldr	r2, [r3, #4]
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	025b      	lsls	r3, r3, #9
 800112e:	4013      	ands	r3, r2
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800113a:	4b2e      	ldr	r3, [pc, #184]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001140:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	43da      	mvns	r2, r3
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685a      	ldr	r2, [r3, #4]
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	029b      	lsls	r3, r3, #10
 8001158:	4013      	ands	r3, r2
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001164:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800116a:	4b22      	ldr	r3, [pc, #136]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43da      	mvns	r2, r3
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	4013      	ands	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	2380      	movs	r3, #128	; 0x80
 8001180:	035b      	lsls	r3, r3, #13
 8001182:	4013      	ands	r3, r2
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800118e:	4b19      	ldr	r3, [pc, #100]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001194:	4b17      	ldr	r3, [pc, #92]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 8001196:	68db      	ldr	r3, [r3, #12]
 8001198:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	43da      	mvns	r2, r3
 800119e:	693b      	ldr	r3, [r7, #16]
 80011a0:	4013      	ands	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	2380      	movs	r3, #128	; 0x80
 80011aa:	039b      	lsls	r3, r3, #14
 80011ac:	4013      	ands	r3, r2
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80011b8:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <HAL_GPIO_Init+0x2e8>)
 80011ba:	693a      	ldr	r2, [r7, #16]
 80011bc:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	3301      	adds	r3, #1
 80011c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	681a      	ldr	r2, [r3, #0]
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	40da      	lsrs	r2, r3
 80011cc:	1e13      	subs	r3, r2, #0
 80011ce:	d000      	beq.n	80011d2 <HAL_GPIO_Init+0x2c6>
 80011d0:	e6a8      	b.n	8000f24 <HAL_GPIO_Init+0x18>
  }
}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	46c0      	nop			; (mov r8, r8)
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b006      	add	sp, #24
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40021000 	.word	0x40021000
 80011e0:	40010000 	.word	0x40010000
 80011e4:	50000400 	.word	0x50000400
 80011e8:	50000800 	.word	0x50000800
 80011ec:	50000c00 	.word	0x50000c00
 80011f0:	50001c00 	.word	0x50001c00
 80011f4:	40010400 	.word	0x40010400

080011f8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	0008      	movs	r0, r1
 8001202:	0011      	movs	r1, r2
 8001204:	1cbb      	adds	r3, r7, #2
 8001206:	1c02      	adds	r2, r0, #0
 8001208:	801a      	strh	r2, [r3, #0]
 800120a:	1c7b      	adds	r3, r7, #1
 800120c:	1c0a      	adds	r2, r1, #0
 800120e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001210:	1c7b      	adds	r3, r7, #1
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d004      	beq.n	8001222 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001218:	1cbb      	adds	r3, r7, #2
 800121a:	881a      	ldrh	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001220:	e003      	b.n	800122a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001222:	1cbb      	adds	r3, r7, #2
 8001224:	881a      	ldrh	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	629a      	str	r2, [r3, #40]	; 0x28
}
 800122a:	46c0      	nop			; (mov r8, r8)
 800122c:	46bd      	mov	sp, r7
 800122e:	b002      	add	sp, #8
 8001230:	bd80      	pop	{r7, pc}
	...

08001234 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001234:	b5b0      	push	{r4, r5, r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d102      	bne.n	8001248 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	f000 fb5a 	bl	80018fc <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001248:	4bce      	ldr	r3, [pc, #824]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	220c      	movs	r2, #12
 800124e:	4013      	ands	r3, r2
 8001250:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001252:	4bcc      	ldr	r3, [pc, #816]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001254:	68da      	ldr	r2, [r3, #12]
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	025b      	lsls	r3, r3, #9
 800125a:	4013      	ands	r3, r2
 800125c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2201      	movs	r2, #1
 8001264:	4013      	ands	r3, r2
 8001266:	d100      	bne.n	800126a <HAL_RCC_OscConfig+0x36>
 8001268:	e07c      	b.n	8001364 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800126a:	6a3b      	ldr	r3, [r7, #32]
 800126c:	2b08      	cmp	r3, #8
 800126e:	d007      	beq.n	8001280 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001270:	6a3b      	ldr	r3, [r7, #32]
 8001272:	2b0c      	cmp	r3, #12
 8001274:	d111      	bne.n	800129a <HAL_RCC_OscConfig+0x66>
 8001276:	69fa      	ldr	r2, [r7, #28]
 8001278:	2380      	movs	r3, #128	; 0x80
 800127a:	025b      	lsls	r3, r3, #9
 800127c:	429a      	cmp	r2, r3
 800127e:	d10c      	bne.n	800129a <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001280:	4bc0      	ldr	r3, [pc, #768]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	2380      	movs	r3, #128	; 0x80
 8001286:	029b      	lsls	r3, r3, #10
 8001288:	4013      	ands	r3, r2
 800128a:	d100      	bne.n	800128e <HAL_RCC_OscConfig+0x5a>
 800128c:	e069      	b.n	8001362 <HAL_RCC_OscConfig+0x12e>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d165      	bne.n	8001362 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e330      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685a      	ldr	r2, [r3, #4]
 800129e:	2380      	movs	r3, #128	; 0x80
 80012a0:	025b      	lsls	r3, r3, #9
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d107      	bne.n	80012b6 <HAL_RCC_OscConfig+0x82>
 80012a6:	4bb7      	ldr	r3, [pc, #732]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4bb6      	ldr	r3, [pc, #728]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	0249      	lsls	r1, r1, #9
 80012b0:	430a      	orrs	r2, r1
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	e027      	b.n	8001306 <HAL_RCC_OscConfig+0xd2>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	685a      	ldr	r2, [r3, #4]
 80012ba:	23a0      	movs	r3, #160	; 0xa0
 80012bc:	02db      	lsls	r3, r3, #11
 80012be:	429a      	cmp	r2, r3
 80012c0:	d10e      	bne.n	80012e0 <HAL_RCC_OscConfig+0xac>
 80012c2:	4bb0      	ldr	r3, [pc, #704]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4baf      	ldr	r3, [pc, #700]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012c8:	2180      	movs	r1, #128	; 0x80
 80012ca:	02c9      	lsls	r1, r1, #11
 80012cc:	430a      	orrs	r2, r1
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	4bac      	ldr	r3, [pc, #688]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4bab      	ldr	r3, [pc, #684]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012d6:	2180      	movs	r1, #128	; 0x80
 80012d8:	0249      	lsls	r1, r1, #9
 80012da:	430a      	orrs	r2, r1
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	e012      	b.n	8001306 <HAL_RCC_OscConfig+0xd2>
 80012e0:	4ba8      	ldr	r3, [pc, #672]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4ba7      	ldr	r3, [pc, #668]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012e6:	49a8      	ldr	r1, [pc, #672]	; (8001588 <HAL_RCC_OscConfig+0x354>)
 80012e8:	400a      	ands	r2, r1
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	4ba5      	ldr	r3, [pc, #660]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	025b      	lsls	r3, r3, #9
 80012f4:	4013      	ands	r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	4ba2      	ldr	r3, [pc, #648]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4ba1      	ldr	r3, [pc, #644]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001300:	49a2      	ldr	r1, [pc, #648]	; (800158c <HAL_RCC_OscConfig+0x358>)
 8001302:	400a      	ands	r2, r1
 8001304:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d014      	beq.n	8001338 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130e:	f7ff fc69 	bl	8000be4 <HAL_GetTick>
 8001312:	0003      	movs	r3, r0
 8001314:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001318:	f7ff fc64 	bl	8000be4 <HAL_GetTick>
 800131c:	0002      	movs	r2, r0
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	; 0x64
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e2e8      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800132a:	4b96      	ldr	r3, [pc, #600]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	2380      	movs	r3, #128	; 0x80
 8001330:	029b      	lsls	r3, r3, #10
 8001332:	4013      	ands	r3, r2
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0xe4>
 8001336:	e015      	b.n	8001364 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fc54 	bl	8000be4 <HAL_GetTick>
 800133c:	0003      	movs	r3, r0
 800133e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001340:	e008      	b.n	8001354 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001342:	f7ff fc4f 	bl	8000be4 <HAL_GetTick>
 8001346:	0002      	movs	r2, r0
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b64      	cmp	r3, #100	; 0x64
 800134e:	d901      	bls.n	8001354 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	e2d3      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001354:	4b8b      	ldr	r3, [pc, #556]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	2380      	movs	r3, #128	; 0x80
 800135a:	029b      	lsls	r3, r3, #10
 800135c:	4013      	ands	r3, r2
 800135e:	d1f0      	bne.n	8001342 <HAL_RCC_OscConfig+0x10e>
 8001360:	e000      	b.n	8001364 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001362:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2202      	movs	r2, #2
 800136a:	4013      	ands	r3, r2
 800136c:	d100      	bne.n	8001370 <HAL_RCC_OscConfig+0x13c>
 800136e:	e08b      	b.n	8001488 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001376:	6a3b      	ldr	r3, [r7, #32]
 8001378:	2b04      	cmp	r3, #4
 800137a:	d005      	beq.n	8001388 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800137c:	6a3b      	ldr	r3, [r7, #32]
 800137e:	2b0c      	cmp	r3, #12
 8001380:	d13e      	bne.n	8001400 <HAL_RCC_OscConfig+0x1cc>
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d13b      	bne.n	8001400 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001388:	4b7e      	ldr	r3, [pc, #504]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2204      	movs	r2, #4
 800138e:	4013      	ands	r3, r2
 8001390:	d004      	beq.n	800139c <HAL_RCC_OscConfig+0x168>
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d101      	bne.n	800139c <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e2af      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800139c:	4b79      	ldr	r3, [pc, #484]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	4a7b      	ldr	r2, [pc, #492]	; (8001590 <HAL_RCC_OscConfig+0x35c>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	0019      	movs	r1, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	691b      	ldr	r3, [r3, #16]
 80013aa:	021a      	lsls	r2, r3, #8
 80013ac:	4b75      	ldr	r3, [pc, #468]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80013ae:	430a      	orrs	r2, r1
 80013b0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013b2:	4b74      	ldr	r3, [pc, #464]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2209      	movs	r2, #9
 80013b8:	4393      	bics	r3, r2
 80013ba:	0019      	movs	r1, r3
 80013bc:	4b71      	ldr	r3, [pc, #452]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	430a      	orrs	r2, r1
 80013c2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013c4:	f000 fbe8 	bl	8001b98 <HAL_RCC_GetSysClockFreq>
 80013c8:	0001      	movs	r1, r0
 80013ca:	4b6e      	ldr	r3, [pc, #440]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	091b      	lsrs	r3, r3, #4
 80013d0:	220f      	movs	r2, #15
 80013d2:	4013      	ands	r3, r2
 80013d4:	4a6f      	ldr	r2, [pc, #444]	; (8001594 <HAL_RCC_OscConfig+0x360>)
 80013d6:	5cd3      	ldrb	r3, [r2, r3]
 80013d8:	000a      	movs	r2, r1
 80013da:	40da      	lsrs	r2, r3
 80013dc:	4b6e      	ldr	r3, [pc, #440]	; (8001598 <HAL_RCC_OscConfig+0x364>)
 80013de:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80013e0:	4b6e      	ldr	r3, [pc, #440]	; (800159c <HAL_RCC_OscConfig+0x368>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	2513      	movs	r5, #19
 80013e6:	197c      	adds	r4, r7, r5
 80013e8:	0018      	movs	r0, r3
 80013ea:	f7ff fbb5 	bl	8000b58 <HAL_InitTick>
 80013ee:	0003      	movs	r3, r0
 80013f0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80013f2:	197b      	adds	r3, r7, r5
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d046      	beq.n	8001488 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 80013fa:	197b      	adds	r3, r7, r5
 80013fc:	781b      	ldrb	r3, [r3, #0]
 80013fe:	e27d      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d027      	beq.n	8001456 <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001406:	4b5f      	ldr	r3, [pc, #380]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2209      	movs	r2, #9
 800140c:	4393      	bics	r3, r2
 800140e:	0019      	movs	r1, r3
 8001410:	4b5c      	ldr	r3, [pc, #368]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001412:	697a      	ldr	r2, [r7, #20]
 8001414:	430a      	orrs	r2, r1
 8001416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001418:	f7ff fbe4 	bl	8000be4 <HAL_GetTick>
 800141c:	0003      	movs	r3, r0
 800141e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001420:	e008      	b.n	8001434 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001422:	f7ff fbdf 	bl	8000be4 <HAL_GetTick>
 8001426:	0002      	movs	r2, r0
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d901      	bls.n	8001434 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	e263      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001434:	4b53      	ldr	r3, [pc, #332]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	2204      	movs	r2, #4
 800143a:	4013      	ands	r3, r2
 800143c:	d0f1      	beq.n	8001422 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800143e:	4b51      	ldr	r3, [pc, #324]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	4a53      	ldr	r2, [pc, #332]	; (8001590 <HAL_RCC_OscConfig+0x35c>)
 8001444:	4013      	ands	r3, r2
 8001446:	0019      	movs	r1, r3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	691b      	ldr	r3, [r3, #16]
 800144c:	021a      	lsls	r2, r3, #8
 800144e:	4b4d      	ldr	r3, [pc, #308]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001450:	430a      	orrs	r2, r1
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	e018      	b.n	8001488 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001456:	4b4b      	ldr	r3, [pc, #300]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b4a      	ldr	r3, [pc, #296]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800145c:	2101      	movs	r1, #1
 800145e:	438a      	bics	r2, r1
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001462:	f7ff fbbf 	bl	8000be4 <HAL_GetTick>
 8001466:	0003      	movs	r3, r0
 8001468:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800146c:	f7ff fbba 	bl	8000be4 <HAL_GetTick>
 8001470:	0002      	movs	r2, r0
 8001472:	69bb      	ldr	r3, [r7, #24]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b02      	cmp	r3, #2
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e23e      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800147e:	4b41      	ldr	r3, [pc, #260]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2204      	movs	r2, #4
 8001484:	4013      	ands	r3, r2
 8001486:	d1f1      	bne.n	800146c <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2210      	movs	r2, #16
 800148e:	4013      	ands	r3, r2
 8001490:	d100      	bne.n	8001494 <HAL_RCC_OscConfig+0x260>
 8001492:	e0a1      	b.n	80015d8 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001494:	6a3b      	ldr	r3, [r7, #32]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d140      	bne.n	800151c <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800149a:	4b3a      	ldr	r3, [pc, #232]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2380      	movs	r3, #128	; 0x80
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4013      	ands	r3, r2
 80014a4:	d005      	beq.n	80014b2 <HAL_RCC_OscConfig+0x27e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e224      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014b2:	4b34      	ldr	r3, [pc, #208]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	4a3a      	ldr	r2, [pc, #232]	; (80015a0 <HAL_RCC_OscConfig+0x36c>)
 80014b8:	4013      	ands	r3, r2
 80014ba:	0019      	movs	r1, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a1a      	ldr	r2, [r3, #32]
 80014c0:	4b30      	ldr	r3, [pc, #192]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80014c2:	430a      	orrs	r2, r1
 80014c4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014c6:	4b2f      	ldr	r3, [pc, #188]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	021b      	lsls	r3, r3, #8
 80014cc:	0a19      	lsrs	r1, r3, #8
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	69db      	ldr	r3, [r3, #28]
 80014d2:	061a      	lsls	r2, r3, #24
 80014d4:	4b2b      	ldr	r3, [pc, #172]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80014d6:	430a      	orrs	r2, r1
 80014d8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a1b      	ldr	r3, [r3, #32]
 80014de:	0b5b      	lsrs	r3, r3, #13
 80014e0:	3301      	adds	r3, #1
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	0212      	lsls	r2, r2, #8
 80014e6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80014e8:	4b26      	ldr	r3, [pc, #152]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	091b      	lsrs	r3, r3, #4
 80014ee:	210f      	movs	r1, #15
 80014f0:	400b      	ands	r3, r1
 80014f2:	4928      	ldr	r1, [pc, #160]	; (8001594 <HAL_RCC_OscConfig+0x360>)
 80014f4:	5ccb      	ldrb	r3, [r1, r3]
 80014f6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014f8:	4b27      	ldr	r3, [pc, #156]	; (8001598 <HAL_RCC_OscConfig+0x364>)
 80014fa:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <HAL_RCC_OscConfig+0x368>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2513      	movs	r5, #19
 8001502:	197c      	adds	r4, r7, r5
 8001504:	0018      	movs	r0, r3
 8001506:	f7ff fb27 	bl	8000b58 <HAL_InitTick>
 800150a:	0003      	movs	r3, r0
 800150c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800150e:	197b      	adds	r3, r7, r5
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d060      	beq.n	80015d8 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8001516:	197b      	adds	r3, r7, r5
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	e1ef      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d03f      	beq.n	80015a4 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001524:	4b17      	ldr	r3, [pc, #92]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b16      	ldr	r3, [pc, #88]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800152a:	2180      	movs	r1, #128	; 0x80
 800152c:	0049      	lsls	r1, r1, #1
 800152e:	430a      	orrs	r2, r1
 8001530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001532:	f7ff fb57 	bl	8000be4 <HAL_GetTick>
 8001536:	0003      	movs	r3, r0
 8001538:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800153a:	e008      	b.n	800154e <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800153c:	f7ff fb52 	bl	8000be4 <HAL_GetTick>
 8001540:	0002      	movs	r2, r0
 8001542:	69bb      	ldr	r3, [r7, #24]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d901      	bls.n	800154e <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e1d6      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800154e:	4b0d      	ldr	r3, [pc, #52]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4013      	ands	r3, r2
 8001558:	d0f0      	beq.n	800153c <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	4a10      	ldr	r2, [pc, #64]	; (80015a0 <HAL_RCC_OscConfig+0x36c>)
 8001560:	4013      	ands	r3, r2
 8001562:	0019      	movs	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1a      	ldr	r2, [r3, #32]
 8001568:	4b06      	ldr	r3, [pc, #24]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800156a:	430a      	orrs	r2, r1
 800156c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800156e:	4b05      	ldr	r3, [pc, #20]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	021b      	lsls	r3, r3, #8
 8001574:	0a19      	lsrs	r1, r3, #8
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	061a      	lsls	r2, r3, #24
 800157c:	4b01      	ldr	r3, [pc, #4]	; (8001584 <HAL_RCC_OscConfig+0x350>)
 800157e:	430a      	orrs	r2, r1
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	e029      	b.n	80015d8 <HAL_RCC_OscConfig+0x3a4>
 8001584:	40021000 	.word	0x40021000
 8001588:	fffeffff 	.word	0xfffeffff
 800158c:	fffbffff 	.word	0xfffbffff
 8001590:	ffffe0ff 	.word	0xffffe0ff
 8001594:	08003594 	.word	0x08003594
 8001598:	20000000 	.word	0x20000000
 800159c:	20000004 	.word	0x20000004
 80015a0:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015a4:	4bbe      	ldr	r3, [pc, #760]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4bbd      	ldr	r3, [pc, #756]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80015aa:	49be      	ldr	r1, [pc, #760]	; (80018a4 <HAL_RCC_OscConfig+0x670>)
 80015ac:	400a      	ands	r2, r1
 80015ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b0:	f7ff fb18 	bl	8000be4 <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015ba:	f7ff fb13 	bl	8000be4 <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	69bb      	ldr	r3, [r7, #24]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e197      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015cc:	4bb4      	ldr	r3, [pc, #720]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4013      	ands	r3, r2
 80015d6:	d1f0      	bne.n	80015ba <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2208      	movs	r2, #8
 80015de:	4013      	ands	r3, r2
 80015e0:	d036      	beq.n	8001650 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d019      	beq.n	800161e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ea:	4bad      	ldr	r3, [pc, #692]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80015ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015ee:	4bac      	ldr	r3, [pc, #688]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80015f0:	2101      	movs	r1, #1
 80015f2:	430a      	orrs	r2, r1
 80015f4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015f6:	f7ff faf5 	bl	8000be4 <HAL_GetTick>
 80015fa:	0003      	movs	r3, r0
 80015fc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80015fe:	e008      	b.n	8001612 <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001600:	f7ff faf0 	bl	8000be4 <HAL_GetTick>
 8001604:	0002      	movs	r2, r0
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	2b02      	cmp	r3, #2
 800160c:	d901      	bls.n	8001612 <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e174      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001612:	4ba3      	ldr	r3, [pc, #652]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001616:	2202      	movs	r2, #2
 8001618:	4013      	ands	r3, r2
 800161a:	d0f1      	beq.n	8001600 <HAL_RCC_OscConfig+0x3cc>
 800161c:	e018      	b.n	8001650 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800161e:	4ba0      	ldr	r3, [pc, #640]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001620:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001622:	4b9f      	ldr	r3, [pc, #636]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001624:	2101      	movs	r1, #1
 8001626:	438a      	bics	r2, r1
 8001628:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800162a:	f7ff fadb 	bl	8000be4 <HAL_GetTick>
 800162e:	0003      	movs	r3, r0
 8001630:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001634:	f7ff fad6 	bl	8000be4 <HAL_GetTick>
 8001638:	0002      	movs	r2, r0
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e15a      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001646:	4b96      	ldr	r3, [pc, #600]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800164a:	2202      	movs	r2, #2
 800164c:	4013      	ands	r3, r2
 800164e:	d1f1      	bne.n	8001634 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2204      	movs	r2, #4
 8001656:	4013      	ands	r3, r2
 8001658:	d100      	bne.n	800165c <HAL_RCC_OscConfig+0x428>
 800165a:	e0ae      	b.n	80017ba <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165c:	2027      	movs	r0, #39	; 0x27
 800165e:	183b      	adds	r3, r7, r0
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001664:	4b8e      	ldr	r3, [pc, #568]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001666:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001668:	2380      	movs	r3, #128	; 0x80
 800166a:	055b      	lsls	r3, r3, #21
 800166c:	4013      	ands	r3, r2
 800166e:	d109      	bne.n	8001684 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001670:	4b8b      	ldr	r3, [pc, #556]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001674:	4b8a      	ldr	r3, [pc, #552]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001676:	2180      	movs	r1, #128	; 0x80
 8001678:	0549      	lsls	r1, r1, #21
 800167a:	430a      	orrs	r2, r1
 800167c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800167e:	183b      	adds	r3, r7, r0
 8001680:	2201      	movs	r2, #1
 8001682:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001684:	4b88      	ldr	r3, [pc, #544]	; (80018a8 <HAL_RCC_OscConfig+0x674>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4013      	ands	r3, r2
 800168e:	d11a      	bne.n	80016c6 <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001690:	4b85      	ldr	r3, [pc, #532]	; (80018a8 <HAL_RCC_OscConfig+0x674>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b84      	ldr	r3, [pc, #528]	; (80018a8 <HAL_RCC_OscConfig+0x674>)
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	0049      	lsls	r1, r1, #1
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800169e:	f7ff faa1 	bl	8000be4 <HAL_GetTick>
 80016a2:	0003      	movs	r3, r0
 80016a4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016a8:	f7ff fa9c 	bl	8000be4 <HAL_GetTick>
 80016ac:	0002      	movs	r2, r0
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b64      	cmp	r3, #100	; 0x64
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e120      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ba:	4b7b      	ldr	r3, [pc, #492]	; (80018a8 <HAL_RCC_OscConfig+0x674>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	2380      	movs	r3, #128	; 0x80
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	4013      	ands	r3, r2
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689a      	ldr	r2, [r3, #8]
 80016ca:	2380      	movs	r3, #128	; 0x80
 80016cc:	005b      	lsls	r3, r3, #1
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d107      	bne.n	80016e2 <HAL_RCC_OscConfig+0x4ae>
 80016d2:	4b73      	ldr	r3, [pc, #460]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016d6:	4b72      	ldr	r3, [pc, #456]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016d8:	2180      	movs	r1, #128	; 0x80
 80016da:	0049      	lsls	r1, r1, #1
 80016dc:	430a      	orrs	r2, r1
 80016de:	651a      	str	r2, [r3, #80]	; 0x50
 80016e0:	e031      	b.n	8001746 <HAL_RCC_OscConfig+0x512>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10c      	bne.n	8001704 <HAL_RCC_OscConfig+0x4d0>
 80016ea:	4b6d      	ldr	r3, [pc, #436]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016ee:	4b6c      	ldr	r3, [pc, #432]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016f0:	496c      	ldr	r1, [pc, #432]	; (80018a4 <HAL_RCC_OscConfig+0x670>)
 80016f2:	400a      	ands	r2, r1
 80016f4:	651a      	str	r2, [r3, #80]	; 0x50
 80016f6:	4b6a      	ldr	r3, [pc, #424]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016fa:	4b69      	ldr	r3, [pc, #420]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80016fc:	496b      	ldr	r1, [pc, #428]	; (80018ac <HAL_RCC_OscConfig+0x678>)
 80016fe:	400a      	ands	r2, r1
 8001700:	651a      	str	r2, [r3, #80]	; 0x50
 8001702:	e020      	b.n	8001746 <HAL_RCC_OscConfig+0x512>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689a      	ldr	r2, [r3, #8]
 8001708:	23a0      	movs	r3, #160	; 0xa0
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	429a      	cmp	r2, r3
 800170e:	d10e      	bne.n	800172e <HAL_RCC_OscConfig+0x4fa>
 8001710:	4b63      	ldr	r3, [pc, #396]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001712:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001714:	4b62      	ldr	r3, [pc, #392]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001716:	2180      	movs	r1, #128	; 0x80
 8001718:	00c9      	lsls	r1, r1, #3
 800171a:	430a      	orrs	r2, r1
 800171c:	651a      	str	r2, [r3, #80]	; 0x50
 800171e:	4b60      	ldr	r3, [pc, #384]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001720:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001722:	4b5f      	ldr	r3, [pc, #380]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001724:	2180      	movs	r1, #128	; 0x80
 8001726:	0049      	lsls	r1, r1, #1
 8001728:	430a      	orrs	r2, r1
 800172a:	651a      	str	r2, [r3, #80]	; 0x50
 800172c:	e00b      	b.n	8001746 <HAL_RCC_OscConfig+0x512>
 800172e:	4b5c      	ldr	r3, [pc, #368]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001730:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001732:	4b5b      	ldr	r3, [pc, #364]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001734:	495b      	ldr	r1, [pc, #364]	; (80018a4 <HAL_RCC_OscConfig+0x670>)
 8001736:	400a      	ands	r2, r1
 8001738:	651a      	str	r2, [r3, #80]	; 0x50
 800173a:	4b59      	ldr	r3, [pc, #356]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 800173c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800173e:	4b58      	ldr	r3, [pc, #352]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001740:	495a      	ldr	r1, [pc, #360]	; (80018ac <HAL_RCC_OscConfig+0x678>)
 8001742:	400a      	ands	r2, r1
 8001744:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d015      	beq.n	800177a <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800174e:	f7ff fa49 	bl	8000be4 <HAL_GetTick>
 8001752:	0003      	movs	r3, r0
 8001754:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001756:	e009      	b.n	800176c <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001758:	f7ff fa44 	bl	8000be4 <HAL_GetTick>
 800175c:	0002      	movs	r2, r0
 800175e:	69bb      	ldr	r3, [r7, #24]
 8001760:	1ad3      	subs	r3, r2, r3
 8001762:	4a53      	ldr	r2, [pc, #332]	; (80018b0 <HAL_RCC_OscConfig+0x67c>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d901      	bls.n	800176c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8001768:	2303      	movs	r3, #3
 800176a:	e0c7      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800176c:	4b4c      	ldr	r3, [pc, #304]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 800176e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001770:	2380      	movs	r3, #128	; 0x80
 8001772:	009b      	lsls	r3, r3, #2
 8001774:	4013      	ands	r3, r2
 8001776:	d0ef      	beq.n	8001758 <HAL_RCC_OscConfig+0x524>
 8001778:	e014      	b.n	80017a4 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800177a:	f7ff fa33 	bl	8000be4 <HAL_GetTick>
 800177e:	0003      	movs	r3, r0
 8001780:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001782:	e009      	b.n	8001798 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001784:	f7ff fa2e 	bl	8000be4 <HAL_GetTick>
 8001788:	0002      	movs	r2, r0
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	4a48      	ldr	r2, [pc, #288]	; (80018b0 <HAL_RCC_OscConfig+0x67c>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d901      	bls.n	8001798 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 8001794:	2303      	movs	r3, #3
 8001796:	e0b1      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001798:	4b41      	ldr	r3, [pc, #260]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 800179a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800179c:	2380      	movs	r3, #128	; 0x80
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4013      	ands	r3, r2
 80017a2:	d1ef      	bne.n	8001784 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017a4:	2327      	movs	r3, #39	; 0x27
 80017a6:	18fb      	adds	r3, r7, r3
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d105      	bne.n	80017ba <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ae:	4b3c      	ldr	r3, [pc, #240]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80017b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017b2:	4b3b      	ldr	r3, [pc, #236]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80017b4:	493f      	ldr	r1, [pc, #252]	; (80018b4 <HAL_RCC_OscConfig+0x680>)
 80017b6:	400a      	ands	r2, r1
 80017b8:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d100      	bne.n	80017c4 <HAL_RCC_OscConfig+0x590>
 80017c2:	e09a      	b.n	80018fa <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017c4:	6a3b      	ldr	r3, [r7, #32]
 80017c6:	2b0c      	cmp	r3, #12
 80017c8:	d064      	beq.n	8001894 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ce:	2b02      	cmp	r3, #2
 80017d0:	d145      	bne.n	800185e <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d2:	4b33      	ldr	r3, [pc, #204]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b32      	ldr	r3, [pc, #200]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80017d8:	4937      	ldr	r1, [pc, #220]	; (80018b8 <HAL_RCC_OscConfig+0x684>)
 80017da:	400a      	ands	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017de:	f7ff fa01 	bl	8000be4 <HAL_GetTick>
 80017e2:	0003      	movs	r3, r0
 80017e4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017e8:	f7ff f9fc 	bl	8000be4 <HAL_GetTick>
 80017ec:	0002      	movs	r2, r0
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e080      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017fa:	4b29      	ldr	r3, [pc, #164]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	2380      	movs	r3, #128	; 0x80
 8001800:	049b      	lsls	r3, r3, #18
 8001802:	4013      	ands	r3, r2
 8001804:	d1f0      	bne.n	80017e8 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001806:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	4a2c      	ldr	r2, [pc, #176]	; (80018bc <HAL_RCC_OscConfig+0x688>)
 800180c:	4013      	ands	r3, r2
 800180e:	0019      	movs	r1, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001818:	431a      	orrs	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	431a      	orrs	r2, r3
 8001820:	4b1f      	ldr	r3, [pc, #124]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001822:	430a      	orrs	r2, r1
 8001824:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001826:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	4b1d      	ldr	r3, [pc, #116]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 800182c:	2180      	movs	r1, #128	; 0x80
 800182e:	0449      	lsls	r1, r1, #17
 8001830:	430a      	orrs	r2, r1
 8001832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001834:	f7ff f9d6 	bl	8000be4 <HAL_GetTick>
 8001838:	0003      	movs	r3, r0
 800183a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800183e:	f7ff f9d1 	bl	8000be4 <HAL_GetTick>
 8001842:	0002      	movs	r2, r0
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b02      	cmp	r3, #2
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e055      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001850:	4b13      	ldr	r3, [pc, #76]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	2380      	movs	r3, #128	; 0x80
 8001856:	049b      	lsls	r3, r3, #18
 8001858:	4013      	ands	r3, r2
 800185a:	d0f0      	beq.n	800183e <HAL_RCC_OscConfig+0x60a>
 800185c:	e04d      	b.n	80018fa <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185e:	4b10      	ldr	r3, [pc, #64]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	4b0f      	ldr	r3, [pc, #60]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001864:	4914      	ldr	r1, [pc, #80]	; (80018b8 <HAL_RCC_OscConfig+0x684>)
 8001866:	400a      	ands	r2, r1
 8001868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186a:	f7ff f9bb 	bl	8000be4 <HAL_GetTick>
 800186e:	0003      	movs	r3, r0
 8001870:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001874:	f7ff f9b6 	bl	8000be4 <HAL_GetTick>
 8001878:	0002      	movs	r2, r0
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e03a      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <HAL_RCC_OscConfig+0x66c>)
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	2380      	movs	r3, #128	; 0x80
 800188c:	049b      	lsls	r3, r3, #18
 800188e:	4013      	ands	r3, r2
 8001890:	d1f0      	bne.n	8001874 <HAL_RCC_OscConfig+0x640>
 8001892:	e032      	b.n	80018fa <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001898:	2b01      	cmp	r3, #1
 800189a:	d111      	bne.n	80018c0 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e02d      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
 80018a0:	40021000 	.word	0x40021000
 80018a4:	fffffeff 	.word	0xfffffeff
 80018a8:	40007000 	.word	0x40007000
 80018ac:	fffffbff 	.word	0xfffffbff
 80018b0:	00001388 	.word	0x00001388
 80018b4:	efffffff 	.word	0xefffffff
 80018b8:	feffffff 	.word	0xfeffffff
 80018bc:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018c0:	4b10      	ldr	r3, [pc, #64]	; (8001904 <HAL_RCC_OscConfig+0x6d0>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018c6:	69fa      	ldr	r2, [r7, #28]
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	025b      	lsls	r3, r3, #9
 80018cc:	401a      	ands	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d10f      	bne.n	80018f6 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018d6:	69fa      	ldr	r2, [r7, #28]
 80018d8:	23f0      	movs	r3, #240	; 0xf0
 80018da:	039b      	lsls	r3, r3, #14
 80018dc:	401a      	ands	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d107      	bne.n	80018f6 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80018e6:	69fa      	ldr	r2, [r7, #28]
 80018e8:	23c0      	movs	r3, #192	; 0xc0
 80018ea:	041b      	lsls	r3, r3, #16
 80018ec:	401a      	ands	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d001      	beq.n	80018fa <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e000      	b.n	80018fc <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	0018      	movs	r0, r3
 80018fe:	46bd      	mov	sp, r7
 8001900:	b00a      	add	sp, #40	; 0x28
 8001902:	bdb0      	pop	{r4, r5, r7, pc}
 8001904:	40021000 	.word	0x40021000

08001908 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001908:	b5b0      	push	{r4, r5, r7, lr}
 800190a:	b084      	sub	sp, #16
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d101      	bne.n	800191c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e128      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800191c:	4b96      	ldr	r3, [pc, #600]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2201      	movs	r2, #1
 8001922:	4013      	ands	r3, r2
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	429a      	cmp	r2, r3
 8001928:	d91e      	bls.n	8001968 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800192a:	4b93      	ldr	r3, [pc, #588]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2201      	movs	r2, #1
 8001930:	4393      	bics	r3, r2
 8001932:	0019      	movs	r1, r3
 8001934:	4b90      	ldr	r3, [pc, #576]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 8001936:	683a      	ldr	r2, [r7, #0]
 8001938:	430a      	orrs	r2, r1
 800193a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800193c:	f7ff f952 	bl	8000be4 <HAL_GetTick>
 8001940:	0003      	movs	r3, r0
 8001942:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001944:	e009      	b.n	800195a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001946:	f7ff f94d 	bl	8000be4 <HAL_GetTick>
 800194a:	0002      	movs	r2, r0
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	4a8a      	ldr	r2, [pc, #552]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d901      	bls.n	800195a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e109      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	4b87      	ldr	r3, [pc, #540]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	2201      	movs	r2, #1
 8001960:	4013      	ands	r3, r2
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d1ee      	bne.n	8001946 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2202      	movs	r2, #2
 800196e:	4013      	ands	r3, r2
 8001970:	d009      	beq.n	8001986 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001972:	4b83      	ldr	r3, [pc, #524]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001974:	68db      	ldr	r3, [r3, #12]
 8001976:	22f0      	movs	r2, #240	; 0xf0
 8001978:	4393      	bics	r3, r2
 800197a:	0019      	movs	r1, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689a      	ldr	r2, [r3, #8]
 8001980:	4b7f      	ldr	r3, [pc, #508]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001982:	430a      	orrs	r2, r1
 8001984:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2201      	movs	r2, #1
 800198c:	4013      	ands	r3, r2
 800198e:	d100      	bne.n	8001992 <HAL_RCC_ClockConfig+0x8a>
 8001990:	e089      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d107      	bne.n	80019aa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800199a:	4b79      	ldr	r3, [pc, #484]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	2380      	movs	r3, #128	; 0x80
 80019a0:	029b      	lsls	r3, r3, #10
 80019a2:	4013      	ands	r3, r2
 80019a4:	d120      	bne.n	80019e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e0e1      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d107      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019b2:	4b73      	ldr	r3, [pc, #460]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	049b      	lsls	r3, r3, #18
 80019ba:	4013      	ands	r3, r2
 80019bc:	d114      	bne.n	80019e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e0d5      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d106      	bne.n	80019d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019ca:	4b6d      	ldr	r3, [pc, #436]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	2204      	movs	r2, #4
 80019d0:	4013      	ands	r3, r2
 80019d2:	d109      	bne.n	80019e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0ca      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019d8:	4b69      	ldr	r3, [pc, #420]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 80019da:	681a      	ldr	r2, [r3, #0]
 80019dc:	2380      	movs	r3, #128	; 0x80
 80019de:	009b      	lsls	r3, r3, #2
 80019e0:	4013      	ands	r3, r2
 80019e2:	d101      	bne.n	80019e8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e0c2      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019e8:	4b65      	ldr	r3, [pc, #404]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	2203      	movs	r2, #3
 80019ee:	4393      	bics	r3, r2
 80019f0:	0019      	movs	r1, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	4b62      	ldr	r3, [pc, #392]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 80019f8:	430a      	orrs	r2, r1
 80019fa:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019fc:	f7ff f8f2 	bl	8000be4 <HAL_GetTick>
 8001a00:	0003      	movs	r3, r0
 8001a02:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d111      	bne.n	8001a30 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a0c:	e009      	b.n	8001a22 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a0e:	f7ff f8e9 	bl	8000be4 <HAL_GetTick>
 8001a12:	0002      	movs	r2, r0
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	4a58      	ldr	r2, [pc, #352]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e0a5      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a22:	4b57      	ldr	r3, [pc, #348]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	220c      	movs	r2, #12
 8001a28:	4013      	ands	r3, r2
 8001a2a:	2b08      	cmp	r3, #8
 8001a2c:	d1ef      	bne.n	8001a0e <HAL_RCC_ClockConfig+0x106>
 8001a2e:	e03a      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b03      	cmp	r3, #3
 8001a36:	d111      	bne.n	8001a5c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a38:	e009      	b.n	8001a4e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a3a:	f7ff f8d3 	bl	8000be4 <HAL_GetTick>
 8001a3e:	0002      	movs	r2, r0
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	4a4d      	ldr	r2, [pc, #308]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e08f      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a4e:	4b4c      	ldr	r3, [pc, #304]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	220c      	movs	r2, #12
 8001a54:	4013      	ands	r3, r2
 8001a56:	2b0c      	cmp	r3, #12
 8001a58:	d1ef      	bne.n	8001a3a <HAL_RCC_ClockConfig+0x132>
 8001a5a:	e024      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d11b      	bne.n	8001a9c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a64:	e009      	b.n	8001a7a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a66:	f7ff f8bd 	bl	8000be4 <HAL_GetTick>
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	4a42      	ldr	r2, [pc, #264]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e079      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a7a:	4b41      	ldr	r3, [pc, #260]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001a7c:	68db      	ldr	r3, [r3, #12]
 8001a7e:	220c      	movs	r2, #12
 8001a80:	4013      	ands	r3, r2
 8001a82:	2b04      	cmp	r3, #4
 8001a84:	d1ef      	bne.n	8001a66 <HAL_RCC_ClockConfig+0x15e>
 8001a86:	e00e      	b.n	8001aa6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a88:	f7ff f8ac 	bl	8000be4 <HAL_GetTick>
 8001a8c:	0002      	movs	r2, r0
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	4a3a      	ldr	r2, [pc, #232]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e068      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001a9c:	4b38      	ldr	r3, [pc, #224]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	220c      	movs	r2, #12
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d1f0      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001aa6:	4b34      	ldr	r3, [pc, #208]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4013      	ands	r3, r2
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d21e      	bcs.n	8001af2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab4:	4b30      	ldr	r3, [pc, #192]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2201      	movs	r2, #1
 8001aba:	4393      	bics	r3, r2
 8001abc:	0019      	movs	r1, r3
 8001abe:	4b2e      	ldr	r3, [pc, #184]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	430a      	orrs	r2, r1
 8001ac4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ac6:	f7ff f88d 	bl	8000be4 <HAL_GetTick>
 8001aca:	0003      	movs	r3, r0
 8001acc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ace:	e009      	b.n	8001ae4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ad0:	f7ff f888 	bl	8000be4 <HAL_GetTick>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	4a28      	ldr	r2, [pc, #160]	; (8001b7c <HAL_RCC_ClockConfig+0x274>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e044      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae4:	4b24      	ldr	r3, [pc, #144]	; (8001b78 <HAL_RCC_ClockConfig+0x270>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4013      	ands	r3, r2
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d1ee      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2204      	movs	r2, #4
 8001af8:	4013      	ands	r3, r2
 8001afa:	d009      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001afc:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	4a20      	ldr	r2, [pc, #128]	; (8001b84 <HAL_RCC_ClockConfig+0x27c>)
 8001b02:	4013      	ands	r3, r2
 8001b04:	0019      	movs	r1, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	68da      	ldr	r2, [r3, #12]
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001b0c:	430a      	orrs	r2, r1
 8001b0e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	2208      	movs	r2, #8
 8001b16:	4013      	ands	r3, r2
 8001b18:	d00a      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b1a:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001b1c:	68db      	ldr	r3, [r3, #12]
 8001b1e:	4a1a      	ldr	r2, [pc, #104]	; (8001b88 <HAL_RCC_ClockConfig+0x280>)
 8001b20:	4013      	ands	r3, r2
 8001b22:	0019      	movs	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	691b      	ldr	r3, [r3, #16]
 8001b28:	00da      	lsls	r2, r3, #3
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b30:	f000 f832 	bl	8001b98 <HAL_RCC_GetSysClockFreq>
 8001b34:	0001      	movs	r1, r0
 8001b36:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <HAL_RCC_ClockConfig+0x278>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	091b      	lsrs	r3, r3, #4
 8001b3c:	220f      	movs	r2, #15
 8001b3e:	4013      	ands	r3, r2
 8001b40:	4a12      	ldr	r2, [pc, #72]	; (8001b8c <HAL_RCC_ClockConfig+0x284>)
 8001b42:	5cd3      	ldrb	r3, [r2, r3]
 8001b44:	000a      	movs	r2, r1
 8001b46:	40da      	lsrs	r2, r3
 8001b48:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_RCC_ClockConfig+0x288>)
 8001b4a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b4c:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <HAL_RCC_ClockConfig+0x28c>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	250b      	movs	r5, #11
 8001b52:	197c      	adds	r4, r7, r5
 8001b54:	0018      	movs	r0, r3
 8001b56:	f7fe ffff 	bl	8000b58 <HAL_InitTick>
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b5e:	197b      	adds	r3, r7, r5
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d002      	beq.n	8001b6c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001b66:	197b      	adds	r3, r7, r5
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	e000      	b.n	8001b6e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	0018      	movs	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b004      	add	sp, #16
 8001b74:	bdb0      	pop	{r4, r5, r7, pc}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	40022000 	.word	0x40022000
 8001b7c:	00001388 	.word	0x00001388
 8001b80:	40021000 	.word	0x40021000
 8001b84:	fffff8ff 	.word	0xfffff8ff
 8001b88:	ffffc7ff 	.word	0xffffc7ff
 8001b8c:	08003594 	.word	0x08003594
 8001b90:	20000000 	.word	0x20000000
 8001b94:	20000004 	.word	0x20000004

08001b98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b98:	b5b0      	push	{r4, r5, r7, lr}
 8001b9a:	b08e      	sub	sp, #56	; 0x38
 8001b9c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001b9e:	4b4c      	ldr	r3, [pc, #304]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ba4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ba6:	230c      	movs	r3, #12
 8001ba8:	4013      	ands	r3, r2
 8001baa:	2b0c      	cmp	r3, #12
 8001bac:	d014      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x40>
 8001bae:	d900      	bls.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1a>
 8001bb0:	e07b      	b.n	8001caa <HAL_RCC_GetSysClockFreq+0x112>
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d002      	beq.n	8001bbc <HAL_RCC_GetSysClockFreq+0x24>
 8001bb6:	2b08      	cmp	r3, #8
 8001bb8:	d00b      	beq.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bba:	e076      	b.n	8001caa <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001bbc:	4b44      	ldr	r3, [pc, #272]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2210      	movs	r2, #16
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d002      	beq.n	8001bcc <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001bc6:	4b43      	ldr	r3, [pc, #268]	; (8001cd4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001bc8:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001bca:	e07c      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001bcc:	4b42      	ldr	r3, [pc, #264]	; (8001cd8 <HAL_RCC_GetSysClockFreq+0x140>)
 8001bce:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bd0:	e079      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bd2:	4b42      	ldr	r3, [pc, #264]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x144>)
 8001bd4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bd6:	e076      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001bd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bda:	0c9a      	lsrs	r2, r3, #18
 8001bdc:	230f      	movs	r3, #15
 8001bde:	401a      	ands	r2, r3
 8001be0:	4b3f      	ldr	r3, [pc, #252]	; (8001ce0 <HAL_RCC_GetSysClockFreq+0x148>)
 8001be2:	5c9b      	ldrb	r3, [r3, r2]
 8001be4:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001be8:	0d9a      	lsrs	r2, r3, #22
 8001bea:	2303      	movs	r3, #3
 8001bec:	4013      	ands	r3, r2
 8001bee:	3301      	adds	r3, #1
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bf2:	4b37      	ldr	r3, [pc, #220]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bf4:	68da      	ldr	r2, [r3, #12]
 8001bf6:	2380      	movs	r3, #128	; 0x80
 8001bf8:	025b      	lsls	r3, r3, #9
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d01a      	beq.n	8001c34 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c00:	61bb      	str	r3, [r7, #24]
 8001c02:	2300      	movs	r3, #0
 8001c04:	61fb      	str	r3, [r7, #28]
 8001c06:	4a35      	ldr	r2, [pc, #212]	; (8001cdc <HAL_RCC_GetSysClockFreq+0x144>)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	69b8      	ldr	r0, [r7, #24]
 8001c0c:	69f9      	ldr	r1, [r7, #28]
 8001c0e:	f7fe fb2f 	bl	8000270 <__aeabi_lmul>
 8001c12:	0002      	movs	r2, r0
 8001c14:	000b      	movs	r3, r1
 8001c16:	0010      	movs	r0, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	613b      	str	r3, [r7, #16]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	617b      	str	r3, [r7, #20]
 8001c22:	693a      	ldr	r2, [r7, #16]
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	f7fe fb03 	bl	8000230 <__aeabi_uldivmod>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	000b      	movs	r3, r1
 8001c2e:	0013      	movs	r3, r2
 8001c30:	637b      	str	r3, [r7, #52]	; 0x34
 8001c32:	e037      	b.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c34:	4b26      	ldr	r3, [pc, #152]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2210      	movs	r2, #16
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d01a      	beq.n	8001c74 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4a23      	ldr	r2, [pc, #140]	; (8001cd4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c48:	2300      	movs	r3, #0
 8001c4a:	68b8      	ldr	r0, [r7, #8]
 8001c4c:	68f9      	ldr	r1, [r7, #12]
 8001c4e:	f7fe fb0f 	bl	8000270 <__aeabi_lmul>
 8001c52:	0002      	movs	r2, r0
 8001c54:	000b      	movs	r3, r1
 8001c56:	0010      	movs	r0, r2
 8001c58:	0019      	movs	r1, r3
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5c:	603b      	str	r3, [r7, #0]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f7fe fae3 	bl	8000230 <__aeabi_uldivmod>
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	000b      	movs	r3, r1
 8001c6e:	0013      	movs	r3, r2
 8001c70:	637b      	str	r3, [r7, #52]	; 0x34
 8001c72:	e017      	b.n	8001ca4 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c76:	0018      	movs	r0, r3
 8001c78:	2300      	movs	r3, #0
 8001c7a:	0019      	movs	r1, r3
 8001c7c:	4a16      	ldr	r2, [pc, #88]	; (8001cd8 <HAL_RCC_GetSysClockFreq+0x140>)
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f7fe faf6 	bl	8000270 <__aeabi_lmul>
 8001c84:	0002      	movs	r2, r0
 8001c86:	000b      	movs	r3, r1
 8001c88:	0010      	movs	r0, r2
 8001c8a:	0019      	movs	r1, r3
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	001c      	movs	r4, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	001d      	movs	r5, r3
 8001c94:	0022      	movs	r2, r4
 8001c96:	002b      	movs	r3, r5
 8001c98:	f7fe faca 	bl	8000230 <__aeabi_uldivmod>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	000b      	movs	r3, r1
 8001ca0:	0013      	movs	r3, r2
 8001ca2:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ca6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ca8:	e00d      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001caa:	4b09      	ldr	r3, [pc, #36]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x138>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	0b5b      	lsrs	r3, r3, #13
 8001cb0:	2207      	movs	r2, #7
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cb6:	6a3b      	ldr	r3, [r7, #32]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	2280      	movs	r2, #128	; 0x80
 8001cbc:	0212      	lsls	r2, r2, #8
 8001cbe:	409a      	lsls	r2, r3
 8001cc0:	0013      	movs	r3, r2
 8001cc2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cc4:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001cc8:	0018      	movs	r0, r3
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	b00e      	add	sp, #56	; 0x38
 8001cce:	bdb0      	pop	{r4, r5, r7, pc}
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	003d0900 	.word	0x003d0900
 8001cd8:	00f42400 	.word	0x00f42400
 8001cdc:	007a1200 	.word	0x007a1200
 8001ce0:	080035ac 	.word	0x080035ac

08001ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ce8:	4b02      	ldr	r3, [pc, #8]	; (8001cf4 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cea:	681b      	ldr	r3, [r3, #0]
}
 8001cec:	0018      	movs	r0, r3
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	20000000 	.word	0x20000000

08001cf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cfc:	f7ff fff2 	bl	8001ce4 <HAL_RCC_GetHCLKFreq>
 8001d00:	0001      	movs	r1, r0
 8001d02:	4b06      	ldr	r3, [pc, #24]	; (8001d1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	0a1b      	lsrs	r3, r3, #8
 8001d08:	2207      	movs	r2, #7
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	4a04      	ldr	r2, [pc, #16]	; (8001d20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	40d9      	lsrs	r1, r3
 8001d12:	000b      	movs	r3, r1
}
 8001d14:	0018      	movs	r0, r3
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	40021000 	.word	0x40021000
 8001d20:	080035a4 	.word	0x080035a4

08001d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d28:	f7ff ffdc 	bl	8001ce4 <HAL_RCC_GetHCLKFreq>
 8001d2c:	0001      	movs	r1, r0
 8001d2e:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	0adb      	lsrs	r3, r3, #11
 8001d34:	2207      	movs	r2, #7
 8001d36:	4013      	ands	r3, r2
 8001d38:	4a04      	ldr	r2, [pc, #16]	; (8001d4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d3a:	5cd3      	ldrb	r3, [r2, r3]
 8001d3c:	40d9      	lsrs	r1, r3
 8001d3e:	000b      	movs	r3, r1
}
 8001d40:	0018      	movs	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	080035a4 	.word	0x080035a4

08001d50 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001d58:	2017      	movs	r0, #23
 8001d5a:	183b      	adds	r3, r7, r0
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2220      	movs	r2, #32
 8001d66:	4013      	ands	r3, r2
 8001d68:	d100      	bne.n	8001d6c <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001d6a:	e0c2      	b.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d6c:	4b89      	ldr	r3, [pc, #548]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001d6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d70:	2380      	movs	r3, #128	; 0x80
 8001d72:	055b      	lsls	r3, r3, #21
 8001d74:	4013      	ands	r3, r2
 8001d76:	d109      	bne.n	8001d8c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d78:	4b86      	ldr	r3, [pc, #536]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001d7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d7c:	4b85      	ldr	r3, [pc, #532]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001d7e:	2180      	movs	r1, #128	; 0x80
 8001d80:	0549      	lsls	r1, r1, #21
 8001d82:	430a      	orrs	r2, r1
 8001d84:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001d86:	183b      	adds	r3, r7, r0
 8001d88:	2201      	movs	r2, #1
 8001d8a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8c:	4b82      	ldr	r3, [pc, #520]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	005b      	lsls	r3, r3, #1
 8001d94:	4013      	ands	r3, r2
 8001d96:	d11a      	bne.n	8001dce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d98:	4b7f      	ldr	r3, [pc, #508]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b7e      	ldr	r3, [pc, #504]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d9e:	2180      	movs	r1, #128	; 0x80
 8001da0:	0049      	lsls	r1, r1, #1
 8001da2:	430a      	orrs	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001da6:	f7fe ff1d 	bl	8000be4 <HAL_GetTick>
 8001daa:	0003      	movs	r3, r0
 8001dac:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dae:	e008      	b.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001db0:	f7fe ff18 	bl	8000be4 <HAL_GetTick>
 8001db4:	0002      	movs	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	2b64      	cmp	r3, #100	; 0x64
 8001dbc:	d901      	bls.n	8001dc2 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8001dbe:	2303      	movs	r3, #3
 8001dc0:	e0e3      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x23a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dc2:	4b75      	ldr	r3, [pc, #468]	; (8001f98 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	2380      	movs	r3, #128	; 0x80
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d0f0      	beq.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001dce:	4b71      	ldr	r3, [pc, #452]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	23c0      	movs	r3, #192	; 0xc0
 8001dd4:	039b      	lsls	r3, r3, #14
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	23c0      	movs	r3, #192	; 0xc0
 8001de0:	039b      	lsls	r3, r3, #14
 8001de2:	4013      	ands	r3, r2
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d013      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	685a      	ldr	r2, [r3, #4]
 8001dee:	23c0      	movs	r3, #192	; 0xc0
 8001df0:	029b      	lsls	r3, r3, #10
 8001df2:	401a      	ands	r2, r3
 8001df4:	23c0      	movs	r3, #192	; 0xc0
 8001df6:	029b      	lsls	r3, r3, #10
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d10a      	bne.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001dfc:	4b65      	ldr	r3, [pc, #404]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	2380      	movs	r3, #128	; 0x80
 8001e02:	029b      	lsls	r3, r3, #10
 8001e04:	401a      	ands	r2, r3
 8001e06:	2380      	movs	r3, #128	; 0x80
 8001e08:	029b      	lsls	r3, r3, #10
 8001e0a:	429a      	cmp	r2, r3
 8001e0c:	d101      	bne.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e0bb      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x23a>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001e12:	4b60      	ldr	r3, [pc, #384]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e16:	23c0      	movs	r3, #192	; 0xc0
 8001e18:	029b      	lsls	r3, r3, #10
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d03b      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	685a      	ldr	r2, [r3, #4]
 8001e28:	23c0      	movs	r3, #192	; 0xc0
 8001e2a:	029b      	lsls	r3, r3, #10
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d033      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	d02e      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e3e:	4b55      	ldr	r3, [pc, #340]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e42:	4a56      	ldr	r2, [pc, #344]	; (8001f9c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e48:	4b52      	ldr	r3, [pc, #328]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e4c:	4b51      	ldr	r3, [pc, #324]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e4e:	2180      	movs	r1, #128	; 0x80
 8001e50:	0309      	lsls	r1, r1, #12
 8001e52:	430a      	orrs	r2, r1
 8001e54:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001e56:	4b4f      	ldr	r3, [pc, #316]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e58:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e5a:	4b4e      	ldr	r3, [pc, #312]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e5c:	4950      	ldr	r1, [pc, #320]	; (8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001e5e:	400a      	ands	r2, r1
 8001e60:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001e62:	4b4c      	ldr	r3, [pc, #304]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001e68:	68fa      	ldr	r2, [r7, #12]
 8001e6a:	2380      	movs	r3, #128	; 0x80
 8001e6c:	005b      	lsls	r3, r3, #1
 8001e6e:	4013      	ands	r3, r2
 8001e70:	d014      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7fe feb7 	bl	8000be4 <HAL_GetTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e7a:	e009      	b.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e7c:	f7fe feb2 	bl	8000be4 <HAL_GetTick>
 8001e80:	0002      	movs	r2, r0
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	4a47      	ldr	r2, [pc, #284]	; (8001fa4 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e07c      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x23a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e90:	4b40      	ldr	r3, [pc, #256]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001e92:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e94:	2380      	movs	r3, #128	; 0x80
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	4013      	ands	r3, r2
 8001e9a:	d0ef      	beq.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	23c0      	movs	r3, #192	; 0xc0
 8001ea2:	029b      	lsls	r3, r3, #10
 8001ea4:	401a      	ands	r2, r3
 8001ea6:	23c0      	movs	r3, #192	; 0xc0
 8001ea8:	029b      	lsls	r3, r3, #10
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d10c      	bne.n	8001ec8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001eae:	4b39      	ldr	r3, [pc, #228]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a3d      	ldr	r2, [pc, #244]	; (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	0019      	movs	r1, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	23c0      	movs	r3, #192	; 0xc0
 8001ebe:	039b      	lsls	r3, r3, #14
 8001ec0:	401a      	ands	r2, r3
 8001ec2:	4b34      	ldr	r3, [pc, #208]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	4b32      	ldr	r3, [pc, #200]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001eca:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	23c0      	movs	r3, #192	; 0xc0
 8001ed2:	029b      	lsls	r3, r3, #10
 8001ed4:	401a      	ands	r2, r3
 8001ed6:	4b2f      	ldr	r3, [pc, #188]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001edc:	2317      	movs	r3, #23
 8001ede:	18fb      	adds	r3, r7, r3
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d105      	bne.n	8001ef2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee6:	4b2b      	ldr	r3, [pc, #172]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001ee8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001eea:	4b2a      	ldr	r3, [pc, #168]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001eec:	492f      	ldr	r1, [pc, #188]	; (8001fac <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001eee:	400a      	ands	r2, r1
 8001ef0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	4013      	ands	r3, r2
 8001efa:	d009      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001efc:	4b25      	ldr	r3, [pc, #148]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f00:	2203      	movs	r2, #3
 8001f02:	4393      	bics	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f0c:	430a      	orrs	r2, r1
 8001f0e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2202      	movs	r2, #2
 8001f16:	4013      	ands	r3, r2
 8001f18:	d009      	beq.n	8001f2e <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f1a:	4b1e      	ldr	r3, [pc, #120]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	220c      	movs	r2, #12
 8001f20:	4393      	bics	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	4b1a      	ldr	r3, [pc, #104]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f2a:	430a      	orrs	r2, r1
 8001f2c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2204      	movs	r2, #4
 8001f34:	4013      	ands	r3, r2
 8001f36:	d009      	beq.n	8001f4c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f38:	4b16      	ldr	r3, [pc, #88]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f3c:	4a1c      	ldr	r2, [pc, #112]	; (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f3e:	4013      	ands	r3, r2
 8001f40:	0019      	movs	r1, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	691a      	ldr	r2, [r3, #16]
 8001f46:	4b13      	ldr	r3, [pc, #76]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2208      	movs	r2, #8
 8001f52:	4013      	ands	r3, r2
 8001f54:	d009      	beq.n	8001f6a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f56:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f5a:	4a16      	ldr	r2, [pc, #88]	; (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	0019      	movs	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	695a      	ldr	r2, [r3, #20]
 8001f64:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f66:	430a      	orrs	r2, r1
 8001f68:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2280      	movs	r2, #128	; 0x80
 8001f70:	4013      	ands	r3, r2
 8001f72:	d009      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001f74:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f78:	4a0f      	ldr	r2, [pc, #60]	; (8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	0019      	movs	r1, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	699a      	ldr	r2, [r3, #24]
 8001f82:	4b04      	ldr	r3, [pc, #16]	; (8001f94 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001f84:	430a      	orrs	r2, r1
 8001f86:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	b006      	add	sp, #24
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	40021000 	.word	0x40021000
 8001f98:	40007000 	.word	0x40007000
 8001f9c:	fffcffff 	.word	0xfffcffff
 8001fa0:	fff7ffff 	.word	0xfff7ffff
 8001fa4:	00001388 	.word	0x00001388
 8001fa8:	ffcfffff 	.word	0xffcfffff
 8001fac:	efffffff 	.word	0xefffffff
 8001fb0:	fffff3ff 	.word	0xfffff3ff
 8001fb4:	ffffcfff 	.word	0xffffcfff
 8001fb8:	fff3ffff 	.word	0xfff3ffff

08001fbc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e044      	b.n	8002058 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d107      	bne.n	8001fe6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2274      	movs	r2, #116	; 0x74
 8001fda:	2100      	movs	r1, #0
 8001fdc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f7fe fc91 	bl	8000908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2224      	movs	r2, #36	; 0x24
 8001fea:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	438a      	bics	r2, r1
 8001ffa:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f000 fcbc 	bl	800297c <UART_SetConfig>
 8002004:	0003      	movs	r3, r0
 8002006:	2b01      	cmp	r3, #1
 8002008:	d101      	bne.n	800200e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e024      	b.n	8002058 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0018      	movs	r0, r3
 800201a:	f000 ff33 	bl	8002e84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	490d      	ldr	r1, [pc, #52]	; (8002060 <HAL_UART_Init+0xa4>)
 800202a:	400a      	ands	r2, r1
 800202c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	212a      	movs	r1, #42	; 0x2a
 800203a:	438a      	bics	r2, r1
 800203c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2101      	movs	r1, #1
 800204a:	430a      	orrs	r2, r1
 800204c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	0018      	movs	r0, r3
 8002052:	f000 ffcb 	bl	8002fec <UART_CheckIdleState>
 8002056:	0003      	movs	r3, r0
}
 8002058:	0018      	movs	r0, r3
 800205a:	46bd      	mov	sp, r7
 800205c:	b002      	add	sp, #8
 800205e:	bd80      	pop	{r7, pc}
 8002060:	ffffb7ff 	.word	0xffffb7ff

08002064 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	; 0x28
 8002068:	af02      	add	r7, sp, #8
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	1dbb      	adds	r3, r7, #6
 8002072:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002078:	2b20      	cmp	r3, #32
 800207a:	d000      	beq.n	800207e <HAL_UART_Transmit+0x1a>
 800207c:	e095      	b.n	80021aa <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <HAL_UART_Transmit+0x28>
 8002084:	1dbb      	adds	r3, r7, #6
 8002086:	881b      	ldrh	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d101      	bne.n	8002090 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e08d      	b.n	80021ac <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	015b      	lsls	r3, r3, #5
 8002098:	429a      	cmp	r2, r3
 800209a:	d109      	bne.n	80020b0 <HAL_UART_Transmit+0x4c>
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	691b      	ldr	r3, [r3, #16]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d105      	bne.n	80020b0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4013      	ands	r3, r2
 80020aa:	d001      	beq.n	80020b0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	e07d      	b.n	80021ac <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	2274      	movs	r2, #116	; 0x74
 80020b4:	5c9b      	ldrb	r3, [r3, r2]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_UART_Transmit+0x5a>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e076      	b.n	80021ac <HAL_UART_Transmit+0x148>
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	2274      	movs	r2, #116	; 0x74
 80020c2:	2101      	movs	r1, #1
 80020c4:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2280      	movs	r2, #128	; 0x80
 80020ca:	2100      	movs	r1, #0
 80020cc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	2221      	movs	r2, #33	; 0x21
 80020d2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80020d4:	f7fe fd86 	bl	8000be4 <HAL_GetTick>
 80020d8:	0003      	movs	r3, r0
 80020da:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	1dba      	adds	r2, r7, #6
 80020e0:	2150      	movs	r1, #80	; 0x50
 80020e2:	8812      	ldrh	r2, [r2, #0]
 80020e4:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	1dba      	adds	r2, r7, #6
 80020ea:	2152      	movs	r1, #82	; 0x52
 80020ec:	8812      	ldrh	r2, [r2, #0]
 80020ee:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	015b      	lsls	r3, r3, #5
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d108      	bne.n	800210e <HAL_UART_Transmit+0xaa>
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d104      	bne.n	800210e <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002104:	2300      	movs	r3, #0
 8002106:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	61bb      	str	r3, [r7, #24]
 800210c:	e003      	b.n	8002116 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002112:	2300      	movs	r3, #0
 8002114:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2274      	movs	r2, #116	; 0x74
 800211a:	2100      	movs	r1, #0
 800211c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800211e:	e02c      	b.n	800217a <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002120:	697a      	ldr	r2, [r7, #20]
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	0013      	movs	r3, r2
 800212a:	2200      	movs	r2, #0
 800212c:	2180      	movs	r1, #128	; 0x80
 800212e:	f000 ffa5 	bl	800307c <UART_WaitOnFlagUntilTimeout>
 8002132:	1e03      	subs	r3, r0, #0
 8002134:	d001      	beq.n	800213a <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e038      	b.n	80021ac <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d10b      	bne.n	8002158 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	001a      	movs	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	05d2      	lsls	r2, r2, #23
 800214c:	0dd2      	lsrs	r2, r2, #23
 800214e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	3302      	adds	r3, #2
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	e007      	b.n	8002168 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002158:	69fb      	ldr	r3, [r7, #28]
 800215a:	781a      	ldrb	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	3301      	adds	r3, #1
 8002166:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2252      	movs	r2, #82	; 0x52
 800216c:	5a9b      	ldrh	r3, [r3, r2]
 800216e:	b29b      	uxth	r3, r3
 8002170:	3b01      	subs	r3, #1
 8002172:	b299      	uxth	r1, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2252      	movs	r2, #82	; 0x52
 8002178:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2252      	movs	r2, #82	; 0x52
 800217e:	5a9b      	ldrh	r3, [r3, r2]
 8002180:	b29b      	uxth	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1cc      	bne.n	8002120 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002186:	697a      	ldr	r2, [r7, #20]
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	0013      	movs	r3, r2
 8002190:	2200      	movs	r2, #0
 8002192:	2140      	movs	r1, #64	; 0x40
 8002194:	f000 ff72 	bl	800307c <UART_WaitOnFlagUntilTimeout>
 8002198:	1e03      	subs	r3, r0, #0
 800219a:	d001      	beq.n	80021a0 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e005      	b.n	80021ac <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2220      	movs	r2, #32
 80021a4:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80021a6:	2300      	movs	r3, #0
 80021a8:	e000      	b.n	80021ac <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80021aa:	2302      	movs	r3, #2
  }
}
 80021ac:	0018      	movs	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	b008      	add	sp, #32
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af02      	add	r7, sp, #8
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	603b      	str	r3, [r7, #0]
 80021c0:	1dbb      	adds	r3, r7, #6
 80021c2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80021c8:	2b20      	cmp	r3, #32
 80021ca:	d000      	beq.n	80021ce <HAL_UART_Receive+0x1a>
 80021cc:	e0d9      	b.n	8002382 <HAL_UART_Receive+0x1ce>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_UART_Receive+0x28>
 80021d4:	1dbb      	adds	r3, r7, #6
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80021dc:	2301      	movs	r3, #1
 80021de:	e0d1      	b.n	8002384 <HAL_UART_Receive+0x1d0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	2380      	movs	r3, #128	; 0x80
 80021e6:	015b      	lsls	r3, r3, #5
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d109      	bne.n	8002200 <HAL_UART_Receive+0x4c>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	691b      	ldr	r3, [r3, #16]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d105      	bne.n	8002200 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	2201      	movs	r2, #1
 80021f8:	4013      	ands	r3, r2
 80021fa:	d001      	beq.n	8002200 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e0c1      	b.n	8002384 <HAL_UART_Receive+0x1d0>
      }
    }

    __HAL_LOCK(huart);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2274      	movs	r2, #116	; 0x74
 8002204:	5c9b      	ldrb	r3, [r3, r2]
 8002206:	2b01      	cmp	r3, #1
 8002208:	d101      	bne.n	800220e <HAL_UART_Receive+0x5a>
 800220a:	2302      	movs	r3, #2
 800220c:	e0ba      	b.n	8002384 <HAL_UART_Receive+0x1d0>
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2274      	movs	r2, #116	; 0x74
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2280      	movs	r2, #128	; 0x80
 800221a:	2100      	movs	r1, #0
 800221c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2222      	movs	r2, #34	; 0x22
 8002222:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800222a:	f7fe fcdb 	bl	8000be4 <HAL_GetTick>
 800222e:	0003      	movs	r3, r0
 8002230:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	1dba      	adds	r2, r7, #6
 8002236:	2158      	movs	r1, #88	; 0x58
 8002238:	8812      	ldrh	r2, [r2, #0]
 800223a:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	1dba      	adds	r2, r7, #6
 8002240:	215a      	movs	r1, #90	; 0x5a
 8002242:	8812      	ldrh	r2, [r2, #0]
 8002244:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	2380      	movs	r3, #128	; 0x80
 800224c:	015b      	lsls	r3, r3, #5
 800224e:	429a      	cmp	r2, r3
 8002250:	d10d      	bne.n	800226e <HAL_UART_Receive+0xba>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d104      	bne.n	8002264 <HAL_UART_Receive+0xb0>
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	225c      	movs	r2, #92	; 0x5c
 800225e:	494b      	ldr	r1, [pc, #300]	; (800238c <HAL_UART_Receive+0x1d8>)
 8002260:	5299      	strh	r1, [r3, r2]
 8002262:	e02e      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	225c      	movs	r2, #92	; 0x5c
 8002268:	21ff      	movs	r1, #255	; 0xff
 800226a:	5299      	strh	r1, [r3, r2]
 800226c:	e029      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10d      	bne.n	8002292 <HAL_UART_Receive+0xde>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d104      	bne.n	8002288 <HAL_UART_Receive+0xd4>
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	225c      	movs	r2, #92	; 0x5c
 8002282:	21ff      	movs	r1, #255	; 0xff
 8002284:	5299      	strh	r1, [r3, r2]
 8002286:	e01c      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	225c      	movs	r2, #92	; 0x5c
 800228c:	217f      	movs	r1, #127	; 0x7f
 800228e:	5299      	strh	r1, [r3, r2]
 8002290:	e017      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	2380      	movs	r3, #128	; 0x80
 8002298:	055b      	lsls	r3, r3, #21
 800229a:	429a      	cmp	r2, r3
 800229c:	d10d      	bne.n	80022ba <HAL_UART_Receive+0x106>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d104      	bne.n	80022b0 <HAL_UART_Receive+0xfc>
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	225c      	movs	r2, #92	; 0x5c
 80022aa:	217f      	movs	r1, #127	; 0x7f
 80022ac:	5299      	strh	r1, [r3, r2]
 80022ae:	e008      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	225c      	movs	r2, #92	; 0x5c
 80022b4:	213f      	movs	r1, #63	; 0x3f
 80022b6:	5299      	strh	r1, [r3, r2]
 80022b8:	e003      	b.n	80022c2 <HAL_UART_Receive+0x10e>
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	225c      	movs	r2, #92	; 0x5c
 80022be:	2100      	movs	r1, #0
 80022c0:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80022c2:	2312      	movs	r3, #18
 80022c4:	18fb      	adds	r3, r7, r3
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	215c      	movs	r1, #92	; 0x5c
 80022ca:	5a52      	ldrh	r2, [r2, r1]
 80022cc:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	2380      	movs	r3, #128	; 0x80
 80022d4:	015b      	lsls	r3, r3, #5
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d108      	bne.n	80022ec <HAL_UART_Receive+0x138>
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	691b      	ldr	r3, [r3, #16]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d104      	bne.n	80022ec <HAL_UART_Receive+0x138>
    {
      pdata8bits  = NULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	61bb      	str	r3, [r7, #24]
 80022ea:	e003      	b.n	80022f4 <HAL_UART_Receive+0x140>
    }
    else
    {
      pdata8bits  = pData;
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2274      	movs	r2, #116	; 0x74
 80022f8:	2100      	movs	r1, #0
 80022fa:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80022fc:	e036      	b.n	800236c <HAL_UART_Receive+0x1b8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	0013      	movs	r3, r2
 8002308:	2200      	movs	r2, #0
 800230a:	2120      	movs	r1, #32
 800230c:	f000 feb6 	bl	800307c <UART_WaitOnFlagUntilTimeout>
 8002310:	1e03      	subs	r3, r0, #0
 8002312:	d001      	beq.n	8002318 <HAL_UART_Receive+0x164>
      {
        return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e035      	b.n	8002384 <HAL_UART_Receive+0x1d0>
      }
      if (pdata8bits == NULL)
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d10e      	bne.n	800233c <HAL_UART_Receive+0x188>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002324:	b29b      	uxth	r3, r3
 8002326:	2212      	movs	r2, #18
 8002328:	18ba      	adds	r2, r7, r2
 800232a:	8812      	ldrh	r2, [r2, #0]
 800232c:	4013      	ands	r3, r2
 800232e:	b29a      	uxth	r2, r3
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	3302      	adds	r3, #2
 8002338:	61bb      	str	r3, [r7, #24]
 800233a:	e00e      	b.n	800235a <HAL_UART_Receive+0x1a6>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002342:	b2db      	uxtb	r3, r3
 8002344:	2212      	movs	r2, #18
 8002346:	18ba      	adds	r2, r7, r2
 8002348:	8812      	ldrh	r2, [r2, #0]
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	4013      	ands	r3, r2
 800234e:	b2da      	uxtb	r2, r3
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	3301      	adds	r3, #1
 8002358:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	225a      	movs	r2, #90	; 0x5a
 800235e:	5a9b      	ldrh	r3, [r3, r2]
 8002360:	b29b      	uxth	r3, r3
 8002362:	3b01      	subs	r3, #1
 8002364:	b299      	uxth	r1, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	225a      	movs	r2, #90	; 0x5a
 800236a:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	225a      	movs	r2, #90	; 0x5a
 8002370:	5a9b      	ldrh	r3, [r3, r2]
 8002372:	b29b      	uxth	r3, r3
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1c2      	bne.n	80022fe <HAL_UART_Receive+0x14a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2220      	movs	r2, #32
 800237c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800237e:	2300      	movs	r3, #0
 8002380:	e000      	b.n	8002384 <HAL_UART_Receive+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002382:	2302      	movs	r3, #2
  }
}
 8002384:	0018      	movs	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	b008      	add	sp, #32
 800238a:	bd80      	pop	{r7, pc}
 800238c:	000001ff 	.word	0x000001ff

08002390 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002390:	b590      	push	{r4, r7, lr}
 8002392:	b0ab      	sub	sp, #172	; 0xac
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	22a4      	movs	r2, #164	; 0xa4
 80023a0:	18b9      	adds	r1, r7, r2
 80023a2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	20a0      	movs	r0, #160	; 0xa0
 80023ac:	1839      	adds	r1, r7, r0
 80023ae:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	219c      	movs	r1, #156	; 0x9c
 80023b8:	1879      	adds	r1, r7, r1
 80023ba:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80023bc:	0011      	movs	r1, r2
 80023be:	18bb      	adds	r3, r7, r2
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a99      	ldr	r2, [pc, #612]	; (8002628 <HAL_UART_IRQHandler+0x298>)
 80023c4:	4013      	ands	r3, r2
 80023c6:	2298      	movs	r2, #152	; 0x98
 80023c8:	18bc      	adds	r4, r7, r2
 80023ca:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80023cc:	18bb      	adds	r3, r7, r2
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d114      	bne.n	80023fe <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80023d4:	187b      	adds	r3, r7, r1
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2220      	movs	r2, #32
 80023da:	4013      	ands	r3, r2
 80023dc:	d00f      	beq.n	80023fe <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80023de:	183b      	adds	r3, r7, r0
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2220      	movs	r2, #32
 80023e4:	4013      	ands	r3, r2
 80023e6:	d00a      	beq.n	80023fe <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d100      	bne.n	80023f2 <HAL_UART_IRQHandler+0x62>
 80023f0:	e298      	b.n	8002924 <HAL_UART_IRQHandler+0x594>
      {
        huart->RxISR(huart);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	0010      	movs	r0, r2
 80023fa:	4798      	blx	r3
      }
      return;
 80023fc:	e292      	b.n	8002924 <HAL_UART_IRQHandler+0x594>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80023fe:	2398      	movs	r3, #152	; 0x98
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d100      	bne.n	800240a <HAL_UART_IRQHandler+0x7a>
 8002408:	e114      	b.n	8002634 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800240a:	239c      	movs	r3, #156	; 0x9c
 800240c:	18fb      	adds	r3, r7, r3
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2201      	movs	r2, #1
 8002412:	4013      	ands	r3, r2
 8002414:	d106      	bne.n	8002424 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002416:	23a0      	movs	r3, #160	; 0xa0
 8002418:	18fb      	adds	r3, r7, r3
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a83      	ldr	r2, [pc, #524]	; (800262c <HAL_UART_IRQHandler+0x29c>)
 800241e:	4013      	ands	r3, r2
 8002420:	d100      	bne.n	8002424 <HAL_UART_IRQHandler+0x94>
 8002422:	e107      	b.n	8002634 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002424:	23a4      	movs	r3, #164	; 0xa4
 8002426:	18fb      	adds	r3, r7, r3
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2201      	movs	r2, #1
 800242c:	4013      	ands	r3, r2
 800242e:	d012      	beq.n	8002456 <HAL_UART_IRQHandler+0xc6>
 8002430:	23a0      	movs	r3, #160	; 0xa0
 8002432:	18fb      	adds	r3, r7, r3
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	2380      	movs	r3, #128	; 0x80
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	4013      	ands	r3, r2
 800243c:	d00b      	beq.n	8002456 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2201      	movs	r2, #1
 8002444:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2280      	movs	r2, #128	; 0x80
 800244a:	589b      	ldr	r3, [r3, r2]
 800244c:	2201      	movs	r2, #1
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2180      	movs	r1, #128	; 0x80
 8002454:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002456:	23a4      	movs	r3, #164	; 0xa4
 8002458:	18fb      	adds	r3, r7, r3
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2202      	movs	r2, #2
 800245e:	4013      	ands	r3, r2
 8002460:	d011      	beq.n	8002486 <HAL_UART_IRQHandler+0xf6>
 8002462:	239c      	movs	r3, #156	; 0x9c
 8002464:	18fb      	adds	r3, r7, r3
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2201      	movs	r2, #1
 800246a:	4013      	ands	r3, r2
 800246c:	d00b      	beq.n	8002486 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2202      	movs	r2, #2
 8002474:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2280      	movs	r2, #128	; 0x80
 800247a:	589b      	ldr	r3, [r3, r2]
 800247c:	2204      	movs	r2, #4
 800247e:	431a      	orrs	r2, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2180      	movs	r1, #128	; 0x80
 8002484:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002486:	23a4      	movs	r3, #164	; 0xa4
 8002488:	18fb      	adds	r3, r7, r3
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2204      	movs	r2, #4
 800248e:	4013      	ands	r3, r2
 8002490:	d011      	beq.n	80024b6 <HAL_UART_IRQHandler+0x126>
 8002492:	239c      	movs	r3, #156	; 0x9c
 8002494:	18fb      	adds	r3, r7, r3
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2201      	movs	r2, #1
 800249a:	4013      	ands	r3, r2
 800249c:	d00b      	beq.n	80024b6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2204      	movs	r2, #4
 80024a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2280      	movs	r2, #128	; 0x80
 80024aa:	589b      	ldr	r3, [r3, r2]
 80024ac:	2202      	movs	r2, #2
 80024ae:	431a      	orrs	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2180      	movs	r1, #128	; 0x80
 80024b4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80024b6:	23a4      	movs	r3, #164	; 0xa4
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	2208      	movs	r2, #8
 80024be:	4013      	ands	r3, r2
 80024c0:	d017      	beq.n	80024f2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024c2:	23a0      	movs	r3, #160	; 0xa0
 80024c4:	18fb      	adds	r3, r7, r3
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2220      	movs	r2, #32
 80024ca:	4013      	ands	r3, r2
 80024cc:	d105      	bne.n	80024da <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80024ce:	239c      	movs	r3, #156	; 0x9c
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2201      	movs	r2, #1
 80024d6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80024d8:	d00b      	beq.n	80024f2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2208      	movs	r2, #8
 80024e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2280      	movs	r2, #128	; 0x80
 80024e6:	589b      	ldr	r3, [r3, r2]
 80024e8:	2208      	movs	r2, #8
 80024ea:	431a      	orrs	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2180      	movs	r1, #128	; 0x80
 80024f0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80024f2:	23a4      	movs	r3, #164	; 0xa4
 80024f4:	18fb      	adds	r3, r7, r3
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	011b      	lsls	r3, r3, #4
 80024fc:	4013      	ands	r3, r2
 80024fe:	d013      	beq.n	8002528 <HAL_UART_IRQHandler+0x198>
 8002500:	23a0      	movs	r3, #160	; 0xa0
 8002502:	18fb      	adds	r3, r7, r3
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	04db      	lsls	r3, r3, #19
 800250a:	4013      	ands	r3, r2
 800250c:	d00c      	beq.n	8002528 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2280      	movs	r2, #128	; 0x80
 8002514:	0112      	lsls	r2, r2, #4
 8002516:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2280      	movs	r2, #128	; 0x80
 800251c:	589b      	ldr	r3, [r3, r2]
 800251e:	2220      	movs	r2, #32
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2180      	movs	r1, #128	; 0x80
 8002526:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2280      	movs	r2, #128	; 0x80
 800252c:	589b      	ldr	r3, [r3, r2]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d100      	bne.n	8002534 <HAL_UART_IRQHandler+0x1a4>
 8002532:	e1f9      	b.n	8002928 <HAL_UART_IRQHandler+0x598>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002534:	23a4      	movs	r3, #164	; 0xa4
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2220      	movs	r2, #32
 800253c:	4013      	ands	r3, r2
 800253e:	d00e      	beq.n	800255e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002540:	23a0      	movs	r3, #160	; 0xa0
 8002542:	18fb      	adds	r3, r7, r3
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	2220      	movs	r2, #32
 8002548:	4013      	ands	r3, r2
 800254a:	d008      	beq.n	800255e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002550:	2b00      	cmp	r3, #0
 8002552:	d004      	beq.n	800255e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	0010      	movs	r0, r2
 800255c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2280      	movs	r2, #128	; 0x80
 8002562:	589b      	ldr	r3, [r3, r2]
 8002564:	2194      	movs	r1, #148	; 0x94
 8002566:	187a      	adds	r2, r7, r1
 8002568:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	2240      	movs	r2, #64	; 0x40
 8002572:	4013      	ands	r3, r2
 8002574:	2b40      	cmp	r3, #64	; 0x40
 8002576:	d004      	beq.n	8002582 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002578:	187b      	adds	r3, r7, r1
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2228      	movs	r2, #40	; 0x28
 800257e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002580:	d047      	beq.n	8002612 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	0018      	movs	r0, r3
 8002586:	f000 fe3d 	bl	8003204 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2240      	movs	r2, #64	; 0x40
 8002592:	4013      	ands	r3, r2
 8002594:	2b40      	cmp	r3, #64	; 0x40
 8002596:	d137      	bne.n	8002608 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002598:	f3ef 8310 	mrs	r3, PRIMASK
 800259c:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800259e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025a0:	2090      	movs	r0, #144	; 0x90
 80025a2:	183a      	adds	r2, r7, r0
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	2301      	movs	r3, #1
 80025a8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025ac:	f383 8810 	msr	PRIMASK, r3
}
 80025b0:	46c0      	nop			; (mov r8, r8)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689a      	ldr	r2, [r3, #8]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2140      	movs	r1, #64	; 0x40
 80025be:	438a      	bics	r2, r1
 80025c0:	609a      	str	r2, [r3, #8]
 80025c2:	183b      	adds	r3, r7, r0
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80025ca:	f383 8810 	msr	PRIMASK, r3
}
 80025ce:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d012      	beq.n	80025fe <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025dc:	4a14      	ldr	r2, [pc, #80]	; (8002630 <HAL_UART_IRQHandler+0x2a0>)
 80025de:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025e4:	0018      	movs	r0, r3
 80025e6:	f7fe fc49 	bl	8000e7c <HAL_DMA_Abort_IT>
 80025ea:	1e03      	subs	r3, r0, #0
 80025ec:	d01a      	beq.n	8002624 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f8:	0018      	movs	r0, r3
 80025fa:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025fc:	e012      	b.n	8002624 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	0018      	movs	r0, r3
 8002602:	f000 f9a7 	bl	8002954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002606:	e00d      	b.n	8002624 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	0018      	movs	r0, r3
 800260c:	f000 f9a2 	bl	8002954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002610:	e008      	b.n	8002624 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	0018      	movs	r0, r3
 8002616:	f000 f99d 	bl	8002954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2280      	movs	r2, #128	; 0x80
 800261e:	2100      	movs	r1, #0
 8002620:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002622:	e181      	b.n	8002928 <HAL_UART_IRQHandler+0x598>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002624:	46c0      	nop			; (mov r8, r8)
    return;
 8002626:	e17f      	b.n	8002928 <HAL_UART_IRQHandler+0x598>
 8002628:	0000080f 	.word	0x0000080f
 800262c:	04000120 	.word	0x04000120
 8002630:	080032c9 	.word	0x080032c9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002638:	2b01      	cmp	r3, #1
 800263a:	d000      	beq.n	800263e <HAL_UART_IRQHandler+0x2ae>
 800263c:	e133      	b.n	80028a6 <HAL_UART_IRQHandler+0x516>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800263e:	23a4      	movs	r3, #164	; 0xa4
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2210      	movs	r2, #16
 8002646:	4013      	ands	r3, r2
 8002648:	d100      	bne.n	800264c <HAL_UART_IRQHandler+0x2bc>
 800264a:	e12c      	b.n	80028a6 <HAL_UART_IRQHandler+0x516>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800264c:	23a0      	movs	r3, #160	; 0xa0
 800264e:	18fb      	adds	r3, r7, r3
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2210      	movs	r2, #16
 8002654:	4013      	ands	r3, r2
 8002656:	d100      	bne.n	800265a <HAL_UART_IRQHandler+0x2ca>
 8002658:	e125      	b.n	80028a6 <HAL_UART_IRQHandler+0x516>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2210      	movs	r2, #16
 8002660:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2240      	movs	r2, #64	; 0x40
 800266a:	4013      	ands	r3, r2
 800266c:	2b40      	cmp	r3, #64	; 0x40
 800266e:	d000      	beq.n	8002672 <HAL_UART_IRQHandler+0x2e2>
 8002670:	e09d      	b.n	80027ae <HAL_UART_IRQHandler+0x41e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	217e      	movs	r1, #126	; 0x7e
 800267c:	187b      	adds	r3, r7, r1
 800267e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002680:	187b      	adds	r3, r7, r1
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d100      	bne.n	800268a <HAL_UART_IRQHandler+0x2fa>
 8002688:	e150      	b.n	800292c <HAL_UART_IRQHandler+0x59c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2258      	movs	r2, #88	; 0x58
 800268e:	5a9b      	ldrh	r3, [r3, r2]
 8002690:	187a      	adds	r2, r7, r1
 8002692:	8812      	ldrh	r2, [r2, #0]
 8002694:	429a      	cmp	r2, r3
 8002696:	d300      	bcc.n	800269a <HAL_UART_IRQHandler+0x30a>
 8002698:	e148      	b.n	800292c <HAL_UART_IRQHandler+0x59c>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	187a      	adds	r2, r7, r1
 800269e:	215a      	movs	r1, #90	; 0x5a
 80026a0:	8812      	ldrh	r2, [r2, #0]
 80026a2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2220      	movs	r2, #32
 80026ae:	4013      	ands	r3, r2
 80026b0:	d16e      	bne.n	8002790 <HAL_UART_IRQHandler+0x400>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026b2:	f3ef 8310 	mrs	r3, PRIMASK
 80026b6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80026b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80026ba:	67bb      	str	r3, [r7, #120]	; 0x78
 80026bc:	2301      	movs	r3, #1
 80026be:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026c2:	f383 8810 	msr	PRIMASK, r3
}
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	499a      	ldr	r1, [pc, #616]	; (800293c <HAL_UART_IRQHandler+0x5ac>)
 80026d4:	400a      	ands	r2, r1
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80026da:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026de:	f383 8810 	msr	PRIMASK, r3
}
 80026e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026e4:	f3ef 8310 	mrs	r3, PRIMASK
 80026e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80026ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026ec:	677b      	str	r3, [r7, #116]	; 0x74
 80026ee:	2301      	movs	r3, #1
 80026f0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026f4:	f383 8810 	msr	PRIMASK, r3
}
 80026f8:	46c0      	nop			; (mov r8, r8)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2101      	movs	r1, #1
 8002706:	438a      	bics	r2, r1
 8002708:	609a      	str	r2, [r3, #8]
 800270a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800270c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800270e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002710:	f383 8810 	msr	PRIMASK, r3
}
 8002714:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002716:	f3ef 8310 	mrs	r3, PRIMASK
 800271a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800271c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800271e:	673b      	str	r3, [r7, #112]	; 0x70
 8002720:	2301      	movs	r3, #1
 8002722:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002724:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002726:	f383 8810 	msr	PRIMASK, r3
}
 800272a:	46c0      	nop			; (mov r8, r8)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2140      	movs	r1, #64	; 0x40
 8002738:	438a      	bics	r2, r1
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800273e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002740:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002742:	f383 8810 	msr	PRIMASK, r3
}
 8002746:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2220      	movs	r2, #32
 800274c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2200      	movs	r2, #0
 8002752:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002754:	f3ef 8310 	mrs	r3, PRIMASK
 8002758:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800275a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800275c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800275e:	2301      	movs	r3, #1
 8002760:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002762:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002764:	f383 8810 	msr	PRIMASK, r3
}
 8002768:	46c0      	nop			; (mov r8, r8)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2110      	movs	r1, #16
 8002776:	438a      	bics	r2, r1
 8002778:	601a      	str	r2, [r3, #0]
 800277a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800277c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002780:	f383 8810 	msr	PRIMASK, r3
}
 8002784:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278a:	0018      	movs	r0, r3
 800278c:	f7fe fb36 	bl	8000dfc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2258      	movs	r2, #88	; 0x58
 8002794:	5a9a      	ldrh	r2, [r3, r2]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	215a      	movs	r1, #90	; 0x5a
 800279a:	5a5b      	ldrh	r3, [r3, r1]
 800279c:	b29b      	uxth	r3, r3
 800279e:	1ad3      	subs	r3, r2, r3
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	0011      	movs	r1, r2
 80027a6:	0018      	movs	r0, r3
 80027a8:	f000 f8dc 	bl	8002964 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80027ac:	e0be      	b.n	800292c <HAL_UART_IRQHandler+0x59c>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2258      	movs	r2, #88	; 0x58
 80027b2:	5a99      	ldrh	r1, [r3, r2]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	225a      	movs	r2, #90	; 0x5a
 80027b8:	5a9b      	ldrh	r3, [r3, r2]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	208e      	movs	r0, #142	; 0x8e
 80027be:	183b      	adds	r3, r7, r0
 80027c0:	1a8a      	subs	r2, r1, r2
 80027c2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	225a      	movs	r2, #90	; 0x5a
 80027c8:	5a9b      	ldrh	r3, [r3, r2]
 80027ca:	b29b      	uxth	r3, r3
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d100      	bne.n	80027d2 <HAL_UART_IRQHandler+0x442>
 80027d0:	e0ae      	b.n	8002930 <HAL_UART_IRQHandler+0x5a0>
          && (nb_rx_data > 0U))
 80027d2:	183b      	adds	r3, r7, r0
 80027d4:	881b      	ldrh	r3, [r3, #0]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d100      	bne.n	80027dc <HAL_UART_IRQHandler+0x44c>
 80027da:	e0a9      	b.n	8002930 <HAL_UART_IRQHandler+0x5a0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027dc:	f3ef 8310 	mrs	r3, PRIMASK
 80027e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80027e2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027e4:	2488      	movs	r4, #136	; 0x88
 80027e6:	193a      	adds	r2, r7, r4
 80027e8:	6013      	str	r3, [r2, #0]
 80027ea:	2301      	movs	r3, #1
 80027ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	f383 8810 	msr	PRIMASK, r3
}
 80027f4:	46c0      	nop			; (mov r8, r8)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	494f      	ldr	r1, [pc, #316]	; (8002940 <HAL_UART_IRQHandler+0x5b0>)
 8002802:	400a      	ands	r2, r1
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	193b      	adds	r3, r7, r4
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	f383 8810 	msr	PRIMASK, r3
}
 8002812:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002814:	f3ef 8310 	mrs	r3, PRIMASK
 8002818:	61bb      	str	r3, [r7, #24]
  return(result);
 800281a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800281c:	2484      	movs	r4, #132	; 0x84
 800281e:	193a      	adds	r2, r7, r4
 8002820:	6013      	str	r3, [r2, #0]
 8002822:	2301      	movs	r3, #1
 8002824:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	f383 8810 	msr	PRIMASK, r3
}
 800282c:	46c0      	nop			; (mov r8, r8)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	689a      	ldr	r2, [r3, #8]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2101      	movs	r1, #1
 800283a:	438a      	bics	r2, r1
 800283c:	609a      	str	r2, [r3, #8]
 800283e:	193b      	adds	r3, r7, r4
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002844:	6a3b      	ldr	r3, [r7, #32]
 8002846:	f383 8810 	msr	PRIMASK, r3
}
 800284a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2220      	movs	r2, #32
 8002850:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800285e:	f3ef 8310 	mrs	r3, PRIMASK
 8002862:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002864:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002866:	2480      	movs	r4, #128	; 0x80
 8002868:	193a      	adds	r2, r7, r4
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	2301      	movs	r3, #1
 800286e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002872:	f383 8810 	msr	PRIMASK, r3
}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2110      	movs	r1, #16
 8002884:	438a      	bics	r2, r1
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	193b      	adds	r3, r7, r4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800288e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002890:	f383 8810 	msr	PRIMASK, r3
}
 8002894:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002896:	183b      	adds	r3, r7, r0
 8002898:	881a      	ldrh	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	0011      	movs	r1, r2
 800289e:	0018      	movs	r0, r3
 80028a0:	f000 f860 	bl	8002964 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80028a4:	e044      	b.n	8002930 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80028a6:	23a4      	movs	r3, #164	; 0xa4
 80028a8:	18fb      	adds	r3, r7, r3
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	035b      	lsls	r3, r3, #13
 80028b0:	4013      	ands	r3, r2
 80028b2:	d010      	beq.n	80028d6 <HAL_UART_IRQHandler+0x546>
 80028b4:	239c      	movs	r3, #156	; 0x9c
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	03db      	lsls	r3, r3, #15
 80028be:	4013      	ands	r3, r2
 80028c0:	d009      	beq.n	80028d6 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2280      	movs	r2, #128	; 0x80
 80028c8:	0352      	lsls	r2, r2, #13
 80028ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	0018      	movs	r0, r3
 80028d0:	f000 fd3c 	bl	800334c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80028d4:	e02f      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80028d6:	23a4      	movs	r3, #164	; 0xa4
 80028d8:	18fb      	adds	r3, r7, r3
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2280      	movs	r2, #128	; 0x80
 80028de:	4013      	ands	r3, r2
 80028e0:	d00f      	beq.n	8002902 <HAL_UART_IRQHandler+0x572>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80028e2:	23a0      	movs	r3, #160	; 0xa0
 80028e4:	18fb      	adds	r3, r7, r3
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2280      	movs	r2, #128	; 0x80
 80028ea:	4013      	ands	r3, r2
 80028ec:	d009      	beq.n	8002902 <HAL_UART_IRQHandler+0x572>
  {
    if (huart->TxISR != NULL)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d01e      	beq.n	8002934 <HAL_UART_IRQHandler+0x5a4>
    {
      huart->TxISR(huart);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	0010      	movs	r0, r2
 80028fe:	4798      	blx	r3
    }
    return;
 8002900:	e018      	b.n	8002934 <HAL_UART_IRQHandler+0x5a4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002902:	23a4      	movs	r3, #164	; 0xa4
 8002904:	18fb      	adds	r3, r7, r3
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2240      	movs	r2, #64	; 0x40
 800290a:	4013      	ands	r3, r2
 800290c:	d013      	beq.n	8002936 <HAL_UART_IRQHandler+0x5a6>
 800290e:	23a0      	movs	r3, #160	; 0xa0
 8002910:	18fb      	adds	r3, r7, r3
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2240      	movs	r2, #64	; 0x40
 8002916:	4013      	ands	r3, r2
 8002918:	d00d      	beq.n	8002936 <HAL_UART_IRQHandler+0x5a6>
  {
    UART_EndTransmit_IT(huart);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	0018      	movs	r0, r3
 800291e:	f000 fcea 	bl	80032f6 <UART_EndTransmit_IT>
    return;
 8002922:	e008      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
      return;
 8002924:	46c0      	nop			; (mov r8, r8)
 8002926:	e006      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
    return;
 8002928:	46c0      	nop			; (mov r8, r8)
 800292a:	e004      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
      return;
 800292c:	46c0      	nop			; (mov r8, r8)
 800292e:	e002      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
      return;
 8002930:	46c0      	nop			; (mov r8, r8)
 8002932:	e000      	b.n	8002936 <HAL_UART_IRQHandler+0x5a6>
    return;
 8002934:	46c0      	nop			; (mov r8, r8)
  }

}
 8002936:	46bd      	mov	sp, r7
 8002938:	b02b      	add	sp, #172	; 0xac
 800293a:	bd90      	pop	{r4, r7, pc}
 800293c:	fffffeff 	.word	0xfffffeff
 8002940:	fffffedf 	.word	0xfffffedf

08002944 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800294c:	46c0      	nop			; (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b002      	add	sp, #8
 8002952:	bd80      	pop	{r7, pc}

08002954 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800295c:	46c0      	nop			; (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b002      	add	sp, #8
 8002962:	bd80      	pop	{r7, pc}

08002964 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	000a      	movs	r2, r1
 800296e:	1cbb      	adds	r3, r7, #2
 8002970:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	46bd      	mov	sp, r7
 8002976:	b002      	add	sp, #8
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800297c:	b5b0      	push	{r4, r5, r7, lr}
 800297e:	b08e      	sub	sp, #56	; 0x38
 8002980:	af00      	add	r7, sp, #0
 8002982:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002984:	231a      	movs	r3, #26
 8002986:	2218      	movs	r2, #24
 8002988:	189b      	adds	r3, r3, r2
 800298a:	19db      	adds	r3, r3, r7
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	689a      	ldr	r2, [r3, #8]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	431a      	orrs	r2, r3
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	431a      	orrs	r2, r3
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4ac6      	ldr	r2, [pc, #792]	; (8002cc8 <UART_SetConfig+0x34c>)
 80029b0:	4013      	ands	r3, r2
 80029b2:	0019      	movs	r1, r3
 80029b4:	69fb      	ldr	r3, [r7, #28]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029ba:	430a      	orrs	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4ac1      	ldr	r2, [pc, #772]	; (8002ccc <UART_SetConfig+0x350>)
 80029c6:	4013      	ands	r3, r2
 80029c8:	0019      	movs	r1, r3
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	699b      	ldr	r3, [r3, #24]
 80029da:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4abb      	ldr	r2, [pc, #748]	; (8002cd0 <UART_SetConfig+0x354>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d004      	beq.n	80029f0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	6a1b      	ldr	r3, [r3, #32]
 80029ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029ec:	4313      	orrs	r3, r2
 80029ee:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	4ab7      	ldr	r2, [pc, #732]	; (8002cd4 <UART_SetConfig+0x358>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a02:	430a      	orrs	r2, r1
 8002a04:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4ab3      	ldr	r2, [pc, #716]	; (8002cd8 <UART_SetConfig+0x35c>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d131      	bne.n	8002a74 <UART_SetConfig+0xf8>
 8002a10:	4bb2      	ldr	r3, [pc, #712]	; (8002cdc <UART_SetConfig+0x360>)
 8002a12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a14:	2203      	movs	r2, #3
 8002a16:	4013      	ands	r3, r2
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d01d      	beq.n	8002a58 <UART_SetConfig+0xdc>
 8002a1c:	d823      	bhi.n	8002a66 <UART_SetConfig+0xea>
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d00c      	beq.n	8002a3c <UART_SetConfig+0xc0>
 8002a22:	d820      	bhi.n	8002a66 <UART_SetConfig+0xea>
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d002      	beq.n	8002a2e <UART_SetConfig+0xb2>
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d00e      	beq.n	8002a4a <UART_SetConfig+0xce>
 8002a2c:	e01b      	b.n	8002a66 <UART_SetConfig+0xea>
 8002a2e:	231b      	movs	r3, #27
 8002a30:	2218      	movs	r2, #24
 8002a32:	189b      	adds	r3, r3, r2
 8002a34:	19db      	adds	r3, r3, r7
 8002a36:	2201      	movs	r2, #1
 8002a38:	701a      	strb	r2, [r3, #0]
 8002a3a:	e09c      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002a3c:	231b      	movs	r3, #27
 8002a3e:	2218      	movs	r2, #24
 8002a40:	189b      	adds	r3, r3, r2
 8002a42:	19db      	adds	r3, r3, r7
 8002a44:	2202      	movs	r2, #2
 8002a46:	701a      	strb	r2, [r3, #0]
 8002a48:	e095      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002a4a:	231b      	movs	r3, #27
 8002a4c:	2218      	movs	r2, #24
 8002a4e:	189b      	adds	r3, r3, r2
 8002a50:	19db      	adds	r3, r3, r7
 8002a52:	2204      	movs	r2, #4
 8002a54:	701a      	strb	r2, [r3, #0]
 8002a56:	e08e      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002a58:	231b      	movs	r3, #27
 8002a5a:	2218      	movs	r2, #24
 8002a5c:	189b      	adds	r3, r3, r2
 8002a5e:	19db      	adds	r3, r3, r7
 8002a60:	2208      	movs	r2, #8
 8002a62:	701a      	strb	r2, [r3, #0]
 8002a64:	e087      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002a66:	231b      	movs	r3, #27
 8002a68:	2218      	movs	r2, #24
 8002a6a:	189b      	adds	r3, r3, r2
 8002a6c:	19db      	adds	r3, r3, r7
 8002a6e:	2210      	movs	r2, #16
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e080      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a99      	ldr	r2, [pc, #612]	; (8002ce0 <UART_SetConfig+0x364>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d131      	bne.n	8002ae2 <UART_SetConfig+0x166>
 8002a7e:	4b97      	ldr	r3, [pc, #604]	; (8002cdc <UART_SetConfig+0x360>)
 8002a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a82:	220c      	movs	r2, #12
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b0c      	cmp	r3, #12
 8002a88:	d01d      	beq.n	8002ac6 <UART_SetConfig+0x14a>
 8002a8a:	d823      	bhi.n	8002ad4 <UART_SetConfig+0x158>
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d00c      	beq.n	8002aaa <UART_SetConfig+0x12e>
 8002a90:	d820      	bhi.n	8002ad4 <UART_SetConfig+0x158>
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <UART_SetConfig+0x120>
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d00e      	beq.n	8002ab8 <UART_SetConfig+0x13c>
 8002a9a:	e01b      	b.n	8002ad4 <UART_SetConfig+0x158>
 8002a9c:	231b      	movs	r3, #27
 8002a9e:	2218      	movs	r2, #24
 8002aa0:	189b      	adds	r3, r3, r2
 8002aa2:	19db      	adds	r3, r3, r7
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
 8002aa8:	e065      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002aaa:	231b      	movs	r3, #27
 8002aac:	2218      	movs	r2, #24
 8002aae:	189b      	adds	r3, r3, r2
 8002ab0:	19db      	adds	r3, r3, r7
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	701a      	strb	r2, [r3, #0]
 8002ab6:	e05e      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002ab8:	231b      	movs	r3, #27
 8002aba:	2218      	movs	r2, #24
 8002abc:	189b      	adds	r3, r3, r2
 8002abe:	19db      	adds	r3, r3, r7
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	e057      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002ac6:	231b      	movs	r3, #27
 8002ac8:	2218      	movs	r2, #24
 8002aca:	189b      	adds	r3, r3, r2
 8002acc:	19db      	adds	r3, r3, r7
 8002ace:	2208      	movs	r2, #8
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e050      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002ad4:	231b      	movs	r3, #27
 8002ad6:	2218      	movs	r2, #24
 8002ad8:	189b      	adds	r3, r3, r2
 8002ada:	19db      	adds	r3, r3, r7
 8002adc:	2210      	movs	r2, #16
 8002ade:	701a      	strb	r2, [r3, #0]
 8002ae0:	e049      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a7a      	ldr	r2, [pc, #488]	; (8002cd0 <UART_SetConfig+0x354>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d13e      	bne.n	8002b6a <UART_SetConfig+0x1ee>
 8002aec:	4b7b      	ldr	r3, [pc, #492]	; (8002cdc <UART_SetConfig+0x360>)
 8002aee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002af0:	23c0      	movs	r3, #192	; 0xc0
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	4013      	ands	r3, r2
 8002af6:	22c0      	movs	r2, #192	; 0xc0
 8002af8:	0112      	lsls	r2, r2, #4
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d027      	beq.n	8002b4e <UART_SetConfig+0x1d2>
 8002afe:	22c0      	movs	r2, #192	; 0xc0
 8002b00:	0112      	lsls	r2, r2, #4
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d82a      	bhi.n	8002b5c <UART_SetConfig+0x1e0>
 8002b06:	2280      	movs	r2, #128	; 0x80
 8002b08:	0112      	lsls	r2, r2, #4
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d011      	beq.n	8002b32 <UART_SetConfig+0x1b6>
 8002b0e:	2280      	movs	r2, #128	; 0x80
 8002b10:	0112      	lsls	r2, r2, #4
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d822      	bhi.n	8002b5c <UART_SetConfig+0x1e0>
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d004      	beq.n	8002b24 <UART_SetConfig+0x1a8>
 8002b1a:	2280      	movs	r2, #128	; 0x80
 8002b1c:	00d2      	lsls	r2, r2, #3
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00e      	beq.n	8002b40 <UART_SetConfig+0x1c4>
 8002b22:	e01b      	b.n	8002b5c <UART_SetConfig+0x1e0>
 8002b24:	231b      	movs	r3, #27
 8002b26:	2218      	movs	r2, #24
 8002b28:	189b      	adds	r3, r3, r2
 8002b2a:	19db      	adds	r3, r3, r7
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	e021      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002b32:	231b      	movs	r3, #27
 8002b34:	2218      	movs	r2, #24
 8002b36:	189b      	adds	r3, r3, r2
 8002b38:	19db      	adds	r3, r3, r7
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	701a      	strb	r2, [r3, #0]
 8002b3e:	e01a      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002b40:	231b      	movs	r3, #27
 8002b42:	2218      	movs	r2, #24
 8002b44:	189b      	adds	r3, r3, r2
 8002b46:	19db      	adds	r3, r3, r7
 8002b48:	2204      	movs	r2, #4
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	e013      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002b4e:	231b      	movs	r3, #27
 8002b50:	2218      	movs	r2, #24
 8002b52:	189b      	adds	r3, r3, r2
 8002b54:	19db      	adds	r3, r3, r7
 8002b56:	2208      	movs	r2, #8
 8002b58:	701a      	strb	r2, [r3, #0]
 8002b5a:	e00c      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002b5c:	231b      	movs	r3, #27
 8002b5e:	2218      	movs	r2, #24
 8002b60:	189b      	adds	r3, r3, r2
 8002b62:	19db      	adds	r3, r3, r7
 8002b64:	2210      	movs	r2, #16
 8002b66:	701a      	strb	r2, [r3, #0]
 8002b68:	e005      	b.n	8002b76 <UART_SetConfig+0x1fa>
 8002b6a:	231b      	movs	r3, #27
 8002b6c:	2218      	movs	r2, #24
 8002b6e:	189b      	adds	r3, r3, r2
 8002b70:	19db      	adds	r3, r3, r7
 8002b72:	2210      	movs	r2, #16
 8002b74:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a55      	ldr	r2, [pc, #340]	; (8002cd0 <UART_SetConfig+0x354>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d000      	beq.n	8002b82 <UART_SetConfig+0x206>
 8002b80:	e084      	b.n	8002c8c <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b82:	231b      	movs	r3, #27
 8002b84:	2218      	movs	r2, #24
 8002b86:	189b      	adds	r3, r3, r2
 8002b88:	19db      	adds	r3, r3, r7
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b08      	cmp	r3, #8
 8002b8e:	d01d      	beq.n	8002bcc <UART_SetConfig+0x250>
 8002b90:	dc20      	bgt.n	8002bd4 <UART_SetConfig+0x258>
 8002b92:	2b04      	cmp	r3, #4
 8002b94:	d015      	beq.n	8002bc2 <UART_SetConfig+0x246>
 8002b96:	dc1d      	bgt.n	8002bd4 <UART_SetConfig+0x258>
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d002      	beq.n	8002ba2 <UART_SetConfig+0x226>
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d005      	beq.n	8002bac <UART_SetConfig+0x230>
 8002ba0:	e018      	b.n	8002bd4 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ba2:	f7ff f8a9 	bl	8001cf8 <HAL_RCC_GetPCLK1Freq>
 8002ba6:	0003      	movs	r3, r0
 8002ba8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002baa:	e01c      	b.n	8002be6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bac:	4b4b      	ldr	r3, [pc, #300]	; (8002cdc <UART_SetConfig+0x360>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2210      	movs	r2, #16
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d002      	beq.n	8002bbc <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002bb6:	4b4b      	ldr	r3, [pc, #300]	; (8002ce4 <UART_SetConfig+0x368>)
 8002bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002bba:	e014      	b.n	8002be6 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002bbc:	4b4a      	ldr	r3, [pc, #296]	; (8002ce8 <UART_SetConfig+0x36c>)
 8002bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bc0:	e011      	b.n	8002be6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bc2:	f7fe ffe9 	bl	8001b98 <HAL_RCC_GetSysClockFreq>
 8002bc6:	0003      	movs	r3, r0
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bca:	e00c      	b.n	8002be6 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	021b      	lsls	r3, r3, #8
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bd2:	e008      	b.n	8002be6 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002bd8:	231a      	movs	r3, #26
 8002bda:	2218      	movs	r2, #24
 8002bdc:	189b      	adds	r3, r3, r2
 8002bde:	19db      	adds	r3, r3, r7
 8002be0:	2201      	movs	r2, #1
 8002be2:	701a      	strb	r2, [r3, #0]
        break;
 8002be4:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d100      	bne.n	8002bee <UART_SetConfig+0x272>
 8002bec:	e133      	b.n	8002e56 <UART_SetConfig+0x4da>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bee:	69fb      	ldr	r3, [r7, #28]
 8002bf0:	685a      	ldr	r2, [r3, #4]
 8002bf2:	0013      	movs	r3, r2
 8002bf4:	005b      	lsls	r3, r3, #1
 8002bf6:	189b      	adds	r3, r3, r2
 8002bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d305      	bcc.n	8002c0a <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d906      	bls.n	8002c18 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002c0a:	231a      	movs	r3, #26
 8002c0c:	2218      	movs	r2, #24
 8002c0e:	189b      	adds	r3, r3, r2
 8002c10:	19db      	adds	r3, r3, r7
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]
 8002c16:	e11e      	b.n	8002e56 <UART_SetConfig+0x4da>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1a:	613b      	str	r3, [r7, #16]
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	617b      	str	r3, [r7, #20]
 8002c20:	6939      	ldr	r1, [r7, #16]
 8002c22:	697a      	ldr	r2, [r7, #20]
 8002c24:	000b      	movs	r3, r1
 8002c26:	0e1b      	lsrs	r3, r3, #24
 8002c28:	0010      	movs	r0, r2
 8002c2a:	0205      	lsls	r5, r0, #8
 8002c2c:	431d      	orrs	r5, r3
 8002c2e:	000b      	movs	r3, r1
 8002c30:	021c      	lsls	r4, r3, #8
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	085b      	lsrs	r3, r3, #1
 8002c38:	60bb      	str	r3, [r7, #8]
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	68b8      	ldr	r0, [r7, #8]
 8002c40:	68f9      	ldr	r1, [r7, #12]
 8002c42:	1900      	adds	r0, r0, r4
 8002c44:	4169      	adcs	r1, r5
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	603b      	str	r3, [r7, #0]
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	607b      	str	r3, [r7, #4]
 8002c50:	683a      	ldr	r2, [r7, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f7fd faec 	bl	8000230 <__aeabi_uldivmod>
 8002c58:	0002      	movs	r2, r0
 8002c5a:	000b      	movs	r3, r1
 8002c5c:	0013      	movs	r3, r2
 8002c5e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c62:	23c0      	movs	r3, #192	; 0xc0
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d309      	bcc.n	8002c7e <UART_SetConfig+0x302>
 8002c6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c6c:	2380      	movs	r3, #128	; 0x80
 8002c6e:	035b      	lsls	r3, r3, #13
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d204      	bcs.n	8002c7e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c7a:	60da      	str	r2, [r3, #12]
 8002c7c:	e0eb      	b.n	8002e56 <UART_SetConfig+0x4da>
        }
        else
        {
          ret = HAL_ERROR;
 8002c7e:	231a      	movs	r3, #26
 8002c80:	2218      	movs	r2, #24
 8002c82:	189b      	adds	r3, r3, r2
 8002c84:	19db      	adds	r3, r3, r7
 8002c86:	2201      	movs	r2, #1
 8002c88:	701a      	strb	r2, [r3, #0]
 8002c8a:	e0e4      	b.n	8002e56 <UART_SetConfig+0x4da>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	69da      	ldr	r2, [r3, #28]
 8002c90:	2380      	movs	r3, #128	; 0x80
 8002c92:	021b      	lsls	r3, r3, #8
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d000      	beq.n	8002c9a <UART_SetConfig+0x31e>
 8002c98:	e086      	b.n	8002da8 <UART_SetConfig+0x42c>
  {
    switch (clocksource)
 8002c9a:	231b      	movs	r3, #27
 8002c9c:	2218      	movs	r2, #24
 8002c9e:	189b      	adds	r3, r3, r2
 8002ca0:	19db      	adds	r3, r3, r7
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b08      	cmp	r3, #8
 8002ca6:	d837      	bhi.n	8002d18 <UART_SetConfig+0x39c>
 8002ca8:	009a      	lsls	r2, r3, #2
 8002caa:	4b10      	ldr	r3, [pc, #64]	; (8002cec <UART_SetConfig+0x370>)
 8002cac:	18d3      	adds	r3, r2, r3
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cb2:	f7ff f821 	bl	8001cf8 <HAL_RCC_GetPCLK1Freq>
 8002cb6:	0003      	movs	r3, r0
 8002cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cba:	e036      	b.n	8002d2a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cbc:	f7ff f832 	bl	8001d24 <HAL_RCC_GetPCLK2Freq>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cc4:	e031      	b.n	8002d2a <UART_SetConfig+0x3ae>
 8002cc6:	46c0      	nop			; (mov r8, r8)
 8002cc8:	efff69f3 	.word	0xefff69f3
 8002ccc:	ffffcfff 	.word	0xffffcfff
 8002cd0:	40004800 	.word	0x40004800
 8002cd4:	fffff4ff 	.word	0xfffff4ff
 8002cd8:	40013800 	.word	0x40013800
 8002cdc:	40021000 	.word	0x40021000
 8002ce0:	40004400 	.word	0x40004400
 8002ce4:	003d0900 	.word	0x003d0900
 8002ce8:	00f42400 	.word	0x00f42400
 8002cec:	080035b8 	.word	0x080035b8
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cf0:	4b60      	ldr	r3, [pc, #384]	; (8002e74 <UART_SetConfig+0x4f8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	2210      	movs	r2, #16
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d002      	beq.n	8002d00 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002cfa:	4b5f      	ldr	r3, [pc, #380]	; (8002e78 <UART_SetConfig+0x4fc>)
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002cfe:	e014      	b.n	8002d2a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002d00:	4b5e      	ldr	r3, [pc, #376]	; (8002e7c <UART_SetConfig+0x500>)
 8002d02:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d04:	e011      	b.n	8002d2a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d06:	f7fe ff47 	bl	8001b98 <HAL_RCC_GetSysClockFreq>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d0e:	e00c      	b.n	8002d2a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d10:	2380      	movs	r3, #128	; 0x80
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002d16:	e008      	b.n	8002d2a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002d1c:	231a      	movs	r3, #26
 8002d1e:	2218      	movs	r2, #24
 8002d20:	189b      	adds	r3, r3, r2
 8002d22:	19db      	adds	r3, r3, r7
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
        break;
 8002d28:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d100      	bne.n	8002d32 <UART_SetConfig+0x3b6>
 8002d30:	e091      	b.n	8002e56 <UART_SetConfig+0x4da>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d34:	005a      	lsls	r2, r3, #1
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	085b      	lsrs	r3, r3, #1
 8002d3c:	18d2      	adds	r2, r2, r3
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	0019      	movs	r1, r3
 8002d44:	0010      	movs	r0, r2
 8002d46:	f7fd f9e7 	bl	8000118 <__udivsi3>
 8002d4a:	0003      	movs	r3, r0
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d52:	2b0f      	cmp	r3, #15
 8002d54:	d921      	bls.n	8002d9a <UART_SetConfig+0x41e>
 8002d56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d58:	2380      	movs	r3, #128	; 0x80
 8002d5a:	025b      	lsls	r3, r3, #9
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	d21c      	bcs.n	8002d9a <UART_SetConfig+0x41e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	200e      	movs	r0, #14
 8002d66:	2418      	movs	r4, #24
 8002d68:	1903      	adds	r3, r0, r4
 8002d6a:	19db      	adds	r3, r3, r7
 8002d6c:	210f      	movs	r1, #15
 8002d6e:	438a      	bics	r2, r1
 8002d70:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d74:	085b      	lsrs	r3, r3, #1
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	2207      	movs	r2, #7
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	b299      	uxth	r1, r3
 8002d7e:	1903      	adds	r3, r0, r4
 8002d80:	19db      	adds	r3, r3, r7
 8002d82:	1902      	adds	r2, r0, r4
 8002d84:	19d2      	adds	r2, r2, r7
 8002d86:	8812      	ldrh	r2, [r2, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	1902      	adds	r2, r0, r4
 8002d92:	19d2      	adds	r2, r2, r7
 8002d94:	8812      	ldrh	r2, [r2, #0]
 8002d96:	60da      	str	r2, [r3, #12]
 8002d98:	e05d      	b.n	8002e56 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 8002d9a:	231a      	movs	r3, #26
 8002d9c:	2218      	movs	r2, #24
 8002d9e:	189b      	adds	r3, r3, r2
 8002da0:	19db      	adds	r3, r3, r7
 8002da2:	2201      	movs	r2, #1
 8002da4:	701a      	strb	r2, [r3, #0]
 8002da6:	e056      	b.n	8002e56 <UART_SetConfig+0x4da>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002da8:	231b      	movs	r3, #27
 8002daa:	2218      	movs	r2, #24
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	19db      	adds	r3, r3, r7
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d822      	bhi.n	8002dfc <UART_SetConfig+0x480>
 8002db6:	009a      	lsls	r2, r3, #2
 8002db8:	4b31      	ldr	r3, [pc, #196]	; (8002e80 <UART_SetConfig+0x504>)
 8002dba:	18d3      	adds	r3, r2, r3
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dc0:	f7fe ff9a 	bl	8001cf8 <HAL_RCC_GetPCLK1Freq>
 8002dc4:	0003      	movs	r3, r0
 8002dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dc8:	e021      	b.n	8002e0e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dca:	f7fe ffab 	bl	8001d24 <HAL_RCC_GetPCLK2Freq>
 8002dce:	0003      	movs	r3, r0
 8002dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dd2:	e01c      	b.n	8002e0e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002dd4:	4b27      	ldr	r3, [pc, #156]	; (8002e74 <UART_SetConfig+0x4f8>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2210      	movs	r2, #16
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d002      	beq.n	8002de4 <UART_SetConfig+0x468>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002dde:	4b26      	ldr	r3, [pc, #152]	; (8002e78 <UART_SetConfig+0x4fc>)
 8002de0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002de2:	e014      	b.n	8002e0e <UART_SetConfig+0x492>
          pclk = (uint32_t) HSI_VALUE;
 8002de4:	4b25      	ldr	r3, [pc, #148]	; (8002e7c <UART_SetConfig+0x500>)
 8002de6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002de8:	e011      	b.n	8002e0e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002dea:	f7fe fed5 	bl	8001b98 <HAL_RCC_GetSysClockFreq>
 8002dee:	0003      	movs	r3, r0
 8002df0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002df2:	e00c      	b.n	8002e0e <UART_SetConfig+0x492>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	021b      	lsls	r3, r3, #8
 8002df8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002dfa:	e008      	b.n	8002e0e <UART_SetConfig+0x492>
      default:
        pclk = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002e00:	231a      	movs	r3, #26
 8002e02:	2218      	movs	r2, #24
 8002e04:	189b      	adds	r3, r3, r2
 8002e06:	19db      	adds	r3, r3, r7
 8002e08:	2201      	movs	r2, #1
 8002e0a:	701a      	strb	r2, [r3, #0]
        break;
 8002e0c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d020      	beq.n	8002e56 <UART_SetConfig+0x4da>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	085a      	lsrs	r2, r3, #1
 8002e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e1c:	18d2      	adds	r2, r2, r3
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	0019      	movs	r1, r3
 8002e24:	0010      	movs	r0, r2
 8002e26:	f7fd f977 	bl	8000118 <__udivsi3>
 8002e2a:	0003      	movs	r3, r0
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	d909      	bls.n	8002e4a <UART_SetConfig+0x4ce>
 8002e36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e38:	2380      	movs	r3, #128	; 0x80
 8002e3a:	025b      	lsls	r3, r3, #9
 8002e3c:	429a      	cmp	r2, r3
 8002e3e:	d204      	bcs.n	8002e4a <UART_SetConfig+0x4ce>
      {
        huart->Instance->BRR = usartdiv;
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e46:	60da      	str	r2, [r3, #12]
 8002e48:	e005      	b.n	8002e56 <UART_SetConfig+0x4da>
      }
      else
      {
        ret = HAL_ERROR;
 8002e4a:	231a      	movs	r3, #26
 8002e4c:	2218      	movs	r2, #24
 8002e4e:	189b      	adds	r3, r3, r2
 8002e50:	19db      	adds	r3, r3, r7
 8002e52:	2201      	movs	r2, #1
 8002e54:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002e62:	231a      	movs	r3, #26
 8002e64:	2218      	movs	r2, #24
 8002e66:	189b      	adds	r3, r3, r2
 8002e68:	19db      	adds	r3, r3, r7
 8002e6a:	781b      	ldrb	r3, [r3, #0]
}
 8002e6c:	0018      	movs	r0, r3
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	b00e      	add	sp, #56	; 0x38
 8002e72:	bdb0      	pop	{r4, r5, r7, pc}
 8002e74:	40021000 	.word	0x40021000
 8002e78:	003d0900 	.word	0x003d0900
 8002e7c:	00f42400 	.word	0x00f42400
 8002e80:	080035dc 	.word	0x080035dc

08002e84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e90:	2201      	movs	r2, #1
 8002e92:	4013      	ands	r3, r2
 8002e94:	d00b      	beq.n	8002eae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	4a4a      	ldr	r2, [pc, #296]	; (8002fc8 <UART_AdvFeatureConfig+0x144>)
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	0019      	movs	r1, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	d00b      	beq.n	8002ed0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4a43      	ldr	r2, [pc, #268]	; (8002fcc <UART_AdvFeatureConfig+0x148>)
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	0019      	movs	r1, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed4:	2204      	movs	r2, #4
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d00b      	beq.n	8002ef2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	4a3b      	ldr	r2, [pc, #236]	; (8002fd0 <UART_AdvFeatureConfig+0x14c>)
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	430a      	orrs	r2, r1
 8002ef0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef6:	2208      	movs	r2, #8
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d00b      	beq.n	8002f14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	4a34      	ldr	r2, [pc, #208]	; (8002fd4 <UART_AdvFeatureConfig+0x150>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	0019      	movs	r1, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	430a      	orrs	r2, r1
 8002f12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	2210      	movs	r2, #16
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d00b      	beq.n	8002f36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	4a2c      	ldr	r2, [pc, #176]	; (8002fd8 <UART_AdvFeatureConfig+0x154>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	0019      	movs	r1, r3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d00b      	beq.n	8002f58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	4a25      	ldr	r2, [pc, #148]	; (8002fdc <UART_AdvFeatureConfig+0x158>)
 8002f48:	4013      	ands	r3, r2
 8002f4a:	0019      	movs	r1, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5c:	2240      	movs	r2, #64	; 0x40
 8002f5e:	4013      	ands	r3, r2
 8002f60:	d01d      	beq.n	8002f9e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	4a1d      	ldr	r2, [pc, #116]	; (8002fe0 <UART_AdvFeatureConfig+0x15c>)
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	0019      	movs	r1, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f7e:	2380      	movs	r3, #128	; 0x80
 8002f80:	035b      	lsls	r3, r3, #13
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d10b      	bne.n	8002f9e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4a15      	ldr	r2, [pc, #84]	; (8002fe4 <UART_AdvFeatureConfig+0x160>)
 8002f8e:	4013      	ands	r3, r2
 8002f90:	0019      	movs	r1, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa2:	2280      	movs	r2, #128	; 0x80
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d00b      	beq.n	8002fc0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4a0e      	ldr	r2, [pc, #56]	; (8002fe8 <UART_AdvFeatureConfig+0x164>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	605a      	str	r2, [r3, #4]
  }
}
 8002fc0:	46c0      	nop			; (mov r8, r8)
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	b002      	add	sp, #8
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	fffdffff 	.word	0xfffdffff
 8002fcc:	fffeffff 	.word	0xfffeffff
 8002fd0:	fffbffff 	.word	0xfffbffff
 8002fd4:	ffff7fff 	.word	0xffff7fff
 8002fd8:	ffffefff 	.word	0xffffefff
 8002fdc:	ffffdfff 	.word	0xffffdfff
 8002fe0:	ffefffff 	.word	0xffefffff
 8002fe4:	ff9fffff 	.word	0xff9fffff
 8002fe8:	fff7ffff 	.word	0xfff7ffff

08002fec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b086      	sub	sp, #24
 8002ff0:	af02      	add	r7, sp, #8
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2280      	movs	r2, #128	; 0x80
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ffc:	f7fd fdf2 	bl	8000be4 <HAL_GetTick>
 8003000:	0003      	movs	r3, r0
 8003002:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2208      	movs	r2, #8
 800300c:	4013      	ands	r3, r2
 800300e:	2b08      	cmp	r3, #8
 8003010:	d10c      	bne.n	800302c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2280      	movs	r2, #128	; 0x80
 8003016:	0391      	lsls	r1, r2, #14
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	4a17      	ldr	r2, [pc, #92]	; (8003078 <UART_CheckIdleState+0x8c>)
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	2200      	movs	r2, #0
 8003020:	f000 f82c 	bl	800307c <UART_WaitOnFlagUntilTimeout>
 8003024:	1e03      	subs	r3, r0, #0
 8003026:	d001      	beq.n	800302c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e021      	b.n	8003070 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	2204      	movs	r2, #4
 8003034:	4013      	ands	r3, r2
 8003036:	2b04      	cmp	r3, #4
 8003038:	d10c      	bne.n	8003054 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2280      	movs	r2, #128	; 0x80
 800303e:	03d1      	lsls	r1, r2, #15
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	4a0d      	ldr	r2, [pc, #52]	; (8003078 <UART_CheckIdleState+0x8c>)
 8003044:	9200      	str	r2, [sp, #0]
 8003046:	2200      	movs	r2, #0
 8003048:	f000 f818 	bl	800307c <UART_WaitOnFlagUntilTimeout>
 800304c:	1e03      	subs	r3, r0, #0
 800304e:	d001      	beq.n	8003054 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e00d      	b.n	8003070 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2220      	movs	r2, #32
 8003058:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2220      	movs	r2, #32
 800305e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2274      	movs	r2, #116	; 0x74
 800306a:	2100      	movs	r1, #0
 800306c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b004      	add	sp, #16
 8003076:	bd80      	pop	{r7, pc}
 8003078:	01ffffff 	.word	0x01ffffff

0800307c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b094      	sub	sp, #80	; 0x50
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	603b      	str	r3, [r7, #0]
 8003088:	1dfb      	adds	r3, r7, #7
 800308a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800308c:	e0a3      	b.n	80031d6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800308e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003090:	3301      	adds	r3, #1
 8003092:	d100      	bne.n	8003096 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003094:	e09f      	b.n	80031d6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003096:	f7fd fda5 	bl	8000be4 <HAL_GetTick>
 800309a:	0002      	movs	r2, r0
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80030a2:	429a      	cmp	r2, r3
 80030a4:	d302      	bcc.n	80030ac <UART_WaitOnFlagUntilTimeout+0x30>
 80030a6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d13d      	bne.n	8003128 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ac:	f3ef 8310 	mrs	r3, PRIMASK
 80030b0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80030b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030b4:	647b      	str	r3, [r7, #68]	; 0x44
 80030b6:	2301      	movs	r3, #1
 80030b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030bc:	f383 8810 	msr	PRIMASK, r3
}
 80030c0:	46c0      	nop			; (mov r8, r8)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	494c      	ldr	r1, [pc, #304]	; (8003200 <UART_WaitOnFlagUntilTimeout+0x184>)
 80030ce:	400a      	ands	r2, r1
 80030d0:	601a      	str	r2, [r3, #0]
 80030d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030d4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d8:	f383 8810 	msr	PRIMASK, r3
}
 80030dc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030de:	f3ef 8310 	mrs	r3, PRIMASK
 80030e2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80030e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e6:	643b      	str	r3, [r7, #64]	; 0x40
 80030e8:	2301      	movs	r3, #1
 80030ea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ee:	f383 8810 	msr	PRIMASK, r3
}
 80030f2:	46c0      	nop			; (mov r8, r8)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689a      	ldr	r2, [r3, #8]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	2101      	movs	r1, #1
 8003100:	438a      	bics	r2, r1
 8003102:	609a      	str	r2, [r3, #8]
 8003104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003106:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003108:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800310a:	f383 8810 	msr	PRIMASK, r3
}
 800310e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2220      	movs	r2, #32
 8003114:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2220      	movs	r2, #32
 800311a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2274      	movs	r2, #116	; 0x74
 8003120:	2100      	movs	r1, #0
 8003122:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e067      	b.n	80031f8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2204      	movs	r2, #4
 8003130:	4013      	ands	r3, r2
 8003132:	d050      	beq.n	80031d6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	2380      	movs	r3, #128	; 0x80
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	401a      	ands	r2, r3
 8003140:	2380      	movs	r3, #128	; 0x80
 8003142:	011b      	lsls	r3, r3, #4
 8003144:	429a      	cmp	r2, r3
 8003146:	d146      	bne.n	80031d6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2280      	movs	r2, #128	; 0x80
 800314e:	0112      	lsls	r2, r2, #4
 8003150:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003152:	f3ef 8310 	mrs	r3, PRIMASK
 8003156:	613b      	str	r3, [r7, #16]
  return(result);
 8003158:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800315a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800315c:	2301      	movs	r3, #1
 800315e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f383 8810 	msr	PRIMASK, r3
}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4923      	ldr	r1, [pc, #140]	; (8003200 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003174:	400a      	ands	r2, r1
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800317a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	f383 8810 	msr	PRIMASK, r3
}
 8003182:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003184:	f3ef 8310 	mrs	r3, PRIMASK
 8003188:	61fb      	str	r3, [r7, #28]
  return(result);
 800318a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800318c:	64bb      	str	r3, [r7, #72]	; 0x48
 800318e:	2301      	movs	r3, #1
 8003190:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003192:	6a3b      	ldr	r3, [r7, #32]
 8003194:	f383 8810 	msr	PRIMASK, r3
}
 8003198:	46c0      	nop			; (mov r8, r8)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689a      	ldr	r2, [r3, #8]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2101      	movs	r1, #1
 80031a6:	438a      	bics	r2, r1
 80031a8:	609a      	str	r2, [r3, #8]
 80031aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031b0:	f383 8810 	msr	PRIMASK, r3
}
 80031b4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2220      	movs	r2, #32
 80031ba:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2280      	movs	r2, #128	; 0x80
 80031c6:	2120      	movs	r1, #32
 80031c8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2274      	movs	r2, #116	; 0x74
 80031ce:	2100      	movs	r1, #0
 80031d0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e010      	b.n	80031f8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	69db      	ldr	r3, [r3, #28]
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	4013      	ands	r3, r2
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	425a      	negs	r2, r3
 80031e6:	4153      	adcs	r3, r2
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	001a      	movs	r2, r3
 80031ec:	1dfb      	adds	r3, r7, #7
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d100      	bne.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x17a>
 80031f4:	e74b      	b.n	800308e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	0018      	movs	r0, r3
 80031fa:	46bd      	mov	sp, r7
 80031fc:	b014      	add	sp, #80	; 0x50
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	fffffe5f 	.word	0xfffffe5f

08003204 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b08e      	sub	sp, #56	; 0x38
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320c:	f3ef 8310 	mrs	r3, PRIMASK
 8003210:	617b      	str	r3, [r7, #20]
  return(result);
 8003212:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003214:	637b      	str	r3, [r7, #52]	; 0x34
 8003216:	2301      	movs	r3, #1
 8003218:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	f383 8810 	msr	PRIMASK, r3
}
 8003220:	46c0      	nop			; (mov r8, r8)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4925      	ldr	r1, [pc, #148]	; (80032c4 <UART_EndRxTransfer+0xc0>)
 800322e:	400a      	ands	r2, r1
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003234:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003236:	69fb      	ldr	r3, [r7, #28]
 8003238:	f383 8810 	msr	PRIMASK, r3
}
 800323c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800323e:	f3ef 8310 	mrs	r3, PRIMASK
 8003242:	623b      	str	r3, [r7, #32]
  return(result);
 8003244:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003246:	633b      	str	r3, [r7, #48]	; 0x30
 8003248:	2301      	movs	r3, #1
 800324a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	f383 8810 	msr	PRIMASK, r3
}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2101      	movs	r1, #1
 8003260:	438a      	bics	r2, r1
 8003262:	609a      	str	r2, [r3, #8]
 8003264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003266:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800326a:	f383 8810 	msr	PRIMASK, r3
}
 800326e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003274:	2b01      	cmp	r3, #1
 8003276:	d118      	bne.n	80032aa <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003278:	f3ef 8310 	mrs	r3, PRIMASK
 800327c:	60bb      	str	r3, [r7, #8]
  return(result);
 800327e:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003280:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003282:	2301      	movs	r3, #1
 8003284:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f383 8810 	msr	PRIMASK, r3
}
 800328c:	46c0      	nop			; (mov r8, r8)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681a      	ldr	r2, [r3, #0]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2110      	movs	r1, #16
 800329a:	438a      	bics	r2, r1
 800329c:	601a      	str	r2, [r3, #0]
 800329e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	f383 8810 	msr	PRIMASK, r3
}
 80032a8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2220      	movs	r2, #32
 80032ae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	665a      	str	r2, [r3, #100]	; 0x64
}
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	b00e      	add	sp, #56	; 0x38
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	fffffedf 	.word	0xfffffedf

080032c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	225a      	movs	r2, #90	; 0x5a
 80032da:	2100      	movs	r1, #0
 80032dc:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	2252      	movs	r2, #82	; 0x52
 80032e2:	2100      	movs	r1, #0
 80032e4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f7ff fb33 	bl	8002954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80032ee:	46c0      	nop			; (mov r8, r8)
 80032f0:	46bd      	mov	sp, r7
 80032f2:	b004      	add	sp, #16
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	b086      	sub	sp, #24
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003302:	60bb      	str	r3, [r7, #8]
  return(result);
 8003304:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	2301      	movs	r3, #1
 800330a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f383 8810 	msr	PRIMASK, r3
}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2140      	movs	r1, #64	; 0x40
 8003320:	438a      	bics	r2, r1
 8003322:	601a      	str	r2, [r3, #0]
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f383 8810 	msr	PRIMASK, r3
}
 800332e:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	0018      	movs	r0, r3
 8003340:	f7ff fb00 	bl	8002944 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003344:	46c0      	nop			; (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b006      	add	sp, #24
 800334a:	bd80      	pop	{r7, pc}

0800334c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003354:	46c0      	nop			; (mov r8, r8)
 8003356:	46bd      	mov	sp, r7
 8003358:	b002      	add	sp, #8
 800335a:	bd80      	pop	{r7, pc}

0800335c <__errno>:
 800335c:	4b01      	ldr	r3, [pc, #4]	; (8003364 <__errno+0x8>)
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			; (mov r8, r8)
 8003364:	2000000c 	.word	0x2000000c

08003368 <__libc_init_array>:
 8003368:	b570      	push	{r4, r5, r6, lr}
 800336a:	2600      	movs	r6, #0
 800336c:	4d0c      	ldr	r5, [pc, #48]	; (80033a0 <__libc_init_array+0x38>)
 800336e:	4c0d      	ldr	r4, [pc, #52]	; (80033a4 <__libc_init_array+0x3c>)
 8003370:	1b64      	subs	r4, r4, r5
 8003372:	10a4      	asrs	r4, r4, #2
 8003374:	42a6      	cmp	r6, r4
 8003376:	d109      	bne.n	800338c <__libc_init_array+0x24>
 8003378:	2600      	movs	r6, #0
 800337a:	f000 f8fb 	bl	8003574 <_init>
 800337e:	4d0a      	ldr	r5, [pc, #40]	; (80033a8 <__libc_init_array+0x40>)
 8003380:	4c0a      	ldr	r4, [pc, #40]	; (80033ac <__libc_init_array+0x44>)
 8003382:	1b64      	subs	r4, r4, r5
 8003384:	10a4      	asrs	r4, r4, #2
 8003386:	42a6      	cmp	r6, r4
 8003388:	d105      	bne.n	8003396 <__libc_init_array+0x2e>
 800338a:	bd70      	pop	{r4, r5, r6, pc}
 800338c:	00b3      	lsls	r3, r6, #2
 800338e:	58eb      	ldr	r3, [r5, r3]
 8003390:	4798      	blx	r3
 8003392:	3601      	adds	r6, #1
 8003394:	e7ee      	b.n	8003374 <__libc_init_array+0xc>
 8003396:	00b3      	lsls	r3, r6, #2
 8003398:	58eb      	ldr	r3, [r5, r3]
 800339a:	4798      	blx	r3
 800339c:	3601      	adds	r6, #1
 800339e:	e7f2      	b.n	8003386 <__libc_init_array+0x1e>
 80033a0:	08003608 	.word	0x08003608
 80033a4:	08003608 	.word	0x08003608
 80033a8:	08003608 	.word	0x08003608
 80033ac:	0800360c 	.word	0x0800360c

080033b0 <malloc>:
 80033b0:	b510      	push	{r4, lr}
 80033b2:	4b03      	ldr	r3, [pc, #12]	; (80033c0 <malloc+0x10>)
 80033b4:	0001      	movs	r1, r0
 80033b6:	6818      	ldr	r0, [r3, #0]
 80033b8:	f000 f82e 	bl	8003418 <_malloc_r>
 80033bc:	bd10      	pop	{r4, pc}
 80033be:	46c0      	nop			; (mov r8, r8)
 80033c0:	2000000c 	.word	0x2000000c

080033c4 <memset>:
 80033c4:	0003      	movs	r3, r0
 80033c6:	1882      	adds	r2, r0, r2
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d100      	bne.n	80033ce <memset+0xa>
 80033cc:	4770      	bx	lr
 80033ce:	7019      	strb	r1, [r3, #0]
 80033d0:	3301      	adds	r3, #1
 80033d2:	e7f9      	b.n	80033c8 <memset+0x4>

080033d4 <sbrk_aligned>:
 80033d4:	b570      	push	{r4, r5, r6, lr}
 80033d6:	4e0f      	ldr	r6, [pc, #60]	; (8003414 <sbrk_aligned+0x40>)
 80033d8:	000d      	movs	r5, r1
 80033da:	6831      	ldr	r1, [r6, #0]
 80033dc:	0004      	movs	r4, r0
 80033de:	2900      	cmp	r1, #0
 80033e0:	d102      	bne.n	80033e8 <sbrk_aligned+0x14>
 80033e2:	f000 f88f 	bl	8003504 <_sbrk_r>
 80033e6:	6030      	str	r0, [r6, #0]
 80033e8:	0029      	movs	r1, r5
 80033ea:	0020      	movs	r0, r4
 80033ec:	f000 f88a 	bl	8003504 <_sbrk_r>
 80033f0:	1c43      	adds	r3, r0, #1
 80033f2:	d00a      	beq.n	800340a <sbrk_aligned+0x36>
 80033f4:	2303      	movs	r3, #3
 80033f6:	1cc5      	adds	r5, r0, #3
 80033f8:	439d      	bics	r5, r3
 80033fa:	42a8      	cmp	r0, r5
 80033fc:	d007      	beq.n	800340e <sbrk_aligned+0x3a>
 80033fe:	1a29      	subs	r1, r5, r0
 8003400:	0020      	movs	r0, r4
 8003402:	f000 f87f 	bl	8003504 <_sbrk_r>
 8003406:	1c43      	adds	r3, r0, #1
 8003408:	d101      	bne.n	800340e <sbrk_aligned+0x3a>
 800340a:	2501      	movs	r5, #1
 800340c:	426d      	negs	r5, r5
 800340e:	0028      	movs	r0, r5
 8003410:	bd70      	pop	{r4, r5, r6, pc}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	200001a0 	.word	0x200001a0

08003418 <_malloc_r>:
 8003418:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800341a:	2203      	movs	r2, #3
 800341c:	1ccb      	adds	r3, r1, #3
 800341e:	4393      	bics	r3, r2
 8003420:	3308      	adds	r3, #8
 8003422:	0006      	movs	r6, r0
 8003424:	001f      	movs	r7, r3
 8003426:	2b0c      	cmp	r3, #12
 8003428:	d232      	bcs.n	8003490 <_malloc_r+0x78>
 800342a:	270c      	movs	r7, #12
 800342c:	42b9      	cmp	r1, r7
 800342e:	d831      	bhi.n	8003494 <_malloc_r+0x7c>
 8003430:	0030      	movs	r0, r6
 8003432:	f000 f88d 	bl	8003550 <__malloc_lock>
 8003436:	4d32      	ldr	r5, [pc, #200]	; (8003500 <_malloc_r+0xe8>)
 8003438:	682b      	ldr	r3, [r5, #0]
 800343a:	001c      	movs	r4, r3
 800343c:	2c00      	cmp	r4, #0
 800343e:	d12e      	bne.n	800349e <_malloc_r+0x86>
 8003440:	0039      	movs	r1, r7
 8003442:	0030      	movs	r0, r6
 8003444:	f7ff ffc6 	bl	80033d4 <sbrk_aligned>
 8003448:	0004      	movs	r4, r0
 800344a:	1c43      	adds	r3, r0, #1
 800344c:	d11e      	bne.n	800348c <_malloc_r+0x74>
 800344e:	682c      	ldr	r4, [r5, #0]
 8003450:	0025      	movs	r5, r4
 8003452:	2d00      	cmp	r5, #0
 8003454:	d14a      	bne.n	80034ec <_malloc_r+0xd4>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	0029      	movs	r1, r5
 800345a:	18e3      	adds	r3, r4, r3
 800345c:	0030      	movs	r0, r6
 800345e:	9301      	str	r3, [sp, #4]
 8003460:	f000 f850 	bl	8003504 <_sbrk_r>
 8003464:	9b01      	ldr	r3, [sp, #4]
 8003466:	4283      	cmp	r3, r0
 8003468:	d143      	bne.n	80034f2 <_malloc_r+0xda>
 800346a:	6823      	ldr	r3, [r4, #0]
 800346c:	3703      	adds	r7, #3
 800346e:	1aff      	subs	r7, r7, r3
 8003470:	2303      	movs	r3, #3
 8003472:	439f      	bics	r7, r3
 8003474:	3708      	adds	r7, #8
 8003476:	2f0c      	cmp	r7, #12
 8003478:	d200      	bcs.n	800347c <_malloc_r+0x64>
 800347a:	270c      	movs	r7, #12
 800347c:	0039      	movs	r1, r7
 800347e:	0030      	movs	r0, r6
 8003480:	f7ff ffa8 	bl	80033d4 <sbrk_aligned>
 8003484:	1c43      	adds	r3, r0, #1
 8003486:	d034      	beq.n	80034f2 <_malloc_r+0xda>
 8003488:	6823      	ldr	r3, [r4, #0]
 800348a:	19df      	adds	r7, r3, r7
 800348c:	6027      	str	r7, [r4, #0]
 800348e:	e013      	b.n	80034b8 <_malloc_r+0xa0>
 8003490:	2b00      	cmp	r3, #0
 8003492:	dacb      	bge.n	800342c <_malloc_r+0x14>
 8003494:	230c      	movs	r3, #12
 8003496:	2500      	movs	r5, #0
 8003498:	6033      	str	r3, [r6, #0]
 800349a:	0028      	movs	r0, r5
 800349c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800349e:	6822      	ldr	r2, [r4, #0]
 80034a0:	1bd1      	subs	r1, r2, r7
 80034a2:	d420      	bmi.n	80034e6 <_malloc_r+0xce>
 80034a4:	290b      	cmp	r1, #11
 80034a6:	d917      	bls.n	80034d8 <_malloc_r+0xc0>
 80034a8:	19e2      	adds	r2, r4, r7
 80034aa:	6027      	str	r7, [r4, #0]
 80034ac:	42a3      	cmp	r3, r4
 80034ae:	d111      	bne.n	80034d4 <_malloc_r+0xbc>
 80034b0:	602a      	str	r2, [r5, #0]
 80034b2:	6863      	ldr	r3, [r4, #4]
 80034b4:	6011      	str	r1, [r2, #0]
 80034b6:	6053      	str	r3, [r2, #4]
 80034b8:	0030      	movs	r0, r6
 80034ba:	0025      	movs	r5, r4
 80034bc:	f000 f850 	bl	8003560 <__malloc_unlock>
 80034c0:	2207      	movs	r2, #7
 80034c2:	350b      	adds	r5, #11
 80034c4:	1d23      	adds	r3, r4, #4
 80034c6:	4395      	bics	r5, r2
 80034c8:	1aea      	subs	r2, r5, r3
 80034ca:	429d      	cmp	r5, r3
 80034cc:	d0e5      	beq.n	800349a <_malloc_r+0x82>
 80034ce:	1b5b      	subs	r3, r3, r5
 80034d0:	50a3      	str	r3, [r4, r2]
 80034d2:	e7e2      	b.n	800349a <_malloc_r+0x82>
 80034d4:	605a      	str	r2, [r3, #4]
 80034d6:	e7ec      	b.n	80034b2 <_malloc_r+0x9a>
 80034d8:	6862      	ldr	r2, [r4, #4]
 80034da:	42a3      	cmp	r3, r4
 80034dc:	d101      	bne.n	80034e2 <_malloc_r+0xca>
 80034de:	602a      	str	r2, [r5, #0]
 80034e0:	e7ea      	b.n	80034b8 <_malloc_r+0xa0>
 80034e2:	605a      	str	r2, [r3, #4]
 80034e4:	e7e8      	b.n	80034b8 <_malloc_r+0xa0>
 80034e6:	0023      	movs	r3, r4
 80034e8:	6864      	ldr	r4, [r4, #4]
 80034ea:	e7a7      	b.n	800343c <_malloc_r+0x24>
 80034ec:	002c      	movs	r4, r5
 80034ee:	686d      	ldr	r5, [r5, #4]
 80034f0:	e7af      	b.n	8003452 <_malloc_r+0x3a>
 80034f2:	230c      	movs	r3, #12
 80034f4:	0030      	movs	r0, r6
 80034f6:	6033      	str	r3, [r6, #0]
 80034f8:	f000 f832 	bl	8003560 <__malloc_unlock>
 80034fc:	e7cd      	b.n	800349a <_malloc_r+0x82>
 80034fe:	46c0      	nop			; (mov r8, r8)
 8003500:	2000019c 	.word	0x2000019c

08003504 <_sbrk_r>:
 8003504:	2300      	movs	r3, #0
 8003506:	b570      	push	{r4, r5, r6, lr}
 8003508:	4d06      	ldr	r5, [pc, #24]	; (8003524 <_sbrk_r+0x20>)
 800350a:	0004      	movs	r4, r0
 800350c:	0008      	movs	r0, r1
 800350e:	602b      	str	r3, [r5, #0]
 8003510:	f7fd fa9c 	bl	8000a4c <_sbrk>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d103      	bne.n	8003520 <_sbrk_r+0x1c>
 8003518:	682b      	ldr	r3, [r5, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d000      	beq.n	8003520 <_sbrk_r+0x1c>
 800351e:	6023      	str	r3, [r4, #0]
 8003520:	bd70      	pop	{r4, r5, r6, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	200001a4 	.word	0x200001a4

08003528 <strncpy>:
 8003528:	0003      	movs	r3, r0
 800352a:	b530      	push	{r4, r5, lr}
 800352c:	001d      	movs	r5, r3
 800352e:	2a00      	cmp	r2, #0
 8003530:	d006      	beq.n	8003540 <strncpy+0x18>
 8003532:	780c      	ldrb	r4, [r1, #0]
 8003534:	3a01      	subs	r2, #1
 8003536:	3301      	adds	r3, #1
 8003538:	702c      	strb	r4, [r5, #0]
 800353a:	3101      	adds	r1, #1
 800353c:	2c00      	cmp	r4, #0
 800353e:	d1f5      	bne.n	800352c <strncpy+0x4>
 8003540:	2100      	movs	r1, #0
 8003542:	189a      	adds	r2, r3, r2
 8003544:	4293      	cmp	r3, r2
 8003546:	d100      	bne.n	800354a <strncpy+0x22>
 8003548:	bd30      	pop	{r4, r5, pc}
 800354a:	7019      	strb	r1, [r3, #0]
 800354c:	3301      	adds	r3, #1
 800354e:	e7f9      	b.n	8003544 <strncpy+0x1c>

08003550 <__malloc_lock>:
 8003550:	b510      	push	{r4, lr}
 8003552:	4802      	ldr	r0, [pc, #8]	; (800355c <__malloc_lock+0xc>)
 8003554:	f000 f80c 	bl	8003570 <__retarget_lock_acquire_recursive>
 8003558:	bd10      	pop	{r4, pc}
 800355a:	46c0      	nop			; (mov r8, r8)
 800355c:	200001a8 	.word	0x200001a8

08003560 <__malloc_unlock>:
 8003560:	b510      	push	{r4, lr}
 8003562:	4802      	ldr	r0, [pc, #8]	; (800356c <__malloc_unlock+0xc>)
 8003564:	f000 f805 	bl	8003572 <__retarget_lock_release_recursive>
 8003568:	bd10      	pop	{r4, pc}
 800356a:	46c0      	nop			; (mov r8, r8)
 800356c:	200001a8 	.word	0x200001a8

08003570 <__retarget_lock_acquire_recursive>:
 8003570:	4770      	bx	lr

08003572 <__retarget_lock_release_recursive>:
 8003572:	4770      	bx	lr

08003574 <_init>:
 8003574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800357a:	bc08      	pop	{r3}
 800357c:	469e      	mov	lr, r3
 800357e:	4770      	bx	lr

08003580 <_fini>:
 8003580:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003586:	bc08      	pop	{r3}
 8003588:	469e      	mov	lr, r3
 800358a:	4770      	bx	lr
