# Experiment 3 - Verilog Lab ğŸ–¥ï¸
## MUX and DEMUX in Verilog
### Date: 04-04-2025 ğŸ“…

## AIM ğŸ¯
To develop Verilog modules for a 4:1 MUX and 1:4 DEMUX

## Programs ğŸ’»

### 4:1 MUX STRUCTURAL FLOW
### [Structural](https://github.com/iamkarthik2004/S4-VERILOG-LAB-KTU-2025/blob/main/Expt3_Verilog/4%3A1_Mux_Structural.v)
- **Output**: [View Output]()


### 1:4 DEMUX STRUCTURAL FLOW
### [Structural](https://github.com/iamkarthik2004/S4-VERILOG-LAB-KTU-2025/blob/main/Expt3_Verilog/1%3A4_Demux_Structural.v)
- **Output**: [View Output]()

