;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 6, @302
	ADD -16, 6
	ADD -16, 6
	ADD -16, 6
	ADD -16, 6
	ADD -516, 6
	JMP 1, @9
	JMP 1, @9
	ADD -16, 6
	MOV 6, @302
	ADD -16, 6
	ADD -16, 6
	DAT #0, <-2
	SUB @-127, @100
	MOV 6, @302
	SLT 269, 0
	MOV 6, @302
	MOV 6, @302
	MOV -7, <-20
	ADD 130, 9
	SUB 261, 5
	SLT 269, 0
	SUB @0, @2
	SLT 0, @42
	JMZ 6, #302
	MOV -7, <-20
	MOV -7, <-20
	ADD 130, 9
	JMZ 130, 9
	ADD 130, 9
	SUB 9, 1
	SUB @851, <690
	SUB 269, 0
	SLT 0, @42
	JMP 0, #200
	DAT #10, #1
	ADD 270, 60
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SLT 269, 0
	SUB @127, 106
	CMP -207, <-120
	CMP -207, <-120
	SUB 1, 1
