

================================================================
== Vitis HLS Report for 'load_misc_weights_Pipeline_VITIS_LOOP_387_2'
================================================================
* Date:           Mon Dec 20 18:44:42 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  76.000 ns|  76.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_387_2  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln387_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln387"   --->   Operation 7 'read' 'sext_ln387_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln387_cast = sext i62 %sext_ln387_read"   --->   Operation 8 'sext' 'sext_ln387_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_17, i32 0, i32 0, void @empty_20, i32 0, i32 100000, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j_2 = load i5 %j" [GAT_compute.cpp:387]   --->   Operation 12 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.63ns)   --->   "%icmp_ln387 = icmp_eq  i5 %j_2, i5 16" [GAT_compute.cpp:387]   --->   Operation 13 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln387 = add i5 %j_2, i5 1" [GAT_compute.cpp:387]   --->   Operation 14 'add' 'add_ln387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln387 = br i1 %icmp_ln387, void %.split, void %.exitStub" [GAT_compute.cpp:387]   --->   Operation 15 'br' 'br_ln387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln387 = store i5 %add_ln387, i5 %j" [GAT_compute.cpp:387]   --->   Operation 16 'store' 'store_ln387' <Predicate = (!icmp_ln387)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln387_cast" [GAT_compute.cpp:387]   --->   Operation 17 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.92ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [GAT_compute.cpp:388]   --->   Operation 20 'read' 'mem_addr_read' <Predicate = (!icmp_ln387)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln388 = trunc i32 %mem_addr_read" [GAT_compute.cpp:388]   --->   Operation 21 'trunc' 'trunc_ln388' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln387)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %j_2" [GAT_compute.cpp:387]   --->   Operation 22 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pred_linear_weight_V_addr = getelementptr i28 %pred_linear_weight_V, i64 0, i64 %j_cast" [GAT_compute.cpp:388]   --->   Operation 23 'getelementptr' 'pred_linear_weight_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln387 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [GAT_compute.cpp:387]   --->   Operation 24 'specloopname' 'specloopname_ln387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.69ns)   --->   "%store_ln388 = store i28 %trunc_ln388, i4 %pred_linear_weight_V_addr" [GAT_compute.cpp:388]   --->   Operation 25 'store' 'store_ln388' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 16> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('j') [4]  (0 ns)
	'load' operation ('j', GAT_compute.cpp:387) on local variable 'j' [11]  (0 ns)
	'add' operation ('add_ln387', GAT_compute.cpp:387) [16]  (0.707 ns)
	'store' operation ('store_ln387', GAT_compute.cpp:387) of variable 'add_ln387', GAT_compute.cpp:387 on local variable 'j' [25]  (0.387 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', GAT_compute.cpp:387) [12]  (0 ns)
	bus read operation ('mem_addr_read', GAT_compute.cpp:388) on port 'mem' (GAT_compute.cpp:388) [22]  (2.92 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('pred_linear_weight_V_addr', GAT_compute.cpp:388) [20]  (0 ns)
	'store' operation ('store_ln388', GAT_compute.cpp:388) of variable 'trunc_ln388', GAT_compute.cpp:388 on array 'pred_linear_weight_V' [24]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
