--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml proyfinal.twx
proyfinal.ncd proyfinal.pcf

Design file:              proyfinal.ncd
Physical constraint file: proyfinal.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    3.336(R)|   -0.104(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
--------------------------------+------------+------------------+--------+
                                | clk (edge) |                  | Clock  |
Destination                     |   to PAD   |Internal Clock(s) | Phase  |
--------------------------------+------------+------------------+--------+
TX_pin                          |    6.523(R)|Clk_pin_BUFGP     |   0.000|
USER1_BLUE_pin                  |   11.770(R)|Clk_pin_BUFGP     |   0.000|
USER1_GREEN_pin                 |   12.471(R)|Clk_pin_BUFGP     |   0.000|
USER1_RED_pin                   |   12.319(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<0>                  |   15.651(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<1>                  |   11.480(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<2>                  |   15.516(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<3>                  |   15.149(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<4>                  |   16.217(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<5>                  |    9.655(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<6>                  |    8.935(R)|Clk_pin_BUFGP     |   0.000|
lb_data_pin<7>                  |    9.642(R)|Clk_pin_BUFGP     |   0.000|
lb_e_ro_pin                     |   10.199(R)|Clk_pin_BUFGP     |   0.000|
lb_rs_cso_pin                   |   15.215(R)|Clk_pin_BUFGP     |   0.000|
lb_rw_cc_pin                    |   12.553(R)|Clk_pin_BUFGP     |   0.000|
top_altavoz_0_sonido_pin        |    8.834(R)|Clk_pin_BUFGP     |   0.000|
top_motor_0_control_motor_pin<0>|   10.521(R)|Clk_pin_BUFGP     |   0.000|
top_motor_0_control_motor_pin<1>|   11.469(R)|Clk_pin_BUFGP     |   0.000|
top_motor_0_control_motor_pin<2>|   10.459(R)|Clk_pin_BUFGP     |   0.000|
top_motor_0_control_motor_pin<3>|   10.338(R)|Clk_pin_BUFGP     |   0.000|
--------------------------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   11.198|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Jan 29 21:49:44 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



