{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726615077337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726615077342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 18 02:17:57 2024 " "Processing started: Wed Sep 18 02:17:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726615077342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726615077342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_2 -c lab2_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726615077343 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726615077779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726615077779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab2_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_2 " "Found entity 1: lab2_2" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726615085397 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab2_1 " "Found entity 2: lab2_1" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726615085397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726615085397 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_2.sv(8) " "Verilog HDL Instantiation warning at lab2_2.sv(8): instance has no name" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1726615085398 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab2_2.sv(11) " "Verilog HDL Instantiation warning at lab2_2.sv(11): instance has no name" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1726615085398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2_2 " "Elaborating entity \"lab2_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726615085426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:comb_3 " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:comb_3\"" {  } { { "lab2_2.sv" "comb_3" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726615085431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_1 lab2_1:comb_4 " "Elaborating entity \"lab2_1\" for hierarchy \"lab2_1:comb_4\"" {  } { { "lab2_2.sv" "comb_4" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726615085435 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726615085706 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "minres\[1\] GND " "Pin \"minres\[1\]\" is stuck at GND" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726615085714 "|lab2_2|minres[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "minres\[2\] GND " "Pin \"minres\[2\]\" is stuck at GND" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726615085714 "|lab2_2|minres[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "maxres\[1\] GND " "Pin \"maxres\[1\]\" is stuck at GND" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726615085714 "|lab2_2|maxres[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "maxres\[2\] GND " "Pin \"maxres\[2\]\" is stuck at GND" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726615085714 "|lab2_2|maxres[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726615085714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726615085764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726615086084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726615086084 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_a\[1\] " "No output dependent on input pin \"top_a\[1\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_a\[2\] " "No output dependent on input pin \"top_a\[2\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_b\[1\] " "No output dependent on input pin \"top_b\[1\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_b\[2\] " "No output dependent on input pin \"top_b\[2\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_c\[1\] " "No output dependent on input pin \"top_c\[1\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_c[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_c\[2\] " "No output dependent on input pin \"top_c\[2\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_c[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_d\[1\] " "No output dependent on input pin \"top_d\[1\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "top_d\[2\] " "No output dependent on input pin \"top_d\[2\]\"" {  } { { "lab2_2.sv" "" { Text "D:/repos/verilog/lab2/lab2_2/lab2_2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726615086104 "|lab2_2|top_d[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726615086104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726615086104 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726615086104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726615086104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726615086104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726615086123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 18 02:18:06 2024 " "Processing ended: Wed Sep 18 02:18:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726615086123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726615086123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726615086123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726615086123 ""}
