Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 19:33:37 2020
| Host         : DESKTOP-OL0AFT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.766        0.000                      0                  235        0.268        0.000                      0                  235        4.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.766        0.000                      0                  235        0.268        0.000                      0                  235        4.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 3.278ns (35.914%)  route 5.849ns (64.086%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.310 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.549 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[2]
                         net (fo=1, routed)           0.621    13.170    function_alu/function_shifter/function_multiply/M_function_multiply_result[13]
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.302    13.472 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[13]_i_3/O
                         net (fo=1, routed)           0.162    13.634    function_alu/function_shifter/function_multiply/M_function_shifter_result[13]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.758 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[13]_i_1/O
                         net (fo=2, routed)           0.580    14.338    M_function_alu_result[13]
    SLICE_X60Y98         FDRE                                         r  M_store_valueOut_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.913    clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  M_store_valueOut_q_reg[13]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)       -0.031    15.105    M_store_valueOut_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 3.258ns (35.739%)  route 5.858ns (64.261%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.310 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.532 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[0]
                         net (fo=1, routed)           0.561    13.093    function_alu/function_shifter/function_multiply/M_function_multiply_result[11]
    SLICE_X59Y96         LUT6 (Prop_lut6_I1_O)        0.299    13.392 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[11]_i_3/O
                         net (fo=1, routed)           0.420    13.812    function_alu/function_shifter/function_multiply/M_function_shifter_result[11]
    SLICE_X60Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.936 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[11]_i_1/O
                         net (fo=2, routed)           0.391    14.327    M_function_alu_result[11]
    SLICE_X60Y97         FDRE                                         r  M_store_valueOut_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.913    clk_IBUF_BUFG
    SLICE_X60Y97         FDRE                                         r  M_store_valueOut_q_reg[11]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y97         FDRE (Setup_fdre_C_D)       -0.031    15.105    M_store_valueOut_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.853ns  (logic 3.356ns (37.910%)  route 5.497ns (62.090%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.310 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.623 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[3]
                         net (fo=1, routed)           0.458    13.081    function_alu/function_shifter/function_multiply/M_function_multiply_result[14]
    SLICE_X60Y96         LUT6 (Prop_lut6_I2_O)        0.306    13.387 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_6/O
                         net (fo=1, routed)           0.162    13.549    function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_6_n_0
    SLICE_X60Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.673 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[14]_i_1/O
                         net (fo=2, routed)           0.391    14.064    M_function_alu_result[14]
    SLICE_X60Y96         FDRE                                         r  M_store_valueOut_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X60Y96         FDRE                                         r  M_store_valueOut_q_reg[14]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X60Y96         FDRE (Setup_fdre_C_D)       -0.031    15.104    M_store_valueOut_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.064    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 3.372ns (38.034%)  route 5.494ns (61.966%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.310 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.424 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.424    function_alu/function_shifter/function_multiply/result0__49_carry__1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.646 r  function_alu/function_shifter/function_multiply/result0__49_carry__2/O[0]
                         net (fo=1, routed)           0.455    13.101    function_alu/function_shifter/function_multiply/M_function_multiply_result[15]
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.299    13.400 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_6/O
                         net (fo=1, routed)           0.162    13.562    function_alu/function_shifter/function_multiply/M_function_shifter_result[15]
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.686 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[15]_i_2/O
                         net (fo=2, routed)           0.391    14.077    M_function_alu_result[15]
    SLICE_X64Y97         FDRE                                         r  M_store_valueOut_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510    14.914    clk_IBUF_BUFG
    SLICE_X64Y97         FDRE                                         r  M_store_valueOut_q_reg[15]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X64Y97         FDRE (Setup_fdre_C_D)       -0.031    15.120    M_store_valueOut_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.077    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.710ns  (logic 3.069ns (35.237%)  route 5.641ns (64.763%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.340 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[2]
                         net (fo=1, routed)           0.599    12.939    function_alu/function_shifter/function_multiply/M_function_multiply_result[9]
    SLICE_X58Y96         LUT6 (Prop_lut6_I1_O)        0.302    13.241 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[9]_i_3/O
                         net (fo=1, routed)           0.159    13.400    function_alu/function_shifter/function_multiply/M_function_shifter_result[9]
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.524 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[9]_i_1/O
                         net (fo=2, routed)           0.397    13.921    M_function_alu_result[9]
    SLICE_X58Y96         FDRE                                         r  M_store_valueOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X58Y96         FDRE                                         r  M_store_valueOut_q_reg[9]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y96         FDRE (Setup_fdre_C_D)       -0.067    15.068    M_store_valueOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.736ns  (logic 3.374ns (38.620%)  route 5.362ns (61.380%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.310 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.310    function_alu/function_shifter/function_multiply/result0__49_carry__0_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.644 r  function_alu/function_shifter/function_multiply/result0__49_carry__1/O[1]
                         net (fo=1, routed)           0.444    13.088    function_alu/function_shifter/function_multiply/M_function_multiply_result[12]
    SLICE_X63Y97         LUT6 (Prop_lut6_I1_O)        0.303    13.391 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[12]_i_3/O
                         net (fo=1, routed)           0.433    13.824    function_alu/function_shifter/function_multiply/M_function_shifter_result[12]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.948 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[12]_i_1/O
                         net (fo=2, routed)           0.000    13.948    M_function_alu_result[12]
    SLICE_X63Y97         FDRE                                         r  M_store_valueOut_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.510    14.914    clk_IBUF_BUFG
    SLICE_X63Y97         FDRE                                         r  M_store_valueOut_q_reg[12]/C
                         clock pessimism              0.272    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.029    15.180    M_store_valueOut_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.326ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.627ns  (logic 3.133ns (36.315%)  route 5.494ns (63.685%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.604     8.859    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.983 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_8/O
                         net (fo=1, routed)           0.000     8.983    function_alu/function_shifter/function_multiply/result0__26_carry_i_8_n_0
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.530 r  function_alu/function_shifter/function_multiply/result0__26_carry/O[2]
                         net (fo=3, routed)           0.682    10.212    function_alu/function_shifter/function_multiply/result0__26_carry_n_5
    SLICE_X60Y93         LUT4 (Prop_lut4_I2_O)        0.302    10.514 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12/O
                         net (fo=2, routed)           0.504    11.018    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_12_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124    11.142 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3/O
                         net (fo=2, routed)           0.494    11.636    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_3_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    11.760 r  function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.760    function_alu/function_shifter/function_multiply/result0__49_carry__0_i_7_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.400 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[3]
                         net (fo=1, routed)           0.605    13.005    function_alu/function_shifter/function_multiply/M_function_multiply_result[10]
    SLICE_X60Y96         LUT6 (Prop_lut6_I1_O)        0.306    13.311 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[10]_i_3/O
                         net (fo=1, routed)           0.404    13.714    function_alu/function_shifter/function_multiply/M_function_shifter_result[10]
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.838 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[10]_i_1/O
                         net (fo=2, routed)           0.000    13.838    M_function_alu_result[10]
    SLICE_X61Y98         FDRE                                         r  M_store_valueOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.913    clk_IBUF_BUFG
    SLICE_X61Y98         FDRE                                         r  M_store_valueOut_q_reg[10]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.029    15.165    M_store_valueOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -13.838    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 2.732ns (31.880%)  route 5.838ns (68.120%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.769     9.023    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.147 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_18/O
                         net (fo=2, routed)           0.484     9.631    function_alu/function_shifter/function_multiply/result0__49_carry_i_18_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     9.755 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_10/O
                         net (fo=2, routed)           0.719    10.474    function_alu/function_shifter/function_multiply/result0__49_carry_i_10_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.153    10.627 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.634    11.261    function_alu/function_shifter/function_multiply/result0__49_carry_i_1_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.327    11.588 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    11.588    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    11.989    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.323 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[1]
                         net (fo=1, routed)           0.567    12.890    function_alu/function_shifter/function_multiply/M_function_multiply_result[8]
    SLICE_X59Y95         LUT6 (Prop_lut6_I1_O)        0.303    13.193 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[8]_i_3/O
                         net (fo=1, routed)           0.464    13.657    function_alu/function_shifter/function_multiply/M_function_shifter_result[8]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.124    13.781 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[8]_i_1/O
                         net (fo=2, routed)           0.000    13.781    M_function_alu_result[8]
    SLICE_X60Y98         FDRE                                         r  M_store_valueOut_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.509    14.913    clk_IBUF_BUFG
    SLICE_X60Y98         FDRE                                         r  M_store_valueOut_q_reg[8]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)        0.079    15.215    M_store_valueOut_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 2.616ns (30.890%)  route 5.853ns (69.110%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.769     9.023    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.147 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_18/O
                         net (fo=2, routed)           0.484     9.631    function_alu/function_shifter/function_multiply/result0__49_carry_i_18_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     9.755 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_10/O
                         net (fo=2, routed)           0.719    10.474    function_alu/function_shifter/function_multiply/result0__49_carry_i_10_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.153    10.627 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.634    11.261    function_alu/function_shifter/function_multiply/result0__49_carry_i_1_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.327    11.588 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    11.588    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.989 r  function_alu/function_shifter/function_multiply/result0__49_carry/CO[3]
                         net (fo=1, routed)           0.000    11.989    function_alu/function_shifter/function_multiply/result0__49_carry_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.211 r  function_alu/function_shifter/function_multiply/result0__49_carry__0/O[0]
                         net (fo=1, routed)           0.564    12.775    function_alu/function_shifter/function_multiply/M_function_multiply_result[7]
    SLICE_X59Y94         LUT6 (Prop_lut6_I1_O)        0.299    13.074 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4/O
                         net (fo=1, routed)           0.481    13.556    function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_4_n_0
    SLICE_X59Y95         LUT6 (Prop_lut6_I5_O)        0.124    13.680 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[7]_i_1/O
                         net (fo=2, routed)           0.000    13.680    M_function_alu_result[7]
    SLICE_X59Y95         FDRE                                         r  M_store_valueOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  M_store_valueOut_q_reg[7]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)        0.031    15.166    M_store_valueOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 M_mode_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_store_valueOut_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 2.248ns (26.961%)  route 6.090ns (73.039%))
  Logic Levels:           9  (CARRY4=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.627     5.211    clk_IBUF_BUFG
    SLICE_X63Y98         FDRE                                         r  M_mode_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.419     5.630 r  M_mode_q_reg[1]/Q
                         net (fo=90, routed)          0.972     6.602    function_alu/function_shifter/function_multiply/M_mode_q[1]
    SLICE_X63Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.901 r  function_alu/function_shifter/function_multiply/out1_carry_i_12/O
                         net (fo=70, routed)          1.229     8.130    function_alu/function_shifter/function_multiply/M_store_valueB_q_reg[1]
    SLICE_X63Y91         LUT4 (Prop_lut4_I0_O)        0.124     8.254 r  function_alu/function_shifter/function_multiply/result0__26_carry_i_4/O
                         net (fo=3, routed)           0.769     9.023    function_alu/function_shifter/function_multiply/result0__26_carry_i_4_n_0
    SLICE_X62Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.147 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_18/O
                         net (fo=2, routed)           0.484     9.631    function_alu/function_shifter/function_multiply/result0__49_carry_i_18_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     9.755 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_10/O
                         net (fo=2, routed)           0.719    10.474    function_alu/function_shifter/function_multiply/result0__49_carry_i_10_n_0
    SLICE_X62Y92         LUT4 (Prop_lut4_I3_O)        0.153    10.627 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_1/O
                         net (fo=2, routed)           0.634    11.261    function_alu/function_shifter/function_multiply/result0__49_carry_i_1_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.327    11.588 r  function_alu/function_shifter/function_multiply/result0__49_carry_i_5/O
                         net (fo=1, routed)           0.000    11.588    function_alu/function_shifter/function_multiply/result0__49_carry_i_5_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.836 r  function_alu/function_shifter/function_multiply/result0__49_carry/O[3]
                         net (fo=1, routed)           0.466    12.302    function_alu/function_shifter/function_multiply/M_function_multiply_result[6]
    SLICE_X58Y93         LUT6 (Prop_lut6_I1_O)        0.306    12.608 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[6]_i_4/O
                         net (fo=1, routed)           0.280    12.888    function_alu/function_shifter/function_multiply/M_store_valueOut_q[6]_i_4_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.012 r  function_alu/function_shifter/function_multiply/M_store_valueOut_q[6]_i_1/O
                         net (fo=2, routed)           0.537    13.549    M_function_alu_result[6]
    SLICE_X59Y95         FDRE                                         r  M_store_valueOut_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X59Y95         FDRE                                         r  M_store_valueOut_q_reg[6]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y95         FDRE (Setup_fdre_C_D)       -0.067    15.068    M_store_valueOut_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  1.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.535    io_display_counter/CLK
    SLICE_X58Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  io_display_counter/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.121     1.797    io_display_counter/M_ctr_q_reg_n_0_[10]
    SLICE_X58Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  io_display_counter/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    io_display_counter/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X58Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     2.050    io_display_counter/CLK
    SLICE_X58Y90         FDRE                                         r  io_display_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.105     1.640    io_display_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.535    io_display_counter/CLK
    SLICE_X58Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  io_display_counter/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.121     1.797    io_display_counter/M_ctr_q_reg_n_0_[14]
    SLICE_X58Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  io_display_counter/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    io_display_counter/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X58Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     2.050    io_display_counter/CLK
    SLICE_X58Y91         FDRE                                         r  io_display_counter/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.105     1.640    io_display_counter/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.590     1.534    io_display_counter/CLK
    SLICE_X58Y88         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  io_display_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.121     1.796    io_display_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X58Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  io_display_counter/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    io_display_counter/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X58Y88         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     2.049    io_display_counter/CLK
    SLICE_X58Y88         FDRE                                         r  io_display_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.105     1.639    io_display_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 io_display_counter/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_display_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.590     1.534    io_display_counter/CLK
    SLICE_X58Y89         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  io_display_counter/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.121     1.796    io_display_counter/M_ctr_q_reg_n_0_[6]
    SLICE_X58Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  io_display_counter/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    io_display_counter/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X58Y89         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.860     2.049    io_display_counter/CLK
    SLICE_X58Y89         FDRE                                         r  io_display_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.105     1.639    io_display_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X60Y86         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.866    reset_cond/M_stage_d[2]
    SLICE_X60Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.856     2.046    reset_cond/CLK
    SLICE_X60Y86         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y86         FDSE (Hold_fdse_C_D)         0.063     1.595    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.569%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  M_test_case_delay_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  M_test_case_delay_q_reg[23]/Q
                         net (fo=1, routed)           0.137     1.837    M_test_case_delay_q_reg_n_0_[23]
    SLICE_X64Y90         LUT2 (Prop_lut2_I0_O)        0.045     1.882 r  M_test_case_delay_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.882    M_test_case_delay_q[20]_i_2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  M_test_case_delay_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    M_test_case_delay_q_reg[20]_i_1_n_4
    SLICE_X64Y90         FDRE                                         r  M_test_case_delay_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.862     2.052    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  M_test_case_delay_q_reg[23]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.670    M_test_case_delay_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  M_test_case_delay_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  M_test_case_delay_q_reg[11]/Q
                         net (fo=1, routed)           0.137     1.835    M_test_case_delay_q_reg_n_0_[11]
    SLICE_X64Y87         LUT2 (Prop_lut2_I0_O)        0.045     1.880 r  M_test_case_delay_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.880    M_test_case_delay_q[8]_i_2_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.944 r  M_test_case_delay_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    M_test_case_delay_q_reg[8]_i_1_n_4
    SLICE_X64Y87         FDRE                                         r  M_test_case_delay_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.859     2.049    clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  M_test_case_delay_q_reg[11]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.134     1.668    M_test_case_delay_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  M_test_case_delay_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  M_test_case_delay_q_reg[15]/Q
                         net (fo=1, routed)           0.137     1.836    M_test_case_delay_q_reg_n_0_[15]
    SLICE_X64Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  M_test_case_delay_q[12]_i_2/O
                         net (fo=1, routed)           0.000     1.881    M_test_case_delay_q[12]_i_2_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  M_test_case_delay_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    M_test_case_delay_q_reg[12]_i_1_n_4
    SLICE_X64Y88         FDRE                                         r  M_test_case_delay_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  M_test_case_delay_q_reg[15]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y88         FDRE (Hold_fdre_C_D)         0.134     1.669    M_test_case_delay_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  M_test_case_delay_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  M_test_case_delay_q_reg[19]/Q
                         net (fo=1, routed)           0.137     1.836    M_test_case_delay_q_reg_n_0_[19]
    SLICE_X64Y89         LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  M_test_case_delay_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.881    M_test_case_delay_q[16]_i_2_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.945 r  M_test_case_delay_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    M_test_case_delay_q_reg[16]_i_1_n_4
    SLICE_X64Y89         FDRE                                         r  M_test_case_delay_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.861     2.051    clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  M_test_case_delay_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.134     1.669    M_test_case_delay_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 M_test_case_delay_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_test_case_delay_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  M_test_case_delay_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  M_test_case_delay_q_reg[3]/Q
                         net (fo=1, routed)           0.137     1.834    M_test_case_delay_q_reg_n_0_[3]
    SLICE_X64Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.879 r  M_test_case_delay_q[0]_i_3/O
                         net (fo=1, routed)           0.000     1.879    M_test_case_delay_q[0]_i_3_n_0
    SLICE_X64Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  M_test_case_delay_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    M_test_case_delay_q_reg[0]_i_1_n_4
    SLICE_X64Y85         FDRE                                         r  M_test_case_delay_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  M_test_case_delay_q_reg[3]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.134     1.667    M_test_case_delay_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y90   M_current_test_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   M_current_test_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y93   M_current_test_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   M_io_button_pressed_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   M_io_button_pressed_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   M_io_button_pressed_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y94   M_io_button_ready_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   M_io_button_ready_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   M_io_button_ready_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_current_test_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_current_test_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y96   M_store_valueOut_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   M_store_valueOut_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y94   M_store_valueOut_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   M_store_valueOut_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y95   M_store_valueOut_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y90   M_current_test_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y90   M_current_test_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   M_io_button_pressed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_current_test_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   M_current_test_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   M_io_button_pressed_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   M_io_button_pressed_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y94   M_io_button_ready_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   M_io_button_ready_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   M_store_alufn_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   M_store_alufn_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y95   M_store_alufn_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y94   M_store_alufn_q_reg[3]/C



