from celllib import StdCell, Wire, Via, Device

flexlibextra = [
    StdCell(
        name='inv_x1', width=6000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (6200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 3000, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Wire('PDIF', 4000, (11400, 14600), 1200, False),
                Wire('NDIF', 4000, (3400, 4600), 1200, False),
            ],
            'vdd': [
                Wire('PDIF', 2000, (11400, 18800), 1000, False),
                Via('PDIF', 'METAL1', 2000, 18800, 200),
                Via('NTIE', 'METAL1', 4000, 18200, 200),
                Wire('NTIE', 4000, (16800, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 2000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 2000, 4000, 200),
                Wire('NDIF', 2000, (3400, 4600), 1000, False),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Via('PTIE', 'METAL1', 2000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x1m2', width=8000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 4000, (10200, 15800), 600, True),
                Via('POLY', 'METAL1', 4400, 10000, 200),
                Wire('POLY', 5000, (7600, 10400), 400, False),
                Device('nmos', 5000, 6000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 5000, 13000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'i2': [
                Wire('METAL1', 4000, (4200, 7800), 600, True),
                Via('POLY', 'METAL1', 3600, 8000, 200),
                Wire('POLY', 3000, (7600, 10400), 400, False),
                Device('nmos', 3000, 6000, 400, 2000, 'vertical', source_net='nq2', drain_net='vss'),
                Device('pmos', 3000, 13000, 400, 4000, 'vertical', source_net='nq2', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 6000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 6000, 6000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Wire('PDIF', 6000, (11400, 14600), 1200, False),
                Wire('NDIF', 6000, (5400, 6600), 1200, False),
            ],
            'nq2': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 2000, 6000, 200),
                Via('PDIF', 'METAL1', 2000, 12000, 200),
                Via('PDIF', 'METAL1', 2000, 14000, 200),
                Wire('PDIF', 2000, (11400, 14600), 1200, False),
                Wire('NDIF', 2000, (5400, 6600), 1200, False),
            ],
            'vdd': [
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('PDIF', 4000, (11400, 18600), 1000, False),
                Via('PDIF', 'METAL1', 4000, 18600, 200),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
            ],
            'vss': [
                Via('PTIE', 'METAL1', 2000, 1400, 200),
                Via('NDIF', 'METAL1', 4000, 1400, 200),
                Wire('NDIF', 4000, (1400, 4600), 1000, False),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x4', width=8000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 3100, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (3000, 5000), 8000, 800, False),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 5000, (5600, 12800), 400, False),
                Device('nmos', 5000, 3100, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('NDIF', 4000, (1600, 4600), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 6000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 2000, 18400, 200),
                Wire('PDIF', 2000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2200, 3800), 600, False),
                Via('NDIF', 'METAL1', 6000, 1800, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6000, (1600, 4600), 1200, False),
                Wire('NDIF', 2000, (1600, 4600), 1200, False),
                Via('NDIF', 'METAL1', 2000, 1800, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='inv_x4m2', width=12000, height=20000,
        nets={
            'i': [
                Wire('METAL1', 2000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 2400, 9000, 200),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (3000, 5000), 9000, 800, False),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 5000, (5600, 12800), 400, False),
                Device('nmos', 5000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'i2': [
                Wire('METAL1', 10000, (4200, 15800), 600, True),
                Via('POLY', 'METAL1', 9600, 9000, 200),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 5000, 400, 3800, 'vertical', source_net='nq2', drain_net='vss'),
                Wire('POLY', (7000, 9000), 9000, 800, False),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='nq2', drain_net='vdd'),
                Wire('POLY', 7000, (5600, 12800), 400, False),
                Device('nmos', 7000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq2'),
                Device('pmos', 7000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq2'),
            ],
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Via('NDIF', 'METAL1', 4000, 6000, 200),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Via('PDIF', 'METAL1', 4000, 12000, 200),
                Wire('PDIF', 4000, (11400, 18600), 1200, False),
                Wire('NDIF', 4000, (3500, 6500), 1200, False),
            ],
            'nq2': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Via('NDIF', 'METAL1', 8000, 6000, 200),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Via('PDIF', 'METAL1', 8000, 12000, 200),
                Wire('PDIF', 8000, (11400, 18600), 1200, False),
                Wire('NDIF', 8000, (3500, 6500), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 6000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Via('PDIF', 'METAL1', 6000, 14000, 200),
                Via('PDIF', 'METAL1', 6000, 12000, 200),
                Wire('PDIF', 6000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 2000, 18400, 200),
                Wire('PDIF', 2000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 10000, 18400, 200),
                Wire('PDIF', 10000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2200, 5800), 600, False),
                Via('NDIF', 'METAL1', 6000, 1400, 200),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('NDIF', 'METAL1', 6000, 6000, 200),
                Wire('NDIF', 2000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 2000, 1400, 200),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Wire('NDIF', 6000, (1400, 6500), 1000, False),
                Via('PTIE', 'METAL1', 8000, 1400, 200),
                Wire('NDIF', 10000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 10000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nsnrlatch_x1', width=12000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 8000, (3400, 6600), 1200, False),
            ],
            'nq': [
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (7600, 13000), 400, False),
                Device('nmos', 5000, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 4000, 'vertical', source_net='q', drain_net='vdd'),
                Wire("METAL1", (5400, 8000), 9000, 600, False),
                Wire('METAL1', 8000, (4000, 15800), 600, True),
                Wire('METAL1', (8200, 10000), 4000, 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 10200, 4000, 200),
                Wire('NDIF', 10200, (3400, 6600), 1200, False),
            ],
            'nrst': [
                Wire('METAL1', 10000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 9800, 11000, 200),
                Wire('POLY', 9200, (7400, 12400), 400, False),
                Device('pmos', 9200, 15000, 400, 4000, 'vertical', source_net='nq', drain_net='vdd'),
                Device('nmos', 9200, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='nq'),
            ],
            'nset': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2200, 9000, 200),
                Wire('POLY', 2800, (7400, 12400), 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='q'),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='q', drain_net='_net0'),
            ],
            'q': [
                Wire('METAL1', 4000, (4000, 15800), 600, True),
                Wire('METAL1', (2000, 3800), 4000, 600, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 1800, 4000, 200),
                Wire('NDIF', 1800, (3400, 6600), 1200, False),
                Wire('METAL1', (4000, 6600), 11000, 600, False),
                Via('POLY', 'METAL1', 6600, 11000, 200),
                Wire('POLY', 7000, (7600, 13000), 400, False),
                Device('nmos', 7000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 800, False),
                Wire('METAL1', 6000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('NTIE', (2000, 10000), 18600, 1200, False),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
                Wire('METAL1', 10000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 10400, (13400, 16600), 800, False),
                Via('NTIE', 'METAL1', 10000, 18600, 200),
            ],
            'vss': [
                Wire('METAL1', 6000, (2600, 4000), 800, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Via('PTIE', 'METAL1', 2000, 1400, 200),
                Wire('PTIE', (2000, 10000), 1400, 1200, False),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Wire('NDIF', 6000, (3400, 6600), 1200, False),
                Via('PTIE', 'METAL1', 10000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='nsnrlatch_x4', width=22000, height=20000,
        nets={
            '_net0': [
                Wire('NDIF', 4000, (3400, 6600), 1200, False),
            ],
            '_net1': [
                Wire('NDIF', 8000, (3400, 6600), 1200, False),
            ],
            'nq_i': [
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (7600, 13000), 400, False),
                Device('nmos', 5000, 5000, 400, 4000, 'vertical', source_net='_net0', drain_net='vss'),
                Device('pmos', 5000, 15000, 400, 4000, 'vertical', source_net='q_i', drain_net='vdd'),
                Wire("METAL1", (5400, 8000), 9000, 600, False),
                Wire('METAL1', 8000, (6000, 15800), 600, False),
                Wire('METAL1', (8200, 12000), 6000, 600, False),
                Via('PDIF', 'METAL1', 8000, 14000, 200),
                Via('PDIF', 'METAL1', 8000, 16000, 200),
                Wire('PDIF', 8000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 9800, 6000, 200),
                Wire('NDIF', 10000, (3400, 6600), 800, False),
                Wire('METAL1', 12000, (6200, 9000), 600, False),
                Via('POLY', 'METAL1', 12400, 9000, 200),
                Wire('POLY', 13000, (5600, 10400), 400, False),
                Device('nmos', 13000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Wire('POLY', (13000, 15000), 9000, 800, False),
                Device('pmos', 13000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
                Wire('POLY', 15000, (5600, 12800), 400, False),
                Device('nmos', 15000, 5000, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Device('pmos', 15000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
            ],
            'nq': [
                Wire('METAL1', 18000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('NDIF', 18000, (3500, 6500), 1200, False),
            ],
            'nrst': [
                Wire('METAL1', 10000, (8200, 13800), 600, True),
                Via('POLY', 'METAL1', 9600, 11000, 200),
                Wire('POLY', 9000, (7400, 12400), 400, False),
                Device('pmos', 9000, 15000, 400, 4000, 'vertical', source_net='nq_i', drain_net='vdd'),
                Device('nmos', 9000, 5000, 400, 4000, 'vertical', source_net='_net1', drain_net='nq_i'),
            ],
            'nset': [
                Wire('METAL1', 2000, (6200, 13800), 600, True),
                Via('POLY', 'METAL1', 2200, 9000, 200),
                Wire('POLY', 2800, (7400, 12400), 400, False),
                Device('pmos', 2800, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='q_i'),
                Device('nmos', 2800, 5000, 400, 4000, 'vertical', source_net='q_i', drain_net='_net0'),
            ],
            'q_i': [
                Wire('METAL1', 4000, (4000, 15800), 600, False),
                Wire('METAL1', (2000, 20000), 4000, 600, False),
                Via('PDIF', 'METAL1', 4000, 14000, 200),
                Via('PDIF', 'METAL1', 4000, 16000, 200),
                Wire('PDIF', 4000, (13400, 16600), 1200, False),
                Via('NDIF', 'METAL1', 1800, 4000, 200),
                Wire('NDIF', 1800, (3400, 6600), 1200, False),
                Wire('METAL1', (4000, 6600), 11000, 600, False),
                Via('POLY', 'METAL1', 6600, 11000, 200),
                Wire('POLY', 7000, (7600, 13000), 400, False),
                Device('nmos', 7000, 5000, 400, 4000, 'vertical', source_net='vss', drain_net='_net1'),
                Device('pmos', 7000, 15000, 400, 4000, 'vertical', source_net='vdd', drain_net='nq_i'),
                Wire('METAL1', 20000, (4000, 9000), 600, False),
                Via('POLY', 'METAL1', 19600, 9000, 200),
                Wire('POLY', 19000, (5600, 10400), 400, False),
                Device('nmos', 19000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Wire('POLY', (17000, 19000), 9000, 800, False),
                Device('pmos', 19000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
                Wire('POLY', 17000, (5600, 12800), 400, False),
                Device('nmos', 17000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Device('pmos', 17000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
            ],
            'q': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 14000, 6000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
                Wire('NDIF', 14000, (3500, 6500), 1200, False),
            ],
            'vdd': [
                Wire('METAL1', 2000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 2000, 16000, 200),
                Wire('PDIF', 1600, (13400, 16600), 800, False),
                Wire('METAL1', 6000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 6000, 16000, 200),
                Wire('PDIF', 6000, (13400, 16600), 1200, False),
                Via('NTIE', 'METAL1', 2000, 18600, 200),
                Wire('NTIE', (2000, 10000), 18600, 1200, False),
                Via('NTIE', 'METAL1', 6000, 18600, 200),
                Wire('METAL1', 10000, (16000, 17400), 800, False),
                Via('PDIF', 'METAL1', 10000, 16000, 200),
                Wire('PDIF', 11000, (13400, 16600), 3200, False),
                Via('NTIE', 'METAL1', 10000, 18600, 200),
                Wire('METAL1', 16000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12000, 18400, 200),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Via('PTIE', 'METAL1', 3000, 1400, 200),
                Via('NDIF', 'METAL1', 6000, 1400, 200),
                Wire('NDIF', 6000, (1400, 6600), 1000, False),
                Via('PTIE', 'METAL1', 9000, 1400, 200),
                Via('NDIF', 'METAL1', 16000, 1400, 200),
                Wire('NDIF', 16000, (1400, 6500), 1000, False),
                Wire('NDIF', 12000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 12000, 1400, 200),
                Wire('NDIF', 20000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 20000, 1400, 200),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='srlatch_x1', width=12000, height=20000,
        nets={
            'nq': [
                Wire('METAL1', 4000, (4200, 15800), 600, True),
                Wire('METAL1', 3000, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 2200, 16000, 200),
                Via('PDIF', 'METAL1', 2200, 14000, 200),
                Via('NDIF', 'METAL1', 4000, 4000, 200),
                Wire('PDIF', 2000, (11400, 18600), 800, False),
                Wire('METAL1', (4000, 6400), 7000, 600, False),
                Via('POLY', 'METAL1', 6400, 7000, 200),
                Wire('POLY', 7000, (5600, 10600), 400, False),
                Device('pmos', 7000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net3'),
                Device('nmos', 7000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='q'),
            ],
            'q': [
                Wire('METAL1', 8000, (4200, 15800), 600, True),
                Wire('METAL1', 9000, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 9800, 16000, 200),
                Via('PDIF', 'METAL1', 9800, 14000, 200),
                Via('NDIF', 'METAL1', 8000, 4000, 200),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Wire('METAL1', (5600, 8000), 9000, 600, False),
                Via('POLY', 'METAL1', 5400, 9000, 200),
                Wire('POLY', 5000, (5600, 10600), 400, False),
                Device('pmos', 5000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='vdd'),
                Device('nmos', 5000, 4000, 400, 2000, 'vertical', source_net='nq', drain_net='vss'),
            ],
            'rst': [
                Wire('METAL1', 10000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 9600, 8000, 200),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='_net2', drain_net='q'),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 4000, 400, 2000, 'vertical', source_net='q', drain_net='vss'),
            ],
            'set': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2400, 8000, 200),
                Device('pmos', 3000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='_net0'),
                Wire('POLY', 3000, (5600, 10400), 400, False),
                Device('nmos', 3000, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq'),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 6000, 18400, 200),
                Wire('PDIF', 6200, (11400, 18600), 800, False),
            ],
            'vss': [
                Wire('METAL1', 6000, (2400, 4000), 600, False),
                Via('NDIF', 'METAL1', 6000, 4000, 200),
                Wire('NDIF', 6200, (3400, 4600), 800, False),
                Via('PTIE', 'METAL1', 4000, 1400, 200),
                Via('PTIE', 'METAL1', 6000, 1400, 200),
                Via('PTIE', 'METAL1', 8000, 1400, 200),
                Via('NDIF', 'METAL1', 2000, 1600, 200),
                Wire('NDIF', 2000, (2200, 4600), 800, False),
                Via('NDIF', 'METAL1', 10000, 1600, 200),
                Wire('NDIF', 10000, (2200, 4600), 800, False),
            ],
        },
        finalize=True,
    ),
    StdCell(
        name='srlatch_x4', width=22000, height=20000,
        nets={
            "_net0": [
                Wire('PDIF', 3600, (11400, 18600), 600, False),
            ],
            "_net1": [
                Wire('PDIF', 7800, (11400, 18600), 800, False),
            ],
            'nq_i': [
                Wire('METAL1', 3600, (4200, 15800), 600, False),
                Wire('METAL1', 2600, (14000, 16000), 2400, False),
                Via('PDIF', 'METAL1', 1800, 16000, 200),
                Via('PDIF', 'METAL1', 1800, 14000, 200),
                Wire('PDIF', 1600, (11400, 18600), 800, False),
                Via('NDIF', 'METAL1', 3600, 4000, 200),
                Wire('METAL1', (3600, 20000), 4000, 600, False),
                Wire('METAL1', (3600, 6000), 7000, 600, False),
                Via('POLY', 'METAL1', 6000, 7000, 200),
                Wire('POLY', 6600, (5600, 10600), 400, False),
                Device('pmos', 6600, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='_net1'),
                Device('nmos', 6600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='q_i'),
                Wire('METAL1', 20000, (4200, 8800), 600, False),
                Via('POLY', 'METAL1', 19600, 9000, 200),
                Wire('POLY', 19000, (5600, 10400), 400, False),
                Device('nmos', 19000, 5000, 400, 3800, 'vertical', source_net='q', drain_net='vss'),
                Wire('POLY', (17000, 19000), 9000, 800, False),
                Device('pmos', 19000, 15000, 400, 8000, 'vertical', source_net='q', drain_net='vdd'),
                Wire('POLY', 17000, (5600, 12800), 400, False),
                Device('nmos', 17000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='q'),
                Device('pmos', 17000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='q'),
            ],
            'nq': [
                Wire('METAL1', 14000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 14000, 6000, 200),
                Via('PDIF', 'METAL1', 14000, 14000, 200),
                Via('PDIF', 'METAL1', 14000, 16000, 200),
                Via('PDIF', 'METAL1', 14000, 12000, 200),
                Wire('PDIF', 14000, (11400, 18600), 1200, False),
                Wire('NDIF', 14000, (3500, 6500), 1200, False),
            ],
            'q_i': [
                Wire('METAL1', 7800, (6000, 15800), 600, False),
                Wire('METAL1', 10000, (14000, 16000), 4000, False),
                Via('PDIF', 'METAL1', 9800, 16000, 200),
                Via('PDIF', 'METAL1', 9800, 14000, 200),
                Via('NDIF', 'METAL1', 7800, 6000, 200),
                Wire('NDIF', 7800, (3400, 6000), 800, False),
                Wire('PDIF', 10000, (11400, 18600), 800, False),
                Wire('METAL1', (5000, 7800), 9000, 600, False),
                Via('POLY', 'METAL1', 5000, 9000, 200),
                Wire('POLY', 4600, (5600, 10600), 400, False),
                Device('pmos', 4600, 15000, 400, 8000, 'vertical', source_net='_net0', drain_net='vdd'),
                Device('nmos', 4600, 4000, 400, 2000, 'vertical', source_net='nq_i', drain_net='vss'),
                Wire('METAL1', 12000, (9000, 15800), 600, False),
                Via('POLY', 'METAL1', 12400, 9000, 200),
                Wire('POLY', 13000, (5600, 10400), 400, False),
                Device('nmos', 13000, 5000, 400, 3800, 'vertical', source_net='vss', drain_net='nq'),
                Wire('POLY', (13000, 15000), 9000, 800, False),
                Device('pmos', 13000, 15000, 400, 8000, 'vertical', source_net='vdd', drain_net='nq'),
                Wire('POLY', 15000, (5600, 12800), 400, False),
                Device('nmos', 15000, 5000, 400, 3800, 'vertical', source_net='nq', drain_net='vss'),
                Device('pmos', 15000, 15000, 400, 8000, 'vertical', source_net='nq', drain_net='vdd'),
            ],
            'q': [
                Wire('METAL1', 18000, (6200, 15800), 600, True),
                Via('NDIF', 'METAL1', 18000, 6000, 200),
                Via('PDIF', 'METAL1', 18000, 14000, 200),
                Via('PDIF', 'METAL1', 18000, 16000, 200),
                Via('PDIF', 'METAL1', 18000, 12000, 200),
                Wire('PDIF', 18000, (11400, 18600), 1200, False),
                Wire('NDIF', 18000, (3500, 6500), 1200, False),
            ],
            'rst': [
                Wire('METAL1', 10000, (6200, 11800), 600, True),
                Via('POLY', 'METAL1', 9600, 8000, 200),
                Device('pmos', 9000, 15000, 400, 8000, 'vertical', source_net='_net1', drain_net='q_i'),
                Wire('POLY', 9000, (5600, 10400), 400, False),
                Device('nmos', 9000, 4000, 400, 2000, 'vertical', source_net='q_i', drain_net='vss'),
            ],
            'set': [
                Wire('METAL1', 2000, (4200, 11800), 600, True),
                Via('POLY', 'METAL1', 2000, 8000, 200),
                Device('pmos', 2600, 15000, 400, 8000, 'vertical', source_net='nq_i', drain_net='_net0'),
                Wire('POLY', 2600, (5600, 10400), 400, False),
                Device('nmos', 2600, 4000, 400, 2000, 'vertical', source_net='vss', drain_net='nq_i'),
            ],
            'vdd': [
                Via('PDIF', 'METAL1', 5600, 18400, 200),
                Wire('PDIF', 5600, (11400, 18600), 800, False),
                Wire('METAL1', 5600, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 5600, 16000, 200),
                Via('PDIF', 'METAL1', 5600, 14000, 200),
                Via('PDIF', 'METAL1', 5600, 12000, 200),
                Wire('PDIF', 5600, (11400, 18600), 1200, False),
                Wire('METAL1', 16000, (12200, 17800), 600, False),
                Via('PDIF', 'METAL1', 16000, 18400, 200),
                Via('PDIF', 'METAL1', 16000, 16000, 200),
                Via('PDIF', 'METAL1', 16000, 14000, 200),
                Via('PDIF', 'METAL1', 16000, 12000, 200),
                Wire('PDIF', 16000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 12000, 18400, 200),
                Wire('PDIF', 12000, (11400, 18600), 1200, False),
                Via('PDIF', 'METAL1', 20000, 18400, 200),
                Wire('PDIF', 20000, (11400, 18600), 1200, False),
            ],
            'vss': [
                Via('NDIF', 'METAL1', 2000, 1400, 200),
                Wire('NDIF', 2000, (1400, 4600), 800, False),
                Wire('NDIF', 5600, (3400, 4600), 800, False),
                Via('NDIF', 'METAL1', 5600, 1400, 200),
                Wire('NDIF', 5600, (1400, 4600), 800, False),
                Via('PTIE', 'METAL1', 7800, 1400, 200),
                Via('NDIF', 'METAL1', 10000, 1400, 200),
                Wire('NDIF', 11000, (1200, 4600), 3000, False),
                Via('NDIF', 'METAL1', 16000, 1400, 200),
                Wire('NDIF', 12000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 12000, 1400, 200),
                Via('PTIE', 'METAL1', 14000, 1400, 200),
                Wire('NDIF', 16000, (1400, 6500), 1000, False),
                Via('PTIE', 'METAL1', 18000, 1400, 200),
                Wire('NDIF', 20000, (1400, 6500), 1000, False),
                Via('NDIF', 'METAL1', 20000, 1400, 200),
            ],
        },
        finalize=True,
    ),
]
