Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 28 12:52:39 2022
| Host         : CEAT-ENDV360-26 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_demo_control_sets_placed.rpt
| Design       : top_demo
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              73 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             128 |           58 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal              |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
| ~topInst/fsm/CURRENT_COUNT_reg[0]_BUFG |                                              |                  |                1 |              2 |         2.00 |
|  topInst/fsm/CURRENT_COUNT_reg[0]_BUFG |                                              | sw_IBUF[4]       |                1 |              4 |         4.00 |
|  sysclk_125mhz_IBUF_BUFG               |                                              | btn_IBUF[3]      |                8 |             17 |         2.12 |
| ~topInst/fsm/CURRENT_COUNT_reg[0]_BUFG |                                              | sw_IBUF[4]       |               14 |             56 |         4.00 |
| ~topInst/fsm/CURRENT_COUNT_reg[0]_BUFG | topInst/fsm/E[0]                             | sw_IBUF[4]       |               39 |             64 |         1.64 |
| ~topInst/fsm/CURRENT_COUNT_reg[0]_BUFG | topInst/fsm/FSM_onehot_state_reg[3]_inv_0[0] | sw_IBUF[4]       |               19 |             64 |         3.37 |
+----------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


