{\rtf1\ansi\ansicpg1252\deff0
{\fonttbl
{\f0\fnil\fcharset0\fprq0\fttruetype Times New Roman;}
{\f1\fnil\fcharset0\fprq0\fttruetype Arial;}
{\f2\fnil\fcharset0\fprq0\fttruetype Dingbats;}
{\f3\fnil\fcharset0\fprq0\fttruetype Symbol;}
{\f4\fnil\fcharset0\fprq0\fttruetype Courier New;}}
{\colortbl
\red0\green0\blue0;
\red255\green255\blue255;}
{\stylesheet
{\s1\fi-432\li720\sbasedon28\snext28Contents 1;}
{\s2\fi-432\li1440\sbasedon28\snext28Contents 2;}
{\s3\fi-432\li2160\sbasedon28\snext28Contents 3;}
{\s8\fi-432\li720\sbasedon28Lower Roman List;}
{\s5\tx432\sbasedon24\snext28Numbered Heading 1;}
{\s6\tx432\sbasedon25\snext28Numbered Heading 2;}
{\s7\fi-432\li720Square List;}
{\*\cs11\sbasedon28Endnote Text;}
{\s4\fi-432\li2880\sbasedon28\snext28Contents 4;}
{\s9\fi-432\li720Diamond List;}
{\s10\fi-432\li720Numbered List;}
{\*\cs12\fs20\superEndnote Reference;}
{\s13\fi-432\li720Triangle List;}
{\s14\tx432\sbasedon26\snext28Numbered Heading 3;}
{\s15\fi-432\li720Dashed List;}
{\s16\fi-432\li720\sbasedon10Upper Roman List;}
{\s17\sb440\sa60\f1\fs24\b\sbasedon28\snext28Heading 4;}
{\s18\fi-432\li720Heart List;}
{\s34\fi-432\li720Box List;}
{\s20\fi-432\li720\sbasedon10Upper Case List;}
{\s21\fi-432\li720Bullet List;}
{\s22\fi-432\li720Hand List;}
{\*\cs23\fs20\sbasedon28Footnote Text;}
{\s24\sb440\sa60\f1\fs34\b\sbasedon28\snext28Heading 1;}
{\s25\sb440\sa60\f1\fs28\b\sbasedon28\snext28Heading 2;}
{\s19\qc\sb240\sa120\f1\fs32\b\sbasedon28\snext28Contents Header;}
{\s27\fi-432\li720Tick List;}
{\s26\sb440\sa60\f1\fs24\b\sbasedon28\snext28Heading 3;}
{\s29\fi-432\li720\sbasedon10Lower Case List;}
{\s30\li1440\ri1440\sa120\sbasedon28Block Text;}
{\s36\f4\sbasedon28Plain Text;}
{\s32\tx1584\sbasedon5\snext28Section Heading;}
{\s33\fi-432\li720Implies List;}
{\s28\f0\fs24\lang1033Normal;}
{\s35\fi-432\li720Star List;}
{\*\cs31\fs20\superFootnote Reference;}
{\s37\tx1584\sbasedon5\snext28Chapter Heading;}}
\kerning0\cf0\ftnbj\fet2\ftnstart1\ftnnar\aftnnar\ftnstart1\aftnstart1\aenddoc\revprop3{\info\uc1}\deftab720\viewkind1\paperw12240\paperh15840\margl1440\margr1440\widowctl
\sectd\sbknone\colsx360\pgncont\ltrsect
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Project #1: }{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs40\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Stopwatch with Polling and Interrupts}{\s28\f0\fs40\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch CPSC-538 / Dumas  }{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\qc\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch Sumit Khanna\page }{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\sb440\sa60\s24\itap0{\s24\f1\fs34\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Introduction}{\s24\f1\fs34\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch The goal of this first project is to gain familiarity with the HC12 embedded processor by building a simple stopwatch using both polling and interrupts. The stopwatch works purely on the console serial port interface to the chip and will respond to keyboard commands in order to start, stop, set lap, release lap and reset the clock.}{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch There will be two version of the program. The first version will have a wait function which will issue blank instructions to make up the time between each 1/10 of a second for clock updates. The second version will attach the clock updating procedure to an interrupt vector which will be set to issue interrupts ever 1/10 of a second.}{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch The program will be written in CPU12 assembly and must be small enough to fit into the 768 bytes of user memory found on the chip.}{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\sb440\sa60\s24\itap0{\s24\f1\fs34\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Project Design}{\s24\f1\fs34\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\sb440\sa60\s25\itap0{\s25\f1\fs28\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Hardware Requirements}{\s25\f1\fs28\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch Either a computer or dumb terminal needs to be hooked to the EVB board in order to run the program. A computer must be connected to initially load the program. Other than the machine connected to the board via serial, there are no hardware components which need to be attached to the board for this project.}{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\sb440\sa60\s25\itap0{\s25\f1\fs28\b\lang1033{\*\listtag0}\abinodiroverride\ltrch Software Requirements}{\s25\f1\fs28\b\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\abinodiroverride\ltrch <insert body here>}{\s28\f0\fs24\lang1033{\*\listtag0}\par}
\pard\plain\ltrpar\ql\s28\itap0{\s28\f0\fs24\lang1033{\*\listtag0}\par}}