Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jan 31 00:43:25 2025
| Host         : M_Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file v2_ft600_256B_loopback_control_sets_placed.rpt
| Design       : v2_ft600_256B_loopback
| Device       : xcku3p
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |              27 |            6 |
| Yes          | No                    | No                     |              10 |            4 |
| Yes          | No                    | Yes                    |              28 |           11 |
| Yes          | Yes                   | No                     |              40 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                               Enable Signal                              |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+
| ~ftdi_clk_IBUF_BUFG | v2_send_recieve_module/end_write_delay_flag_i_1_n_0                      | rst_n_IBUF_inst/O                                          |                1 |              1 |         1.00 |
|  ftdi_clk_IBUF_BUFG | v2_send_recieve_module/reg_ftdi_be_posedge_i[1]_i_1_n_0                  |                                                            |                1 |              2 |         2.00 |
| ~ftdi_clk_IBUF_BUFG | v2_send_recieve_module/ready_to_send_negedge_o                           | rst_n_IBUF_inst/O                                          |                2 |              2 |         1.00 |
|  ftdi_clk_IBUF_BUFG |                                                                          | rst_n_IBUF_inst/O                                          |                3 |              3 |         1.00 |
| ~ftdi_clk_IBUF_BUFG | v2_send_recieve_module/FSM_onehot_ready_to_recieve_delay_flag[2]_i_1_n_0 | rst_n_IBUF_inst/O                                          |                1 |              3 |         3.00 |
| ~ftdi_clk_IBUF_BUFG | v2_send_recieve_module/reg_ftdi_wr_n_i_1_n_0                             | rst_n_IBUF_inst/O                                          |                2 |              3 |         1.50 |
|  ftdi_clk_IBUF_BUFG | v2_custom_sync_fifo/w_ptr[6]_i_1_n_0                                     | rst_n_IBUF_inst/O                                          |                2 |              7 |         3.50 |
|  ftdi_clk_IBUF_BUFG | v2_send_recieve_module/p_0_in[14]                                        | v2_send_recieve_module/reg_ftdi_data_posedge_i[15]_i_1_n_0 |                2 |              8 |         4.00 |
|  ftdi_clk_IBUF_BUFG | v2_send_recieve_module/p_0_in[0]                                         |                                                            |                4 |              8 |         2.00 |
| ~ftdi_clk_IBUF_BUFG | v2_send_recieve_module/reg_ftdi_data_output[15]_i_1_n_0                  | rst_n_IBUF_inst/O                                          |                7 |             19 |         2.71 |
| ~ftdi_clk_IBUF_BUFG |                                                                          | rst_n_IBUF_inst/O                                          |                9 |             21 |         2.33 |
|  ftdi_clk_IBUF_BUFG |                                                                          | u_ftdi_clk_beat/count[0]_i_1_n_0                           |                3 |             24 |         8.00 |
|  ftdi_clk_IBUF_BUFG | v2_custom_sync_fifo/fifo_reg_0_63_0_6_i_1_n_0                            |                                                            |                3 |             24 |         8.00 |
|  ftdi_clk_IBUF_BUFG | v2_custom_sync_fifo/fifo_reg_64_127_0_6_i_1_n_0                          |                                                            |                3 |             24 |         8.00 |
|  ftdi_clk_IBUF_BUFG | v2_custom_sync_fifo/data_out[17]_i_1_n_0                                 | rst_n_IBUF_inst/O                                          |                4 |             25 |         6.25 |
+---------------------+--------------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+--------------+


