// Seed: 999674151
module module_0;
  logic id_1 = id_1;
  always id_1 <= 1;
  assign id_1 = -1'b0;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri void id_12,
    output supply0 id_13
    , id_23,
    input tri id_14,
    input wor id_15,
    input wor id_16,
    input wor id_17,
    input tri1 id_18,
    output tri1 id_19,
    output wand id_20,
    output logic id_21
);
  logic id_24 = 1'b0;
  always_latch id_21 <= -1;
  assign id_0  = id_17 == id_14 == id_16 - 1;
  assign id_21 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always return -1;
endmodule
