
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xczu7ev-ffvf1517-3-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvf1517-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15996
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3622.457 ; gain = 213.801 ; free physical = 319530 ; free virtual = 450754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W.dat' is read successfully [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W.v:24]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W.dat' is read successfully [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W.v:27]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W.dat' is read successfully [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W.v:24]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W.dat' is read successfully [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W.v:24]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1' [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'event_queue_kernel' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port reset in module event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3696.379 ; gain = 287.723 ; free physical = 319638 ; free virtual = 450877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3714.180 ; gain = 305.523 ; free physical = 319640 ; free virtual = 450881
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3714.180 ; gain = 305.523 ; free physical = 319640 ; free virtual = 450881
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3714.180 ; gain = 0.000 ; free physical = 319632 ; free virtual = 450873
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/event_queue_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/event_queue_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3882.898 ; gain = 0.000 ; free physical = 319529 ; free virtual = 450780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3882.898 ; gain = 0.000 ; free physical = 319527 ; free virtual = 450780
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3882.898 ; gain = 474.242 ; free physical = 319605 ; free virtual = 450858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvf1517-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3882.898 ; gain = 474.242 ; free physical = 319605 ; free virtual = 450858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3882.898 ; gain = 474.242 ; free physical = 319605 ; free virtual = 450858
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_3_reg_843_reg' and it is trimmed from '15' to '7' bits. [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1.v:383]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_2_reg_443_reg' and it is trimmed from '16' to '7' bits. [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v:300]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln587_3_reg_461_reg' and it is trimmed from '16' to '7' bits. [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v:312]
WARNING: [Synth 8-3936] Found unconnected internal register 'index_V_3_reg_424_reg' and it is trimmed from '16' to '7' bits. [/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/b389/hdl/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v:293]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 3882.898 ; gain = 474.242 ; free physical = 319601 ; free virtual = 450854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	               16 Bit    Registers := 18    
	               15 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---RAMs : 
	               4K Bit	(128 X 32 bit)          RAMs := 3     
	               2K Bit	(128 X 16 bit)          RAMs := 2     
	              128 Bit	(128 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  130 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 11    
	   2 Input    9 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 5     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_send_time_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_recv_time_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_data_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_sender_id_V_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_receiver_id_V_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_is_anti_message_V_U/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_send_time_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_recv_time_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_data_V_U/ram_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_sender_id_V_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_receiver_id_V_U/ram_reg" of size (depth=128 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/g_event_queue_heap_is_anti_message_V_U/ram_reg" of size (depth=128 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3882.898 ; gain = 474.242 ; free physical = 319564 ; free virtual = 450831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------------------------------------------+-----------+----------------------+-----------------+
|inst        | g_event_queue_heap_send_time_V_U/ram_reg       | Implied   | 128 x 32             | RAM128X1S x 32  | 
|inst        | g_event_queue_heap_recv_time_V_U/ram_reg       | Implied   | 128 x 32             | RAM128X1D x 32  | 
|inst        | g_event_queue_heap_data_V_U/ram_reg            | Implied   | 128 x 32             | RAM128X1S x 32  | 
|inst        | g_event_queue_heap_sender_id_V_U/ram_reg       | Implied   | 128 x 16             | RAM128X1S x 16  | 
|inst        | g_event_queue_heap_receiver_id_V_U/ram_reg     | Implied   | 128 x 16             | RAM128X1S x 16  | 
|inst        | g_event_queue_heap_is_anti_message_V_U/ram_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
+------------+------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4211.461 ; gain = 802.805 ; free physical = 318971 ; free virtual = 450252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 4256.504 ; gain = 847.848 ; free physical = 318954 ; free virtual = 450236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives      | 
+------------+------------------------------------------------+-----------+----------------------+-----------------+
|inst        | g_event_queue_heap_send_time_V_U/ram_reg       | Implied   | 128 x 32             | RAM128X1S x 32  | 
|inst        | g_event_queue_heap_recv_time_V_U/ram_reg       | Implied   | 128 x 32             | RAM128X1D x 32  | 
|inst        | g_event_queue_heap_data_V_U/ram_reg            | Implied   | 128 x 32             | RAM128X1S x 32  | 
|inst        | g_event_queue_heap_sender_id_V_U/ram_reg       | Implied   | 128 x 16             | RAM128X1S x 16  | 
|inst        | g_event_queue_heap_receiver_id_V_U/ram_reg     | Implied   | 128 x 16             | RAM128X1S x 16  | 
|inst        | g_event_queue_heap_is_anti_message_V_U/ram_reg | Implied   | 128 x 1              | RAM128X1S x 1   | 
+------------+------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 4264.512 ; gain = 855.855 ; free physical = 318946 ; free virtual = 450228
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY8    |    28|
|2     |LUT1      |    52|
|3     |LUT2      |    43|
|4     |LUT3      |   441|
|5     |LUT4      |   155|
|6     |LUT5      |   184|
|7     |LUT6      |   414|
|8     |RAM128X1D |    32|
|9     |RAM128X1S |    97|
|10    |FDRE      |  1193|
|11    |FDSE      |    50|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 4264.516 ; gain = 855.859 ; free physical = 318944 ; free virtual = 450227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 4264.516 ; gain = 687.141 ; free physical = 318982 ; free virtual = 450266
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 4264.520 ; gain = 855.859 ; free physical = 318983 ; free virtual = 450266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4272.516 ; gain = 0.000 ; free physical = 319076 ; free virtual = 450360
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4320.375 ; gain = 0.000 ; free physical = 319010 ; free virtual = 450296
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 32 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 97 instances

Synth Design complete, checksum: 27d865c9
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:06 . Memory (MB): peak = 4320.375 ; gain = 1064.738 ; free physical = 319225 ; free virtual = 450512
INFO: [Common 17-1381] The checkpoint '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 83bba895a63d1fd4
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 03:52:22 2024...
