INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/report_dir/vadd_sw_emu
	Log files: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/log_dir/vadd_sw_emu
INFO: [v++ 60-1548] Creating build summary session with primary output /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/vadd_sw_emu.xo.compile_summary, at Sun Dec  6 13:41:24 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Dec  6 13:41:24 2020
INFO: [v++ 60-1315] Creating rulecheck session with output '/wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/report_dir/vadd_sw_emu/v++_compile_vadd_sw_emu_guidance.html', at Sun Dec  6 13:41:26 2020
INFO: [v++ 60-895]   Target platform: /proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/proj/xbuilds/2020.2_daily_latest/internal_platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-585] Compiling for software emulation target
INFO: [v++ 60-423]   Target device: xilinx_u200_xdma_201830_2
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-586] Created ././../build/DDR_banks/vadd_sw_emu.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/build/DDR_banks/vadd_sw_emu.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 0m 38s
INFO: [v++ 60-1653] Closing dispatch client.
