-makelib ies_lib/xil_defaultlib \
  "../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/sim/vio_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

