TITLE: ENGINEER TRAINEE

SKILLS: IT Software - Embedded

Job Description Â Send me Jobs like this B. E or MTech from reputed university with 0-2 years experience. Strong understanding of Digital design Working experience with Verilog or VHDL or SystemVerilog Experience in writing C or C Understanding of OOPS. Knowledge of Perl or Python or TCL scripting languages Very good academic track record Salary: Not Disclosed by Recruiter Industry: IT-Software / Software Services Functional Area: IT Software - Embedded , EDA , VLSI , ASIC , Chip Design Role Category:Programming & Design Role:Software Developer Keyskills vhdl verilog digital design perl python tcl academic experience c b e Desired Candidate Profile Education- UG: B.Tech/B.E. PG:M.Tech Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: SmartDV Technologies India Private Limited SmartDV offers high quality standard and custom protocol verification IP products designed to work with coverage driven verification flow. Each Verification IP from SmartDV is shipped with compliance testsuite and complete Functional Coverage model to accelerate time to market. SmartDV VIPs are 2-4x faster to compile and simulate compared to our competition. Our IPs were used in multiple tapeouts. We were able to find bugs in customer designs which were undetected by other vendor VIP\'s. Download PPT Photo 1 Â View Contact Details