







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T20[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T21[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T23[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T24[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5_(
.param .u32 _Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1[40],
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2[40]
)
{
.reg .pred %p<15>;
.reg .b16 %rs<3>;
.reg .f32 %f<17>;
.reg .b32 %r<94>;
.reg .b64 %rd<41>;


ld.param.u32 %r41, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+16];
ld.param.v2.u32 {%r48, %r49}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+16];
ld.param.v2.u32 {%r56, %r57}, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_4d_kernelIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r61, %r58, %r59, %r60;
setp.ge.s32	%p1, %r61, %r41;
@%p1 bra BB0_14;

rem.s32 %r15, %r61, %r51;
div.s32 %r16, %r61, %r51;
setp.eq.s32	%p2, %r43, %r51;
setp.eq.s32	%p3, %r42, %r50;
and.pred %p4, %p3, %p2;
@%p4 bra BB0_8;
bra.uni BB0_2;

BB0_8:
setp.lt.s32	%p11, %r44, 1;
@%p11 bra BB0_14;

mul.lo.s32 %r81, %r16, %r46;
cvt.s64.s32	%rd27, %r81;
mul.lo.s32 %r82, %r15, %r47;
cvt.s64.s32	%rd28, %r82;
add.s64 %rd7, %rd27, %rd28;
mul.lo.s32 %r83, %r16, %r54;
cvt.s64.s32	%rd29, %r83;
mul.lo.s32 %r84, %r15, %r55;
cvt.s64.s32	%rd30, %r84;
add.s64 %rd8, %rd29, %rd30;
mov.u32 %r92, 0;

BB0_10:
setp.lt.s32	%p12, %r45, 1;
@%p12 bra BB0_13;

mul.lo.s32 %r86, %r92, %r48;
cvt.s64.s32	%rd31, %r86;
add.s64 %rd9, %rd7, %rd31;
mul.lo.s32 %r87, %r92, %r56;
cvt.s64.s32	%rd32, %r87;
add.s64 %rd10, %rd8, %rd32;
mov.u32 %r93, 0;

BB0_12:
mul.lo.s32 %r88, %r93, %r49;
cvt.s64.s32	%rd33, %r88;
add.s64 %rd34, %rd9, %rd33;
shl.b64 %rd35, %rd34, 1;
add.s64 %rd36, %rd1, %rd35;
ld.global.u16 %rs2, [%rd36];
mul.lo.s32 %r89, %r93, %r57;
cvt.s64.s32	%rd37, %r89;
add.s64 %rd38, %rd10, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd2, %rd39;
st.global.u16 [%rd40], %rs2;
add.s32 %r93, %r93, 1;
setp.lt.s32	%p13, %r93, %r45;
@%p13 bra BB0_12;

BB0_13:
add.s32 %r92, %r92, 1;
setp.lt.s32	%p14, %r92, %r44;
@%p14 bra BB0_10;
bra.uni BB0_14;

BB0_2:
cvt.rn.f32.s32	%f3, %r42;
cvt.rn.f32.s32	%f4, %r50;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r43;
cvt.rn.f32.s32	%f7, %r51;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r66, %r42, -1;
cvt.rn.f32.s32	%f12, %r66;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r67, %r43, -1;
cvt.rn.f32.s32	%f16, %r67;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r44, 1;
@%p7 bra BB0_14;

cvt.rzi.s32.f32	%r69, %f2;
cvt.rzi.s32.f32	%r70, %f1;
mul.lo.s32 %r71, %r70, %r46;
cvt.s64.s32	%rd13, %r71;
mul.lo.s32 %r72, %r69, %r47;
cvt.s64.s32	%rd14, %r72;
add.s64 %rd3, %rd14, %rd13;
mul.lo.s32 %r73, %r16, %r54;
cvt.s64.s32	%rd15, %r73;
mul.lo.s32 %r74, %r15, %r55;
cvt.s64.s32	%rd16, %r74;
add.s64 %rd4, %rd15, %rd16;
mov.u32 %r90, 0;

BB0_4:
setp.lt.s32	%p8, %r45, 1;
@%p8 bra BB0_7;

mul.lo.s32 %r76, %r90, %r48;
cvt.s64.s32	%rd17, %r76;
add.s64 %rd5, %rd3, %rd17;
mul.lo.s32 %r77, %r90, %r56;
cvt.s64.s32	%rd18, %r77;
add.s64 %rd6, %rd4, %rd18;
mov.u32 %r91, 0;

BB0_6:
mul.lo.s32 %r78, %r91, %r49;
cvt.s64.s32	%rd19, %r78;
add.s64 %rd20, %rd5, %rd19;
shl.b64 %rd21, %rd20, 1;
add.s64 %rd22, %rd1, %rd21;
ld.global.u16 %rs1, [%rd22];
mul.lo.s32 %r79, %r91, %r57;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd6, %rd23;
shl.b64 %rd25, %rd24, 1;
add.s64 %rd26, %rd2, %rd25;
st.global.u16 [%rd26], %rs1;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p9, %r91, %r45;
@%p9 bra BB0_6;

BB0_7:
add.s32 %r90, %r90, 1;
setp.lt.s32	%p10, %r90, %r44;
@%p10 bra BB0_4;

BB0_14:
ret;
}


.visible .entry _Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5_(
.param .u32 _Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1[40],
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2[40]
)
{
.reg .pred %p<17>;
.reg .b16 %rs<6>;
.reg .f32 %f<20>;
.reg .b32 %r<107>;
.reg .b64 %rd<45>;


ld.param.u32 %r44, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_0];
ld.param.v2.u32 {%r45, %r46}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+16];
ld.param.v2.u32 {%r51, %r52}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1+8];
ld.param.u64 %rd1, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+32];
ld.param.v2.u32 {%r57, %r58}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+16];
ld.param.v2.u32 {%r59, %r60}, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2+8];
ld.param.u64 %rd15, [_Z35nearest_neighbor_4d_kernel_backwardIN3c104HalfEfEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES5__param_2];
cvta.to.global.u64 %rd2, %rd1;
cvta.to.global.u64 %rd3, %rd15;
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r64, %r61, %r62, %r63;
setp.ge.s32	%p1, %r64, %r44;
@%p1 bra BB1_16;

rem.s32 %r15, %r64, %r54;
div.s32 %r16, %r64, %r54;
setp.eq.s32	%p2, %r46, %r54;
setp.eq.s32	%p3, %r45, %r53;
and.pred %p4, %p3, %p2;
@%p4 bra BB1_10;
bra.uni BB1_2;

BB1_10:
setp.lt.s32	%p13, %r47, 1;
@%p13 bra BB1_16;

mul.lo.s32 %r93, %r16, %r57;
cvt.s64.s32	%rd31, %r93;
mul.lo.s32 %r94, %r15, %r58;
cvt.s64.s32	%rd32, %r94;
add.s64 %rd10, %rd31, %rd32;
mul.lo.s32 %r95, %r16, %r49;
cvt.s64.s32	%rd33, %r95;
mul.lo.s32 %r96, %r15, %r50;
cvt.s64.s32	%rd34, %r96;
add.s64 %rd11, %rd33, %rd34;
mov.u32 %r105, 0;

BB1_12:
setp.lt.s32	%p14, %r48, 1;
@%p14 bra BB1_15;

mul.lo.s32 %r98, %r105, %r59;
cvt.s64.s32	%rd35, %r98;
add.s64 %rd12, %rd10, %rd35;
mul.lo.s32 %r99, %r105, %r51;
cvt.s64.s32	%rd36, %r99;
add.s64 %rd13, %rd11, %rd36;
mov.u32 %r106, 0;

BB1_14:
mul.lo.s32 %r100, %r106, %r60;
cvt.s64.s32	%rd37, %r100;
add.s64 %rd38, %rd12, %rd37;
shl.b64 %rd39, %rd38, 1;
add.s64 %rd40, %rd3, %rd39;
ld.global.u16 %rs5, [%rd40];
mul.lo.s32 %r101, %r106, %r52;
cvt.s64.s32	%rd41, %r101;
add.s64 %rd42, %rd13, %rd41;
shl.b64 %rd43, %rd42, 1;
add.s64 %rd44, %rd2, %rd43;
st.global.u16 [%rd44], %rs5;
add.s32 %r106, %r106, 1;
setp.lt.s32	%p15, %r106, %r48;
@%p15 bra BB1_14;

BB1_15:
add.s32 %r105, %r105, 1;
setp.lt.s32	%p16, %r105, %r47;
@%p16 bra BB1_12;
bra.uni BB1_16;

BB1_2:
cvt.rn.f32.s32	%f3, %r45;
cvt.rn.f32.s32	%f4, %r53;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r46;
cvt.rn.f32.s32	%f7, %r54;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r69, %r45, -1;
cvt.rn.f32.s32	%f12, %r69;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r70, %r46, -1;
cvt.rn.f32.s32	%f16, %r70;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r47, 1;
@%p7 bra BB1_16;

cvt.rzi.s32.f32	%r72, %f2;
mul.lo.s32 %r73, %r16, %r57;
cvt.s64.s32	%rd16, %r73;
mul.lo.s32 %r74, %r15, %r58;
cvt.s64.s32	%rd17, %r74;
add.s64 %rd4, %rd16, %rd17;
cvt.rzi.s32.f32	%r75, %f1;
mul.lo.s32 %r76, %r75, %r49;
cvt.s64.s32	%rd18, %r76;
mul.lo.s32 %r77, %r72, %r50;
cvt.s64.s32	%rd19, %r77;
add.s64 %rd5, %rd19, %rd18;
mov.u32 %r102, 0;

BB1_4:
setp.lt.s32	%p8, %r48, 1;
@%p8 bra BB1_9;

mul.lo.s32 %r79, %r102, %r59;
cvt.s64.s32	%rd20, %r79;
add.s64 %rd6, %rd4, %rd20;
mul.lo.s32 %r80, %r102, %r51;
cvt.s64.s32	%rd21, %r80;
add.s64 %rd7, %rd5, %rd21;
mov.u32 %r103, 0;

BB1_6:
mul.lo.s32 %r81, %r103, %r60;
cvt.s64.s32	%rd22, %r81;
add.s64 %rd23, %rd6, %rd22;
shl.b64 %rd24, %rd23, 1;
add.s64 %rd25, %rd3, %rd24;
ld.global.u16 %rs1, [%rd25];
mul.lo.s32 %r82, %r103, %r52;
cvt.s64.s32	%rd26, %r82;
add.s64 %rd27, %rd7, %rd26;
shl.b64 %rd28, %rd27, 1;
add.s64 %rd29, %rd2, %rd28;
add.s64 %rd30, %rd1, %rd28;
and.b64 %rd8, %rd30, 2;
sub.s64 %rd9, %rd29, %rd8;
ld.global.u32 %r104, [%rd9];

BB1_7:
mov.u32 %r20, %r104;
shr.u32 %r83, %r20, 16;
setp.eq.s64	%p9, %rd8, 0;
selp.b32	%r84, %r20, %r83, %p9;
cvt.u16.u32	%rs2, %r84;

	{ cvt.f32.f16 %f17, %rs2;}


	
	{ cvt.f32.f16 %f18, %rs1;}


	add.f32 %f19, %f17, %f18;

	{ cvt.rn.f16.f32 %rs4, %f19;}


	cvt.u32.u16	%r85, %rs4;
shl.b32 %r86, %r85, 16;
and.b32 %r87, %r20, 65535;
or.b32 %r88, %r86, %r87;
and.b32 %r89, %r20, -65536;
or.b32 %r90, %r85, %r89;
selp.b32	%r91, %r90, %r88, %p9;
atom.global.cas.b32 %r104, [%rd9], %r20, %r91;
setp.ne.s32	%p10, %r20, %r104;
@%p10 bra BB1_7;

add.s32 %r103, %r103, 1;
setp.lt.s32	%p11, %r103, %r48;
@%p11 bra BB1_6;

BB1_9:
add.s32 %r102, %r102, 1;
setp.lt.s32	%p12, %r102, %r47;
@%p12 bra BB1_4;

BB1_16:
ret;
}


.visible .entry _Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3_(
.param .u32 _Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1[40],
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2[40]
)
{
.reg .pred %p<15>;
.reg .f32 %f<19>;
.reg .b32 %r<94>;
.reg .b64 %rd<41>;


ld.param.u32 %r41, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r48, %r49}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r56, %r57}, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_4d_kernelIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r61, %r58, %r59, %r60;
setp.ge.s32	%p1, %r61, %r41;
@%p1 bra BB2_14;

rem.s32 %r15, %r61, %r51;
div.s32 %r16, %r61, %r51;
setp.eq.s32	%p2, %r43, %r51;
setp.eq.s32	%p3, %r42, %r50;
and.pred %p4, %p3, %p2;
@%p4 bra BB2_8;
bra.uni BB2_2;

BB2_8:
setp.lt.s32	%p11, %r44, 1;
@%p11 bra BB2_14;

mul.lo.s32 %r81, %r16, %r46;
cvt.s64.s32	%rd27, %r81;
mul.lo.s32 %r82, %r15, %r47;
cvt.s64.s32	%rd28, %r82;
add.s64 %rd7, %rd27, %rd28;
mul.lo.s32 %r83, %r16, %r54;
cvt.s64.s32	%rd29, %r83;
mul.lo.s32 %r84, %r15, %r55;
cvt.s64.s32	%rd30, %r84;
add.s64 %rd8, %rd29, %rd30;
mov.u32 %r92, 0;

BB2_10:
setp.lt.s32	%p12, %r45, 1;
@%p12 bra BB2_13;

mul.lo.s32 %r86, %r92, %r48;
cvt.s64.s32	%rd31, %r86;
add.s64 %rd9, %rd7, %rd31;
mul.lo.s32 %r87, %r92, %r56;
cvt.s64.s32	%rd32, %r87;
add.s64 %rd10, %rd8, %rd32;
mov.u32 %r93, 0;

BB2_12:
mul.lo.s32 %r88, %r93, %r49;
cvt.s64.s32	%rd33, %r88;
add.s64 %rd34, %rd9, %rd33;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd1, %rd35;
ld.global.f32 %f18, [%rd36];
mul.lo.s32 %r89, %r93, %r57;
cvt.s64.s32	%rd37, %r89;
add.s64 %rd38, %rd10, %rd37;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd2, %rd39;
st.global.f32 [%rd40], %f18;
add.s32 %r93, %r93, 1;
setp.lt.s32	%p13, %r93, %r45;
@%p13 bra BB2_12;

BB2_13:
add.s32 %r92, %r92, 1;
setp.lt.s32	%p14, %r92, %r44;
@%p14 bra BB2_10;
bra.uni BB2_14;

BB2_2:
cvt.rn.f32.s32	%f3, %r42;
cvt.rn.f32.s32	%f4, %r50;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r43;
cvt.rn.f32.s32	%f7, %r51;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r66, %r42, -1;
cvt.rn.f32.s32	%f12, %r66;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r67, %r43, -1;
cvt.rn.f32.s32	%f16, %r67;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r44, 1;
@%p7 bra BB2_14;

cvt.rzi.s32.f32	%r69, %f2;
cvt.rzi.s32.f32	%r70, %f1;
mul.lo.s32 %r71, %r70, %r46;
cvt.s64.s32	%rd13, %r71;
mul.lo.s32 %r72, %r69, %r47;
cvt.s64.s32	%rd14, %r72;
add.s64 %rd3, %rd14, %rd13;
mul.lo.s32 %r73, %r16, %r54;
cvt.s64.s32	%rd15, %r73;
mul.lo.s32 %r74, %r15, %r55;
cvt.s64.s32	%rd16, %r74;
add.s64 %rd4, %rd15, %rd16;
mov.u32 %r90, 0;

BB2_4:
setp.lt.s32	%p8, %r45, 1;
@%p8 bra BB2_7;

mul.lo.s32 %r76, %r90, %r48;
cvt.s64.s32	%rd17, %r76;
add.s64 %rd5, %rd3, %rd17;
mul.lo.s32 %r77, %r90, %r56;
cvt.s64.s32	%rd18, %r77;
add.s64 %rd6, %rd4, %rd18;
mov.u32 %r91, 0;

BB2_6:
mul.lo.s32 %r78, %r91, %r49;
cvt.s64.s32	%rd19, %r78;
add.s64 %rd20, %rd5, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd22, %rd1, %rd21;
ld.global.f32 %f17, [%rd22];
mul.lo.s32 %r79, %r91, %r57;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd6, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd2, %rd25;
st.global.f32 [%rd26], %f17;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p9, %r91, %r45;
@%p9 bra BB2_6;

BB2_7:
add.s32 %r90, %r90, 1;
setp.lt.s32	%p10, %r90, %r44;
@%p10 bra BB2_4;

BB2_14:
ret;
}


.visible .entry _Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3_(
.param .u32 _Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1[40],
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2[40]
)
{
.reg .pred %p<15>;
.reg .f32 %f<20>;
.reg .b32 %r<94>;
.reg .b64 %rd<41>;


ld.param.u32 %r41, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r48, %r49}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r56, %r57}, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z35nearest_neighbor_4d_kernel_backwardIffEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r61, %r58, %r59, %r60;
setp.ge.s32	%p1, %r61, %r41;
@%p1 bra BB3_14;

rem.s32 %r15, %r61, %r51;
div.s32 %r16, %r61, %r51;
setp.eq.s32	%p2, %r43, %r51;
setp.eq.s32	%p3, %r42, %r50;
and.pred %p4, %p3, %p2;
@%p4 bra BB3_8;
bra.uni BB3_2;

BB3_8:
setp.lt.s32	%p11, %r44, 1;
@%p11 bra BB3_14;

mul.lo.s32 %r81, %r16, %r54;
cvt.s64.s32	%rd27, %r81;
mul.lo.s32 %r82, %r15, %r55;
cvt.s64.s32	%rd28, %r82;
add.s64 %rd7, %rd27, %rd28;
mul.lo.s32 %r83, %r16, %r46;
cvt.s64.s32	%rd29, %r83;
mul.lo.s32 %r84, %r15, %r47;
cvt.s64.s32	%rd30, %r84;
add.s64 %rd8, %rd29, %rd30;
mov.u32 %r92, 0;

BB3_10:
setp.lt.s32	%p12, %r45, 1;
@%p12 bra BB3_13;

mul.lo.s32 %r86, %r92, %r56;
cvt.s64.s32	%rd31, %r86;
add.s64 %rd9, %rd7, %rd31;
mul.lo.s32 %r87, %r92, %r48;
cvt.s64.s32	%rd32, %r87;
add.s64 %rd10, %rd8, %rd32;
mov.u32 %r93, 0;

BB3_12:
mul.lo.s32 %r88, %r93, %r57;
cvt.s64.s32	%rd33, %r88;
add.s64 %rd34, %rd9, %rd33;
shl.b64 %rd35, %rd34, 2;
add.s64 %rd36, %rd2, %rd35;
ld.global.f32 %f19, [%rd36];
mul.lo.s32 %r89, %r93, %r49;
cvt.s64.s32	%rd37, %r89;
add.s64 %rd38, %rd10, %rd37;
shl.b64 %rd39, %rd38, 2;
add.s64 %rd40, %rd1, %rd39;
st.global.f32 [%rd40], %f19;
add.s32 %r93, %r93, 1;
setp.lt.s32	%p13, %r93, %r45;
@%p13 bra BB3_12;

BB3_13:
add.s32 %r92, %r92, 1;
setp.lt.s32	%p14, %r92, %r44;
@%p14 bra BB3_10;
bra.uni BB3_14;

BB3_2:
cvt.rn.f32.s32	%f3, %r42;
cvt.rn.f32.s32	%f4, %r50;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r43;
cvt.rn.f32.s32	%f7, %r51;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r66, %r42, -1;
cvt.rn.f32.s32	%f12, %r66;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r67, %r43, -1;
cvt.rn.f32.s32	%f16, %r67;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r44, 1;
@%p7 bra BB3_14;

cvt.rzi.s32.f32	%r69, %f2;
mul.lo.s32 %r70, %r16, %r54;
cvt.s64.s32	%rd13, %r70;
mul.lo.s32 %r71, %r15, %r55;
cvt.s64.s32	%rd14, %r71;
add.s64 %rd3, %rd13, %rd14;
cvt.rzi.s32.f32	%r72, %f1;
mul.lo.s32 %r73, %r72, %r46;
cvt.s64.s32	%rd15, %r73;
mul.lo.s32 %r74, %r69, %r47;
cvt.s64.s32	%rd16, %r74;
add.s64 %rd4, %rd16, %rd15;
mov.u32 %r90, 0;

BB3_4:
setp.lt.s32	%p8, %r45, 1;
@%p8 bra BB3_7;

mul.lo.s32 %r76, %r90, %r56;
cvt.s64.s32	%rd17, %r76;
add.s64 %rd5, %rd3, %rd17;
mul.lo.s32 %r77, %r90, %r48;
cvt.s64.s32	%rd18, %r77;
add.s64 %rd6, %rd4, %rd18;
mov.u32 %r91, 0;

BB3_6:
mul.lo.s32 %r78, %r91, %r57;
cvt.s64.s32	%rd19, %r78;
add.s64 %rd20, %rd5, %rd19;
shl.b64 %rd21, %rd20, 2;
add.s64 %rd22, %rd2, %rd21;
ld.global.f32 %f17, [%rd22];
mul.lo.s32 %r79, %r91, %r49;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd6, %rd23;
shl.b64 %rd25, %rd24, 2;
add.s64 %rd26, %rd1, %rd25;
atom.global.add.f32 %f18, [%rd26], %f17;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p9, %r91, %r45;
@%p9 bra BB3_6;

BB3_7:
add.s32 %r90, %r90, 1;
setp.lt.s32	%p10, %r90, %r44;
@%p10 bra BB3_4;

BB3_14:
ret;
}


.visible .entry _Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3_(
.param .u32 _Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1[40],
.param .align 8 .b8 _Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2[40]
)
{
.reg .pred %p<15>;
.reg .f32 %f<17>;
.reg .b32 %r<94>;
.reg .f64 %fd<3>;
.reg .b64 %rd<41>;


ld.param.u32 %r41, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r48, %r49}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r56, %r57}, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z26nearest_neighbor_4d_kernelIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r61, %r58, %r59, %r60;
setp.ge.s32	%p1, %r61, %r41;
@%p1 bra BB4_14;

rem.s32 %r15, %r61, %r51;
div.s32 %r16, %r61, %r51;
setp.eq.s32	%p2, %r43, %r51;
setp.eq.s32	%p3, %r42, %r50;
and.pred %p4, %p3, %p2;
@%p4 bra BB4_8;
bra.uni BB4_2;

BB4_8:
setp.lt.s32	%p11, %r44, 1;
@%p11 bra BB4_14;

mul.lo.s32 %r81, %r16, %r46;
cvt.s64.s32	%rd27, %r81;
mul.lo.s32 %r82, %r15, %r47;
cvt.s64.s32	%rd28, %r82;
add.s64 %rd7, %rd27, %rd28;
mul.lo.s32 %r83, %r16, %r54;
cvt.s64.s32	%rd29, %r83;
mul.lo.s32 %r84, %r15, %r55;
cvt.s64.s32	%rd30, %r84;
add.s64 %rd8, %rd29, %rd30;
mov.u32 %r92, 0;

BB4_10:
setp.lt.s32	%p12, %r45, 1;
@%p12 bra BB4_13;

mul.lo.s32 %r86, %r92, %r48;
cvt.s64.s32	%rd31, %r86;
add.s64 %rd9, %rd7, %rd31;
mul.lo.s32 %r87, %r92, %r56;
cvt.s64.s32	%rd32, %r87;
add.s64 %rd10, %rd8, %rd32;
mov.u32 %r93, 0;

BB4_12:
mul.lo.s32 %r88, %r93, %r49;
cvt.s64.s32	%rd33, %r88;
add.s64 %rd34, %rd9, %rd33;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd1, %rd35;
ld.global.f64 %fd2, [%rd36];
mul.lo.s32 %r89, %r93, %r57;
cvt.s64.s32	%rd37, %r89;
add.s64 %rd38, %rd10, %rd37;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd40, %rd2, %rd39;
st.global.f64 [%rd40], %fd2;
add.s32 %r93, %r93, 1;
setp.lt.s32	%p13, %r93, %r45;
@%p13 bra BB4_12;

BB4_13:
add.s32 %r92, %r92, 1;
setp.lt.s32	%p14, %r92, %r44;
@%p14 bra BB4_10;
bra.uni BB4_14;

BB4_2:
cvt.rn.f32.s32	%f3, %r42;
cvt.rn.f32.s32	%f4, %r50;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r43;
cvt.rn.f32.s32	%f7, %r51;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r66, %r42, -1;
cvt.rn.f32.s32	%f12, %r66;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r67, %r43, -1;
cvt.rn.f32.s32	%f16, %r67;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r44, 1;
@%p7 bra BB4_14;

cvt.rzi.s32.f32	%r69, %f2;
cvt.rzi.s32.f32	%r70, %f1;
mul.lo.s32 %r71, %r70, %r46;
cvt.s64.s32	%rd13, %r71;
mul.lo.s32 %r72, %r69, %r47;
cvt.s64.s32	%rd14, %r72;
add.s64 %rd3, %rd14, %rd13;
mul.lo.s32 %r73, %r16, %r54;
cvt.s64.s32	%rd15, %r73;
mul.lo.s32 %r74, %r15, %r55;
cvt.s64.s32	%rd16, %r74;
add.s64 %rd4, %rd15, %rd16;
mov.u32 %r90, 0;

BB4_4:
setp.lt.s32	%p8, %r45, 1;
@%p8 bra BB4_7;

mul.lo.s32 %r76, %r90, %r48;
cvt.s64.s32	%rd17, %r76;
add.s64 %rd5, %rd3, %rd17;
mul.lo.s32 %r77, %r90, %r56;
cvt.s64.s32	%rd18, %r77;
add.s64 %rd6, %rd4, %rd18;
mov.u32 %r91, 0;

BB4_6:
mul.lo.s32 %r78, %r91, %r49;
cvt.s64.s32	%rd19, %r78;
add.s64 %rd20, %rd5, %rd19;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd1, %rd21;
ld.global.f64 %fd1, [%rd22];
mul.lo.s32 %r79, %r91, %r57;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd6, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd2, %rd25;
st.global.f64 [%rd26], %fd1;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p9, %r91, %r45;
@%p9 bra BB4_6;

BB4_7:
add.s32 %r90, %r90, 1;
setp.lt.s32	%p10, %r90, %r44;
@%p10 bra BB4_4;

BB4_14:
ret;
}


.visible .entry _Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3_(
.param .u32 _Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0,
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1[40],
.param .align 8 .b8 _Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2[40]
)
{
.reg .pred %p<15>;
.reg .f32 %f<17>;
.reg .b32 %r<94>;
.reg .f64 %fd<4>;
.reg .b64 %rd<41>;


ld.param.u32 %r41, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+16];
ld.param.v2.u32 {%r48, %r49}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1+8];
ld.param.u64 %rd11, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_1];
ld.param.v2.u32 {%r50, %r51}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+16];
ld.param.v2.u32 {%r56, %r57}, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2+8];
ld.param.u64 %rd12, [_Z35nearest_neighbor_4d_kernel_backwardIddEvi15THCDeviceTensorIT_Li4Ei16DefaultPtrTraitsES3__param_2];
cvta.to.global.u64 %rd1, %rd11;
cvta.to.global.u64 %rd2, %rd12;
mov.u32 %r58, %ntid.x;
mov.u32 %r59, %ctaid.x;
mov.u32 %r60, %tid.x;
mad.lo.s32 %r61, %r58, %r59, %r60;
setp.ge.s32	%p1, %r61, %r41;
@%p1 bra BB5_14;

rem.s32 %r15, %r61, %r51;
div.s32 %r16, %r61, %r51;
setp.eq.s32	%p2, %r43, %r51;
setp.eq.s32	%p3, %r42, %r50;
and.pred %p4, %p3, %p2;
@%p4 bra BB5_8;
bra.uni BB5_2;

BB5_8:
setp.lt.s32	%p11, %r44, 1;
@%p11 bra BB5_14;

mul.lo.s32 %r81, %r16, %r54;
cvt.s64.s32	%rd27, %r81;
mul.lo.s32 %r82, %r15, %r55;
cvt.s64.s32	%rd28, %r82;
add.s64 %rd7, %rd27, %rd28;
mul.lo.s32 %r83, %r16, %r46;
cvt.s64.s32	%rd29, %r83;
mul.lo.s32 %r84, %r15, %r47;
cvt.s64.s32	%rd30, %r84;
add.s64 %rd8, %rd29, %rd30;
mov.u32 %r92, 0;

BB5_10:
setp.lt.s32	%p12, %r45, 1;
@%p12 bra BB5_13;

mul.lo.s32 %r86, %r92, %r56;
cvt.s64.s32	%rd31, %r86;
add.s64 %rd9, %rd7, %rd31;
mul.lo.s32 %r87, %r92, %r48;
cvt.s64.s32	%rd32, %r87;
add.s64 %rd10, %rd8, %rd32;
mov.u32 %r93, 0;

BB5_12:
mul.lo.s32 %r88, %r93, %r57;
cvt.s64.s32	%rd33, %r88;
add.s64 %rd34, %rd9, %rd33;
shl.b64 %rd35, %rd34, 3;
add.s64 %rd36, %rd2, %rd35;
ld.global.f64 %fd3, [%rd36];
mul.lo.s32 %r89, %r93, %r49;
cvt.s64.s32	%rd37, %r89;
add.s64 %rd38, %rd10, %rd37;
shl.b64 %rd39, %rd38, 3;
add.s64 %rd40, %rd1, %rd39;
st.global.f64 [%rd40], %fd3;
add.s32 %r93, %r93, 1;
setp.lt.s32	%p13, %r93, %r45;
@%p13 bra BB5_12;

BB5_13:
add.s32 %r92, %r92, 1;
setp.lt.s32	%p14, %r92, %r44;
@%p14 bra BB5_10;
bra.uni BB5_14;

BB5_2:
cvt.rn.f32.s32	%f3, %r42;
cvt.rn.f32.s32	%f4, %r50;
div.rn.f32 %f5, %f3, %f4;
cvt.rn.f32.s32	%f6, %r43;
cvt.rn.f32.s32	%f7, %r51;
div.rn.f32 %f8, %f6, %f7;
cvt.rn.f32.s32	%f9, %r16;
mul.f32 %f10, %f5, %f9;
cvt.rmi.f32.f32	%f11, %f10;
add.s32 %r66, %r42, -1;
cvt.rn.f32.s32	%f12, %r66;
setp.lt.f32	%p5, %f11, %f12;
selp.f32	%f1, %f11, %f12, %p5;
cvt.rn.f32.s32	%f13, %r15;
mul.f32 %f14, %f8, %f13;
cvt.rmi.f32.f32	%f15, %f14;
add.s32 %r67, %r43, -1;
cvt.rn.f32.s32	%f16, %r67;
setp.lt.f32	%p6, %f15, %f16;
selp.f32	%f2, %f15, %f16, %p6;
setp.lt.s32	%p7, %r44, 1;
@%p7 bra BB5_14;

cvt.rzi.s32.f32	%r69, %f2;
mul.lo.s32 %r70, %r16, %r54;
cvt.s64.s32	%rd13, %r70;
mul.lo.s32 %r71, %r15, %r55;
cvt.s64.s32	%rd14, %r71;
add.s64 %rd3, %rd13, %rd14;
cvt.rzi.s32.f32	%r72, %f1;
mul.lo.s32 %r73, %r72, %r46;
cvt.s64.s32	%rd15, %r73;
mul.lo.s32 %r74, %r69, %r47;
cvt.s64.s32	%rd16, %r74;
add.s64 %rd4, %rd16, %rd15;
mov.u32 %r90, 0;

BB5_4:
setp.lt.s32	%p8, %r45, 1;
@%p8 bra BB5_7;

mul.lo.s32 %r76, %r90, %r56;
cvt.s64.s32	%rd17, %r76;
add.s64 %rd5, %rd3, %rd17;
mul.lo.s32 %r77, %r90, %r48;
cvt.s64.s32	%rd18, %r77;
add.s64 %rd6, %rd4, %rd18;
mov.u32 %r91, 0;

BB5_6:
mul.lo.s32 %r78, %r91, %r57;
cvt.s64.s32	%rd19, %r78;
add.s64 %rd20, %rd5, %rd19;
shl.b64 %rd21, %rd20, 3;
add.s64 %rd22, %rd2, %rd21;
ld.global.f64 %fd1, [%rd22];
mul.lo.s32 %r79, %r91, %r49;
cvt.s64.s32	%rd23, %r79;
add.s64 %rd24, %rd6, %rd23;
shl.b64 %rd25, %rd24, 3;
add.s64 %rd26, %rd1, %rd25;
atom.global.add.f64 %fd2, [%rd26], %fd1;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p9, %r91, %r45;
@%p9 bra BB5_6;

BB5_7:
add.s32 %r90, %r90, 1;
setp.lt.s32	%p10, %r90, %r44;
@%p10 bra BB5_4;

BB5_14:
ret;
}


