// Seed: 130536052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1;
  id_1 :
  assert property (@(posedge id_1) -1)
  else $unsigned(97);
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd77,
    parameter id_6 = 32'd66,
    parameter id_7 = 32'd76
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  wire [id_7 : 1] id_13 = -1 ? id_12 : id_2;
  tri id_14 = -1;
  module_0 modCall_1 (
      id_13,
      id_5,
      id_13,
      id_13,
      id_9,
      id_13
  );
  logic [id_1 : id_6] id_15;
endmodule
