$date
	Fri Nov 15 17:08:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100us
$end
$scope module main $end
$var wire 1 ! S $end
$var wire 1 " Reset $end
$var wire 1 # Q_1 $end
$var wire 1 $ Q_0 $end
$var wire 1 % I $end
$var wire 1 & Clock $end
$var reg 1 ' dummy $end
$var reg 513 ( dumpfile_path [512:0] $end
$scope module clk $end
$var reg 1 & clk $end
$scope begin CLOCK_DRIVER $end
$upscope $end
$upscope $end
$scope module res $end
$var reg 1 " out $end
$upscope $end
$scope module signal $end
$var reg 1 % I $end
$var reg 1 ! S $end
$upscope $end
$scope module state_machine $end
$var wire 1 ) Eclock $end
$var wire 1 % I $end
$var wire 1 * I_neg $end
$var wire 1 + Q_0I_neg $end
$var wire 1 , Q_0S_neg $end
$var wire 1 - Q_0xorQ_1 $end
$var wire 1 . Q_1I_neg $end
$var wire 1 / Q_1S_neg $end
$var wire 1 0 Q_T $end
$var wire 1 1 Q_T_sig $end
$var wire 1 2 Q_T_sig_neg $end
$var wire 1 ! S $end
$var wire 1 3 S_neg $end
$var wire 1 4 S_negI_neg $end
$var wire 1 & clk $end
$var wire 1 " rst $end
$var wire 2 5 Q_sig_neg [1:0] $end
$var wire 2 6 Q_sig [1:0] $end
$var wire 1 7 Q_Tsig $end
$var wire 1 # Q_1 $end
$var wire 1 $ Q_0 $end
$var wire 2 8 Q [1:0] $end
$var wire 2 9 E [1:0] $end
$scope module FFD_0 $end
$var wire 1 & Clock $end
$var wire 1 : D $end
$var wire 1 " Reset $end
$var reg 1 ; Q $end
$upscope $end
$scope module FFD_1 $end
$var wire 1 & Clock $end
$var wire 1 < D $end
$var wire 1 " Reset $end
$var reg 1 = Q $end
$upscope $end
$scope module FF_T $end
$var wire 1 ) Clock $end
$var wire 1 " Reset $end
$var wire 1 0 T $end
$var reg 1 7 Q $end
$upscope $end
$scope module mux1_1 $end
$var wire 1 7 in1 $end
$var wire 1 > in2 $end
$var wire 1 ) select $end
$var reg 1 ? d $end
$upscope $end
$scope module mux1_2 $end
$var wire 1 2 in1 $end
$var wire 1 @ in2 $end
$var wire 1 ) select $end
$var reg 1 A d $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xA
x@
x?
x>
x=
x<
x;
x:
bx 9
bx 8
x7
bx 6
bx 5
04
03
z2
z1
z0
0/
x.
x-
0,
x+
1*
0)
b1101111011101010111010001110000011101010111010000101110011101100110001101100100 (
0'
0&
0%
x$
x#
1"
1!
$end
#5
0:
0<
0?
b0 8
0A
0>
0@
b0 9
0+
1-
0.
b11 5
0$
0#
0;
b0 6
0=
1&
#10
0&
0"
0*
1%
#15
1&
#20
0&
1:
1<
1?
b11 8
1A
1>
1@
b11 9
14
13
1*
0!
0%
#25
1+
1,
1.
1/
b0 5
1$
1#
1;
b11 6
1=
1&
#30
0&
#35
1&
#40
0&
0,
0/
04
03
1!
#45
1&
#50
0&
0:
0<
0?
b0 8
0A
0>
0@
b0 9
0+
0.
0*
1%
#55
b11 5
0#
0$
0=
b0 6
0;
1&
#60
0&
1)
13
0!
#65
1&
#70
0&
#75
1&
#80
0&
1:
1<
1?
b11 8
1A
1>
1@
b11 9
14
1*
0)
0%
#85
1+
1,
1.
1/
b0 5
1$
1#
1;
b11 6
1=
1&
#90
0&
0+
0.
04
0*
1)
1%
#95
1&
#100
0&
#105
1&
#110
0&
0:
0<
0?
b0 8
0A
0>
0@
b0 9
0,
0/
0)
03
1!
#115
b11 5
0#
0$
0=
b0 6
0;
1&
#120
0&
1)
13
0!
#125
1&
#130
0&
1:
1<
1?
b11 8
1A
1>
1@
b11 9
14
1*
0)
0%
#135
1.
1/
1+
1,
b0 5
1#
1$
1=
b11 6
1;
1&
#140
0&
0+
0.
04
0*
1)
1%
#145
1&
#150
0&
0:
0<
0?
b0 8
0A
0>
0@
b0 9
0,
0/
0)
03
1!
#155
b11 5
0#
0$
0=
b0 6
0;
1&
#160
0&
1:
1<
1?
b11 8
1A
1>
1@
b11 9
14
13
1*
0!
0%
