@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
@W [SIM-369] AXI_master port 'base_ddr_addr' has a depth of '32'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling apatb_axis_to_ddr_writer.cpp
   Compiling axis_to_ddr_writer.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
INDEX = 0
FRAME_COUNT = 1
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 INDEX = 1
FRAME_COUNT = 2
128 128 129 130 131 132 133 134 136 136 137 138 139 140 141 142 144 144 145 146 147 148 149 150 152 152 153 154 155 156 157 158 160 160 161 162 163 164 165 166 168 168 169 170 171 172 173 174 176 176 177 178 179 180 181 182 184 184 185 186 187 188 189 190 192 192 193 194 195 196 197 198 200 200 201 202 203 204 205 206 208 208 209 210 211 212 213 214 216 216 217 218 219 220 221 222 224 224 225 226 227 228 229 230 232 232 233 234 235 236 237 238 240 240 241 242 243 244 245 246 248 248 249 250 251 252 253 254 

C:\Users\Riccardo\Documents\Vision-pipeline-to-DDR\VIVADO_HLS\AXIS_TO_DDR_WRITER_VGA64\solution1\sim\verilog>call xelab xil_defaultlib.apatb_axis_to_ddr_writer_top -prj axis_to_ddr_writer.prj --lib "ieee_proposed=./ieee_proposed" -s axis_to_ddr_writer -debug wave 
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axis_to_ddr_writer_top -prj axis_to_ddr_writer.prj --lib ieee_proposed=./ieee_proposed -s axis_to_ddr_writer -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/AESL_axi_master_base_ddr_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_base_ddr_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/AESL_axi_s_inputStream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inputStream_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axis_to_ddr_writer_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v:160]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v:161]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v:220]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi_fifo
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi_decoder
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi_throttl
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi_read
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_base_ddr_addr_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1725]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_buffer_ram
INFO: [VRFC 10-311] analyzing module axis_to_ddr_writer_buffer
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_base_ddr_addr...
Compiling module xil_defaultlib.axis_to_ddr_writer_buffer_ram
Compiling module xil_defaultlib.axis_to_ddr_writer_buffer(DataWi...
Compiling module xil_defaultlib.axis_to_ddr_writer_default
Compiling module xil_defaultlib.fifo(DEPTH=128)
Compiling module xil_defaultlib.AESL_axi_s_inputStream_V
Compiling module xil_defaultlib.AESL_axi_master_base_ddr_addr
Compiling module xil_defaultlib.apatb_axis_to_ddr_writer_top
Built simulation snapshot axis_to_ddr_writer

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/xsim.dir/axis_to_ddr_writer/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 22 22:28:17 2016...

****** xsim v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/axis_to_ddr_writer/xsim_script.tcl
# xsim {axis_to_ddr_writer} -maxdeltaid 10000 -autoloadwcfg -tclbatch {axis_to_ddr_writer.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source axis_to_ddr_writer.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

Tracing of this type is not supported yet

Tracing of this type is not supported yet

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/AESL_AXI_S_inputStream_V/fifo_inputStream_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_axis_to_ddr_writer_top/AESL_AXI_S_inputStream_V/fifo_inputStream_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 4375 ns : File "C:/Users/Riccardo/Documents/Vision-pipeline-to-DDR/VIVADO_HLS/AXIS_TO_DDR_WRITER_VGA64/solution1/sim/verilog/axis_to_ddr_writer.autotb.v" Line 489
## quit
INFO: [Common 17-206] Exiting xsim at Mon Feb 22 22:28:23 2016...
INDEX = 0
FRAME_COUNT = 1
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 INDEX = 1
FRAME_COUNT = 2
128 128 129 130 131 132 133 134 136 136 137 138 139 140 141 142 144 144 145 146 147 148 149 150 152 152 153 154 155 156 157 158 160 160 161 162 163 164 165 166 168 168 169 170 171 172 173 174 176 176 177 178 179 180 181 182 184 184 185 186 187 188 189 190 192 192 193 194 195 196 197 198 200 200 201 202 203 204 205 206 208 208 209 210 211 212 213 214 216 216 217 218 219 220 221 222 224 224 225 226 227 228 229 230 232 232 233 234 235 236 237 238 240 240 241 242 243 244 245 246 248 248 249 250 251 252 253 254 
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
