{:input (genetic.crossover/dumb-crossover 582136666 (genetic.mutation/change-constant-value 472290878 (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))) (genetic.mutation/change-constant-value 268082848 (genetic.representation/genetic-representation "examples/58421.E7775C3B.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , \\wire3_:missing , wire5_47, \\wire7_39_25_34_17_45_:missing_42_49 , wire8_89, wire51_16, wire50_78, \\wire52_:missing , wire53_86, \\wire54_:missing , wire55_97, \\wire56_:missing , \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 , wire58_77, wire59_82, wire60_85, wire61_96, wire62_89, wire63_105\n, wire64_109, wire65_89);\n  wire \\:missing_edge ;\n  wire wire101_102;\n  wire wire104_105;\n  wire wire108_109;\n  wire wire10_43;\n  wire wire10_44;\n  wire wire10_45;\n  wire \\wire111_:missing ;\n  wire wire11_48;\n  wire wire11_89;\n  wire \\wire11_:missing ;\n  wire wire12_26;\n  wire wire12_89;\n  wire wire13_29;\n  wire wire14_33;\n  wire wire14_34;\n  wire \\wire15_:missing ;\n  wire \\wire19_:missing ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire26_27;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire32_:missing ;\n  wire wire36_37;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire \\wire40_:missing ;\n  wire \\wire41_:missing ;\n  wire \\wire43_:missing ;\n  wire \\wire46_:missing ;\n  input wire50_78;\n  wire wire50_78;\n  wire wire51_104;\n  wire wire51_106;\n  wire wire51_110;\n  wire wire51_114;\n  wire wire51_15;\n  input wire51_16;\n  wire wire51_16;\n  wire wire51_18;\n  wire wire51_19;\n  wire wire51_22;\n  wire wire51_23;\n  wire wire51_31;\n  wire wire51_33;\n  wire wire51_35;\n  wire wire51_40;\n  wire wire51_41;\n  wire wire51_48;\n  wire wire51_77;\n  wire wire51_79;\n  wire wire51_84;\n  wire wire51_91;\n  wire wire51_93;\n  wire wire51_99;\n  input \\wire52_:missing ;\n  wire \\wire52_:missing ;\n  input wire53_86;\n  wire wire53_86;\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  input wire55_97;\n  wire wire55_97;\n  input \\wire56_:missing ;\n  wire \\wire56_:missing ;\n  output wire58_77;\n  wire wire58_77;\n  output wire59_82;\n  wire wire59_82;\n  input wire5_47;\n  wire wire5_47;\n  output wire60_85;\n  wire wire60_85;\n  output wire61_96;\n  wire wire61_96;\n  output wire62_89;\n  wire wire62_89;\n  output wire63_105;\n  wire wire63_105;\n  output wire64_109;\n  wire wire64_109;\n  output wire65_89;\n  wire wire65_89;\n  wire wire70_78;\n  wire wire70_89;\n  wire \\wire70_:missing ;\n  wire wire71_101;\n  wire wire71_89;\n  wire wire72_110;\n  wire wire72_89;\n  wire wire73_112;\n  wire wire73_89;\n  wire wire74_81;\n  wire wire74_83;\n  wire wire74_89;\n  wire wire75_88;\n  wire wire75_89;\n  wire wire75_90;\n  wire wire76_99;\n  input \\wire7_39_25_34_17_45_:missing_42_49 ;\n  wire \\wire7_39_25_34_17_45_:missing_42_49 ;\n  wire wire84_85;\n  wire \\wire88_:missing ;\n  output wire8_89;\n  wire wire8_89;\n  wire wire91_92;\n  input \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  wire \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  wire wire9_18;\n  wire \\wire:missing_102 ;\n  wire \\wire:missing_106 ;\n  wire \\wire:missing_107 ;\n  wire \\wire:missing_114 ;\n  wire \\wire:missing_115 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_79 ;\n  wire \\wire:missing_80 ;\n  wire \\wire:missing_86 ;\n  wire \\wire:missing_89 ;\n  wire \\wire:missing_92 ;\n  wire \\wire:missing_94 ;\n  wire \\wire:missing_95 ;\n  wire \\wire:missing_97 ;\n  wire \\wire:missing_98 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire9_18 };\n  assign wire10_43 = 4'h8 >> { wire10_45, wire10_44 };\n  assign \\wire11_:missing  = 4'h8 >> { wire11_89, wire11_48 };\n  assign wire12_26 = 4'h8 >> { wire12_89, \\wire:missing_edge  };\n  assign \\wire70_:missing  = 4'h8 >> { wire70_89, wire70_78 };\n  assign wire71_101 = 4'h8 >> { \\wire:missing_edge , wire71_89 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire72_89, wire72_110 };\n  assign wire73_112 = 4'h8 >> { wire73_89, wire73_89 };\n  assign wire74_81 = 4'h8 >> { wire74_83, wire74_89 };\n  assign wire75_88 = 4'h8 >> { wire75_90, wire75_89 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire76_99 };\n  assign wire13_29 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire14_34, wire14_33 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_115  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_114  = wire51_114;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire73_112;\n  assign \\wire111_:missing  = \\wire:missing_edge ;\n  assign wire72_110 = wire51_110;\n  assign wire64_109 = wire108_109;\n  assign wire108_109 = \\wire:missing_edge ;\n  assign \\wire:missing_107  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_106  = wire51_106;\n  assign wire63_105 = wire104_105;\n  assign wire104_105 = wire51_104;\n  assign \\wire:missing_edge  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_102  = wire101_102;\n  assign wire101_102 = wire71_101;\n  assign \\wire:missing_edge  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign wire76_99 = wire51_99;\n  assign \\wire:missing_98  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_97  = wire55_97;\n  assign wire61_96 = \\wire:missing_edge ;\n  assign \\wire:missing_95  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_94  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire51_93;\n  assign \\wire:missing_92  = wire91_92;\n  assign wire91_92 = wire51_91;\n  assign wire75_90 = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_89  = \\wire:missing_edge ;\n  assign \\wire88_:missing  = wire75_88;\n  assign \\wire:missing_edge  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_86  = wire53_86;\n  assign wire60_85 = wire84_85;\n  assign wire84_85 = wire51_84;\n  assign wire74_83 = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign wire59_82 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire74_81;\n  assign \\wire:missing_80  = \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  assign \\wire:missing_79  = wire51_79;\n  assign wire70_78 = wire50_78;\n  assign wire58_77 = wire51_77;\n  assign \\wire:missing_edge  = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign wire11_48 = wire51_48;\n  assign \\wire:missing_47  = wire5_47;\n  assign \\wire46_:missing  = \\wire:missing_edge ;\n  assign wire10_45 = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign wire10_44 = \\wire:missing_edge ;\n  assign \\wire43_:missing  = wire10_43;\n  assign \\wire:missing_42  = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign \\wire41_:missing  = wire51_41;\n  assign \\wire40_:missing  = wire51_40;\n  assign \\wire:missing_39  = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign \\wire:missing_38  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire36_37;\n  assign wire36_37 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire51_35;\n  assign wire14_34 = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign wire14_33 = wire51_33;\n  assign \\wire32_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire51_31;\n  assign \\wire:missing_30  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire13_29;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_27  = wire26_27;\n  assign wire26_27 = wire12_26;\n  assign \\wire:missing_25  = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign \\wire:missing_24  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire51_23;\n  assign \\wire:missing_22  = wire51_22;\n  assign \\wire:missing_21  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire19_:missing  = wire51_19;\n  assign wire9_18 = wire51_18;\n  assign \\wire:missing_edge  = \\wire7_39_25_34_17_45_:missing_42_49 ;\n  assign \\wire:missing_16  = wire51_16;\n  assign \\wire15_:missing  = wire51_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:3.1-233.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , \\wire2_:missing , \\wire3_:missing , wire5_47, \\wire7_39_25_34_17_45_:missing_42_49 , wire8_89, wire51_16, wire50_78, \\wire52_:missing , wire53_86, \\wire54_:missing , wire55_97, \\wire56_:missing , \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 , wire58_77, wire59_82, wire60_85, wire61_96, wire62_89, wire63_105\n, wire64_109, wire65_89);\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:5.8-5.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:7.8-7.19\" *)\n  wire wire104_105;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:8.8-8.19\" *)\n  wire wire108_109;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:9.8-9.17\" *)\n  wire wire10_43;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:10.8-10.17\" *)\n  wire wire10_44;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:11.8-11.17\" *)\n  wire wire10_45;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:12.8-12.25\" *)\n  wire \\wire111_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:18.8-18.17\" *)\n  wire wire13_29;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:20.8-20.17\" *)\n  wire wire14_34;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:23.9-23.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:26.9-26.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:28.8-28.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:29.8-29.17\" *)\n  wire wire36_37;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:30.9-30.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:34.8-34.24\" *)\n  wire \\wire43_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:35.8-35.24\" *)\n  wire \\wire46_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:36.9-36.18\" *)\n  input wire50_78;\n  wire wire50_78;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:38.8-38.18\" *)\n  wire wire51_104;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:43.9-43.18\" *)\n  input wire51_16;\n  wire wire51_16;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:48.8-48.17\" *)\n  wire wire51_23;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:49.8-49.17\" *)\n  wire wire51_31;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:51.8-51.17\" *)\n  wire wire51_35;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:55.8-55.17\" *)\n  wire wire51_77;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:57.8-57.17\" *)\n  wire wire51_84;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:59.8-59.17\" *)\n  wire wire51_93;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:61.9-61.25\" *)\n  input \\wire52_:missing ;\n  wire \\wire52_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:63.9-63.18\" *)\n  input wire53_86;\n  wire wire53_86;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:65.9-65.25\" *)\n  input \\wire54_:missing ;\n  wire \\wire54_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:67.9-67.18\" *)\n  input wire55_97;\n  wire wire55_97;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:69.9-69.25\" *)\n  input \\wire56_:missing ;\n  wire \\wire56_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:71.10-71.19\" *)\n  output wire58_77;\n  wire wire58_77;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:73.10-73.19\" *)\n  output wire59_82;\n  wire wire59_82;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:75.9-75.17\" *)\n  input wire5_47;\n  wire wire5_47;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:77.10-77.19\" *)\n  output wire60_85;\n  wire wire60_85;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:79.10-79.19\" *)\n  output wire61_96;\n  wire wire61_96;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:81.10-81.19\" *)\n  output wire62_89;\n  wire wire62_89;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:83.10-83.20\" *)\n  output wire63_105;\n  wire wire63_105;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:85.10-85.20\" *)\n  output wire64_109;\n  wire wire64_109;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:87.10-87.19\" *)\n  output wire65_89;\n  wire wire65_89;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:89.8-89.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire70_78;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:96.8-96.18\" *)\n  wire wire73_112;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:98.8-98.17\" *)\n  wire wire74_81;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:99.8-99.17\" *)\n  wire wire74_83;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:103.8-103.17\" *)\n  wire wire75_90;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:105.9-105.45\" *)\n  input \\wire7_39_25_34_17_45_:missing_42_49 ;\n  wire \\wire7_39_25_34_17_45_:missing_42_49 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:107.8-107.17\" *)\n  wire wire84_85;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:109.10-109.18\" *)\n  output wire8_89;\n  wire wire8_89;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:112.9-112.59\" *)\n  input \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  wire \\wire95_90_100_103_107_57_115_83_:missing_98_87_80 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:117.8-117.25\" *)\n  wire \\wire:missing_107 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:119.8-119.25\" *)\n  wire \\wire:missing_115 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:120.8-120.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_16 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:121.8-121.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:123.8-123.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:124.8-124.24\" *)\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:126.8-126.24\" *)\n  wire \\wire:missing_30 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:127.8-127.24\" *)\n  wire \\wire:missing_38 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:128.8-128.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:129.8-129.24\" *)\n  wire \\wire:missing_42 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:130.8-130.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:132.8-132.24\" *)\n  wire \\wire:missing_80 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:133.8-133.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_86 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:134.8-134.24\" *)\n  wire \\wire:missing_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:136.8-136.24\" *)\n  wire \\wire:missing_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:137.8-137.24\" *)\n  wire \\wire:missing_95 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:138.8-138.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_97 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:139.8-139.24\" *)\n  wire \\wire:missing_98 ;\n  (* src = \"/tmp/fuzzmount745B5940/DE9B447A.v:140.9-140.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire104_105 = 1'hx;\n  assign wire108_109 = 1'h0;\n  assign wire10_43 = 1'h0;\n  assign wire10_44 = 1'h0;\n  assign wire10_45 = 1'h0;\n  assign \\wire111_:missing  = 1'h0;\n  assign wire13_29 = 1'h0;\n  assign wire14_34 = 1'h0;\n  assign \\wire32_:missing  = 1'h0;\n  assign wire36_37 = 1'h0;\n  assign \\wire43_:missing  = 1'h0;\n  assign \\wire46_:missing  = 1'h0;\n  assign wire51_104 = 1'hx;\n  assign wire51_23 = 1'h0;\n  assign wire51_31 = 1'h0;\n  assign wire51_35 = 1'h0;\n  assign wire51_77 = 1'hx;\n  assign wire51_84 = 1'hx;\n  assign wire51_93 = 1'h0;\n  assign wire58_77 = 1'hx;\n  assign wire59_82 = 1'h0;\n  assign wire60_85 = 1'hx;\n  assign wire61_96 = 1'h0;\n  assign wire62_89 = 1'hx;\n  assign wire63_105 = 1'hx;\n  assign wire64_109 = 1'h0;\n  assign wire65_89 = 1'hx;\n  assign wire70_78 = wire50_78;\n  assign wire73_112 = 1'h0;\n  assign wire74_81 = 1'h0;\n  assign wire74_83 = 1'h0;\n  assign wire75_90 = 1'h0;\n  assign \\wire7_39_25_34_17_45_:missing_42_49  = 1'h0;\n  assign wire84_85 = 1'hx;\n  assign wire8_89 = 1'hx;\n  assign \\wire95_90_100_103_107_57_115_83_:missing_98_87_80  = 1'h0;\n  assign \\wire:missing_107  = 1'h0;\n  assign \\wire:missing_115  = 1'h0;\n  assign \\wire:missing_16  = wire51_16;\n  assign \\wire:missing_21  = 1'h0;\n  assign \\wire:missing_24  = 1'h0;\n  assign \\wire:missing_25  = 1'h0;\n  assign \\wire:missing_30  = 1'h0;\n  assign \\wire:missing_38  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_42  = 1'h0;\n  assign \\wire:missing_47  = wire5_47;\n  assign \\wire:missing_80  = 1'h0;\n  assign \\wire:missing_86  = wire53_86;\n  assign \\wire:missing_89  = 1'h0;\n  assign \\wire:missing_94  = 1'h0;\n  assign \\wire:missing_95  = 1'h0;\n  assign \\wire:missing_97  = wire55_97;\n  assign \\wire:missing_98  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:51:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36/src/top.v'.\nSBY 23:51:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] Copy '/tmp/fuzzmount745B5940/DE9B447A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36/src/DE9B447A.v'.\nSBY 23:51:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] Copy '/tmp/fuzzmount745B5940/DE9B447A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36/src/DE9B447A.post.v'.\nSBY 23:51:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: abc pdr\nSBY 23:51:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:51:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: /tmp/fuzzmount745B5940/top.v:40: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:152$82_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:152$82.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:150$80_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:150$80.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:149$79_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:149$79.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:148$78_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:148$78.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:154$84_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:154$84.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/DE9B447A.v:142$72_Y [0] between cell $shr$/tmp/fuzzmount745B5940/DE9B447A.v:142$72.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire8_89 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire65_89 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire63_105 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire62_89 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire60_85 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire presynth.\\wire58_77 is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] base: finished (returncode=0)\nSBY 23:51:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire8_89 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire65_89 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire63_105 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire62_89 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire60_85 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire presynth.\\wire58_77 is used but has no driver.\nSBY 23:51:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] aig: finished (returncode=0)\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: Warning: The network has no constraints.\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: finished (returncode=0)\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] engine_0: Status returned by engine: FAIL\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36'.\nSBY 23:51:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpht2waw36] DONE (FAIL, rc=2)\n", :err ""}}}