Analysis & Synthesis report for DataPath
Fri Apr 05 14:39:41 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |System|Control:control|present_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0|altsyncram_o1u1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |System
 17. Parameter Settings for User Entity Instance: Control:control
 18. Parameter Settings for User Entity Instance: DataPath:datapath
 19. Parameter Settings for User Entity Instance: DataPath:datapath|register:R0
 20. Parameter Settings for User Entity Instance: DataPath:datapath|register:R1
 21. Parameter Settings for User Entity Instance: DataPath:datapath|register:R2
 22. Parameter Settings for User Entity Instance: DataPath:datapath|register:R3
 23. Parameter Settings for User Entity Instance: DataPath:datapath|register:R4
 24. Parameter Settings for User Entity Instance: DataPath:datapath|register:R5
 25. Parameter Settings for User Entity Instance: DataPath:datapath|register:R6
 26. Parameter Settings for User Entity Instance: DataPath:datapath|register:R7
 27. Parameter Settings for User Entity Instance: DataPath:datapath|register:R8
 28. Parameter Settings for User Entity Instance: DataPath:datapath|register:R9
 29. Parameter Settings for User Entity Instance: DataPath:datapath|register:R10
 30. Parameter Settings for User Entity Instance: DataPath:datapath|register:R11
 31. Parameter Settings for User Entity Instance: DataPath:datapath|register:R12
 32. Parameter Settings for User Entity Instance: DataPath:datapath|register:R13
 33. Parameter Settings for User Entity Instance: DataPath:datapath|register:R14
 34. Parameter Settings for User Entity Instance: DataPath:datapath|register:R15
 35. Parameter Settings for User Entity Instance: DataPath:datapath|register:IR
 36. Parameter Settings for User Entity Instance: DataPath:datapath|register:PC
 37. Parameter Settings for User Entity Instance: DataPath:datapath|register:RY
 38. Parameter Settings for User Entity Instance: DataPath:datapath|register:RZ_HI
 39. Parameter Settings for User Entity Instance: DataPath:datapath|register:RZ_LO
 40. Parameter Settings for User Entity Instance: DataPath:datapath|register:MAR
 41. Parameter Settings for User Entity Instance: DataPath:datapath|MDR2:MDR_reg
 42. Parameter Settings for User Entity Instance: DataPath:datapath|MDR2:MDR_reg|register:mdr_register
 43. Parameter Settings for User Entity Instance: DataPath:datapath|register:HI
 44. Parameter Settings for User Entity Instance: DataPath:datapath|register:LO
 45. Parameter Settings for User Entity Instance: DataPath:datapath|Inport_reg:Inport
 46. Parameter Settings for User Entity Instance: DataPath:datapath|Outport_reg:Outport
 47. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu
 48. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|and_or:and_instance
 49. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|and_or:or_instance
 50. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|rol:rol_instance
 51. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|ror:ror_instance
 52. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|booth_mul_combinational:mul_instance
 53. Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|div_combinational:division_instance
 54. Parameter Settings for User Entity Instance: DataPath:datapath|Select_and_Decode_IR:IR_register_decoder
 55. Parameter Settings for User Entity Instance: RAM512x32:memory512x32
 56. Parameter Settings for User Entity Instance: Clock_div:clock_divider_instance
 57. Parameter Settings for Inferred Entity Instance: RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "Clock_div:clock_divider_instance"
 60. Port Connectivity Checks: "RAM512x32:memory512x32"
 61. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_unsigned_instance"
 62. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:sub_instance"
 63. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31"
 64. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15"
 65. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11"
 66. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7"
 67. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3"
 68. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15"
 69. Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance"
 70. Port Connectivity Checks: "DataPath:datapath|ALU:alu|and_or:or_instance"
 71. Port Connectivity Checks: "DataPath:datapath|ALU:alu|and_or:and_instance"
 72. Port Connectivity Checks: "DataPath:datapath|register:MAR"
 73. Port Connectivity Checks: "DataPath:datapath"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 05 14:39:41 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; DataPath                                        ;
; Top-level Entity Name           ; System                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 741                                             ;
; Total pins                      ; 50                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 16,384                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; System             ; DataPath           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                           ; Library ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+
; Clock_div.v                                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/Clock_div.v                                                             ;         ;
; Seven_Seg_Display_Out.v                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/Seven_Seg_Display_Out.v                                                 ;         ;
; Control_unit_partition/Control.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v                                        ;         ;
; DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v      ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v      ;         ;
; DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v ;         ;
; DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v ;         ;
; DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v  ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v  ;         ;
; DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v         ;         ;
; DataPath_partition/ALU_files/Logical_Operations/shra.v                  ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v                  ;         ;
; DataPath_partition/ALU_files/Logical_Operations/shr.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v                   ;         ;
; DataPath_partition/ALU_files/Logical_Operations/shl.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v                   ;         ;
; DataPath_partition/ALU_files/Logical_Operations/ror.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v                   ;         ;
; DataPath_partition/ALU_files/Logical_Operations/rol.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v                   ;         ;
; DataPath_partition/ALU_files/Logical_Operations/not_module.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v            ;         ;
; DataPath_partition/ALU_files/Logical_Operations/neg.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v                   ;         ;
; DataPath_partition/ALU_files/Logical_Operations/and_or.v                ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v                ;         ;
; DataPath_partition/ALU_files/Division/div_combinational.v               ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v               ;         ;
; DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v         ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v         ;         ;
; DataPath_partition/ALU_files/ALU.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v                                      ;         ;
; DataPath_partition/Bus_files/Bus_MUX.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v                                  ;         ;
; DataPath_partition/Bus_files/Bus_Encoder.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v                              ;         ;
; DataPath_partition/Registers/register.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v                                 ;         ;
; DataPath_partition/Registers/Outport_reg.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v                              ;         ;
; DataPath_partition/Registers/MDR2.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v                                     ;         ;
; DataPath_partition/Registers/Inport_reg.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v                               ;         ;
; DataPath_partition/Select_and_Decode_IR.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v                               ;         ;
; DataPath_partition/decoder4to16.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v                                       ;         ;
; DataPath_partition/DataPath.v                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v                                           ;         ;
; DataPath_partition/CON_FF.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v                                             ;         ;
; System.v                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v                                                                ;         ;
; Memory/RAM512x32.v                                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v                                                      ;         ;
; memory/memory_lab_phase4.hex                                            ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; C:/Users/20lfr/Desktop/ELEC_374_project/System/memory/memory_lab_phase4.hex                                            ;         ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;         ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;         ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;         ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;         ;
; aglobal181.inc                                                          ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;         ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;         ;
; altrom.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc                                                           ;         ;
; altram.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc                                                           ;         ;
; altdpram.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;         ;
; db/altsyncram_o1u1.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/20lfr/Desktop/ELEC_374_project/System/db/altsyncram_o1u1.tdf                                                  ;         ;
; db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif                             ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/20lfr/Desktop/ELEC_374_project/System/db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif                             ;         ;
+-------------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2298                                 ;
;                                             ;                                      ;
; Combinational ALUT usage for logic          ; 4105                                 ;
;     -- 7 input functions                    ; 29                                   ;
;     -- 6 input functions                    ; 345                                  ;
;     -- 5 input functions                    ; 273                                  ;
;     -- 4 input functions                    ; 2036                                 ;
;     -- <=3 input functions                  ; 1422                                 ;
;                                             ;                                      ;
; Dedicated logic registers                   ; 741                                  ;
;                                             ;                                      ;
; I/O pins                                    ; 50                                   ;
; Total MLAB memory bits                      ; 0                                    ;
; Total block memory bits                     ; 16384                                ;
;                                             ;                                      ;
; Total DSP Blocks                            ; 0                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; DataPath:datapath|Bus_MUX:Bus|Mux0~7 ;
; Maximum fan-out                             ; 2055                                 ;
; Total fan-out                               ; 21256                                ;
; Average fan-out                             ; 4.27                                 ;
+---------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Entity Name           ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |System                                          ; 4105 (1)            ; 741 (0)                   ; 16384             ; 0          ; 50   ; 0            ; |System                                                                                                                                         ; System                ; work         ;
;    |Control:control|                             ; 29 (29)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |System|Control:control                                                                                                                         ; Control               ; work         ;
;    |DataPath:datapath|                           ; 4061 (0)            ; 721 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath                                                                                                                       ; DataPath              ; work         ;
;       |ALU:alu|                                  ; 3482 (46)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu                                                                                                               ; ALU                   ; work         ;
;          |add_sub:add_instance|                  ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance                                                                                          ; add_sub               ; work         ;
;             |CLA_32bit_adder:adder|              ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder                                                                    ; CLA_32bit_adder       ; work         ;
;                |CLA_16bit_adder:bits0_15|        ; 14 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15                                           ; CLA_16bit_adder       ; work         ;
;                   |CLA_4bit_adder:bits0_3|       ; 3 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3                    ; CLA_4bit_adder        ; work         ;
;                      |CLA_b_cell:bit3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3|CLA_b_cell:bit3    ; CLA_b_cell            ; work         ;
;                   |CLA_4bit_adder:bits12_15|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15                  ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits4_7|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7                    ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits8_11|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11                   ; CLA_4bit_adder        ; work         ;
;                |CLA_16bit_adder:bits16_31|       ; 10 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31                                          ; CLA_16bit_adder       ; work         ;
;                   |CLA_4bit_adder:bits12_15|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits12_15                 ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits4_7|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits4_7                   ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits8_11|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits8_11                  ; CLA_4bit_adder        ; work         ;
;          |add_sub:sub_instance|                  ; 60 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance                                                                                          ; add_sub               ; work         ;
;             |CLA_32bit_adder:adder|              ; 29 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder                                                                    ; CLA_32bit_adder       ; work         ;
;                |CLA_16bit_adder:bits0_15|        ; 15 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15                                           ; CLA_16bit_adder       ; work         ;
;                   |CLA_4bit_adder:bits0_3|       ; 4 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3                    ; CLA_4bit_adder        ; work         ;
;                      |CLA_b_cell:bit1|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3|CLA_b_cell:bit1    ; CLA_b_cell            ; work         ;
;                      |CLA_b_cell:bit3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3|CLA_b_cell:bit3    ; CLA_b_cell            ; work         ;
;                   |CLA_4bit_adder:bits12_15|     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15                  ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits4_7|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7                    ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits8_11|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11                   ; CLA_4bit_adder        ; work         ;
;                |CLA_16bit_adder:bits16_31|       ; 14 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31                                          ; CLA_16bit_adder       ; work         ;
;                   |CLA_4bit_adder:bits0_3|       ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits0_3                   ; CLA_4bit_adder        ; work         ;
;                      |CLA_b_cell:bit0|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits0_3|CLA_b_cell:bit0   ; CLA_b_cell            ; work         ;
;                   |CLA_4bit_adder:bits12_15|     ; 4 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits12_15                 ; CLA_4bit_adder        ; work         ;
;                      |CLA_b_cell:bit0|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits12_15|CLA_b_cell:bit0 ; CLA_b_cell            ; work         ;
;                      |CLA_b_cell:bit1|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits12_15|CLA_b_cell:bit1 ; CLA_b_cell            ; work         ;
;                      |CLA_b_cell:bit2|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits12_15|CLA_b_cell:bit2 ; CLA_b_cell            ; work         ;
;                   |CLA_4bit_adder:bits4_7|       ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits4_7                   ; CLA_4bit_adder        ; work         ;
;                   |CLA_4bit_adder:bits8_11|      ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits8_11                  ; CLA_4bit_adder        ; work         ;
;                      |CLA_b_cell:bit3|           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|add_sub:sub_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31|CLA_4bit_adder:bits8_11|CLA_b_cell:bit3  ; CLA_b_cell            ; work         ;
;          |div_combinational:division_instance|   ; 3173 (3173)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|div_combinational:division_instance                                                                           ; div_combinational     ; work         ;
;          |neg:neg_instance|                      ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|neg:neg_instance                                                                                              ; neg                   ; work         ;
;          |rol:rol_instance|                      ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|rol:rol_instance                                                                                              ; rol                   ; work         ;
;          |ror:ror_instance|                      ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|ror:ror_instance                                                                                              ; ror                   ; work         ;
;          |shl:shl_instance|                      ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|shl:shl_instance                                                                                              ; shl                   ; work         ;
;          |shra:shra_instance|                    ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|ALU:alu|shra:shra_instance                                                                                            ; shra                  ; work         ;
;       |Bus_MUX:Bus|                              ; 324 (309)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|Bus_MUX:Bus                                                                                                           ; Bus_MUX               ; work         ;
;          |Bus_Encoder:encoder_32_to_5|           ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|Bus_MUX:Bus|Bus_Encoder:encoder_32_to_5                                                                               ; Bus_Encoder           ; work         ;
;       |MDR2:MDR_reg|                             ; 1 (0)               ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|MDR2:MDR_reg                                                                                                          ; MDR2                  ; work         ;
;          |register:mdr_register|                 ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|MDR2:MDR_reg|register:mdr_register                                                                                    ; register              ; work         ;
;       |Outport_reg:Outport|                      ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|Outport_reg:Outport                                                                                                   ; Outport_reg           ; work         ;
;       |Select_and_Decode_IR:IR_register_decoder| ; 9 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|Select_and_Decode_IR:IR_register_decoder                                                                              ; Select_and_Decode_IR  ; work         ;
;          |decoder4to16:decoder|                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|Select_and_Decode_IR:IR_register_decoder|decoder4to16:decoder                                                         ; decoder4to16          ; work         ;
;       |register:IR|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:IR                                                                                                           ; register              ; work         ;
;       |register:MAR|                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:MAR                                                                                                          ; register              ; work         ;
;       |register:PC|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:PC                                                                                                           ; register              ; work         ;
;       |register:R0|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R0                                                                                                           ; register              ; work         ;
;       |register:R10|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R10                                                                                                          ; register              ; work         ;
;       |register:R11|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R11                                                                                                          ; register              ; work         ;
;       |register:R12|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R12                                                                                                          ; register              ; work         ;
;       |register:R13|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R13                                                                                                          ; register              ; work         ;
;       |register:R14|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R14                                                                                                          ; register              ; work         ;
;       |register:R15|                             ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R15                                                                                                          ; register              ; work         ;
;       |register:R1|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R1                                                                                                           ; register              ; work         ;
;       |register:R2|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R2                                                                                                           ; register              ; work         ;
;       |register:R3|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R3                                                                                                           ; register              ; work         ;
;       |register:R4|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R4                                                                                                           ; register              ; work         ;
;       |register:R5|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R5                                                                                                           ; register              ; work         ;
;       |register:R6|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R6                                                                                                           ; register              ; work         ;
;       |register:R7|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R7                                                                                                           ; register              ; work         ;
;       |register:R8|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R8                                                                                                           ; register              ; work         ;
;       |register:R9|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:R9                                                                                                           ; register              ; work         ;
;       |register:RY|                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:RY                                                                                                           ; register              ; work         ;
;       |register:RZ_HI|                           ; 75 (75)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:RZ_HI                                                                                                        ; register              ; work         ;
;       |register:RZ_LO|                           ; 150 (150)           ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |System|DataPath:datapath|register:RZ_LO                                                                                                        ; register              ; work         ;
;    |RAM512x32:memory512x32|                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |System|RAM512x32:memory512x32                                                                                                                  ; RAM512x32             ; work         ;
;       |altsyncram:FullMemorySpace_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |System|RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0                                                                                 ; altsyncram            ; work         ;
;          |altsyncram_o1u1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |System|RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0|altsyncram_o1u1:auto_generated                                                  ; altsyncram_o1u1       ; work         ;
;    |Seven_Seg_Display_Out:display_lower|         ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |System|Seven_Seg_Display_Out:display_lower                                                                                                     ; Seven_Seg_Display_Out ; work         ;
;    |Seven_Seg_Display_Out:display_upper|         ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |System|Seven_Seg_Display_Out:display_upper                                                                                                     ; Seven_Seg_Display_Out ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                         ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+
; RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0|altsyncram_o1u1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |System|Control:control|present_state                                                                                                                                                         ;
+---------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+------------------+
; Name                      ; present_state.S6 ; present_state.S5 ; present_state.S4 ; present_state.S3 ; present_state.S2 ; present_state.S1 ; present_state.S0 ; present_state.reset_state ; present_state.S7 ;
+---------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+------------------+
; present_state.reset_state ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                         ; 0                ;
; present_state.S0          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                         ; 0                ;
; present_state.S1          ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                         ; 0                ;
; present_state.S2          ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                         ; 0                ;
; present_state.S3          ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                         ; 0                ;
; present_state.S4          ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                         ; 0                ;
; present_state.S5          ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ; 0                ;
; present_state.S6          ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ; 0                ;
; present_state.S7          ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                         ; 1                ;
+---------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------------+------------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; Control:control|present_state~4           ; Lost fanout                            ;
; Control:control|present_state~5           ; Lost fanout                            ;
; Control:control|present_state~6           ; Lost fanout                            ;
; Control:control|present_state.S3          ; Stuck at GND due to stuck port data_in ;
; Control:control|present_state.S4          ; Stuck at GND due to stuck port data_in ;
; DataPath:datapath|register:HI|q[0..31]    ; Stuck at GND due to stuck port data_in ;
; Control:control|present_state.S5          ; Stuck at GND due to stuck port data_in ;
; DataPath:datapath|CON_FF:con_ff|toControl ; Lost fanout                            ;
; DataPath:datapath|register:LO|q[0..31]    ; Stuck at GND due to stuck port data_in ;
; Control:control|present_state.S6          ; Stuck at GND due to stuck port data_in ;
; Control:control|present_state.S7          ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 73    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+----------------------------------+---------------------------+---------------------------------------------------------------------------+
; Control:control|present_state.S4 ; Stuck at GND              ; DataPath:datapath|register:HI|q[30], DataPath:datapath|register:HI|q[29], ;
;                                  ; due to stuck port data_in ; DataPath:datapath|register:HI|q[28], DataPath:datapath|register:HI|q[27], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[0], DataPath:datapath|register:HI|q[2],   ;
;                                  ;                           ; DataPath:datapath|register:HI|q[3], DataPath:datapath|register:HI|q[4],   ;
;                                  ;                           ; DataPath:datapath|register:HI|q[5], DataPath:datapath|register:HI|q[6],   ;
;                                  ;                           ; DataPath:datapath|register:HI|q[7], DataPath:datapath|register:HI|q[8],   ;
;                                  ;                           ; DataPath:datapath|register:HI|q[9], DataPath:datapath|register:HI|q[10],  ;
;                                  ;                           ; DataPath:datapath|register:HI|q[11], DataPath:datapath|register:HI|q[12], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[13], DataPath:datapath|register:HI|q[14], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[15], DataPath:datapath|register:HI|q[16], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[17], DataPath:datapath|register:HI|q[18], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[19], DataPath:datapath|register:HI|q[20], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[21], DataPath:datapath|register:HI|q[22], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[23], DataPath:datapath|register:HI|q[24], ;
;                                  ;                           ; DataPath:datapath|register:HI|q[25], DataPath:datapath|register:HI|q[26], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[30], DataPath:datapath|register:LO|q[29], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[28], DataPath:datapath|register:LO|q[27], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[0], DataPath:datapath|register:LO|q[2],   ;
;                                  ;                           ; DataPath:datapath|register:LO|q[3], DataPath:datapath|register:LO|q[4],   ;
;                                  ;                           ; DataPath:datapath|register:LO|q[5], DataPath:datapath|register:LO|q[6],   ;
;                                  ;                           ; DataPath:datapath|register:LO|q[7], DataPath:datapath|register:LO|q[8],   ;
;                                  ;                           ; DataPath:datapath|register:LO|q[9], DataPath:datapath|register:LO|q[10],  ;
;                                  ;                           ; DataPath:datapath|register:LO|q[11], DataPath:datapath|register:LO|q[12], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[13], DataPath:datapath|register:LO|q[14], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[15], DataPath:datapath|register:LO|q[16], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[17], DataPath:datapath|register:LO|q[18], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[19], DataPath:datapath|register:LO|q[20], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[21], DataPath:datapath|register:LO|q[22], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[23], DataPath:datapath|register:LO|q[24], ;
;                                  ;                           ; DataPath:datapath|register:LO|q[25], DataPath:datapath|register:LO|q[26]  ;
; Control:control|present_state.S3 ; Stuck at GND              ; DataPath:datapath|register:HI|q[31], DataPath:datapath|register:HI|q[1],  ;
;                                  ; due to stuck port data_in ; DataPath:datapath|register:LO|q[31], DataPath:datapath|register:LO|q[1],  ;
;                                  ;                           ; Control:control|present_state.S7                                          ;
+----------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 741   ;
; Number of registers using Synchronous Clear  ; 698   ;
; Number of registers using Synchronous Load   ; 34    ;
; Number of registers using Asynchronous Clear ; 6     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 724   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                 ;
+----------------------------------------+----------------------------------------------+------+
; Register Name                          ; Megafunction                                 ; Type ;
+----------------------------------------+----------------------------------------------+------+
; RAM512x32:memory512x32|data_out[0..31] ; RAM512x32:memory512x32|FullMemorySpace_rtl_0 ; RAM  ;
+----------------------------------------+----------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:IR|q[26]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:HI|q[14]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |System|DataPath:datapath|register:MAR|q[0]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |System|DataPath:datapath|Outport_reg:Outport|q[6]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R0|q[31]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R1|q[28]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R2|q[18]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R3|q[31]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R4|q[28]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R5|q[18]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R6|q[8]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R7|q[4]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R8|q[23]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R9|q[23]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R10|q[25]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R11|q[4]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R12|q[12]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R13|q[30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R14|q[2]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:R15|q[16]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:LO|q[20]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:PC|q[26]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|register:RY|q[4]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |System|DataPath:datapath|MDR2:MDR_reg|register:mdr_register|q[15] ;
; 39:1               ; 13 bits   ; 338 LEs       ; 143 LEs              ; 195 LEs                ; Yes        ; |System|DataPath:datapath|register:RZ_LO|q[29]                     ;
; 40:1               ; 4 bits    ; 104 LEs       ; 72 LEs               ; 32 LEs                 ; Yes        ; |System|DataPath:datapath|register:RZ_LO|q[23]                     ;
; 40:1               ; 5 bits    ; 130 LEs       ; 95 LEs               ; 35 LEs                 ; Yes        ; |System|DataPath:datapath|register:RZ_LO|q[20]                     ;
; 41:1               ; 8 bits    ; 216 LEs       ; 96 LEs               ; 120 LEs                ; Yes        ; |System|DataPath:datapath|register:RZ_LO|q[9]                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |System|DataPath:datapath|register:RZ_HI|q[26]                     ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |System|DataPath:datapath|register:RZ_HI|q[18]                     ;
; 20:1               ; 7 bits    ; 91 LEs        ; 84 LEs               ; 7 LEs                  ; Yes        ; |System|DataPath:datapath|register:RZ_HI|q[9]                      ;
; 21:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; Yes        ; |System|DataPath:datapath|register:RZ_HI|q[6]                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shl:shl_instance|ShiftLeft0      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shl:shl_instance|ShiftLeft0      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shl:shl_instance|ShiftLeft0      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shra:shra_instance|ShiftRight0   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shra:shra_instance|ShiftRight0   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftLeft0      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftLeft0      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftLeft0      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shl:shl_instance|ShiftLeft0      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftLeft0      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftRight0     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftRight0     ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftLeft0      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftLeft0      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftLeft0      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|shra:shra_instance|ShiftRight0   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|ror:ror_instance|ShiftLeft0      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftRight0     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftRight0     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftRight0     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |System|DataPath:datapath|ALU:alu|rol:rol_instance|ShiftRight0     ;
; 25:1               ; 10 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |System|DataPath:datapath|Bus_MUX:Bus|Mux17                        ;
; 26:1               ; 8 bits    ; 136 LEs       ; 136 LEs              ; 0 LEs                  ; No         ; |System|DataPath:datapath|Bus_MUX:Bus|Mux26                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |System|Control:control|ALU_opcode[2]                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |System|Control:control|ALU_opcode[4]                              ;
; 24:1               ; 14 bits   ; 224 LEs       ; 224 LEs              ; 0 LEs                  ; No         ; |System|DataPath:datapath|Bus_MUX:Bus|Mux6                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0|altsyncram_o1u1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |System ;
+---------------------+-------+------------------------------------------+
; Parameter Name      ; Value ; Type                                     ;
+---------------------+-------+------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                           ;
; ADDR_WIDTH          ; 9     ; Signed Integer                           ;
; CLOCK_CYCLE_DIVISOR ; 2     ; Signed Integer                           ;
+---------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control:control ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R0 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R1 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R2 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R3 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R4 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R5 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R6 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R7 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R8 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R9 ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R10 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R11 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R12 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R13 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R14 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:R15 ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:IR ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:PC ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:RY ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:RZ_HI ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer            ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer            ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:RZ_LO ;
+----------------+----------------------------------+---------------------------+
; Parameter Name ; Value                            ; Type                      ;
+----------------+----------------------------------+---------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer            ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer            ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+----------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:MAR ;
+----------------+----------------------------------+-------------------------+
; Parameter Name ; Value                            ; Type                    ;
+----------------+----------------------------------+-------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer          ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer          ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary         ;
+----------------+----------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|MDR2:MDR_reg ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|MDR2:MDR_reg|register:mdr_register ;
+----------------+----------------------------------+-----------------------------------------------+
; Parameter Name ; Value                            ; Type                                          ;
+----------------+----------------------------------+-----------------------------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer                                ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer                                ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary                               ;
+----------------+----------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:HI ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|register:LO ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer         ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer         ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|Inport_reg:Inport ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer               ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer               ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary              ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|Outport_reg:Outport ;
+----------------+----------------------------------+--------------------------------+
; Parameter Name ; Value                            ; Type                           ;
+----------------+----------------------------------+--------------------------------+
; DATA_WIDTH_IN  ; 32                               ; Signed Integer                 ;
; DATA_WIDTH_OUT ; 32                               ; Signed Integer                 ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary                ;
+----------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|and_or:and_instance ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|and_or:or_instance ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|rol:rol_instance ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|ror:ror_instance ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|booth_mul_combinational:mul_instance ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|ALU:alu|div_combinational:division_instance ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataPath:datapath|Select_and_Decode_IR:IR_register_decoder ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM512x32:memory512x32 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; DATA_WIDTH     ; 32                               ; Signed Integer  ;
; ADDR_WIDTH     ; 9                                ; Signed Integer  ;
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_div:clock_divider_instance ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DIVISOR        ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0 ;
+------------------------------------+---------------------------------------------+-----------------------+
; Parameter Name                     ; Value                                       ; Type                  ;
+------------------------------------+---------------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped               ;
; WIDTH_A                            ; 32                                          ; Untyped               ;
; WIDTHAD_A                          ; 9                                           ; Untyped               ;
; NUMWORDS_A                         ; 512                                         ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped               ;
; WIDTH_B                            ; 32                                          ; Untyped               ;
; WIDTHAD_B                          ; 9                                           ; Untyped               ;
; NUMWORDS_B                         ; 512                                         ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK0                                      ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped               ;
; BYTE_SIZE                          ; 8                                           ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped               ;
; INIT_FILE                          ; db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_o1u1                             ; Untyped               ;
+------------------------------------+---------------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 512                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 512                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_div:clock_divider_instance"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM512x32:memory512x32"                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_unsigned_instance" ;
+-----------------+-------+----------+------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                        ;
+-----------------+-------+----------+------------------------------------------------+
; signed_flag     ; Input ; Info     ; Stuck at GND                                   ;
; subtract_enable ; Input ; Info     ; Stuck at GND                                   ;
+-----------------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:sub_instance" ;
+-----------------+-------+----------+---------------------------------------+
; Port            ; Type  ; Severity ; Details                               ;
+-----------------+-------+----------+---------------------------------------+
; signed_flag     ; Input ; Info     ; Stuck at VCC                          ;
; subtract_enable ; Input ; Info     ; Stuck at VCC                          ;
+-----------------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits16_31" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-------+--------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits12_15" ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits8_11" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits4_7" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                       ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------+
; C_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|add_sub:add_instance"                                                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; signed_flag     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; subtract_enable ; Input  ; Info     ; Stuck at GND                                                                        ;
; C_out           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|and_or:or_instance" ;
+-----------+-------+----------+-------------------------------------------+
; Port      ; Type  ; Severity ; Details                                   ;
+-----------+-------+----------+-------------------------------------------+
; selection ; Input ; Info     ; Stuck at GND                              ;
+-----------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|ALU:alu|and_or:and_instance" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; selection ; Input ; Info     ; Stuck at VCC                               ;
+-----------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath|register:MAR"                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; BusMuxIn ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (9 bits) it drives; bit(s) "BusMuxIn[31..9]" have no fanouts ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataPath:datapath"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; External_In[31..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; External_Out[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 741                         ;
;     CLR               ; 3                           ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR          ; 664                         ;
;     ENA SCLR SLD      ; 34                          ;
;     plain             ; 14                          ;
; arriav_lcell_comb     ; 4105                        ;
;     arith             ; 2305                        ;
;         0 data inputs ; 35                          ;
;         1 data inputs ; 151                         ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 133                         ;
;         4 data inputs ; 1933                        ;
;         5 data inputs ; 52                          ;
;     extend            ; 29                          ;
;         7 data inputs ; 29                          ;
;     normal            ; 1771                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 1063                        ;
;         4 data inputs ; 103                         ;
;         5 data inputs ; 221                         ;
;         6 data inputs ; 345                         ;
; boundary_port         ; 50                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 177.60                      ;
; Average LUT depth     ; 157.78                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Apr 05 14:39:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clock_div.v
    Info (12023): Found entity 1: Clock_div File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Clock_div.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_display_out.v
    Info (12023): Found entity 1: Seven_Seg_Display_Out File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Seven_Seg_Display_Out.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_partition/control.v
    Info (12023): Found entity 1: Control File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_b_cell.v
    Info (12023): Found entity 1: CLA_b_cell File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_32bit_adder.v
    Info (12023): Found entity 1: CLA_32bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_16bit_adder.v
    Info (12023): Found entity 1: CLA_16bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_4bit_adder.v
    Info (12023): Found entity 1: CLA_4bit_adder File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/add_sub.v
    Info (12023): Found entity 1: add_sub File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shra.v
    Info (12023): Found entity 1: shra File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shr.v
    Info (12023): Found entity 1: shr File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shla.v
    Info (12023): Found entity 1: shla File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shla.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shl.v
    Info (12023): Found entity 1: shl File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/ror.v
    Info (12023): Found entity 1: ror File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/rol.v
    Info (12023): Found entity 1: rol File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/not_module.v
    Info (12023): Found entity 1: not_module File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/neg.v
    Info (12023): Found entity 1: neg File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/and_or.v
    Info (12023): Found entity 1: and_or File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/division/div_combinational.v
    Info (12023): Found entity 1: div_combinational File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_mul_combinational.v
    Info (12023): Found entity 1: booth_mul_combinational File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_2_pair.v
    Info (12023): Found entity 1: booth_two_pair File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_2_pair.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_mux.v
    Info (12023): Found entity 1: Bus_MUX File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_encoder.v
    Info (12023): Found entity 1: Bus_Encoder File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/registers/register.v
    Info (12023): Found entity 1: register File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/registers/outport_reg.v
    Info (12023): Found entity 1: Outport_reg File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/registers/mdr2.v
    Info (12023): Found entity 1: MDR2 File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/registers/inport_reg.v
    Info (12023): Found entity 1: Inport_reg File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/select_and_decode_ir.v
    Info (12023): Found entity 1: Select_and_Decode_IR File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/decoder4to16.v
    Info (12023): Found entity 1: decoder4to16 File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/datapath.v
    Info (12023): Found entity 1: DataPath File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_partition/con_ff.v
    Info (12023): Found entity 1: CON_FF File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system.v
    Info (12023): Found entity 1: System File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram512x32.v
    Info (12023): Found entity 1: RAM512x32 File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at ALU.v(18): Parameter Declaration in module "ALU" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 18
Info (12127): Elaborating entity "System" for the top level hierarchy
Info (12128): Elaborating entity "Control" for hierarchy "Control:control" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 73
Warning (10270): Verilog HDL Case Statement warning at Control.v(140): incomplete case statement has no default case item File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 140
Info (10264): Verilog HDL Case Statement information at Control.v(140): all case item expressions in this case statement are onehot File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 140
Warning (10240): Verilog HDL Always Construct warning at Control.v(168): inferring latch(es) for variable "HALT_s", which holds its previous value in one or more paths through the always construct File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 168
Info (10041): Inferred latch for "HALT_s" at Control.v(168) File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 168
Info (12128): Elaborating entity "DataPath" for hierarchy "DataPath:datapath" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 98
Info (12128): Elaborating entity "register" for hierarchy "DataPath:datapath|register:R0" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 91
Info (12128): Elaborating entity "MDR2" for hierarchy "DataPath:datapath|MDR2:MDR_reg" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 124
Info (12128): Elaborating entity "Inport_reg" for hierarchy "DataPath:datapath|Inport_reg:Inport" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at Inport_reg.v(10): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v Line: 10
Info (12128): Elaborating entity "Outport_reg" for hierarchy "DataPath:datapath|Outport_reg:Outport" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 139
Info (12128): Elaborating entity "Bus_MUX" for hierarchy "DataPath:datapath|Bus_MUX:Bus" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 154
Info (12128): Elaborating entity "Bus_Encoder" for hierarchy "DataPath:datapath|Bus_MUX:Bus|Bus_Encoder:encoder_32_to_5" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v Line: 23
Info (12128): Elaborating entity "ALU" for hierarchy "DataPath:datapath|ALU:alu" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 159
Info (12128): Elaborating entity "and_or" for hierarchy "DataPath:datapath|ALU:alu|and_or:and_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 25
Info (12128): Elaborating entity "neg" for hierarchy "DataPath:datapath|ALU:alu|neg:neg_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 27
Info (12128): Elaborating entity "not_module" for hierarchy "DataPath:datapath|ALU:alu|not_module:not_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 28
Info (12128): Elaborating entity "rol" for hierarchy "DataPath:datapath|ALU:alu|rol:rol_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 29
Info (12128): Elaborating entity "ror" for hierarchy "DataPath:datapath|ALU:alu|ror:ror_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 30
Info (12128): Elaborating entity "shl" for hierarchy "DataPath:datapath|ALU:alu|shl:shl_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 31
Info (12128): Elaborating entity "shra" for hierarchy "DataPath:datapath|ALU:alu|shra:shra_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 32
Info (12128): Elaborating entity "shr" for hierarchy "DataPath:datapath|ALU:alu|shr:shr_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 33
Info (12128): Elaborating entity "add_sub" for hierarchy "DataPath:datapath|ALU:alu|add_sub:add_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 36
Info (12128): Elaborating entity "CLA_32bit_adder" for hierarchy "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v Line: 17
Info (12128): Elaborating entity "CLA_16bit_adder" for hierarchy "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v Line: 11
Info (12128): Elaborating entity "CLA_4bit_adder" for hierarchy "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v Line: 12
Info (12128): Elaborating entity "CLA_b_cell" for hierarchy "DataPath:datapath|ALU:alu|add_sub:add_instance|CLA_32bit_adder:adder|CLA_16bit_adder:bits0_15|CLA_4bit_adder:bits0_3|CLA_b_cell:bit0" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v Line: 12
Info (12128): Elaborating entity "booth_mul_combinational" for hierarchy "DataPath:datapath|ALU:alu|booth_mul_combinational:mul_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 41
Warning (10199): Verilog HDL Case Statement warning at booth_mul_combinational.v(28): case item expression never matches the case expression File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v Line: 28
Info (10264): Verilog HDL Case Statement information at booth_mul_combinational.v(27): all case item expressions in this case statement are onehot File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v Line: 27
Info (12128): Elaborating entity "div_combinational" for hierarchy "DataPath:datapath|ALU:alu|div_combinational:division_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v Line: 44
Info (12128): Elaborating entity "Select_and_Decode_IR" for hierarchy "DataPath:datapath|Select_and_Decode_IR:IR_register_decoder" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 177
Info (12128): Elaborating entity "decoder4to16" for hierarchy "DataPath:datapath|Select_and_Decode_IR:IR_register_decoder|decoder4to16:decoder" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v Line: 19
Info (12128): Elaborating entity "CON_FF" for hierarchy "DataPath:datapath|CON_FF:con_ff" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v Line: 183
Info (12128): Elaborating entity "RAM512x32" for hierarchy "RAM512x32:memory512x32" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 109
Info (12128): Elaborating entity "Seven_Seg_Display_Out" for hierarchy "Seven_Seg_Display_Out:display_upper" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 112
Info (12128): Elaborating entity "Clock_div" for hierarchy "Clock_div:clock_divider_instance" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 115
Warning (10230): Verilog HDL assignment warning at Clock_div.v(13): truncated value with size 32 to match size of target (4) File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Clock_div.v Line: 13
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RAM512x32:memory512x32|FullMemorySpace_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0"
Info (12133): Instantiated megafunction "RAM512x32:memory512x32|altsyncram:FullMemorySpace_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DataPath.ram0_RAM512x32_840a0d82.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1u1.tdf
    Info (12023): Found entity 1: altsyncram_o1u1 File: C:/Users/20lfr/Desktop/ELEC_374_project/System/db/altsyncram_o1u1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Control:control|run" is converted into an equivalent circuit using register "Control:control|run~_emulated" and latch "Control:control|run~1" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 5
    Warning (13310): Register "Control:control|clear" is converted into an equivalent circuit using register "Control:control|clear~_emulated" and latch "Control:control|run~1" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Control:control|Mem_enable512x32" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/Control_unit_partition/Control.v Line: 23
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inport_data[8]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[9]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[10]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[11]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[12]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[13]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[14]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[15]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[16]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[17]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[18]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[19]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[20]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[21]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[22]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[23]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[24]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[25]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[26]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[27]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[28]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[29]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[30]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
    Warning (15610): No output dependent on input pin "inport_data[31]" File: C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v Line: 6
Info (21057): Implemented 4847 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 4765 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Fri Apr 05 14:39:41 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:08


