<?xml version="1.0" encoding="UTF-8"?>
<BluePearlReport ReportName="Sets/Resets" Created="Tue Mar 19 11:17:58 2019">
    <Headers>
        <Header Column="0" Name="Reset/Set Name" IntegerValue="No"/>
        <Header Column="1" Name="Type" IntegerValue="No"/>
        <Header Column="2" Name="SR Type" IntegerValue="No"/>
        <Header Column="3" Name="Internal" IntegerValue="No"/>
        <Header Column="4" Name="Staged" IntegerValue="No"/>
        <Header Column="5" Name="Active" IntegerValue="No"/>
        <Header Column="6" Name="Reset Logic" IntegerValue="No"/>
        <Header Column="7" Name="Sync De-asserted" IntegerValue="No"/>
        <Header Column="8" Name="Fanout" IntegerValue="Yes"/>
    </Headers>
    <Row FileID="0" LineNum="114">
        <Column Column="0" Data="design_1_wrapper.design_1_i.clk_wiz_0.inst.locked_int"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="No"/>
        <Column Column="5" Data="Low"/>
        <Column Column="6" Data="Complex"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="8"/>
    </Row>
    <Row FileID="1" LineNum="118">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl.iodelay_ctrl_rdy[0]"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="No"/>
        <Column Column="5" Data="Low"/>
        <Column Column="6" Data="Gated"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="7"/>
    </Row>
    <Row FileID="2" LineNum="239">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.MMCM_Locked_i"/>
        <Column Column="1" Data="Synch/Asynch"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="Mixed"/>
        <Column Column="5" Data="Low"/>
        <Column Column="6" Data="Gated"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="7"/>
    </Row>
    <Row FileID="2" LineNum="223">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r1"/>
        <Column Column="1" Data="Synch/Asynch"/>
        <Column Column="2" Data="Set/Reset"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="Mixed"/>
        <Column Column="5" Data="High/Low"/>
        <Column Column="6" Data="Complex"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="432"/>
    </Row>
    <Row FileID="3" LineNum="834">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_r"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Reset"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="Yes"/>
        <Column Column="5" Data="High"/>
        <Column Column="6" Data="None"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="1"/>
    </Row>
    <Row FileID="3" LineNum="835">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_rr"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Reset"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="Yes"/>
        <Column Column="5" Data="High"/>
        <Column Column="6" Data="None"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="1"/>
    </Row>
    <Row FileID="3" LineNum="833">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Reset"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="No"/>
        <Column Column="5" Data="High"/>
        <Column Column="6" Data="None"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="1"/>
    </Row>
    <Row FileID="3" LineNum="697">
        <Column Column="0" Data="design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ref_dll_lock_w[0]"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="No"/>
        <Column Column="5" Data="Low"/>
        <Column Column="6" Data="Gated"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="6"/>
    </Row>
    <Row FileID="4" LineNum="89">
        <Column Column="0" Data="design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.reset"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="No"/>
        <Column Column="5" Data="High"/>
        <Column Column="6" Data="None"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="1"/>
    </Row>
    <Row FileID="5" LineNum="67">
        <Column Column="0" Data="design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.temp"/>
        <Column Column="1" Data="Asynchronous"/>
        <Column Column="2" Data="Set"/>
        <Column Column="3" Data="Yes"/>
        <Column Column="4" Data="Yes"/>
        <Column Column="5" Data="High"/>
        <Column Column="6" Data="Muxed"/>
        <Column Column="7" Data="No"/>
        <Column Column="8" Data="1"/>
    </Row>
    <FileIDs>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" id="0"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" id="1"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" id="2"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" id="3"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v" id="4"/>
        <File name="s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v" id="5"/>
    </FileIDs>
</BluePearlReport>
