verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/shift_10.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/seven_seg_6.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/muldiv_12.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/decoder_7.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/counter_5.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/cmp_11.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/boole_9.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/add_8.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/reset_conditioner_3.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/multi_seven_seg_1.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/alu_4.v"
verilog work "C:/Users/deron/Desktop/FinalProjectHere/work/planAhead/FinalProjectHere/FinalProjectHere.srcs/sources_1/imports/verilog/mojo_top_0.v"
