Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.07 secs
 
--> Reading design: SmartHomeSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SmartHomeSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SmartHomeSystem"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : SmartHomeSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\WindowShadeDegree.v" into library work
Parsing module <WindowshadeDegree>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\PassCheckUnit.v" into library work
Parsing module <PassCheckUnit>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\Multiplier8x8.v" into library work
Parsing module <Multiplier8x8>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\Multiplier16x16.v" into library work
Parsing module <Multiplier16x16>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ModePower.v" into library work
Parsing module <ModePower>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightDanceUtils.v" into library work
Parsing module <mux2to1>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LampState.v" into library work
Parsing module <LampState>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\FanSpeed.v" into library work
Parsing module <FanSpeed>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\DFlop.v" into library work
Parsing module <DFlop>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\AdderSubtractor32x32.v" into library work
Parsing module <AdderSubtractor32x32>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ActiveLamps.v" into library work
Parsing module <ActiveLamps>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\TemperatureCalculator.v" into library work
Parsing module <TemperatureCalculator>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\MemoryUnit.v" into library work
Parsing module <MemoryUnit>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightingSystem.v" into library work
Parsing module <LightingSystem>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightDance.v" into library work
Parsing module <LightDance>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\CoolHeatSystem.v" into library work
Parsing module <CoolHeatSystem>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\SmartHomeSystem.v" into library work
Parsing module <SmartHomeSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SmartHomeSystem>.

Elaborating module <TemperatureCalculator>.

Elaborating module <Multiplier8x8>.

Elaborating module <Multiplier16x16>.

Elaborating module <AdderSubtractor32x32>.

Elaborating module <GasDetectorSensor>.

Elaborating module <CoolHeatSystem>.

Elaborating module <ModePower>.

Elaborating module <FanSpeed>.

Elaborating module <LightingSystem>.

Elaborating module <ActiveLamps>.

Elaborating module <LampState>.

Elaborating module <WindowshadeDegree>.

Elaborating module <LightDance>.

Elaborating module <mux2to1>.

Elaborating module <DFlop>.

Elaborating module <MemoryUnit>.

Elaborating module <ControlUnit>.

Elaborating module <PassCheckUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SmartHomeSystem>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\SmartHomeSystem.v".
    Summary:
	no macro.
Unit <SmartHomeSystem> synthesized.

Synthesizing Unit <TemperatureCalculator>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\TemperatureCalculator.v".
    Found 8-bit subtractor for signal <tc_ref[7]_GND_2_o_sub_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <TemperatureCalculator> synthesized.

Synthesizing Unit <Multiplier8x8>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\Multiplier8x8.v".
    Found 8x8-bit multiplier for signal <P> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier8x8> synthesized.

Synthesizing Unit <Multiplier16x16>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\Multiplier16x16.v".
    Found 16x16-bit multiplier for signal <P> created at line 30.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier16x16> synthesized.

Synthesizing Unit <AdderSubtractor32x32>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\AdderSubtractor32x32.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_1_OUT> created at line 31.
    Found 32-bit adder for signal <A[31]_B[31]_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AdderSubtractor32x32> synthesized.

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\GasDetectorSensor.v".
        s0 = 5'b00000
        s1 = 5'b00001
        s2 = 5'b00010
        s3 = 5'b00011
        s4 = 5'b00100
        s5 = 5'b00101
        s6 = 5'b00110
        s7 = 5'b00111
        s8 = 5'b01000
        s9 = 5'b01001
        s10 = 5'b01010
        s11 = 5'b01011
        s12 = 5'b01100
        s13 = 5'b01101
        s14 = 5'b01110
        s15 = 5'b01111
        s16 = 5'b10000
        s17 = 5'b10001
        s18 = 5'b10010
        s19 = 5'b10011
        s20 = 5'b10100
        s21 = 5'b10101
        s22 = 5'b10110
        s23 = 5'b10111
        s24 = 5'b11000
        s25 = 5'b11001
        s26 = 5'b11010
        s27 = 5'b11011
    Found 5-bit register for signal <pre_state>.
    Found finite state machine <FSM_0> for signal <pre_state>.
    -----------------------------------------------------------------------
    | States             | 27                                             |
    | Transitions        | 54                                             |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (positive)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <GasDetectorSensor> synthesized.

Synthesizing Unit <CoolHeatSystem>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\CoolHeatSystem.v".
    Summary:
	no macro.
Unit <CoolHeatSystem> synthesized.

Synthesizing Unit <ModePower>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ModePower.v".
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_4_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_7_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_10_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_13_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_16_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_19_OUT> created at line 43.
    Found 4-bit adder for signal <GND_10_o_GND_10_o_add_22_OUT> created at line 43.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Multiplexer(s).
Unit <ModePower> synthesized.

Synthesizing Unit <FanSpeed>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\FanSpeed.v".
    Found 1-bit register for signal <pwm_data_reg>.
    Found 8-bit register for signal <counter>.
    Found 8-bit adder for signal <counter[7]_GND_11_o_add_2_OUT> created at line 54.
    Found 8-bit comparator greater for signal <counter[7]_cycles[7]_LessThan_4_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <FanSpeed> synthesized.

Synthesizing Unit <LightingSystem>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightingSystem.v".
    Summary:
	no macro.
Unit <LightingSystem> synthesized.

Synthesizing Unit <ActiveLamps>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ActiveLamps.v".
    Found 4x4-bit multiplier for signal <lenght[3]_lenght[3]_MuLt_1_OUT> created at line 35.
    Summary:
	inferred   1 Multiplier(s).
Unit <ActiveLamps> synthesized.

Synthesizing Unit <div_8u_6u>.
    Related source file is "".
    Found 14-bit adder for signal <n0263> created at line 0.
    Found 14-bit adder for signal <GND_15_o_b[5]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <n0267> created at line 0.
    Found 13-bit adder for signal <GND_15_o_b[5]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <n0271> created at line 0.
    Found 12-bit adder for signal <GND_15_o_b[5]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <n0275> created at line 0.
    Found 11-bit adder for signal <GND_15_o_b[5]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <n0279> created at line 0.
    Found 10-bit adder for signal <GND_15_o_b[5]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <n0283> created at line 0.
    Found 9-bit adder for signal <GND_15_o_b[5]_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <n0287> created at line 0.
    Found 8-bit adder for signal <a[7]_b[5]_add_13_OUT[7:0]> created at line 0.
    Found 8-bit adder for signal <n0291> created at line 0.
    Found 8-bit adder for signal <a[7]_GND_15_o_add_15_OUT[7:0]> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_8u_6u> synthesized.

Synthesizing Unit <LampState>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LampState.v".
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_2_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_3_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_6_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_9_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_12_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_15_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_18_o> created at line 35
    Found 4-bit comparator lessequal for signal <GND_16_o_active_lights[3]_LessThan_21_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_24_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_27_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_30_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_33_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_36_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_39_o> created at line 35
    Found 4-bit comparator lessequal for signal <PWR_15_o_active_lights[3]_LessThan_42_o> created at line 35
    Summary:
	inferred  15 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <LampState> synthesized.

Synthesizing Unit <WindowshadeDegree>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\WindowShadeDegree.v".
    Summary:
	no macro.
Unit <WindowshadeDegree> synthesized.

Synthesizing Unit <LightDance>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightDance.v".
    Summary:
Unit <LightDance> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\LightDanceUtils.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

Synthesizing Unit <DFlop>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\DFlop.v".
    Found 1-bit register for signal <rg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlop> synthesized.

Synthesizing Unit <MemoryUnit>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\MemoryUnit.v".
    Found 35-bit register for signal <mem>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <MemoryUnit> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\ControlUnit.v".
    Found 1-bit register for signal <pre_state<2>>.
    Found 1-bit register for signal <pre_state<1>>.
    Found 1-bit register for signal <pre_state<0>>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <PassCheckUnit>.
    Related source file is "C:\Users\f\Desktop\rojina\madar Manteghi\Smart Home Management System\SmartHomeSystem\PassCheckUnit.v".
    Found 2-bit comparator equal for signal <equal> created at line 30
    Summary:
	inferred   1 Comparator(s).
Unit <PassCheckUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 1
 4x4-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 2
 32-bit addsub                                         : 1
 4-bit adder                                           : 7
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 12
 35-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 26
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 15
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 3
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 14
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FanSpeed>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FanSpeed> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 1
 4x4-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 18
 32-bit addsub                                         : 1
 4-bit adder                                           : 7
 8-bit adder                                           : 1
 8-bit adder carry in                                  : 8
 8-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 26
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 2-bit comparator equal                                : 1
 4-bit comparator lessequal                            : 15
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 3
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 48
 16-bit 2-to-1 multiplexer                             : 14
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pre_state[1:27]> with one-hot encoding.
--------------------------------------
 State | Encoding
--------------------------------------
 00000 | 000000000000000000000000001
 00001 | 000000000000000000000000010
 00010 | 000000000000000000000000100
 00011 | 000000000000000000000001000
 00100 | 000000000000000000000010000
 00101 | 000000000000000000000100000
 00110 | 000000000000000000001000000
 10101 | 000000000000000000010000000
 00111 | 000000000000000000100000000
 01101 | 000000000000000001000000000
 01000 | 000000000000000010000000000
 01001 | 000000000000000100000000000
 01010 | 000000000000001000000000000
 01011 | 000000000000010000000000000
 01100 | 000000000000100000000000000
 01111 | 000000000001000000000000000
 01110 | 000000000010000000000000000
 10000 | 000000000100000000000000000
 10001 | 000000001000000000000000000
 10010 | 000000010000000000000000000
 10011 | 000000100000000000000000000
 10100 | 000001000000000000000000000
 11001 | 000010000000000000000000000
 10110 | 000100000000000000000000000
 10111 | 001000000000000000000000000
 11000 | 010000000000000000000000000
 11010 | 100000000000000000000000000
--------------------------------------

Optimizing unit <MemoryUnit> ...

Optimizing unit <SmartHomeSystem> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <TemperatureCalculator> ...

Optimizing unit <ModePower> ...

Optimizing unit <ActiveLamps> ...

Optimizing unit <div_8u_6u> ...

Optimizing unit <LampState> ...

Optimizing unit <LightDance> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SmartHomeSystem, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SmartHomeSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 217
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 28
#      LUT3                        : 41
#      LUT4                        : 24
#      LUT5                        : 16
#      LUT6                        : 20
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 82
#      FDC                         : 45
#      FDCE                        : 35
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 178
#      IBUF                        : 102
#      OBUF                        : 76
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              82  out of   4800     1%  
 Number of Slice LUTs:                  137  out of   2400     5%  
    Number used as Logic:               137  out of   2400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    150
   Number with an unused Flip Flop:      68  out of    150    45%  
   Number with an unused LUT:            13  out of    150     8%  
   Number of fully used LUT-FF pairs:    69  out of    150    46%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                 179  out of    102   175% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of      8    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.365ns (Maximum Frequency: 229.085MHz)
   Minimum input arrival time before clock: 5.067ns
   Maximum output required time after clock: 15.392ns
   Maximum combinational path delay: 9.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.365ns (frequency: 229.085MHz)
  Total number of paths / destination ports: 284 / 82
-------------------------------------------------------------------------
Delay:               4.365ns (Levels of Logic = 4)
  Source:            Module3/FanSpeed/counter_2 (FF)
  Destination:       Module3/FanSpeed/pwm_data_reg (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Module3/FanSpeed/counter_2 to Module3/FanSpeed/pwm_data_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  Module3/FanSpeed/counter_2 (Module3/FanSpeed/counter_2)
     LUT3:I0->O            4   0.205   0.684  Module3/FanSpeed/Madd_counter[7]_GND_11_o_add_2_OUT_xor<3>111 (Module3/FanSpeed/Madd_counter[7]_GND_11_o_add_2_OUT_xor<3>11)
     LUT5:I4->O            2   0.205   0.721  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o23 (Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o22)
     LUT5:I3->O            1   0.203   0.684  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o24_SW1 (N9)
     LUT6:I4->O            1   0.203   0.000  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o25 (Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o)
     FDC:D                     0.102          Module3/FanSpeed/pwm_data_reg
    ----------------------------------------
    Total                      4.365ns (1.365ns logic, 3.000ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 188 / 156
-------------------------------------------------------------------------
Offset:              5.067ns (Levels of Logic = 5)
  Source:            speed<2> (PAD)
  Destination:       Module3/FanSpeed/pwm_data_reg (FF)
  Destination Clock: clk rising

  Data Path: speed<2> to Module3/FanSpeed/pwm_data_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  speed_2_IBUF (speed_2_IBUF)
     LUT6:I0->O            1   0.203   0.684  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o21 (Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o2)
     LUT6:I4->O            2   0.203   0.617  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o22 (Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o21)
     LUT5:I4->O            1   0.205   0.684  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o24_SW1 (N9)
     LUT6:I4->O            1   0.203   0.000  Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o25 (Module3/FanSpeed/counter[7]_cycles[7]_LessThan_4_o)
     FDC:D                     0.102          Module3/FanSpeed/pwm_data_reg
    ----------------------------------------
    Total                      5.067ns (2.138ns logic, 2.929ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 681778 / 75
-------------------------------------------------------------------------
Offset:              15.392ns (Levels of Logic = 38)
  Source:            Module6/mem_0 (FF)
  Destination:       tempc<31> (PAD)
  Source Clock:      clk rising

  Data Path: Module6/mem_0 to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.002  Module6/mem_0 (Module6/mem_0)
     LUT3:I0->O            3   0.205   0.651  Module1/ref<3>11 (Module1/ref<3>_bdd0)
     LUT5:I4->O            2   0.205   0.616  Module1/ref<5>1 (Module1/ref<5>)
     DSP48A1:B5->M15       1   3.364   0.579  Module1/mul8x8/Mmult_P (Module1/w_ref2<15>)
     DSP48A1:B15->M6       1   3.364   0.684  Module1/mul16x16/Mmult_P (Module1/w_numberator<6>)
     LUT3:I1->O            1   0.203   0.000  Module1/add1/Maddsub_S_lut<0> (Module1/add1/Maddsub_S_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Module1/add1/Maddsub_S_cy<0> (Module1/add1/Maddsub_S_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<1> (Module1/add1/Maddsub_S_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<2> (Module1/add1/Maddsub_S_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<3> (Module1/add1/Maddsub_S_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<4> (Module1/add1/Maddsub_S_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<5> (Module1/add1/Maddsub_S_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<6> (Module1/add1/Maddsub_S_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<7> (Module1/add1/Maddsub_S_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<8> (Module1/add1/Maddsub_S_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<9> (Module1/add1/Maddsub_S_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<10> (Module1/add1/Maddsub_S_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<11> (Module1/add1/Maddsub_S_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<12> (Module1/add1/Maddsub_S_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<13> (Module1/add1/Maddsub_S_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<14> (Module1/add1/Maddsub_S_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<15> (Module1/add1/Maddsub_S_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<16> (Module1/add1/Maddsub_S_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<17> (Module1/add1/Maddsub_S_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<18> (Module1/add1/Maddsub_S_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<19> (Module1/add1/Maddsub_S_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<20> (Module1/add1/Maddsub_S_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<21> (Module1/add1/Maddsub_S_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<22> (Module1/add1/Maddsub_S_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<23> (Module1/add1/Maddsub_S_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<24> (Module1/add1/Maddsub_S_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<25> (Module1/add1/Maddsub_S_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<26> (Module1/add1/Maddsub_S_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<27> (Module1/add1/Maddsub_S_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<28> (Module1/add1/Maddsub_S_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<29> (Module1/add1/Maddsub_S_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Module1/add1/Maddsub_S_cy<30> (Module1/add1/Maddsub_S_cy<30>)
     XORCY:CI->O           1   0.180   0.579  Module1/add1/Maddsub_S_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 2.571          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                     15.392ns (11.281ns logic, 4.111ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9417 / 55
-------------------------------------------------------------------------
Delay:               9.595ns (Levels of Logic = 36)
  Source:            adc_data<14> (PAD)
  Destination:       tempc<31> (PAD)

  Data Path: adc_data<14> to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  adc_data_14_IBUF (adc_data_14_IBUF)
     DSP48A1:A14->M6       1   2.835   0.684  Module1/mul16x16/Mmult_P (Module1/w_numberator<6>)
     LUT3:I1->O            1   0.203   0.000  Module1/add1/Maddsub_S_lut<0> (Module1/add1/Maddsub_S_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Module1/add1/Maddsub_S_cy<0> (Module1/add1/Maddsub_S_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<1> (Module1/add1/Maddsub_S_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<2> (Module1/add1/Maddsub_S_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<3> (Module1/add1/Maddsub_S_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<4> (Module1/add1/Maddsub_S_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<5> (Module1/add1/Maddsub_S_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<6> (Module1/add1/Maddsub_S_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<7> (Module1/add1/Maddsub_S_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<8> (Module1/add1/Maddsub_S_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<9> (Module1/add1/Maddsub_S_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<10> (Module1/add1/Maddsub_S_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<11> (Module1/add1/Maddsub_S_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<12> (Module1/add1/Maddsub_S_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<13> (Module1/add1/Maddsub_S_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<14> (Module1/add1/Maddsub_S_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<15> (Module1/add1/Maddsub_S_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<16> (Module1/add1/Maddsub_S_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<17> (Module1/add1/Maddsub_S_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<18> (Module1/add1/Maddsub_S_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<19> (Module1/add1/Maddsub_S_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<20> (Module1/add1/Maddsub_S_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<21> (Module1/add1/Maddsub_S_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<22> (Module1/add1/Maddsub_S_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<23> (Module1/add1/Maddsub_S_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<24> (Module1/add1/Maddsub_S_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<25> (Module1/add1/Maddsub_S_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<26> (Module1/add1/Maddsub_S_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<27> (Module1/add1/Maddsub_S_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<28> (Module1/add1/Maddsub_S_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Module1/add1/Maddsub_S_cy<29> (Module1/add1/Maddsub_S_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Module1/add1/Maddsub_S_cy<30> (Module1/add1/Maddsub_S_cy<30>)
     XORCY:CI->O           1   0.180   0.579  Module1/add1/Maddsub_S_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 2.571          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                      9.595ns (7.753ns logic, 1.842ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.365|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.99 secs
 
--> 

Total memory usage is 4503008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

