// Seed: 3010746399
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  tri  id_2
);
  wire id_4 = id_4;
  assign id_0 = 1;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    input tri0 id_5
);
  uwire id_7;
  id_8(
      .id_0(1'b0), .id_1(1), .id_2(id_1), .id_3(id_4), .id_4(1'b0 !=? 1), .id_5(1'b0)
  );
  always @(*) begin
    if (1) begin
      assume (id_5 || 1 || 1 == 1 + id_5 || (1'd0 !=? id_7));
    end
  end
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
