{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494004626472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494004626479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 22:47:06 2017 " "Processing started: Fri May 05 22:47:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494004626479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004626479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off update_unit -c update_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off update_unit -c update_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004626479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494004626864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494004626864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494004639319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/update_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 update_unit-UU " "Found design unit 1: update_unit-UU" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494004639322 ""} { "Info" "ISGN_ENTITY_NAME" "1 update_unit " "Found entity 1: update_unit" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494004639322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Comp " "Found design unit 1: comparator-Comp" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494004639325 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494004639325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639325 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "update_unit " "Elaborating entity \"update_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494004639355 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "broadcast update_unit.vhd(64) " "VHDL Process Statement warning at update_unit.vhd(64): signal \"broadcast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494004639360 "|update_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_en update_unit.vhd(57) " "VHDL Process Statement warning at update_unit.vhd(57): inferring latch(es) for signal or variable \"validity_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494004639366 "|update_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_en update_unit.vhd(57) " "VHDL Process Statement warning at update_unit.vhd(57): inferring latch(es) for signal or variable \"data_en\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494004639366 "|update_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data update_unit.vhd(57) " "VHDL Process Statement warning at update_unit.vhd(57): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494004639367 "|update_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "validity_out update_unit.vhd(57) " "VHDL Process Statement warning at update_unit.vhd(57): inferring latch(es) for signal or variable \"validity_out\", which holds its previous value in one or more paths through the process" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1494004639368 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[15\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[15\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639407 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[14\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[14\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[13\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[13\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[12\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[12\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[11\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[11\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[10\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[10\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[9\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[9\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[8\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[8\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[7\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[7\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639408 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[6\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[6\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[5\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[5\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[4\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[4\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[3\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[3\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[2\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[2\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[1\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[1\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_out\[0\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_out\[0\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639409 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639410 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639411 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[15\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639412 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639413 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[14\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639414 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639415 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[13\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639416 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639417 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[12\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639418 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639419 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639420 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639420 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639420 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639420 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639420 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[11\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639421 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639422 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639422 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639422 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639422 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639422 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639423 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639423 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639423 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[10\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639424 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639425 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639425 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639425 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639425 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639426 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639426 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639426 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639426 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639426 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[9\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639427 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639428 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639429 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[8\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639430 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639431 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[7\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639432 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639433 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[6\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639434 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[5\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639435 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639436 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639436 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639436 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639436 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639436 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639437 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[4\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639438 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639439 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639439 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639439 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639439 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639440 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[3\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639441 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639442 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[2\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639443 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639444 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[1\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[1\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[1\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[2\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[2\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[3\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[3\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[4\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[4\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[5\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[5\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[6\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[6\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639445 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[7\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[7\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[8\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[8\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[9\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[9\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[10\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[10\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[11\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[11\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[12\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[12\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[13\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[13\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[14\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[14\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639446 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\]\[15\] update_unit.vhd(57) " "Inferred latch for \"data\[0\]\[15\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[15\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[15\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[14\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[14\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[13\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[13\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[12\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[12\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[11\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[11\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[10\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[10\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[9\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[9\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[8\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[8\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639447 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[7\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[7\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[6\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[6\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[5\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[5\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[4\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[4\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[3\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[3\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[2\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[2\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[1\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[1\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_en\[0\]\[0\] update_unit.vhd(57) " "Inferred latch for \"data_en\[0\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639448 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[15\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[15\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[14\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[14\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[13\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[13\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[12\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[12\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[11\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[11\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[10\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[10\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[9\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[9\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[8\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[8\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639449 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[7\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[7\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[6\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[6\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[5\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[5\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[4\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[4\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[3\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[3\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[2\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[2\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[1\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[1\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "validity_en\[0\]\[0\] update_unit.vhd(57) " "Inferred latch for \"validity_en\[0\]\[0\]\" at update_unit.vhd(57)" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004639450 "|update_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:comparator1 " "Elaborating entity \"comparator\" for hierarchy \"comparator:comparator1\"" {  } { { "../ALL Code Files/update_unit.vhd" "comparator1" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494004639523 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "busy comparator.vhd(33) " "VHDL Process Statement warning at comparator.vhd(33): signal \"busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/comparator.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/comparator.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494004639533 "|update_unit|comparator:comparator1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[0\]\$latch " "Latch data\[15\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642192 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[1\]\$latch " "Latch data\[15\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642192 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[2\]\$latch " "Latch data\[15\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642192 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[3\]\$latch " "Latch data\[15\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642192 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642192 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[4\]\$latch " "Latch data\[15\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[5\]\$latch " "Latch data\[15\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[6\]\$latch " "Latch data\[15\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[7\]\$latch " "Latch data\[15\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[8\]\$latch " "Latch data\[15\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[9\]\$latch " "Latch data\[15\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642193 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642193 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[10\]\$latch " "Latch data\[15\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[11\]\$latch " "Latch data\[15\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[12\]\$latch " "Latch data\[15\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[13\]\$latch " "Latch data\[15\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[14\]\$latch " "Latch data\[15\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[15\]\[15\]\$latch " "Latch data\[15\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642194 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642194 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[0\]\$latch " "Latch data\[14\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[1\]\$latch " "Latch data\[14\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[2\]\$latch " "Latch data\[14\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[3\]\$latch " "Latch data\[14\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[4\]\$latch " "Latch data\[14\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[5\]\$latch " "Latch data\[14\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642195 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[6\]\$latch " "Latch data\[14\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642196 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[7\]\$latch " "Latch data\[14\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642196 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[8\]\$latch " "Latch data\[14\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642196 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[9\]\$latch " "Latch data\[14\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642196 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[10\]\$latch " "Latch data\[14\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642196 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[11\]\$latch " "Latch data\[14\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[12\]\$latch " "Latch data\[14\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[13\]\$latch " "Latch data\[14\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[14\]\$latch " "Latch data\[14\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[14\]\[15\]\$latch " "Latch data\[14\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[0\]\$latch " "Latch data\[13\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[1\]\$latch " "Latch data\[13\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642197 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[2\]\$latch " "Latch data\[13\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642198 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[3\]\$latch " "Latch data\[13\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642198 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[4\]\$latch " "Latch data\[13\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642198 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[5\]\$latch " "Latch data\[13\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642198 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[6\]\$latch " "Latch data\[13\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642198 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[7\]\$latch " "Latch data\[13\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[8\]\$latch " "Latch data\[13\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[9\]\$latch " "Latch data\[13\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[10\]\$latch " "Latch data\[13\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[11\]\$latch " "Latch data\[13\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[12\]\$latch " "Latch data\[13\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642199 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[13\]\$latch " "Latch data\[13\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[14\]\$latch " "Latch data\[13\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[13\]\[15\]\$latch " "Latch data\[13\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[0\]\$latch " "Latch data\[12\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[1\]\$latch " "Latch data\[12\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[2\]\$latch " "Latch data\[12\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642200 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[3\]\$latch " "Latch data\[12\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[4\]\$latch " "Latch data\[12\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[5\]\$latch " "Latch data\[12\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[6\]\$latch " "Latch data\[12\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[7\]\$latch " "Latch data\[12\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[8\]\$latch " "Latch data\[12\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642201 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642201 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[9\]\$latch " "Latch data\[12\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[10\]\$latch " "Latch data\[12\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[11\]\$latch " "Latch data\[12\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[12\]\$latch " "Latch data\[12\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[13\]\$latch " "Latch data\[12\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[14\]\$latch " "Latch data\[12\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642202 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642202 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[12\]\[15\]\$latch " "Latch data\[12\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642203 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[0\]\$latch " "Latch data\[11\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642203 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[1\]\$latch " "Latch data\[11\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642203 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[2\]\$latch " "Latch data\[11\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642203 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[3\]\$latch " "Latch data\[11\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642203 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642203 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[4\]\$latch " "Latch data\[11\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[5\]\$latch " "Latch data\[11\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[6\]\$latch " "Latch data\[11\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[7\]\$latch " "Latch data\[11\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[8\]\$latch " "Latch data\[11\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[9\]\$latch " "Latch data\[11\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642204 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642204 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[10\]\$latch " "Latch data\[11\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[11\]\$latch " "Latch data\[11\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[12\]\$latch " "Latch data\[11\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[13\]\$latch " "Latch data\[11\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[14\]\$latch " "Latch data\[11\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[11\]\[15\]\$latch " "Latch data\[11\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642205 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642205 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[0\]\$latch " "Latch data\[10\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642206 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[1\]\$latch " "Latch data\[10\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642206 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[2\]\$latch " "Latch data\[10\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642206 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[3\]\$latch " "Latch data\[10\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642206 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[4\]\$latch " "Latch data\[10\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642206 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[5\]\$latch " "Latch data\[10\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[6\]\$latch " "Latch data\[10\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[7\]\$latch " "Latch data\[10\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[8\]\$latch " "Latch data\[10\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[9\]\$latch " "Latch data\[10\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[10\]\$latch " "Latch data\[10\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642207 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642207 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[11\]\$latch " "Latch data\[10\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[12\]\$latch " "Latch data\[10\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[13\]\$latch " "Latch data\[10\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[14\]\$latch " "Latch data\[10\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[10\]\[15\]\$latch " "Latch data\[10\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[0\]\$latch " "Latch data\[9\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642208 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642208 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[1\]\$latch " "Latch data\[9\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[2\]\$latch " "Latch data\[9\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[3\]\$latch " "Latch data\[9\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[4\]\$latch " "Latch data\[9\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[5\]\$latch " "Latch data\[9\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[6\]\$latch " "Latch data\[9\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642209 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642209 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[7\]\$latch " "Latch data\[9\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[8\]\$latch " "Latch data\[9\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[9\]\$latch " "Latch data\[9\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[10\]\$latch " "Latch data\[9\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[11\]\$latch " "Latch data\[9\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[12\]\$latch " "Latch data\[9\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642210 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[13\]\$latch " "Latch data\[9\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[14\]\$latch " "Latch data\[9\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[9\]\[15\]\$latch " "Latch data\[9\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[0\]\$latch " "Latch data\[8\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[1\]\$latch " "Latch data\[8\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[2\]\$latch " "Latch data\[8\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642211 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[3\]\$latch " "Latch data\[8\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[4\]\$latch " "Latch data\[8\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[5\]\$latch " "Latch data\[8\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[6\]\$latch " "Latch data\[8\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[7\]\$latch " "Latch data\[8\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[8\]\$latch " "Latch data\[8\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642212 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642212 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[9\]\$latch " "Latch data\[8\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[10\]\$latch " "Latch data\[8\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[11\]\$latch " "Latch data\[8\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[12\]\$latch " "Latch data\[8\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[13\]\$latch " "Latch data\[8\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[14\]\$latch " "Latch data\[8\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642213 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[8\]\[15\]\$latch " "Latch data\[8\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[0\]\$latch " "Latch data\[7\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[1\]\$latch " "Latch data\[7\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[2\]\$latch " "Latch data\[7\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[3\]\$latch " "Latch data\[7\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[4\]\$latch " "Latch data\[7\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642214 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642214 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[5\]\$latch " "Latch data\[7\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[6\]\$latch " "Latch data\[7\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[7\]\$latch " "Latch data\[7\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[8\]\$latch " "Latch data\[7\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[9\]\$latch " "Latch data\[7\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[10\]\$latch " "Latch data\[7\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642215 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642215 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[11\]\$latch " "Latch data\[7\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[12\]\$latch " "Latch data\[7\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[13\]\$latch " "Latch data\[7\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[14\]\$latch " "Latch data\[7\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[7\]\[15\]\$latch " "Latch data\[7\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[0\]\$latch " "Latch data\[6\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642216 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642216 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[1\]\$latch " "Latch data\[6\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[2\]\$latch " "Latch data\[6\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[3\]\$latch " "Latch data\[6\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[4\]\$latch " "Latch data\[6\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[5\]\$latch " "Latch data\[6\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[6\]\$latch " "Latch data\[6\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642217 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642217 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[7\]\$latch " "Latch data\[6\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[8\]\$latch " "Latch data\[6\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[9\]\$latch " "Latch data\[6\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[10\]\$latch " "Latch data\[6\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[11\]\$latch " "Latch data\[6\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[12\]\$latch " "Latch data\[6\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642218 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642218 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[13\]\$latch " "Latch data\[6\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[14\]\$latch " "Latch data\[6\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[6\]\[15\]\$latch " "Latch data\[6\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[0\]\$latch " "Latch data\[5\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[1\]\$latch " "Latch data\[5\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[2\]\$latch " "Latch data\[5\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642219 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642219 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[3\]\$latch " "Latch data\[5\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642220 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[4\]\$latch " "Latch data\[5\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642220 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[5\]\$latch " "Latch data\[5\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642220 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[6\]\$latch " "Latch data\[5\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642220 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[7\]\$latch " "Latch data\[5\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642227 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[8\]\$latch " "Latch data\[5\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642227 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[9\]\$latch " "Latch data\[5\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642227 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[10\]\$latch " "Latch data\[5\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642227 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[11\]\$latch " "Latch data\[5\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642228 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[12\]\$latch " "Latch data\[5\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642228 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[13\]\$latch " "Latch data\[5\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642228 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[14\]\$latch " "Latch data\[5\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642228 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[5\]\[15\]\$latch " "Latch data\[5\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642228 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642228 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[0\]\$latch " "Latch data\[4\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642229 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[1\]\$latch " "Latch data\[4\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642229 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[2\]\$latch " "Latch data\[4\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642229 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[3\]\$latch " "Latch data\[4\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642229 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642229 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[4\]\$latch " "Latch data\[4\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642230 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[5\]\$latch " "Latch data\[4\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642230 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[6\]\$latch " "Latch data\[4\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642230 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[7\]\$latch " "Latch data\[4\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642230 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642230 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[8\]\$latch " "Latch data\[4\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642231 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[9\]\$latch " "Latch data\[4\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642231 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[10\]\$latch " "Latch data\[4\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642231 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[11\]\$latch " "Latch data\[4\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642231 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[12\]\$latch " "Latch data\[4\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642231 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642231 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[13\]\$latch " "Latch data\[4\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[14\]\$latch " "Latch data\[4\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[4\]\[15\]\$latch " "Latch data\[4\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[0\]\$latch " "Latch data\[3\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[1\]\$latch " "Latch data\[3\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[2\]\$latch " "Latch data\[3\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642232 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642232 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[3\]\$latch " "Latch data\[3\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[4\]\$latch " "Latch data\[3\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[5\]\$latch " "Latch data\[3\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[6\]\$latch " "Latch data\[3\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[7\]\$latch " "Latch data\[3\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[8\]\$latch " "Latch data\[3\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642233 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642233 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[9\]\$latch " "Latch data\[3\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[10\]\$latch " "Latch data\[3\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[11\]\$latch " "Latch data\[3\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[12\]\$latch " "Latch data\[3\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[13\]\$latch " "Latch data\[3\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[14\]\$latch " "Latch data\[3\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642234 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642234 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[3\]\[15\]\$latch " "Latch data\[3\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[0\]\$latch " "Latch data\[2\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[1\]\$latch " "Latch data\[2\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[2\]\$latch " "Latch data\[2\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[3\]\$latch " "Latch data\[2\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[4\]\$latch " "Latch data\[2\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642235 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642235 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[5\]\$latch " "Latch data\[2\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642236 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[6\]\$latch " "Latch data\[2\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642236 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[7\]\$latch " "Latch data\[2\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642236 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[8\]\$latch " "Latch data\[2\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642236 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[9\]\$latch " "Latch data\[2\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642236 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[10\]\$latch " "Latch data\[2\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[11\]\$latch " "Latch data\[2\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[12\]\$latch " "Latch data\[2\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[13\]\$latch " "Latch data\[2\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[14\]\$latch " "Latch data\[2\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[2\]\[15\]\$latch " "Latch data\[2\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642237 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[0\]\$latch " "Latch data\[1\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642238 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[1\]\$latch " "Latch data\[1\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642238 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[2\]\$latch " "Latch data\[1\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642238 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[3\]\$latch " "Latch data\[1\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642238 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[4\]\$latch " "Latch data\[1\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[5\]\$latch " "Latch data\[1\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[6\]\$latch " "Latch data\[1\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[7\]\$latch " "Latch data\[1\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[8\]\$latch " "Latch data\[1\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[9\]\$latch " "Latch data\[1\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642239 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[10\]\$latch " "Latch data\[1\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[11\]\$latch " "Latch data\[1\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[12\]\$latch " "Latch data\[1\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[13\]\$latch " "Latch data\[1\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[14\]\$latch " "Latch data\[1\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[1\]\[15\]\$latch " "Latch data\[1\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642240 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[0\]\$latch " "Latch data\[0\]\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[1\]\$latch " "Latch data\[0\]\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[2\]\$latch " "Latch data\[0\]\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[3\]\$latch " "Latch data\[0\]\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[4\]\$latch " "Latch data\[0\]\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[5\]\$latch " "Latch data\[0\]\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642241 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[6\]\$latch " "Latch data\[0\]\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[7\]\$latch " "Latch data\[0\]\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[8\]\$latch " "Latch data\[0\]\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[9\]\$latch " "Latch data\[0\]\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[10\]\$latch " "Latch data\[0\]\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[11\]\$latch " "Latch data\[0\]\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[12\]\$latch " "Latch data\[0\]\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642242 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642242 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[13\]\$latch " "Latch data\[0\]\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642243 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[14\]\$latch " "Latch data\[0\]\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642243 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data\[0\]\[15\]\$latch " "Latch data\[0\]\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA broadcast\[4\]\[0\] " "Ports D and ENA on the latch are fed by the same signal broadcast\[4\]\[0\]" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494004642243 ""}  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494004642243 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[15\]\[0\] VCC " "Pin \"validity_out\[15\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[15][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[14\]\[0\] VCC " "Pin \"validity_out\[14\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[14][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[13\]\[0\] VCC " "Pin \"validity_out\[13\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[13][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[12\]\[0\] VCC " "Pin \"validity_out\[12\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[12][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[11\]\[0\] VCC " "Pin \"validity_out\[11\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[11][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[10\]\[0\] VCC " "Pin \"validity_out\[10\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[10][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[9\]\[0\] VCC " "Pin \"validity_out\[9\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[9][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[8\]\[0\] VCC " "Pin \"validity_out\[8\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[8][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[7\]\[0\] VCC " "Pin \"validity_out\[7\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[6\]\[0\] VCC " "Pin \"validity_out\[6\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[5\]\[0\] VCC " "Pin \"validity_out\[5\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[4\]\[0\] VCC " "Pin \"validity_out\[4\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[3\]\[0\] VCC " "Pin \"validity_out\[3\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[2\]\[0\] VCC " "Pin \"validity_out\[2\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[1\]\[0\] VCC " "Pin \"validity_out\[1\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_out\[0\]\[0\] VCC " "Pin \"validity_out\[0\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_out[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[15\]\[0\] VCC " "Pin \"validity_en\[15\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[15][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[14\]\[0\] VCC " "Pin \"validity_en\[14\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[14][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[13\]\[0\] VCC " "Pin \"validity_en\[13\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[13][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[12\]\[0\] VCC " "Pin \"validity_en\[12\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[12][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[11\]\[0\] VCC " "Pin \"validity_en\[11\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[11][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[10\]\[0\] VCC " "Pin \"validity_en\[10\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[10][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[9\]\[0\] VCC " "Pin \"validity_en\[9\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[9][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[8\]\[0\] VCC " "Pin \"validity_en\[8\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[8][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[7\]\[0\] VCC " "Pin \"validity_en\[7\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[6\]\[0\] VCC " "Pin \"validity_en\[6\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[5\]\[0\] VCC " "Pin \"validity_en\[5\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[4\]\[0\] VCC " "Pin \"validity_en\[4\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[3\]\[0\] VCC " "Pin \"validity_en\[3\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[2\]\[0\] VCC " "Pin \"validity_en\[2\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[1\]\[0\] VCC " "Pin \"validity_en\[1\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "validity_en\[0\]\[0\] VCC " "Pin \"validity_en\[0\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|validity_en[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[15\]\[0\] VCC " "Pin \"data_en\[15\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[15][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[14\]\[0\] VCC " "Pin \"data_en\[14\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[14][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[13\]\[0\] VCC " "Pin \"data_en\[13\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[13][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[12\]\[0\] VCC " "Pin \"data_en\[12\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[12][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[11\]\[0\] VCC " "Pin \"data_en\[11\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[11][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[10\]\[0\] VCC " "Pin \"data_en\[10\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[10][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[9\]\[0\] VCC " "Pin \"data_en\[9\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[9][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[8\]\[0\] VCC " "Pin \"data_en\[8\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[8][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[7\]\[0\] VCC " "Pin \"data_en\[7\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[6\]\[0\] VCC " "Pin \"data_en\[6\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[5\]\[0\] VCC " "Pin \"data_en\[5\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[4\]\[0\] VCC " "Pin \"data_en\[4\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[4][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[3\]\[0\] VCC " "Pin \"data_en\[3\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[2\]\[0\] VCC " "Pin \"data_en\[2\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[1\]\[0\] VCC " "Pin \"data_en\[1\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_en\[0\]\[0\] VCC " "Pin \"data_en\[0\]\[0\]\" is stuck at VCC" {  } { { "../ALL Code Files/update_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/update_unit.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494004644396 "|update_unit|data_en[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494004644396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494004644527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494004646309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494004646309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2105 " "Implemented 2105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "206 " "Implemented 206 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494004646458 ""} { "Info" "ICUT_CUT_TM_OPINS" "329 " "Implemented 329 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494004646458 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1570 " "Implemented 1570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494004646458 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494004646458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 568 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 568 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494004646516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 22:47:26 2017 " "Processing ended: Fri May 05 22:47:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494004646516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494004646516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494004646516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494004646516 ""}
