Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0056d15ece34404081e526e2477d6e42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_register_slice_v2_1_18 -L axi_protocol_converter_v2_1_18 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot localize_axi_tb_behav xil_defaultlib.localize_axi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.ip_user_files/bd/parser/ipshared/6c72/array_parser.sv" Line 1. Module array_parser(NUM_SENSORS=3) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.ip_user_files/bd/parser/ipshared/6c72/sensor_parser.sv" Line 1. Module hcsr04_sensor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.ip_user_files/bd/parser/ipshared/6c72/sensor_parser.sv" Line 1. Module hcsr04_sensor doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Muaz/Documents/MeteorDestroyer/Parser/Parser.ip_user_files/bd/parser/ipshared/6c72/sensor_parser.sv" Line 1. Module hcsr04_sensor doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.hcsr04_sensor
Compiling module xil_defaultlib.array_parser(NUM_SENSORS=3)
Compiling module xil_defaultlib.parser_array_parser_1_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_18.axi_register_slice_v2_1_18_axi_r...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_b...
Compiling module axi_protocol_converter_v2_1_18.axi_protocol_converter_v2_1_18_a...
Compiling module xil_defaultlib.parser_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_17PA950
Compiling module xil_defaultlib.parser_axi_interconnect_0_1
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.parser_axi_vip_0_1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.parser_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.parser_clk_wiz_0_0
Compiling module xil_defaultlib.parser_ila_0_1
Compiling module xil_defaultlib.min3(DW=16)
Compiling module xil_defaultlib.min_n(DW=16,NUM_SENSORS=1)
Compiling module xil_defaultlib.min_n(DW=16)
Compiling module xil_defaultlib.axi_slave_interface(NUM_SENSORS=...
Compiling module xil_defaultlib.object_localizer(NUM_SENSORS=3)
Compiling module xil_defaultlib.parser_object_localizer_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture parser_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.parser_rst_clk_wiz_0_100M_0 [parser_rst_clk_wiz_0_100m_0_defa...]
Compiling module xil_defaultlib.parser
Compiling module xil_defaultlib.parser_wrapper
Compiling module xil_defaultlib.axi_lite_stimulus_1
Compiling module xil_defaultlib.localize_axi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot localize_axi_tb_behav
