# FPGA-Verilog-13
#### Practice 13
#### Note : 以管線處理 (pipeline processing) 及 (nonblocking assignment)電路,設計(ai x bi) + ci + 78 (i=0~5), (ai,bi,ci 均為 8 bit unsigned numbers).          #### 78 is as 16’h004e
![image]()

