<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="mel1474024504742" xml:lang="en-us">
  <title class="- topic/title " id="TitleMainIDRegister_EL1">MIDR_EL1, Main ID Register, EL1</title>
  <shortdesc class="- topic/shortdesc ">The MIDR_EL1 provides identification information for the core,
    including an implementer code for the device and a device ID number.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">MIDR_EL1 is a 32-bit register, and is part of the Identification registers
        functional group.</p>
      <p class="- topic/p ">This register is Read Only.</p>
      <fig class="- topic/fig " id="MIDR.EL1.bit.assignments">
        <title class="- topic/title ">MIDR_EL1 bit assignments</title>
        <image class="- topic/image " href="lau1443447432554.svg" id="image_eyy_21x_rv" placement="inline">
          <alt class="- topic/alt ">MIDR_EL1 bit assignments</alt>
        </image>
      </fig>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Implementer, [31:24]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the implementer code. This value is:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                   <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">41</codeph> </dt>
                <dd class="- topic/dd ">
                   ASCII character 'A' - implementer is <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Limited. </dd>
              </dlentry>
              
              
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Variant, [23:20]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the variant number of the core. This is the major
              revision number <term class="- topic/term ">x</term> in the r<term class="- topic/term ">x</term> part of the r<term class="- topic/term ">x</term>p<term class="- topic/term ">y</term>
              description of the product revision status. This value is:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0x4</ph></dt>
                <dd class="- topic/dd ">r<ph class="- topic/ph ">4</ph>p<keyword class="- topic/keyword ">1</keyword>.</dd>
              </dlentry>
            </dl>         
            
            
            
            
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Architecture, [19:16]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the architecture code. This value is:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt ">
                  
                  <codeph class="+ topic/ph pr-d/codeph " otherprops="g.number.hex">F</codeph>
                </dt>
                <dd class="- topic/dd ">
                   Defined by
                  CPUID scheme. </dd>
              </dlentry>
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">PartNum, [15:4]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the primary part number. This value is:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "> <ph class="- topic/ph " otherprops="g.number.hex">0xD0B</ph> </dt>
                <dd class="- topic/dd "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core.</dd>
              </dlentry>
              
              
            </dl>
          </dd>
        </dlentry>
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Revision, [3:0]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">Indicates the minor revision number of the core.
              This is the minor revision number <term class="- topic/term ">y</term> in the p<term class="- topic/term ">y</term> part of the r<term class="- topic/term ">x</term>p<term class="- topic/term ">y</term> description of the product revision status. This value
              is:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "> <ph class="- topic/ph " otherprops="g.number.hex">0x0</ph> </dt>
                <dd class="- topic/dd ">r<ph class="- topic/ph ">4</ph>p<keyword class="- topic/keyword ">1</keyword>.</dd>
              </dlentry>
              
            </dl>
          </dd>
        </dlentry>
      </dl>
      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd ">
            
            
            <p class="- topic/p ">The MIDR_EL1 is architecturally mapped to external MIDR_EL1 register.</p>
            <p class="- topic/p ">Bit fields and details that are not provided in this description are
              architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
          </dd>
        </dlentry>
       
      </dl>
      
      
    </section>
    
  </refbody>
</reference>