
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a384  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  20000000  0000a384  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002d0  200000ac  0000a430  000180ac  2**2
                  ALLOC
  3 .stack        00002004  2000037c  0000a700  000180ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004f6c6  00000000  00000000  0001812f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000615b  00000000  00000000  000677f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000bca3  00000000  00000000  0006d950  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000938  00000000  00000000  000795f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ea0  00000000  00000000  00079f2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e02f  00000000  00000000  0007adcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000193ab  00000000  00000000  00098dfa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00087b9d  00000000  00000000  000b21a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000026d8  00000000  00000000  00139d44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002380 	.word	0x20002380
       4:	00003b01 	.word	0x00003b01
       8:	00003afd 	.word	0x00003afd
       c:	00003afd 	.word	0x00003afd
	...
      2c:	00003afd 	.word	0x00003afd
	...
      38:	00003afd 	.word	0x00003afd
      3c:	00003afd 	.word	0x00003afd
      40:	00003afd 	.word	0x00003afd
      44:	00003afd 	.word	0x00003afd
      48:	00003afd 	.word	0x00003afd
      4c:	00000991 	.word	0x00000991
      50:	00003afd 	.word	0x00003afd
      54:	00003afd 	.word	0x00003afd
      58:	00003afd 	.word	0x00003afd
      5c:	00003afd 	.word	0x00003afd
      60:	00003afd 	.word	0x00003afd
      64:	000025d9 	.word	0x000025d9
      68:	000025e9 	.word	0x000025e9
      6c:	000025f9 	.word	0x000025f9
      70:	00002609 	.word	0x00002609
	...
      7c:	00003afd 	.word	0x00003afd
      80:	00003afd 	.word	0x00003afd
      84:	00003afd 	.word	0x00003afd
      88:	000035c5 	.word	0x000035c5
      8c:	000035d5 	.word	0x000035d5
      90:	000035e5 	.word	0x000035e5
	...
      9c:	000018ad 	.word	0x000018ad
      a0:	00003afd 	.word	0x00003afd
      a4:	00003afd 	.word	0x00003afd
      a8:	00003afd 	.word	0x00003afd
      ac:	00003afd 	.word	0x00003afd

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000ac 	.word	0x200000ac
      d0:	00000000 	.word	0x00000000
      d4:	0000a384 	.word	0x0000a384

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	0000a384 	.word	0x0000a384
     104:	200000b0 	.word	0x200000b0
     108:	0000a384 	.word	0x0000a384
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	20000218 	.word	0x20000218
     284:	00000641 	.word	0x00000641
     288:	000078e5 	.word	0x000078e5
     28c:	000072c9 	.word	0x000072c9
     290:	00009955 	.word	0x00009955
     294:	00008c81 	.word	0x00008c81
     298:	00007d69 	.word	0x00007d69
     29c:	00004241 	.word	0x00004241
     2a0:	000083ad 	.word	0x000083ad
     2a4:	00003ee9 	.word	0x00003ee9
     2a8:	000099f9 	.word	0x000099f9
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b09d      	sub	sp, #116	; 0x74
     2be:	1c06      	adds	r6, r0, #0
     2c0:	4688      	mov	r8, r1
	//Give shout out
	printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
     2c2:	4846      	ldr	r0, [pc, #280]	; (3dc <calibrate_accelerometer+0x12c>)
     2c4:	4f46      	ldr	r7, [pc, #280]	; (3e0 <calibrate_accelerometer+0x130>)
     2c6:	47b8      	blx	r7
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c8:	4846      	ldr	r0, [pc, #280]	; (3e4 <calibrate_accelerometer+0x134>)
     2ca:	4b47      	ldr	r3, [pc, #284]	; (3e8 <calibrate_accelerometer+0x138>)
     2cc:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2ce:	4640      	mov	r0, r8
     2d0:	4d46      	ldr	r5, [pc, #280]	; (3ec <calibrate_accelerometer+0x13c>)
     2d2:	47a8      	blx	r5
	float x_one_g, y_one_g, z_one_g; 
	
	//Get values for first axis, also tell user what to do
	//Using uart for now
	//X
	printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
     2d4:	4846      	ldr	r0, [pc, #280]	; (3f0 <calibrate_accelerometer+0x140>)
     2d6:	47b8      	blx	r7
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2d8:	2000      	movs	r0, #0
     2da:	4b46      	ldr	r3, [pc, #280]	; (3f4 <calibrate_accelerometer+0x144>)
     2dc:	469b      	mov	fp, r3
     2de:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2e0:	4640      	mov	r0, r8
     2e2:	47a8      	blx	r5

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2e4:	8870      	ldrh	r0, [r6, #2]
     2e6:	4c44      	ldr	r4, [pc, #272]	; (3f8 <calibrate_accelerometer+0x148>)
     2e8:	47a0      	blx	r4
     2ea:	61b0      	str	r0, [r6, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2ec:	88b0      	ldrh	r0, [r6, #4]
     2ee:	47a0      	blx	r4
     2f0:	61f0      	str	r0, [r6, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2f2:	8830      	ldrh	r0, [r6, #0]
     2f4:	47a0      	blx	r4
     2f6:	900a      	str	r0, [sp, #40]	; 0x28
	
	
	//Y
	printf("Now please place the sensor flat with y pointing up.\n\r");
     2f8:	4840      	ldr	r0, [pc, #256]	; (3fc <calibrate_accelerometer+0x14c>)
     2fa:	47b8      	blx	r7
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2fc:	2004      	movs	r0, #4
     2fe:	47d8      	blx	fp
	wait_for_button_press(wait_button);
     300:	4640      	mov	r0, r8
     302:	47a8      	blx	r5
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     304:	8830      	ldrh	r0, [r6, #0]
     306:	47a0      	blx	r4
     308:	6170      	str	r0, [r6, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     30a:	88b0      	ldrh	r0, [r6, #4]
     30c:	47a0      	blx	r4
     30e:	4b3c      	ldr	r3, [pc, #240]	; (400 <calibrate_accelerometer+0x150>)
     310:	469a      	mov	sl, r3
     312:	69f1      	ldr	r1, [r6, #28]
     314:	4798      	blx	r3
     316:	4b3b      	ldr	r3, [pc, #236]	; (404 <calibrate_accelerometer+0x154>)
     318:	4699      	mov	r9, r3
     31a:	21fc      	movs	r1, #252	; 0xfc
     31c:	0589      	lsls	r1, r1, #22
     31e:	4798      	blx	r3
     320:	61f0      	str	r0, [r6, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     322:	8870      	ldrh	r0, [r6, #2]
     324:	47a0      	blx	r4
     326:	900b      	str	r0, [sp, #44]	; 0x2c
		
	//Z
	printf("And lastly please place the sensor flat with Z pointing up.\n\r");
     328:	4837      	ldr	r0, [pc, #220]	; (408 <calibrate_accelerometer+0x158>)
     32a:	47b8      	blx	r7
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     32c:	2001      	movs	r0, #1
     32e:	47d8      	blx	fp
	wait_for_button_press(wait_button);
     330:	4640      	mov	r0, r8
     332:	47a8      	blx	r5
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     334:	8830      	ldrh	r0, [r6, #0]
     336:	47a0      	blx	r4
     338:	6971      	ldr	r1, [r6, #20]
     33a:	47d0      	blx	sl
     33c:	21fc      	movs	r1, #252	; 0xfc
     33e:	0589      	lsls	r1, r1, #22
     340:	47c8      	blx	r9
     342:	6170      	str	r0, [r6, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     344:	8870      	ldrh	r0, [r6, #2]
     346:	47a0      	blx	r4
     348:	69b1      	ldr	r1, [r6, #24]
     34a:	47d0      	blx	sl
     34c:	21fc      	movs	r1, #252	; 0xfc
     34e:	0589      	lsls	r1, r1, #22
     350:	47c8      	blx	r9
     352:	61b0      	str	r0, [r6, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     354:	88b0      	ldrh	r0, [r6, #4]
     356:	47a0      	blx	r4
     358:	1c05      	adds	r5, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     35a:	4c2c      	ldr	r4, [pc, #176]	; (40c <calibrate_accelerometer+0x15c>)
     35c:	980a      	ldr	r0, [sp, #40]	; 0x28
     35e:	6971      	ldr	r1, [r6, #20]
     360:	47a0      	blx	r4
     362:	6230      	str	r0, [r6, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     364:	980b      	ldr	r0, [sp, #44]	; 0x2c
     366:	69b1      	ldr	r1, [r6, #24]
     368:	47a0      	blx	r4
     36a:	6270      	str	r0, [r6, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     36c:	1c28      	adds	r0, r5, #0
     36e:	69f1      	ldr	r1, [r6, #28]
     370:	47a0      	blx	r4
     372:	62b0      	str	r0, [r6, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     374:	ac0d      	add	r4, sp, #52	; 0x34
     376:	23aa      	movs	r3, #170	; 0xaa
     378:	7023      	strb	r3, [r4, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     37a:	4668      	mov	r0, sp
     37c:	3035      	adds	r0, #53	; 0x35
     37e:	1c31      	adds	r1, r6, #0
     380:	2234      	movs	r2, #52	; 0x34
     382:	4b23      	ldr	r3, [pc, #140]	; (410 <calibrate_accelerometer+0x160>)
     384:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     386:	2000      	movs	r0, #0
     388:	1c21      	adds	r1, r4, #0
     38a:	4b22      	ldr	r3, [pc, #136]	; (414 <calibrate_accelerometer+0x164>)
     38c:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     38e:	4b22      	ldr	r3, [pc, #136]	; (418 <calibrate_accelerometer+0x168>)
     390:	4798      	blx	r3
	
	//Done!
	printf("Sensor calibrated! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
     392:	4b22      	ldr	r3, [pc, #136]	; (41c <calibrate_accelerometer+0x16c>)
     394:	4698      	mov	r8, r3
     396:	6970      	ldr	r0, [r6, #20]
     398:	4798      	blx	r3
     39a:	1c04      	adds	r4, r0, #0
     39c:	1c0d      	adds	r5, r1, #0
     39e:	6a30      	ldr	r0, [r6, #32]
     3a0:	47c0      	blx	r8
     3a2:	9000      	str	r0, [sp, #0]
     3a4:	9101      	str	r1, [sp, #4]
     3a6:	69b0      	ldr	r0, [r6, #24]
     3a8:	47c0      	blx	r8
     3aa:	9002      	str	r0, [sp, #8]
     3ac:	9103      	str	r1, [sp, #12]
     3ae:	6a70      	ldr	r0, [r6, #36]	; 0x24
     3b0:	47c0      	blx	r8
     3b2:	9004      	str	r0, [sp, #16]
     3b4:	9105      	str	r1, [sp, #20]
     3b6:	69f0      	ldr	r0, [r6, #28]
     3b8:	47c0      	blx	r8
     3ba:	9006      	str	r0, [sp, #24]
     3bc:	9107      	str	r1, [sp, #28]
     3be:	6ab0      	ldr	r0, [r6, #40]	; 0x28
     3c0:	47c0      	blx	r8
     3c2:	9008      	str	r0, [sp, #32]
     3c4:	9109      	str	r1, [sp, #36]	; 0x24
     3c6:	4816      	ldr	r0, [pc, #88]	; (420 <calibrate_accelerometer+0x170>)
     3c8:	1c22      	adds	r2, r4, #0
     3ca:	1c2b      	adds	r3, r5, #0
     3cc:	47b8      	blx	r7
	calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     3ce:	b01d      	add	sp, #116	; 0x74
     3d0:	bc3c      	pop	{r2, r3, r4, r5}
     3d2:	4690      	mov	r8, r2
     3d4:	4699      	mov	r9, r3
     3d6:	46a2      	mov	sl, r4
     3d8:	46ab      	mov	fp, r5
     3da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3dc:	00009b4c 	.word	0x00009b4c
     3e0:	000045ad 	.word	0x000045ad
     3e4:	461c3c00 	.word	0x461c3c00
     3e8:	00000e29 	.word	0x00000e29
     3ec:	000009f5 	.word	0x000009f5
     3f0:	00009b98 	.word	0x00009b98
     3f4:	00000dbd 	.word	0x00000dbd
     3f8:	00000641 	.word	0x00000641
     3fc:	00009bec 	.word	0x00009bec
     400:	00006ff1 	.word	0x00006ff1
     404:	00007691 	.word	0x00007691
     408:	00009c24 	.word	0x00009c24
     40c:	000078e5 	.word	0x000078e5
     410:	00004589 	.word	0x00004589
     414:	00003965 	.word	0x00003965
     418:	00003939 	.word	0x00003939
     41c:	00009955 	.word	0x00009955
     420:	00009c64 	.word	0x00009c64

00000424 <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     424:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     426:	4b07      	ldr	r3, [pc, #28]	; (444 <configure_eeprom+0x20>)
     428:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     42a:	2816      	cmp	r0, #22
     42c:	d103      	bne.n	436 <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     42e:	4c06      	ldr	r4, [pc, #24]	; (448 <configure_eeprom+0x24>)
     430:	2001      	movs	r0, #1
     432:	47a0      	blx	r4
     434:	e7fc      	b.n	430 <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     436:	2800      	cmp	r0, #0
     438:	d003      	beq.n	442 <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     43a:	4b04      	ldr	r3, [pc, #16]	; (44c <configure_eeprom+0x28>)
     43c:	4798      	blx	r3
        eeprom_emulator_init();
     43e:	4b01      	ldr	r3, [pc, #4]	; (444 <configure_eeprom+0x20>)
     440:	4798      	blx	r3
    }
}
     442:	bd10      	pop	{r4, pc}
     444:	00003715 	.word	0x00003715
     448:	00000dbd 	.word	0x00000dbd
     44c:	000037f5 	.word	0x000037f5

00000450 <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     450:	b5f0      	push	{r4, r5, r6, r7, lr}
     452:	465f      	mov	r7, fp
     454:	4656      	mov	r6, sl
     456:	464d      	mov	r5, r9
     458:	4644      	mov	r4, r8
     45a:	b4f0      	push	{r4, r5, r6, r7}
     45c:	b0a9      	sub	sp, #164	; 0xa4
     45e:	1c07      	adds	r7, r0, #0
	
		configure_eeprom();
     460:	4b4f      	ldr	r3, [pc, #316]	; (5a0 <init_adxl_calibration+0x150>)
     462:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     464:	20c8      	movs	r0, #200	; 0xc8
     466:	4b4f      	ldr	r3, [pc, #316]	; (5a4 <init_adxl_calibration+0x154>)
     468:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     46a:	ac19      	add	r4, sp, #100	; 0x64
     46c:	2000      	movs	r0, #0
     46e:	1c21      	adds	r1, r4, #0
     470:	4b4d      	ldr	r3, [pc, #308]	; (5a8 <init_adxl_calibration+0x158>)
     472:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     474:	7824      	ldrb	r4, [r4, #0]
     476:	46a3      	mov	fp, r4
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     478:	a80c      	add	r0, sp, #48	; 0x30
     47a:	4669      	mov	r1, sp
     47c:	3165      	adds	r1, #101	; 0x65
     47e:	2234      	movs	r2, #52	; 0x34
     480:	4b4a      	ldr	r3, [pc, #296]	; (5ac <init_adxl_calibration+0x15c>)
     482:	4798      	blx	r3
     484:	466b      	mov	r3, sp
     486:	3379      	adds	r3, #121	; 0x79
     488:	7819      	ldrb	r1, [r3, #0]
     48a:	785a      	ldrb	r2, [r3, #1]
     48c:	0212      	lsls	r2, r2, #8
     48e:	430a      	orrs	r2, r1
     490:	7899      	ldrb	r1, [r3, #2]
     492:	0409      	lsls	r1, r1, #16
     494:	430a      	orrs	r2, r1
     496:	78db      	ldrb	r3, [r3, #3]
     498:	061b      	lsls	r3, r3, #24
     49a:	4313      	orrs	r3, r2
     49c:	469a      	mov	sl, r3
     49e:	466b      	mov	r3, sp
     4a0:	337d      	adds	r3, #125	; 0x7d
     4a2:	7819      	ldrb	r1, [r3, #0]
     4a4:	785a      	ldrb	r2, [r3, #1]
     4a6:	0212      	lsls	r2, r2, #8
     4a8:	430a      	orrs	r2, r1
     4aa:	7899      	ldrb	r1, [r3, #2]
     4ac:	0409      	lsls	r1, r1, #16
     4ae:	430a      	orrs	r2, r1
     4b0:	78db      	ldrb	r3, [r3, #3]
     4b2:	061b      	lsls	r3, r3, #24
     4b4:	4313      	orrs	r3, r2
     4b6:	4698      	mov	r8, r3
     4b8:	466b      	mov	r3, sp
     4ba:	3381      	adds	r3, #129	; 0x81
     4bc:	781a      	ldrb	r2, [r3, #0]
     4be:	785d      	ldrb	r5, [r3, #1]
     4c0:	022d      	lsls	r5, r5, #8
     4c2:	4315      	orrs	r5, r2
     4c4:	789a      	ldrb	r2, [r3, #2]
     4c6:	0412      	lsls	r2, r2, #16
     4c8:	4315      	orrs	r5, r2
     4ca:	78db      	ldrb	r3, [r3, #3]
     4cc:	061b      	lsls	r3, r3, #24
     4ce:	431d      	orrs	r5, r3
     4d0:	466b      	mov	r3, sp
     4d2:	3385      	adds	r3, #133	; 0x85
     4d4:	7819      	ldrb	r1, [r3, #0]
     4d6:	785a      	ldrb	r2, [r3, #1]
     4d8:	0212      	lsls	r2, r2, #8
     4da:	430a      	orrs	r2, r1
     4dc:	7899      	ldrb	r1, [r3, #2]
     4de:	0409      	lsls	r1, r1, #16
     4e0:	430a      	orrs	r2, r1
     4e2:	78db      	ldrb	r3, [r3, #3]
     4e4:	061b      	lsls	r3, r3, #24
     4e6:	4313      	orrs	r3, r2
     4e8:	4699      	mov	r9, r3
     4ea:	466b      	mov	r3, sp
     4ec:	3389      	adds	r3, #137	; 0x89
     4ee:	781a      	ldrb	r2, [r3, #0]
     4f0:	785e      	ldrb	r6, [r3, #1]
     4f2:	0236      	lsls	r6, r6, #8
     4f4:	4316      	orrs	r6, r2
     4f6:	789a      	ldrb	r2, [r3, #2]
     4f8:	0412      	lsls	r2, r2, #16
     4fa:	4316      	orrs	r6, r2
     4fc:	78db      	ldrb	r3, [r3, #3]
     4fe:	061b      	lsls	r3, r3, #24
     500:	431e      	orrs	r6, r3
     502:	466b      	mov	r3, sp
     504:	338d      	adds	r3, #141	; 0x8d
     506:	781a      	ldrb	r2, [r3, #0]
     508:	785c      	ldrb	r4, [r3, #1]
     50a:	0224      	lsls	r4, r4, #8
     50c:	4314      	orrs	r4, r2
     50e:	789a      	ldrb	r2, [r3, #2]
     510:	0412      	lsls	r2, r2, #16
     512:	4314      	orrs	r4, r2
     514:	78db      	ldrb	r3, [r3, #3]
     516:	061b      	lsls	r3, r3, #24
     518:	431c      	orrs	r4, r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     51a:	465b      	mov	r3, fp
     51c:	2baa      	cmp	r3, #170	; 0xaa
     51e:	d134      	bne.n	58a <init_adxl_calibration+0x13a>
     520:	1c38      	adds	r0, r7, #0
     522:	4b23      	ldr	r3, [pc, #140]	; (5b0 <init_adxl_calibration+0x160>)
     524:	4798      	blx	r3
     526:	2800      	cmp	r0, #0
     528:	d12f      	bne.n	58a <init_adxl_calibration+0x13a>
		{
			accelerometer = saved_calibration;
     52a:	4653      	mov	r3, sl
     52c:	9311      	str	r3, [sp, #68]	; 0x44
     52e:	4643      	mov	r3, r8
     530:	9312      	str	r3, [sp, #72]	; 0x48
     532:	9513      	str	r5, [sp, #76]	; 0x4c
     534:	464b      	mov	r3, r9
     536:	9314      	str	r3, [sp, #80]	; 0x50
     538:	9615      	str	r6, [sp, #84]	; 0x54
     53a:	9416      	str	r4, [sp, #88]	; 0x58
     53c:	481d      	ldr	r0, [pc, #116]	; (5b4 <init_adxl_calibration+0x164>)
     53e:	a90c      	add	r1, sp, #48	; 0x30
     540:	2234      	movs	r2, #52	; 0x34
     542:	4b1a      	ldr	r3, [pc, #104]	; (5ac <init_adxl_calibration+0x15c>)
     544:	4798      	blx	r3
			printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
     546:	4f1c      	ldr	r7, [pc, #112]	; (5b8 <init_adxl_calibration+0x168>)
     548:	4650      	mov	r0, sl
     54a:	47b8      	blx	r7
     54c:	900a      	str	r0, [sp, #40]	; 0x28
     54e:	910b      	str	r1, [sp, #44]	; 0x2c
     550:	4648      	mov	r0, r9
     552:	47b8      	blx	r7
     554:	9000      	str	r0, [sp, #0]
     556:	9101      	str	r1, [sp, #4]
     558:	4640      	mov	r0, r8
     55a:	47b8      	blx	r7
     55c:	9002      	str	r0, [sp, #8]
     55e:	9103      	str	r1, [sp, #12]
     560:	1c30      	adds	r0, r6, #0
     562:	47b8      	blx	r7
     564:	9004      	str	r0, [sp, #16]
     566:	9105      	str	r1, [sp, #20]
     568:	1c28      	adds	r0, r5, #0
     56a:	47b8      	blx	r7
     56c:	9006      	str	r0, [sp, #24]
     56e:	9107      	str	r1, [sp, #28]
     570:	1c20      	adds	r0, r4, #0
     572:	47b8      	blx	r7
     574:	9008      	str	r0, [sp, #32]
     576:	9109      	str	r1, [sp, #36]	; 0x24
     578:	4810      	ldr	r0, [pc, #64]	; (5bc <init_adxl_calibration+0x16c>)
     57a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
     57c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     57e:	4910      	ldr	r1, [pc, #64]	; (5c0 <init_adxl_calibration+0x170>)
     580:	4788      	blx	r1
			saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     582:	2005      	movs	r0, #5
     584:	4b0f      	ldr	r3, [pc, #60]	; (5c4 <init_adxl_calibration+0x174>)
     586:	4798      	blx	r3
     588:	e003      	b.n	592 <init_adxl_calibration+0x142>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     58a:	480a      	ldr	r0, [pc, #40]	; (5b4 <init_adxl_calibration+0x164>)
     58c:	1c39      	adds	r1, r7, #0
     58e:	4b0e      	ldr	r3, [pc, #56]	; (5c8 <init_adxl_calibration+0x178>)
     590:	4798      	blx	r3
		}
}
     592:	b029      	add	sp, #164	; 0xa4
     594:	bc3c      	pop	{r2, r3, r4, r5}
     596:	4690      	mov	r8, r2
     598:	4699      	mov	r9, r3
     59a:	46a2      	mov	sl, r4
     59c:	46ab      	mov	fp, r5
     59e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5a0:	00000425 	.word	0x00000425
     5a4:	00001401 	.word	0x00001401
     5a8:	000038d1 	.word	0x000038d1
     5ac:	00004589 	.word	0x00004589
     5b0:	000009d9 	.word	0x000009d9
     5b4:	20000218 	.word	0x20000218
     5b8:	00009955 	.word	0x00009955
     5bc:	00009cb8 	.word	0x00009cb8
     5c0:	000045ad 	.word	0x000045ad
     5c4:	00000dbd 	.word	0x00000dbd
     5c8:	000002b1 	.word	0x000002b1

000005cc <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     5cc:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     5ce:	4c14      	ldr	r4, [pc, #80]	; (620 <adc_complete_callback+0x54>)
     5d0:	7822      	ldrb	r2, [r4, #0]
     5d2:	4b14      	ldr	r3, [pc, #80]	; (624 <adc_complete_callback+0x58>)
     5d4:	681b      	ldr	r3, [r3, #0]
     5d6:	0092      	lsls	r2, r2, #2
     5d8:	4913      	ldr	r1, [pc, #76]	; (628 <adc_complete_callback+0x5c>)
     5da:	8808      	ldrh	r0, [r1, #0]
     5dc:	58d3      	ldr	r3, [r2, r3]
     5de:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     5e0:	7820      	ldrb	r0, [r4, #0]
     5e2:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     5e4:	b2c0      	uxtb	r0, r0
     5e6:	4b11      	ldr	r3, [pc, #68]	; (62c <adc_complete_callback+0x60>)
     5e8:	7819      	ldrb	r1, [r3, #0]
     5ea:	4b11      	ldr	r3, [pc, #68]	; (630 <adc_complete_callback+0x64>)
     5ec:	4798      	blx	r3
     5ee:	b2c9      	uxtb	r1, r1
     5f0:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     5f2:	4b10      	ldr	r3, [pc, #64]	; (634 <adc_complete_callback+0x68>)
     5f4:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     5f6:	4b10      	ldr	r3, [pc, #64]	; (638 <adc_complete_callback+0x6c>)
     5f8:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     5fa:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     5fc:	b252      	sxtb	r2, r2
     5fe:	2a00      	cmp	r2, #0
     600:	dbfb      	blt.n	5fa <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     602:	691a      	ldr	r2, [r3, #16]
     604:	201f      	movs	r0, #31
     606:	4382      	bics	r2, r0
     608:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     60a:	611a      	str	r2, [r3, #16]
     60c:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     60e:	b252      	sxtb	r2, r2
     610:	2a00      	cmp	r2, #0
     612:	dbfb      	blt.n	60c <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     614:	4808      	ldr	r0, [pc, #32]	; (638 <adc_complete_callback+0x6c>)
     616:	4904      	ldr	r1, [pc, #16]	; (628 <adc_complete_callback+0x5c>)
     618:	2201      	movs	r2, #1
     61a:	4b08      	ldr	r3, [pc, #32]	; (63c <adc_complete_callback+0x70>)
     61c:	4798      	blx	r3
}
     61e:	bd10      	pop	{r4, pc}
     620:	200000c8 	.word	0x200000c8
     624:	200002e4 	.word	0x200002e4
     628:	20000214 	.word	0x20000214
     62c:	20000000 	.word	0x20000000
     630:	00006db5 	.word	0x00006db5
     634:	00009d48 	.word	0x00009d48
     638:	200002c4 	.word	0x200002c4
     63c:	0000197d 	.word	0x0000197d

00000640 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     640:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     642:	4b09      	ldr	r3, [pc, #36]	; (668 <adc_to_volt+0x28>)
     644:	4798      	blx	r3
     646:	4909      	ldr	r1, [pc, #36]	; (66c <adc_to_volt+0x2c>)
     648:	4b09      	ldr	r3, [pc, #36]	; (670 <adc_to_volt+0x30>)
     64a:	4798      	blx	r3
     64c:	4b09      	ldr	r3, [pc, #36]	; (674 <adc_to_volt+0x34>)
     64e:	4798      	blx	r3
     650:	4b04      	ldr	r3, [pc, #16]	; (664 <adc_to_volt+0x24>)
     652:	4a03      	ldr	r2, [pc, #12]	; (660 <adc_to_volt+0x20>)
     654:	4c08      	ldr	r4, [pc, #32]	; (678 <adc_to_volt+0x38>)
     656:	47a0      	blx	r4
     658:	4b08      	ldr	r3, [pc, #32]	; (67c <adc_to_volt+0x3c>)
     65a:	4798      	blx	r3
	
	return  volt;
}
     65c:	bd10      	pop	{r4, pc}
     65e:	46c0      	nop			; (mov r8, r8)
     660:	66666666 	.word	0x66666666
     664:	400a6666 	.word	0x400a6666
     668:	00007cc9 	.word	0x00007cc9
     66c:	477fff00 	.word	0x477fff00
     670:	000072c9 	.word	0x000072c9
     674:	00009955 	.word	0x00009955
     678:	00008c81 	.word	0x00008c81
     67c:	000099f9 	.word	0x000099f9

00000680 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     680:	b5f0      	push	{r4, r5, r6, r7, lr}
     682:	b08f      	sub	sp, #60	; 0x3c
     684:	1c05      	adds	r5, r0, #0
     686:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     688:	ac02      	add	r4, sp, #8
     68a:	1c20      	adds	r0, r4, #0
     68c:	4b32      	ldr	r3, [pc, #200]	; (758 <configure_adc+0xd8>)
     68e:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     690:	2300      	movs	r3, #0
     692:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     694:	22e0      	movs	r2, #224	; 0xe0
     696:	00d2      	lsls	r2, r2, #3
     698:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     69a:	2203      	movs	r2, #3
     69c:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     69e:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     6a0:	2310      	movs	r3, #16
     6a2:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     6a4:	4f2d      	ldr	r7, [pc, #180]	; (75c <configure_adc+0xdc>)
     6a6:	1c38      	adds	r0, r7, #0
     6a8:	492d      	ldr	r1, [pc, #180]	; (760 <configure_adc+0xe0>)
     6aa:	1c22      	adds	r2, r4, #0
     6ac:	4b2d      	ldr	r3, [pc, #180]	; (764 <configure_adc+0xe4>)
     6ae:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     6b0:	683b      	ldr	r3, [r7, #0]
     6b2:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     6b4:	b252      	sxtb	r2, r2
     6b6:	2a00      	cmp	r2, #0
     6b8:	dbfb      	blt.n	6b2 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6ba:	2180      	movs	r1, #128	; 0x80
     6bc:	0409      	lsls	r1, r1, #16
     6be:	4a2a      	ldr	r2, [pc, #168]	; (768 <configure_adc+0xe8>)
     6c0:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     6c2:	7819      	ldrb	r1, [r3, #0]
     6c4:	2202      	movs	r2, #2
     6c6:	430a      	orrs	r2, r1
     6c8:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     6ca:	4b24      	ldr	r3, [pc, #144]	; (75c <configure_adc+0xdc>)
     6cc:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     6ce:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     6d0:	b25b      	sxtb	r3, r3
     6d2:	2b00      	cmp	r3, #0
     6d4:	dbfb      	blt.n	6ce <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     6d6:	4c21      	ldr	r4, [pc, #132]	; (75c <configure_adc+0xdc>)
     6d8:	1c20      	adds	r0, r4, #0
     6da:	4924      	ldr	r1, [pc, #144]	; (76c <configure_adc+0xec>)
     6dc:	2200      	movs	r2, #0
     6de:	4b24      	ldr	r3, [pc, #144]	; (770 <configure_adc+0xf0>)
     6e0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     6e2:	7ee2      	ldrb	r2, [r4, #27]
     6e4:	2301      	movs	r3, #1
     6e6:	4313      	orrs	r3, r2
     6e8:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     6ea:	a901      	add	r1, sp, #4
     6ec:	2200      	movs	r2, #0
     6ee:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     6f0:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     6f2:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     6f4:	2201      	movs	r2, #1
     6f6:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     6f8:	2003      	movs	r0, #3
     6fa:	4b1e      	ldr	r3, [pc, #120]	; (774 <configure_adc+0xf4>)
     6fc:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     6fe:	2d03      	cmp	r5, #3
     700:	d013      	beq.n	72a <configure_adc+0xaa>
     702:	d802      	bhi.n	70a <configure_adc+0x8a>
     704:	2d02      	cmp	r5, #2
     706:	d016      	beq.n	736 <configure_adc+0xb6>
     708:	e01b      	b.n	742 <configure_adc+0xc2>
     70a:	2d04      	cmp	r5, #4
     70c:	d007      	beq.n	71e <configure_adc+0x9e>
     70e:	2d05      	cmp	r5, #5
     710:	d117      	bne.n	742 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     712:	a901      	add	r1, sp, #4
     714:	2301      	movs	r3, #1
     716:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     718:	2004      	movs	r0, #4
     71a:	4b16      	ldr	r3, [pc, #88]	; (774 <configure_adc+0xf4>)
     71c:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     71e:	a901      	add	r1, sp, #4
     720:	2301      	movs	r3, #1
     722:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     724:	2006      	movs	r0, #6
     726:	4b13      	ldr	r3, [pc, #76]	; (774 <configure_adc+0xf4>)
     728:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     72a:	a901      	add	r1, sp, #4
     72c:	2301      	movs	r3, #1
     72e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     730:	2005      	movs	r0, #5
     732:	4b10      	ldr	r3, [pc, #64]	; (774 <configure_adc+0xf4>)
     734:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     736:	a901      	add	r1, sp, #4
     738:	2301      	movs	r3, #1
     73a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     73c:	2004      	movs	r0, #4
     73e:	4b0d      	ldr	r3, [pc, #52]	; (774 <configure_adc+0xf4>)
     740:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     742:	4b0d      	ldr	r3, [pc, #52]	; (778 <configure_adc+0xf8>)
     744:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     746:	4b0d      	ldr	r3, [pc, #52]	; (77c <configure_adc+0xfc>)
     748:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     74a:	4804      	ldr	r0, [pc, #16]	; (75c <configure_adc+0xdc>)
     74c:	490c      	ldr	r1, [pc, #48]	; (780 <configure_adc+0x100>)
     74e:	2201      	movs	r2, #1
     750:	4b0c      	ldr	r3, [pc, #48]	; (784 <configure_adc+0x104>)
     752:	4798      	blx	r3
}
     754:	b00f      	add	sp, #60	; 0x3c
     756:	bdf0      	pop	{r4, r5, r6, r7, pc}
     758:	0000142d 	.word	0x0000142d
     75c:	200002c4 	.word	0x200002c4
     760:	42004000 	.word	0x42004000
     764:	00001475 	.word	0x00001475
     768:	e000e100 	.word	0xe000e100
     76c:	000005cd 	.word	0x000005cd
     770:	00001969 	.word	0x00001969
     774:	000031f5 	.word	0x000031f5
     778:	20000000 	.word	0x20000000
     77c:	200002e4 	.word	0x200002e4
     780:	20000214 	.word	0x20000214
     784:	0000197d 	.word	0x0000197d

00000788 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     788:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     78a:	88ca      	ldrh	r2, [r1, #6]
     78c:	88c3      	ldrh	r3, [r0, #6]
     78e:	1ad2      	subs	r2, r2, r3
     790:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     792:	790c      	ldrb	r4, [r1, #4]
     794:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     796:	794b      	ldrb	r3, [r1, #5]
     798:	059b      	lsls	r3, r3, #22
     79a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     79c:	788c      	ldrb	r4, [r1, #2]
     79e:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     7a0:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     7a2:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     7a4:	7902      	ldrb	r2, [r0, #4]
     7a6:	2a00      	cmp	r2, #0
     7a8:	d105      	bne.n	7b6 <_rtc_calendar_time_to_register_value+0x2e>
     7aa:	78ca      	ldrb	r2, [r1, #3]
     7ac:	2a00      	cmp	r2, #0
     7ae:	d002      	beq.n	7b6 <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     7b0:	2280      	movs	r2, #128	; 0x80
     7b2:	0252      	lsls	r2, r2, #9
     7b4:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     7b6:	7848      	ldrb	r0, [r1, #1]
     7b8:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     7ba:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     7bc:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     7be:	4318      	orrs	r0, r3

	return register_value;
}
     7c0:	bd10      	pop	{r4, pc}
     7c2:	46c0      	nop			; (mov r8, r8)

000007c4 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     7c4:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     7c6:	0e8c      	lsrs	r4, r1, #26
     7c8:	88c3      	ldrh	r3, [r0, #6]
     7ca:	18e3      	adds	r3, r4, r3
     7cc:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     7ce:	018b      	lsls	r3, r1, #6
     7d0:	0f1b      	lsrs	r3, r3, #28
     7d2:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     7d4:	028b      	lsls	r3, r1, #10
     7d6:	0edb      	lsrs	r3, r3, #27
     7d8:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     7da:	7903      	ldrb	r3, [r0, #4]
     7dc:	2b00      	cmp	r3, #0
     7de:	d003      	beq.n	7e8 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     7e0:	03cb      	lsls	r3, r1, #15
     7e2:	0edb      	lsrs	r3, r3, #27
     7e4:	7093      	strb	r3, [r2, #2]
     7e6:	e005      	b.n	7f4 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     7e8:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     7ea:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     7ec:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     7ee:	03cb      	lsls	r3, r1, #15
     7f0:	0fdb      	lsrs	r3, r3, #31
     7f2:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     7f4:	050b      	lsls	r3, r1, #20
     7f6:	0e9b      	lsrs	r3, r3, #26
     7f8:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     7fa:	233f      	movs	r3, #63	; 0x3f
     7fc:	4019      	ands	r1, r3
     7fe:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     800:	bd10      	pop	{r4, pc}
     802:	46c0      	nop			; (mov r8, r8)

00000804 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     804:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     806:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     808:	2408      	movs	r4, #8
     80a:	2380      	movs	r3, #128	; 0x80
     80c:	490b      	ldr	r1, [pc, #44]	; (83c <rtc_calendar_reset+0x38>)
     80e:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     810:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     812:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     814:	b25b      	sxtb	r3, r3
     816:	2b00      	cmp	r3, #0
     818:	dbfb      	blt.n	812 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     81a:	8813      	ldrh	r3, [r2, #0]
     81c:	2102      	movs	r1, #2
     81e:	438b      	bics	r3, r1
     820:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     822:	2300      	movs	r3, #0
     824:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     826:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     828:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     82a:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     82c:	b25b      	sxtb	r3, r3
     82e:	2b00      	cmp	r3, #0
     830:	dbfb      	blt.n	82a <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     832:	8811      	ldrh	r1, [r2, #0]
     834:	2301      	movs	r3, #1
     836:	430b      	orrs	r3, r1
     838:	8013      	strh	r3, [r2, #0]
}
     83a:	bd10      	pop	{r4, pc}
     83c:	e000e100 	.word	0xe000e100

00000840 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     840:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     842:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     844:	4b03      	ldr	r3, [pc, #12]	; (854 <rtc_calendar_set_time+0x14>)
     846:	4798      	blx	r3
     848:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     84a:	b25b      	sxtb	r3, r3
     84c:	2b00      	cmp	r3, #0
     84e:	dbfb      	blt.n	848 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     850:	6120      	str	r0, [r4, #16]
}
     852:	bd10      	pop	{r4, pc}
     854:	00000789 	.word	0x00000789

00000858 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     858:	b570      	push	{r4, r5, r6, lr}
     85a:	1c0e      	adds	r6, r1, #0
     85c:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     85e:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     860:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     862:	2a01      	cmp	r2, #1
     864:	d80d      	bhi.n	882 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     866:	4b08      	ldr	r3, [pc, #32]	; (888 <rtc_calendar_set_alarm+0x30>)
     868:	4798      	blx	r3
     86a:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     86c:	b25b      	sxtb	r3, r3
     86e:	2b00      	cmp	r3, #0
     870:	dbfb      	blt.n	86a <rtc_calendar_set_alarm+0x12>
     872:	00e4      	lsls	r4, r4, #3
     874:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     876:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     878:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     87a:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     87c:	2a06      	cmp	r2, #6
     87e:	d800      	bhi.n	882 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     880:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     882:	1c18      	adds	r0, r3, #0
     884:	bd70      	pop	{r4, r5, r6, pc}
     886:	46c0      	nop			; (mov r8, r8)
     888:	00000789 	.word	0x00000789

0000088c <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     88c:	b530      	push	{r4, r5, lr}
     88e:	b083      	sub	sp, #12
     890:	1c04      	adds	r4, r0, #0
     892:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     894:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     896:	4b1c      	ldr	r3, [pc, #112]	; (908 <rtc_calendar_init+0x7c>)
     898:	6999      	ldr	r1, [r3, #24]
     89a:	2220      	movs	r2, #32
     89c:	430a      	orrs	r2, r1
     89e:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     8a0:	a901      	add	r1, sp, #4
     8a2:	2302      	movs	r3, #2
     8a4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     8a6:	2004      	movs	r0, #4
     8a8:	4b18      	ldr	r3, [pc, #96]	; (90c <rtc_calendar_init+0x80>)
     8aa:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     8ac:	2004      	movs	r0, #4
     8ae:	4b18      	ldr	r3, [pc, #96]	; (910 <rtc_calendar_init+0x84>)
     8b0:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     8b2:	1c20      	adds	r0, r4, #0
     8b4:	4b17      	ldr	r3, [pc, #92]	; (914 <rtc_calendar_init+0x88>)
     8b6:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     8b8:	792b      	ldrb	r3, [r5, #4]
     8ba:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     8bc:	78eb      	ldrb	r3, [r5, #3]
     8be:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     8c0:	88eb      	ldrh	r3, [r5, #6]
     8c2:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     8c4:	4b14      	ldr	r3, [pc, #80]	; (918 <rtc_calendar_init+0x8c>)
     8c6:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     8c8:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     8ca:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     8cc:	7929      	ldrb	r1, [r5, #4]
     8ce:	2900      	cmp	r1, #0
     8d0:	d002      	beq.n	8d8 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     8d2:	2108      	movs	r1, #8
     8d4:	430a      	orrs	r2, r1
     8d6:	e001      	b.n	8dc <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     8d8:	2148      	movs	r1, #72	; 0x48
     8da:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     8dc:	78a9      	ldrb	r1, [r5, #2]
     8de:	2900      	cmp	r1, #0
     8e0:	d001      	beq.n	8e6 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     8e2:	2180      	movs	r1, #128	; 0x80
     8e4:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     8e6:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     8e8:	78ea      	ldrb	r2, [r5, #3]
     8ea:	2a00      	cmp	r2, #0
     8ec:	d004      	beq.n	8f8 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     8ee:	8859      	ldrh	r1, [r3, #2]
     8f0:	2280      	movs	r2, #128	; 0x80
     8f2:	01d2      	lsls	r2, r2, #7
     8f4:	430a      	orrs	r2, r1
     8f6:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     8f8:	1c29      	adds	r1, r5, #0
     8fa:	3108      	adds	r1, #8
     8fc:	1c20      	adds	r0, r4, #0
     8fe:	2200      	movs	r2, #0
     900:	4b06      	ldr	r3, [pc, #24]	; (91c <rtc_calendar_init+0x90>)
     902:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     904:	b003      	add	sp, #12
     906:	bd30      	pop	{r4, r5, pc}
     908:	40000400 	.word	0x40000400
     90c:	00003119 	.word	0x00003119
     910:	0000308d 	.word	0x0000308d
     914:	00000805 	.word	0x00000805
     918:	200002e8 	.word	0x200002e8
     91c:	00000859 	.word	0x00000859

00000920 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     920:	b538      	push	{r3, r4, r5, lr}
     922:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     924:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     926:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     928:	2a01      	cmp	r2, #1
     92a:	d808      	bhi.n	93e <rtc_calendar_get_alarm+0x1e>
     92c:	00d2      	lsls	r2, r2, #3
     92e:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     930:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     932:	1c22      	adds	r2, r4, #0
     934:	4b03      	ldr	r3, [pc, #12]	; (944 <rtc_calendar_get_alarm+0x24>)
     936:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     938:	7f2b      	ldrb	r3, [r5, #28]
     93a:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     93c:	2300      	movs	r3, #0
}
     93e:	1c18      	adds	r0, r3, #0
     940:	bd38      	pop	{r3, r4, r5, pc}
     942:	46c0      	nop			; (mov r8, r8)
     944:	000007c5 	.word	0x000007c5

00000948 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     948:	2a01      	cmp	r2, #1
     94a:	d901      	bls.n	950 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     94c:	2017      	movs	r0, #23
     94e:	e00a      	b.n	966 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     950:	1c93      	adds	r3, r2, #2
     952:	009b      	lsls	r3, r3, #2
     954:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     956:	7c03      	ldrb	r3, [r0, #16]
     958:	2101      	movs	r1, #1
     95a:	4091      	lsls	r1, r2
     95c:	1c0a      	adds	r2, r1, #0
     95e:	431a      	orrs	r2, r3
     960:	b2d2      	uxtb	r2, r2
     962:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     964:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     966:	4770      	bx	lr

00000968 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     968:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     96a:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     96c:	2901      	cmp	r1, #1
     96e:	d102      	bne.n	976 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     970:	2280      	movs	r2, #128	; 0x80
     972:	71da      	strb	r2, [r3, #7]
     974:	e004      	b.n	980 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     976:	2201      	movs	r2, #1
     978:	408a      	lsls	r2, r1
     97a:	2401      	movs	r4, #1
     97c:	4022      	ands	r2, r4
     97e:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     980:	7c43      	ldrb	r3, [r0, #17]
     982:	2201      	movs	r2, #1
     984:	408a      	lsls	r2, r1
     986:	1c11      	adds	r1, r2, #0
     988:	4319      	orrs	r1, r3
     98a:	b2c9      	uxtb	r1, r1
     98c:	7441      	strb	r1, [r0, #17]
}
     98e:	bd10      	pop	{r4, pc}

00000990 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     990:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     992:	4b0e      	ldr	r3, [pc, #56]	; (9cc <RTC_Handler+0x3c>)
     994:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     996:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     998:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     99a:	7c19      	ldrb	r1, [r3, #16]
     99c:	1c08      	adds	r0, r1, #0
     99e:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     9a0:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     9a2:	79e1      	ldrb	r1, [r4, #7]
     9a4:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     9a6:	09d1      	lsrs	r1, r2, #7
     9a8:	d006      	beq.n	9b8 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     9aa:	0781      	lsls	r1, r0, #30
     9ac:	d501      	bpl.n	9b2 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     9ae:	68db      	ldr	r3, [r3, #12]
     9b0:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     9b2:	2380      	movs	r3, #128	; 0x80
     9b4:	7223      	strb	r3, [r4, #8]
     9b6:	e007      	b.n	9c8 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     9b8:	07d1      	lsls	r1, r2, #31
     9ba:	d505      	bpl.n	9c8 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     9bc:	07c2      	lsls	r2, r0, #31
     9be:	d501      	bpl.n	9c4 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     9c0:	689b      	ldr	r3, [r3, #8]
     9c2:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     9c4:	2301      	movs	r3, #1
     9c6:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     9c8:	bd10      	pop	{r4, pc}
     9ca:	46c0      	nop			; (mov r8, r8)
     9cc:	200002e8 	.word	0x200002e8

000009d0 <button_get_defaults>:
#include <asf.h>
#include "button_lib.h"

void button_get_defaults(button_lib_t * make_me_normal)
{
	make_me_normal->active_high = false;
     9d0:	2300      	movs	r3, #0
     9d2:	7283      	strb	r3, [r0, #10]
	make_me_normal->button_debounce = false;
     9d4:	8083      	strh	r3, [r0, #4]
	
}
     9d6:	4770      	bx	lr

000009d8 <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     9d8:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     9da:	7800      	ldrb	r0, [r0, #0]
     9dc:	b2c0      	uxtb	r0, r0
     9de:	2800      	cmp	r0, #0
     9e0:	d006      	beq.n	9f0 <button_read_button+0x18>
     9e2:	785a      	ldrb	r2, [r3, #1]
     9e4:	2a00      	cmp	r2, #0
     9e6:	d102      	bne.n	9ee <button_read_button+0x16>
	{
		read_me->read = true;
     9e8:	2201      	movs	r2, #1
     9ea:	705a      	strb	r2, [r3, #1]
		return true;
     9ec:	e000      	b.n	9f0 <button_read_button+0x18>
	}
	return false;
     9ee:	2000      	movs	r0, #0
}
     9f0:	4770      	bx	lr
     9f2:	46c0      	nop			; (mov r8, r8)

000009f4 <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
     9f4:	b538      	push	{r3, r4, r5, lr}
     9f6:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
     9f8:	4c02      	ldr	r4, [pc, #8]	; (a04 <wait_for_button_press+0x10>)
     9fa:	1c28      	adds	r0, r5, #0
     9fc:	47a0      	blx	r4
     9fe:	2800      	cmp	r0, #0
     a00:	d0fb      	beq.n	9fa <wait_for_button_press+0x6>
}
     a02:	bd38      	pop	{r3, r4, r5, pc}
     a04:	000009d9 	.word	0x000009d9

00000a08 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     a08:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a0a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a0c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a0e:	2900      	cmp	r1, #0
     a10:	d103      	bne.n	a1a <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     a12:	095a      	lsrs	r2, r3, #5
     a14:	01d2      	lsls	r2, r2, #7
     a16:	4912      	ldr	r1, [pc, #72]	; (a60 <button_handler+0x58>)
     a18:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     a1a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     a1c:	211f      	movs	r1, #31
     a1e:	400b      	ands	r3, r1
     a20:	2101      	movs	r1, #1
     a22:	4099      	lsls	r1, r3
     a24:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     a26:	4013      	ands	r3, r2
     a28:	1e5a      	subs	r2, r3, #1
     a2a:	4193      	sbcs	r3, r2
     a2c:	7a82      	ldrb	r2, [r0, #10]
     a2e:	429a      	cmp	r2, r3
     a30:	d10d      	bne.n	a4e <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     a32:	8883      	ldrh	r3, [r0, #4]
     a34:	3301      	adds	r3, #1
     a36:	b29b      	uxth	r3, r3
     a38:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     a3a:	2b63      	cmp	r3, #99	; 0x63
     a3c:	d90e      	bls.n	a5c <button_handler+0x54>
     a3e:	7803      	ldrb	r3, [r0, #0]
     a40:	2b00      	cmp	r3, #0
     a42:	d10b      	bne.n	a5c <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     a44:	2301      	movs	r3, #1
     a46:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     a48:	2300      	movs	r3, #0
     a4a:	7043      	strb	r3, [r0, #1]
     a4c:	e006      	b.n	a5c <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     a4e:	7843      	ldrb	r3, [r0, #1]
     a50:	2b00      	cmp	r3, #0
     a52:	d001      	beq.n	a58 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     a54:	2300      	movs	r3, #0
     a56:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     a58:	2300      	movs	r3, #0
     a5a:	8083      	strh	r3, [r0, #4]
	}
     a5c:	4770      	bx	lr
     a5e:	46c0      	nop			; (mov r8, r8)
     a60:	41004400 	.word	0x41004400

00000a64 <init_platform>:
 */ 
#include "longboard.h"

//Init all longboard specifics
void init_platform(void)
{
     a64:	b530      	push	{r4, r5, lr}
     a66:	b083      	sub	sp, #12
		button_get_defaults(&spi_btn);
     a68:	4c0e      	ldr	r4, [pc, #56]	; (aa4 <init_platform+0x40>)
     a6a:	1c20      	adds	r0, r4, #0
     a6c:	4b0e      	ldr	r3, [pc, #56]	; (aa8 <init_platform+0x44>)
     a6e:	4798      	blx	r3
		spi_btn.gpio_pin = PIN_PA10;
     a70:	230a      	movs	r3, #10
     a72:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     a74:	ac01      	add	r4, sp, #4
     a76:	2301      	movs	r3, #1
     a78:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     a7a:	2200      	movs	r2, #0
     a7c:	70a2      	strb	r2, [r4, #2]
		
		//setup outputs
		struct port_config pinconf;
		
		port_get_config_defaults(&pinconf);
		pinconf.direction = PORT_PIN_DIR_OUTPUT;
     a7e:	7023      	strb	r3, [r4, #0]
		
		port_pin_set_config(LED_SYS, &pinconf);		//led_sys
     a80:	2011      	movs	r0, #17
     a82:	1c21      	adds	r1, r4, #0
     a84:	4d09      	ldr	r5, [pc, #36]	; (aac <init_platform+0x48>)
     a86:	47a8      	blx	r5
		port_pin_set_config(LED_RTC, &pinconf);	//led_usart
     a88:	2010      	movs	r0, #16
     a8a:	1c21      	adds	r1, r4, #0
     a8c:	47a8      	blx	r5
		port_pin_set_config(LED_ADC, &pinconf);		//led_adc
     a8e:	2012      	movs	r0, #18
     a90:	1c21      	adds	r1, r4, #0
     a92:	47a8      	blx	r5
		
		
		//Config spi_sseg
		configure_spi_master();
     a94:	4b06      	ldr	r3, [pc, #24]	; (ab0 <init_platform+0x4c>)
     a96:	4798      	blx	r3
		
		//Set high brightness for now
		sseg_set_display_brightness(255);
     a98:	20ff      	movs	r0, #255	; 0xff
     a9a:	4b06      	ldr	r3, [pc, #24]	; (ab4 <init_platform+0x50>)
     a9c:	4798      	blx	r3
		
}
     a9e:	b003      	add	sp, #12
     aa0:	bd30      	pop	{r4, r5, pc}
     aa2:	46c0      	nop			; (mov r8, r8)
     aa4:	200000cc 	.word	0x200000cc
     aa8:	000009d1 	.word	0x000009d1
     aac:	00001c75 	.word	0x00001c75
     ab0:	0000120d 	.word	0x0000120d
     ab4:	00001101 	.word	0x00001101

00000ab8 <background_service_platform>:

//Update screen and buttons
void background_service_platform(void)
{
     ab8:	b500      	push	{lr}
     aba:	b083      	sub	sp, #12
		//Read buttons
		button_handler(&spi_btn);
     abc:	4808      	ldr	r0, [pc, #32]	; (ae0 <background_service_platform+0x28>)
     abe:	4b09      	ldr	r3, [pc, #36]	; (ae4 <background_service_platform+0x2c>)
     ac0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ac2:	a901      	add	r1, sp, #4
     ac4:	2300      	movs	r3, #0
     ac6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     ac8:	2201      	movs	r2, #1
     aca:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     acc:	70cb      	strb	r3, [r1, #3]
		
		//Reactivate for spi
		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
		
		config.mux_position = MUX_PA10C_SERCOM0_PAD2;
     ace:	2302      	movs	r3, #2
     ad0:	700b      	strb	r3, [r1, #0]
		
		system_pinmux_pin_set_config(PIN_PA10, &config);
     ad2:	200a      	movs	r0, #10
     ad4:	4b04      	ldr	r3, [pc, #16]	; (ae8 <background_service_platform+0x30>)
     ad6:	4798      	blx	r3
		
		sseg_update_display();
     ad8:	4b04      	ldr	r3, [pc, #16]	; (aec <background_service_platform+0x34>)
     ada:	4798      	blx	r3
}
     adc:	b003      	add	sp, #12
     ade:	bd00      	pop	{pc}
     ae0:	200000cc 	.word	0x200000cc
     ae4:	00000a09 	.word	0x00000a09
     ae8:	000031f5 	.word	0x000031f5
     aec:	0000110d 	.word	0x0000110d

00000af0 <main_platform>:

//Main loop for longboard specifics
void main_platform(void)
{
     af0:	b5f0      	push	{r4, r5, r6, r7, lr}
     af2:	464f      	mov	r7, r9
     af4:	4646      	mov	r6, r8
     af6:	b4c0      	push	{r6, r7}
     af8:	b087      	sub	sp, #28
	//what value we are displaying
	static uint8_t disp_val = 0;
	//Soft blink led
	static uint8_t led_ramp = 4, led_inc = 0;

	if (led_inc)
     afa:	4b40      	ldr	r3, [pc, #256]	; (bfc <main_platform+0x10c>)
     afc:	781b      	ldrb	r3, [r3, #0]
     afe:	2b00      	cmp	r3, #0
     b00:	d004      	beq.n	b0c <main_platform+0x1c>
	{
		led_ramp = led_ramp << 1;
     b02:	4a3f      	ldr	r2, [pc, #252]	; (c00 <main_platform+0x110>)
     b04:	7811      	ldrb	r1, [r2, #0]
     b06:	0049      	lsls	r1, r1, #1
     b08:	7011      	strb	r1, [r2, #0]
     b0a:	e003      	b.n	b14 <main_platform+0x24>
		}else{
		led_ramp = led_ramp >> 1;
     b0c:	4a3c      	ldr	r2, [pc, #240]	; (c00 <main_platform+0x110>)
     b0e:	7811      	ldrb	r1, [r2, #0]
     b10:	0849      	lsrs	r1, r1, #1
     b12:	7011      	strb	r1, [r2, #0]
	}

	if ((led_ramp <= 1) || (led_ramp >= 128))
     b14:	4a3a      	ldr	r2, [pc, #232]	; (c00 <main_platform+0x110>)
     b16:	7812      	ldrb	r2, [r2, #0]
     b18:	3a02      	subs	r2, #2
     b1a:	2a7d      	cmp	r2, #125	; 0x7d
     b1c:	d902      	bls.n	b24 <main_platform+0x34>
	{
		led_inc ^= 0xFF;
     b1e:	43db      	mvns	r3, r3
     b20:	4a36      	ldr	r2, [pc, #216]	; (bfc <main_platform+0x10c>)
     b22:	7013      	strb	r3, [r2, #0]
	}

	if (button_read_button(&spi_btn))
     b24:	4837      	ldr	r0, [pc, #220]	; (c04 <main_platform+0x114>)
     b26:	4b38      	ldr	r3, [pc, #224]	; (c08 <main_platform+0x118>)
     b28:	4798      	blx	r3
     b2a:	2800      	cmp	r0, #0
     b2c:	d005      	beq.n	b3a <main_platform+0x4a>
	{
		disp_val++;
		disp_val %= 4;
     b2e:	4b37      	ldr	r3, [pc, #220]	; (c0c <main_platform+0x11c>)
		led_inc ^= 0xFF;
	}

	if (button_read_button(&spi_btn))
	{
		disp_val++;
     b30:	781a      	ldrb	r2, [r3, #0]
     b32:	3201      	adds	r2, #1
		disp_val %= 4;
     b34:	2103      	movs	r1, #3
     b36:	400a      	ands	r2, r1
     b38:	701a      	strb	r2, [r3, #0]
	}
	RGB_LED_t blink;
	switch(disp_val)
     b3a:	4b34      	ldr	r3, [pc, #208]	; (c0c <main_platform+0x11c>)
     b3c:	781b      	ldrb	r3, [r3, #0]
     b3e:	2b01      	cmp	r3, #1
     b40:	d012      	beq.n	b68 <main_platform+0x78>
     b42:	2b00      	cmp	r3, #0
     b44:	d004      	beq.n	b50 <main_platform+0x60>
     b46:	2b02      	cmp	r3, #2
     b48:	d01a      	beq.n	b80 <main_platform+0x90>
     b4a:	2b03      	cmp	r3, #3
     b4c:	d024      	beq.n	b98 <main_platform+0xa8>
     b4e:	e02e      	b.n	bae <main_platform+0xbe>
	{
		case 0:
		set_seg_disp_num(accelerometer.scaled_gforce.x);
     b50:	4b2f      	ldr	r3, [pc, #188]	; (c10 <main_platform+0x120>)
     b52:	6898      	ldr	r0, [r3, #8]
     b54:	4b2f      	ldr	r3, [pc, #188]	; (c14 <main_platform+0x124>)
     b56:	4798      	blx	r3
		blink.blue_set = 0;
     b58:	ab05      	add	r3, sp, #20
     b5a:	2200      	movs	r2, #0
     b5c:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     b5e:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     b60:	4a27      	ldr	r2, [pc, #156]	; (c00 <main_platform+0x110>)
     b62:	7812      	ldrb	r2, [r2, #0]
     b64:	705a      	strb	r2, [r3, #1]
		break;
     b66:	e022      	b.n	bae <main_platform+0xbe>
		case 1:
		set_seg_disp_num(accelerometer.scaled_gforce.y);
     b68:	4b29      	ldr	r3, [pc, #164]	; (c10 <main_platform+0x120>)
     b6a:	68d8      	ldr	r0, [r3, #12]
     b6c:	4b29      	ldr	r3, [pc, #164]	; (c14 <main_platform+0x124>)
     b6e:	4798      	blx	r3
		blink.blue_set = 0;
     b70:	ab05      	add	r3, sp, #20
     b72:	2200      	movs	r2, #0
     b74:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     b76:	4a22      	ldr	r2, [pc, #136]	; (c00 <main_platform+0x110>)
     b78:	7812      	ldrb	r2, [r2, #0]
     b7a:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     b7c:	705a      	strb	r2, [r3, #1]
		break;
     b7e:	e016      	b.n	bae <main_platform+0xbe>
		case 2:
		set_seg_disp_num(accelerometer.scaled_gforce.z);
     b80:	4b23      	ldr	r3, [pc, #140]	; (c10 <main_platform+0x120>)
     b82:	6918      	ldr	r0, [r3, #16]
     b84:	4b23      	ldr	r3, [pc, #140]	; (c14 <main_platform+0x124>)
     b86:	4798      	blx	r3
		blink.blue_set = 0;
     b88:	ab05      	add	r3, sp, #20
     b8a:	2200      	movs	r2, #0
     b8c:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     b8e:	491c      	ldr	r1, [pc, #112]	; (c00 <main_platform+0x110>)
     b90:	7809      	ldrb	r1, [r1, #0]
     b92:	7019      	strb	r1, [r3, #0]
		blink.green_set = 0;
     b94:	705a      	strb	r2, [r3, #1]
		break;
     b96:	e00a      	b.n	bae <main_platform+0xbe>
		case 3:
		set_seg_disp_num(accelerometer.angle_x);
     b98:	4b1d      	ldr	r3, [pc, #116]	; (c10 <main_platform+0x120>)
     b9a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
     b9c:	4b1d      	ldr	r3, [pc, #116]	; (c14 <main_platform+0x124>)
     b9e:	4798      	blx	r3
		blink.blue_set = led_ramp;
     ba0:	ab05      	add	r3, sp, #20
     ba2:	4a17      	ldr	r2, [pc, #92]	; (c00 <main_platform+0x110>)
     ba4:	7812      	ldrb	r2, [r2, #0]
     ba6:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     ba8:	2200      	movs	r2, #0
     baa:	701a      	strb	r2, [r3, #0]
		blink.green_set = 0;
     bac:	705a      	strb	r2, [r3, #1]
		break;
	
	}
	set_disp_led(blink);
     bae:	9805      	ldr	r0, [sp, #20]
     bb0:	4b19      	ldr	r3, [pc, #100]	; (c18 <main_platform+0x128>)
     bb2:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     bb4:	4e19      	ldr	r6, [pc, #100]	; (c1c <main_platform+0x12c>)
     bb6:	2780      	movs	r7, #128	; 0x80
     bb8:	02bf      	lsls	r7, r7, #10
     bba:	61b7      	str	r7, [r6, #24]

	port_pin_set_output_level(LED_SYS, true);

	printf("X: %.3f Y: %.3f Z: %.3f", accelerometer.scaled_gforce.x, accelerometer.scaled_gforce.y, accelerometer.scaled_gforce.z);
     bbc:	4b14      	ldr	r3, [pc, #80]	; (c10 <main_platform+0x120>)
     bbe:	4699      	mov	r9, r3
     bc0:	4b17      	ldr	r3, [pc, #92]	; (c20 <main_platform+0x130>)
     bc2:	4698      	mov	r8, r3
     bc4:	464b      	mov	r3, r9
     bc6:	6898      	ldr	r0, [r3, #8]
     bc8:	47c0      	blx	r8
     bca:	1c04      	adds	r4, r0, #0
     bcc:	1c0d      	adds	r5, r1, #0
     bce:	464b      	mov	r3, r9
     bd0:	68d8      	ldr	r0, [r3, #12]
     bd2:	47c0      	blx	r8
     bd4:	9000      	str	r0, [sp, #0]
     bd6:	9101      	str	r1, [sp, #4]
     bd8:	464b      	mov	r3, r9
     bda:	6918      	ldr	r0, [r3, #16]
     bdc:	47c0      	blx	r8
     bde:	9002      	str	r0, [sp, #8]
     be0:	9103      	str	r1, [sp, #12]
     be2:	4810      	ldr	r0, [pc, #64]	; (c24 <main_platform+0x134>)
     be4:	1c22      	adds	r2, r4, #0
     be6:	1c2b      	adds	r3, r5, #0
     be8:	4c0f      	ldr	r4, [pc, #60]	; (c28 <main_platform+0x138>)
     bea:	47a0      	blx	r4
	printf("\n\r");
     bec:	480f      	ldr	r0, [pc, #60]	; (c2c <main_platform+0x13c>)
     bee:	47a0      	blx	r4
	} else {
		port_base->OUTCLR.reg = pin_mask;
     bf0:	6177      	str	r7, [r6, #20]

	port_pin_set_output_level(LED_SYS, false);
     bf2:	b007      	add	sp, #28
     bf4:	bc0c      	pop	{r2, r3}
     bf6:	4690      	mov	r8, r2
     bf8:	4699      	mov	r9, r3
     bfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bfc:	200000d9 	.word	0x200000d9
     c00:	20000001 	.word	0x20000001
     c04:	200000cc 	.word	0x200000cc
     c08:	000009d9 	.word	0x000009d9
     c0c:	200000d8 	.word	0x200000d8
     c10:	20000218 	.word	0x20000218
     c14:	00000e29 	.word	0x00000e29
     c18:	00000e15 	.word	0x00000e15
     c1c:	41004400 	.word	0x41004400
     c20:	00009955 	.word	0x00009955
     c24:	00009d4c 	.word	0x00009d4c
     c28:	000045ad 	.word	0x000045ad
     c2c:	00009c20 	.word	0x00009c20

00000c30 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     c30:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     c32:	4d0d      	ldr	r5, [pc, #52]	; (c68 <rtc_match_callback+0x38>)
     c34:	4c0d      	ldr	r4, [pc, #52]	; (c6c <rtc_match_callback+0x3c>)
     c36:	1c28      	adds	r0, r5, #0
     c38:	1c21      	adds	r1, r4, #0
     c3a:	2200      	movs	r2, #0
     c3c:	4b0c      	ldr	r3, [pc, #48]	; (c70 <rtc_match_callback+0x40>)
     c3e:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     c40:	2307      	movs	r3, #7
     c42:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     c44:	7820      	ldrb	r0, [r4, #0]
     c46:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     c48:	b2c0      	uxtb	r0, r0
     c4a:	213c      	movs	r1, #60	; 0x3c
     c4c:	4b09      	ldr	r3, [pc, #36]	; (c74 <rtc_match_callback+0x44>)
     c4e:	4798      	blx	r3
     c50:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     c52:	1c28      	adds	r0, r5, #0
     c54:	1c21      	adds	r1, r4, #0
     c56:	2200      	movs	r2, #0
     c58:	4b07      	ldr	r3, [pc, #28]	; (c78 <rtc_match_callback+0x48>)
     c5a:	4798      	blx	r3
	
	if (*external_callback_func)
     c5c:	4b07      	ldr	r3, [pc, #28]	; (c7c <rtc_match_callback+0x4c>)
     c5e:	681b      	ldr	r3, [r3, #0]
     c60:	2b00      	cmp	r3, #0
     c62:	d000      	beq.n	c66 <rtc_match_callback+0x36>
	{
		external_callback_func();
     c64:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     c66:	bd38      	pop	{r3, r4, r5, pc}
     c68:	200002ec 	.word	0x200002ec
     c6c:	200000dc 	.word	0x200000dc
     c70:	00000921 	.word	0x00000921
     c74:	00006db5 	.word	0x00006db5
     c78:	00000859 	.word	0x00000859
     c7c:	20000300 	.word	0x20000300

00000c80 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     c80:	b510      	push	{r4, lr}
     c82:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     c84:	aa01      	add	r2, sp, #4
     c86:	23a0      	movs	r3, #160	; 0xa0
     c88:	011b      	lsls	r3, r3, #4
     c8a:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     c8c:	2300      	movs	r3, #0
     c8e:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     c90:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     c92:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     c94:	21fa      	movs	r1, #250	; 0xfa
     c96:	00c9      	lsls	r1, r1, #3
     c98:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     c9a:	a803      	add	r0, sp, #12
     c9c:	7003      	strb	r3, [r0, #0]
     c9e:	4668      	mov	r0, sp
     ca0:	7343      	strb	r3, [r0, #13]
     ca2:	4668      	mov	r0, sp
     ca4:	7383      	strb	r3, [r0, #14]
     ca6:	4668      	mov	r0, sp
     ca8:	73c3      	strb	r3, [r0, #15]
     caa:	2301      	movs	r3, #1
     cac:	a804      	add	r0, sp, #16
     cae:	7003      	strb	r3, [r0, #0]
     cb0:	4668      	mov	r0, sp
     cb2:	7443      	strb	r3, [r0, #17]
     cb4:	466b      	mov	r3, sp
     cb6:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     cb8:	2306      	movs	r3, #6
     cba:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     cbc:	4c09      	ldr	r4, [pc, #36]	; (ce4 <configure_rtc_calendar+0x64>)
     cbe:	1c20      	adds	r0, r4, #0
     cc0:	4909      	ldr	r1, [pc, #36]	; (ce8 <configure_rtc_calendar+0x68>)
     cc2:	4b0a      	ldr	r3, [pc, #40]	; (cec <configure_rtc_calendar+0x6c>)
     cc4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     cc6:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     cc8:	2208      	movs	r2, #8
     cca:	4b09      	ldr	r3, [pc, #36]	; (cf0 <configure_rtc_calendar+0x70>)
     ccc:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     cce:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     cd0:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     cd2:	b25b      	sxtb	r3, r3
     cd4:	2b00      	cmp	r3, #0
     cd6:	dbfb      	blt.n	cd0 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     cd8:	880a      	ldrh	r2, [r1, #0]
     cda:	2302      	movs	r3, #2
     cdc:	4313      	orrs	r3, r2
     cde:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     ce0:	b006      	add	sp, #24
     ce2:	bd10      	pop	{r4, pc}
     ce4:	200002ec 	.word	0x200002ec
     ce8:	40001400 	.word	0x40001400
     cec:	0000088d 	.word	0x0000088d
     cf0:	e000e100 	.word	0xe000e100

00000cf4 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     cf4:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     cf6:	4b06      	ldr	r3, [pc, #24]	; (d10 <configure_rtc_callbacks+0x1c>)
     cf8:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     cfa:	4c06      	ldr	r4, [pc, #24]	; (d14 <configure_rtc_callbacks+0x20>)
     cfc:	1c20      	adds	r0, r4, #0
     cfe:	4906      	ldr	r1, [pc, #24]	; (d18 <configure_rtc_callbacks+0x24>)
     d00:	2200      	movs	r2, #0
     d02:	4b06      	ldr	r3, [pc, #24]	; (d1c <configure_rtc_callbacks+0x28>)
     d04:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     d06:	1c20      	adds	r0, r4, #0
     d08:	2100      	movs	r1, #0
     d0a:	4b05      	ldr	r3, [pc, #20]	; (d20 <configure_rtc_callbacks+0x2c>)
     d0c:	4798      	blx	r3
}
     d0e:	bd10      	pop	{r4, pc}
     d10:	20000300 	.word	0x20000300
     d14:	200002ec 	.word	0x200002ec
     d18:	00000c31 	.word	0x00000c31
     d1c:	00000949 	.word	0x00000949
     d20:	00000969 	.word	0x00000969

00000d24 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     d24:	b570      	push	{r4, r5, r6, lr}
     d26:	b086      	sub	sp, #24
     d28:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     d2a:	ac04      	add	r4, sp, #16
     d2c:	2300      	movs	r3, #0
     d2e:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     d30:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     d32:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     d34:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     d36:	2601      	movs	r6, #1
     d38:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     d3a:	4b0c      	ldr	r3, [pc, #48]	; (d6c <rtc_simple_configuration+0x48>)
     d3c:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     d3e:	230a      	movs	r3, #10
     d40:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     d42:	4b0b      	ldr	r3, [pc, #44]	; (d70 <rtc_simple_configuration+0x4c>)
     d44:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     d46:	1c28      	adds	r0, r5, #0
     d48:	4b0a      	ldr	r3, [pc, #40]	; (d74 <rtc_simple_configuration+0x50>)
     d4a:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     d4c:	4d0a      	ldr	r5, [pc, #40]	; (d78 <rtc_simple_configuration+0x54>)
     d4e:	1c28      	adds	r0, r5, #0
     d50:	1c21      	adds	r1, r4, #0
     d52:	4b0a      	ldr	r3, [pc, #40]	; (d7c <rtc_simple_configuration+0x58>)
     d54:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     d56:	a901      	add	r1, sp, #4
     d58:	1c0b      	adds	r3, r1, #0
     d5a:	cc05      	ldmia	r4!, {r0, r2}
     d5c:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     d5e:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     d60:	1c28      	adds	r0, r5, #0
     d62:	2200      	movs	r2, #0
     d64:	4b06      	ldr	r3, [pc, #24]	; (d80 <rtc_simple_configuration+0x5c>)
     d66:	4798      	blx	r3
     d68:	b006      	add	sp, #24
     d6a:	bd70      	pop	{r4, r5, r6, pc}
     d6c:	000007df 	.word	0x000007df
     d70:	00000c81 	.word	0x00000c81
     d74:	00000cf5 	.word	0x00000cf5
     d78:	200002ec 	.word	0x200002ec
     d7c:	00000841 	.word	0x00000841
     d80:	00000859 	.word	0x00000859

00000d84 <spi_master_write_done>:
	spi_write_buffer_job(&spi_master_instance, buf, 2);

}

 void spi_master_write_done(struct spi_module *const module)
{
     d84:	b500      	push	{lr}
     d86:	b083      	sub	sp, #12
	spi_select_slave(&spi_master_instance, &slave, false);
     d88:	4808      	ldr	r0, [pc, #32]	; (dac <spi_master_write_done+0x28>)
     d8a:	4909      	ldr	r1, [pc, #36]	; (db0 <spi_master_write_done+0x2c>)
     d8c:	2200      	movs	r2, #0
     d8e:	4b09      	ldr	r3, [pc, #36]	; (db4 <spi_master_write_done+0x30>)
     d90:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     d92:	a901      	add	r1, sp, #4
     d94:	2380      	movs	r3, #128	; 0x80
     d96:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     d98:	2300      	movs	r3, #0
     d9a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d9c:	2201      	movs	r2, #1
     d9e:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     da0:	70cb      	strb	r3, [r1, #3]
	
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	system_pinmux_pin_set_config(PIN_PA10, &config);	//Todo, set this to read from struct
     da2:	200a      	movs	r0, #10
     da4:	4b04      	ldr	r3, [pc, #16]	; (db8 <spi_master_write_done+0x34>)
     da6:	4798      	blx	r3
}
     da8:	b003      	add	sp, #12
     daa:	bd00      	pop	{pc}
     dac:	2000024c 	.word	0x2000024c
     db0:	20000288 	.word	0x20000288
     db4:	00002225 	.word	0x00002225
     db8:	000031f5 	.word	0x000031f5

00000dbc <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
     dbc:	4b13      	ldr	r3, [pc, #76]	; (e0c <set_disp_led_color+0x50>)
     dbe:	2200      	movs	r2, #0
     dc0:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
     dc2:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
     dc4:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
     dc6:	2805      	cmp	r0, #5
     dc8:	d81e      	bhi.n	e08 <set_disp_led_color+0x4c>
     dca:	0080      	lsls	r0, r0, #2
     dcc:	4b10      	ldr	r3, [pc, #64]	; (e10 <set_disp_led_color+0x54>)
     dce:	581b      	ldr	r3, [r3, r0]
     dd0:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
     dd2:	22ff      	movs	r2, #255	; 0xff
     dd4:	4b0d      	ldr	r3, [pc, #52]	; (e0c <set_disp_led_color+0x50>)
     dd6:	701a      	strb	r2, [r3, #0]
		break;
     dd8:	e016      	b.n	e08 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
     dda:	22ff      	movs	r2, #255	; 0xff
     ddc:	4b0b      	ldr	r3, [pc, #44]	; (e0c <set_disp_led_color+0x50>)
     dde:	705a      	strb	r2, [r3, #1]
		break;
     de0:	e012      	b.n	e08 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
     de2:	22ff      	movs	r2, #255	; 0xff
     de4:	4b09      	ldr	r3, [pc, #36]	; (e0c <set_disp_led_color+0x50>)
     de6:	709a      	strb	r2, [r3, #2]
		break;
     de8:	e00e      	b.n	e08 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
     dea:	4b08      	ldr	r3, [pc, #32]	; (e0c <set_disp_led_color+0x50>)
     dec:	22ff      	movs	r2, #255	; 0xff
     dee:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
     df0:	709a      	strb	r2, [r3, #2]
		break;
     df2:	e009      	b.n	e08 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
     df4:	4b05      	ldr	r3, [pc, #20]	; (e0c <set_disp_led_color+0x50>)
     df6:	22ff      	movs	r2, #255	; 0xff
     df8:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
     dfa:	701a      	strb	r2, [r3, #0]
		break;
     dfc:	e004      	b.n	e08 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
     dfe:	4b03      	ldr	r3, [pc, #12]	; (e0c <set_disp_led_color+0x50>)
     e00:	226f      	movs	r2, #111	; 0x6f
     e02:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
     e04:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
     e06:	709a      	strb	r2, [r3, #2]
		break;
	}
}
     e08:	4770      	bx	lr
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	20000304 	.word	0x20000304
     e10:	00009d64 	.word	0x00009d64

00000e14 <set_disp_led>:
 void set_disp_led(RGB_LED_t values)
 {
     e14:	b082      	sub	sp, #8
     e16:	1c02      	adds	r2, r0, #0
     e18:	0c00      	lsrs	r0, r0, #16
	sseg_leds = values;
     e1a:	4b02      	ldr	r3, [pc, #8]	; (e24 <set_disp_led+0x10>)
     e1c:	801a      	strh	r2, [r3, #0]
     e1e:	7098      	strb	r0, [r3, #2]
 }
     e20:	b002      	add	sp, #8
     e22:	4770      	bx	lr
     e24:	20000304 	.word	0x20000304

00000e28 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
     e28:	b5f0      	push	{r4, r5, r6, r7, lr}
     e2a:	465f      	mov	r7, fp
     e2c:	4656      	mov	r6, sl
     e2e:	464d      	mov	r5, r9
     e30:	4644      	mov	r4, r8
     e32:	b4f0      	push	{r4, r5, r6, r7}
     e34:	b083      	sub	sp, #12
     e36:	1c04      	adds	r4, r0, #0
	 if (num < 0)
     e38:	2100      	movs	r1, #0
     e3a:	4ba1      	ldr	r3, [pc, #644]	; (10c0 <set_seg_disp_num+0x298>)
     e3c:	4798      	blx	r3
     e3e:	2800      	cmp	r0, #0
     e40:	d002      	beq.n	e48 <set_seg_disp_num+0x20>
	 {
		 num =-num;
     e42:	2380      	movs	r3, #128	; 0x80
     e44:	061b      	lsls	r3, r3, #24
     e46:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
     e48:	1c20      	adds	r0, r4, #0
     e4a:	4b9e      	ldr	r3, [pc, #632]	; (10c4 <set_seg_disp_num+0x29c>)
     e4c:	4798      	blx	r3
     e4e:	1c06      	adds	r6, r0, #0
     e50:	1c0f      	adds	r7, r1, #0
     e52:	4b96      	ldr	r3, [pc, #600]	; (10ac <set_seg_disp_num+0x284>)
     e54:	4a94      	ldr	r2, [pc, #592]	; (10a8 <set_seg_disp_num+0x280>)
     e56:	4d9c      	ldr	r5, [pc, #624]	; (10c8 <set_seg_disp_num+0x2a0>)
     e58:	47a8      	blx	r5
     e5a:	2800      	cmp	r0, #0
     e5c:	d035      	beq.n	eca <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     e5e:	1c20      	adds	r0, r4, #0
     e60:	4b9a      	ldr	r3, [pc, #616]	; (10cc <set_seg_disp_num+0x2a4>)
     e62:	4798      	blx	r3
     e64:	4680      	mov	r8, r0
     e66:	4c9a      	ldr	r4, [pc, #616]	; (10d0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e68:	4d9a      	ldr	r5, [pc, #616]	; (10d4 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     e6a:	4b9b      	ldr	r3, [pc, #620]	; (10d8 <set_seg_disp_num+0x2b0>)
     e6c:	4699      	mov	r9, r3
     e6e:	21fa      	movs	r1, #250	; 0xfa
     e70:	0089      	lsls	r1, r1, #2
     e72:	4798      	blx	r3
     e74:	4f99      	ldr	r7, [pc, #612]	; (10dc <set_seg_disp_num+0x2b4>)
     e76:	210a      	movs	r1, #10
     e78:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e7a:	b2c8      	uxtb	r0, r1
     e7c:	4e98      	ldr	r6, [pc, #608]	; (10e0 <set_seg_disp_num+0x2b8>)
     e7e:	210a      	movs	r1, #10
     e80:	47b0      	blx	r6
     e82:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     e84:	5c6b      	ldrb	r3, [r5, r1]
     e86:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     e88:	4640      	mov	r0, r8
     e8a:	2164      	movs	r1, #100	; 0x64
     e8c:	47c8      	blx	r9
     e8e:	210a      	movs	r1, #10
     e90:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e92:	b2c8      	uxtb	r0, r1
     e94:	210a      	movs	r1, #10
     e96:	47b0      	blx	r6
     e98:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     e9a:	5c6b      	ldrb	r3, [r5, r1]
     e9c:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     e9e:	4640      	mov	r0, r8
     ea0:	210a      	movs	r1, #10
     ea2:	47c8      	blx	r9
     ea4:	210a      	movs	r1, #10
     ea6:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ea8:	b2c8      	uxtb	r0, r1
     eaa:	210a      	movs	r1, #10
     eac:	47b0      	blx	r6
     eae:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     eb0:	5c6b      	ldrb	r3, [r5, r1]
     eb2:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     eb4:	4640      	mov	r0, r8
     eb6:	210a      	movs	r1, #10
     eb8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     eba:	b2c8      	uxtb	r0, r1
     ebc:	210a      	movs	r1, #10
     ebe:	47b0      	blx	r6
     ec0:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     ec2:	5c6b      	ldrb	r3, [r5, r1]
     ec4:	3b80      	subs	r3, #128	; 0x80
     ec6:	70e3      	strb	r3, [r4, #3]
     ec8:	e0de      	b.n	1088 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
     eca:	1c30      	adds	r0, r6, #0
     ecc:	1c39      	adds	r1, r7, #0
     ece:	4a78      	ldr	r2, [pc, #480]	; (10b0 <set_seg_disp_num+0x288>)
     ed0:	4b78      	ldr	r3, [pc, #480]	; (10b4 <set_seg_disp_num+0x28c>)
     ed2:	4d7d      	ldr	r5, [pc, #500]	; (10c8 <set_seg_disp_num+0x2a0>)
     ed4:	47a8      	blx	r5
     ed6:	2800      	cmp	r0, #0
     ed8:	d03c      	beq.n	f54 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     eda:	1c20      	adds	r0, r4, #0
     edc:	4b7b      	ldr	r3, [pc, #492]	; (10cc <set_seg_disp_num+0x2a4>)
     ede:	4798      	blx	r3
     ee0:	4680      	mov	r8, r0
     ee2:	4d7b      	ldr	r5, [pc, #492]	; (10d0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ee4:	4e7b      	ldr	r6, [pc, #492]	; (10d4 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     ee6:	4b7c      	ldr	r3, [pc, #496]	; (10d8 <set_seg_disp_num+0x2b0>)
     ee8:	469a      	mov	sl, r3
     eea:	2164      	movs	r1, #100	; 0x64
     eec:	4798      	blx	r3
     eee:	4b7b      	ldr	r3, [pc, #492]	; (10dc <set_seg_disp_num+0x2b4>)
     ef0:	4699      	mov	r9, r3
     ef2:	210a      	movs	r1, #10
     ef4:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ef6:	b2c8      	uxtb	r0, r1
     ef8:	4f79      	ldr	r7, [pc, #484]	; (10e0 <set_seg_disp_num+0x2b8>)
     efa:	210a      	movs	r1, #10
     efc:	47b8      	blx	r7
     efe:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     f00:	5c73      	ldrb	r3, [r6, r1]
     f02:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     f04:	4640      	mov	r0, r8
     f06:	210a      	movs	r1, #10
     f08:	47d0      	blx	sl
     f0a:	210a      	movs	r1, #10
     f0c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f0e:	b2c8      	uxtb	r0, r1
     f10:	210a      	movs	r1, #10
     f12:	47b8      	blx	r7
     f14:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     f16:	5c73      	ldrb	r3, [r6, r1]
     f18:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     f1a:	4640      	mov	r0, r8
     f1c:	210a      	movs	r1, #10
     f1e:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f20:	b2c8      	uxtb	r0, r1
     f22:	210a      	movs	r1, #10
     f24:	47b8      	blx	r7
     f26:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     f28:	5c73      	ldrb	r3, [r6, r1]
     f2a:	3b80      	subs	r3, #128	; 0x80
     f2c:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     f2e:	4640      	mov	r0, r8
     f30:	4b6c      	ldr	r3, [pc, #432]	; (10e4 <set_seg_disp_num+0x2bc>)
     f32:	4798      	blx	r3
     f34:	1c01      	adds	r1, r0, #0
     f36:	1c20      	adds	r0, r4, #0
     f38:	4b6b      	ldr	r3, [pc, #428]	; (10e8 <set_seg_disp_num+0x2c0>)
     f3a:	4798      	blx	r3
     f3c:	496b      	ldr	r1, [pc, #428]	; (10ec <set_seg_disp_num+0x2c4>)
     f3e:	4b6c      	ldr	r3, [pc, #432]	; (10f0 <set_seg_disp_num+0x2c8>)
     f40:	4798      	blx	r3
     f42:	4b6c      	ldr	r3, [pc, #432]	; (10f4 <set_seg_disp_num+0x2cc>)
     f44:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f46:	b2c0      	uxtb	r0, r0
     f48:	210a      	movs	r1, #10
     f4a:	47b8      	blx	r7
     f4c:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     f4e:	5c73      	ldrb	r3, [r6, r1]
     f50:	70eb      	strb	r3, [r5, #3]
     f52:	e099      	b.n	1088 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
     f54:	1c30      	adds	r0, r6, #0
     f56:	1c39      	adds	r1, r7, #0
     f58:	4a57      	ldr	r2, [pc, #348]	; (10b8 <set_seg_disp_num+0x290>)
     f5a:	4b58      	ldr	r3, [pc, #352]	; (10bc <set_seg_disp_num+0x294>)
     f5c:	4d5a      	ldr	r5, [pc, #360]	; (10c8 <set_seg_disp_num+0x2a0>)
     f5e:	47a8      	blx	r5
     f60:	2800      	cmp	r0, #0
     f62:	d047      	beq.n	ff4 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     f64:	4b59      	ldr	r3, [pc, #356]	; (10cc <set_seg_disp_num+0x2a4>)
     f66:	469b      	mov	fp, r3
     f68:	1c20      	adds	r0, r4, #0
     f6a:	4798      	blx	r3
     f6c:	4680      	mov	r8, r0
     f6e:	4d58      	ldr	r5, [pc, #352]	; (10d0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f70:	4e58      	ldr	r6, [pc, #352]	; (10d4 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     f72:	210a      	movs	r1, #10
     f74:	4b58      	ldr	r3, [pc, #352]	; (10d8 <set_seg_disp_num+0x2b0>)
     f76:	4798      	blx	r3
     f78:	4b58      	ldr	r3, [pc, #352]	; (10dc <set_seg_disp_num+0x2b4>)
     f7a:	4699      	mov	r9, r3
     f7c:	210a      	movs	r1, #10
     f7e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f80:	b2c8      	uxtb	r0, r1
     f82:	4f57      	ldr	r7, [pc, #348]	; (10e0 <set_seg_disp_num+0x2b8>)
     f84:	210a      	movs	r1, #10
     f86:	47b8      	blx	r7
     f88:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     f8a:	5c73      	ldrb	r3, [r6, r1]
     f8c:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     f8e:	4640      	mov	r0, r8
     f90:	210a      	movs	r1, #10
     f92:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     f94:	b2c8      	uxtb	r0, r1
     f96:	210a      	movs	r1, #10
     f98:	47b8      	blx	r7
     f9a:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     f9c:	5c73      	ldrb	r3, [r6, r1]
     f9e:	3b80      	subs	r3, #128	; 0x80
     fa0:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     fa2:	4b50      	ldr	r3, [pc, #320]	; (10e4 <set_seg_disp_num+0x2bc>)
     fa4:	469a      	mov	sl, r3
     fa6:	4640      	mov	r0, r8
     fa8:	4798      	blx	r3
     faa:	1c01      	adds	r1, r0, #0
     fac:	4b4e      	ldr	r3, [pc, #312]	; (10e8 <set_seg_disp_num+0x2c0>)
     fae:	4699      	mov	r9, r3
     fb0:	1c20      	adds	r0, r4, #0
     fb2:	4798      	blx	r3
     fb4:	4b4e      	ldr	r3, [pc, #312]	; (10f0 <set_seg_disp_num+0x2c8>)
     fb6:	4698      	mov	r8, r3
     fb8:	494c      	ldr	r1, [pc, #304]	; (10ec <set_seg_disp_num+0x2c4>)
     fba:	4798      	blx	r3
     fbc:	4b4d      	ldr	r3, [pc, #308]	; (10f4 <set_seg_disp_num+0x2cc>)
     fbe:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     fc0:	b2c0      	uxtb	r0, r0
     fc2:	210a      	movs	r1, #10
     fc4:	47b8      	blx	r7
     fc6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     fc8:	5c73      	ldrb	r3, [r6, r1]
     fca:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     fcc:	1c20      	adds	r0, r4, #0
     fce:	4947      	ldr	r1, [pc, #284]	; (10ec <set_seg_disp_num+0x2c4>)
     fd0:	47c0      	blx	r8
     fd2:	1c04      	adds	r4, r0, #0
     fd4:	47d8      	blx	fp
     fd6:	47d0      	blx	sl
     fd8:	1c01      	adds	r1, r0, #0
     fda:	1c20      	adds	r0, r4, #0
     fdc:	47c8      	blx	r9
     fde:	4943      	ldr	r1, [pc, #268]	; (10ec <set_seg_disp_num+0x2c4>)
     fe0:	47c0      	blx	r8
     fe2:	4b44      	ldr	r3, [pc, #272]	; (10f4 <set_seg_disp_num+0x2cc>)
     fe4:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     fe6:	b2c0      	uxtb	r0, r0
     fe8:	210a      	movs	r1, #10
     fea:	47b8      	blx	r7
     fec:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     fee:	5c73      	ldrb	r3, [r6, r1]
     ff0:	70eb      	strb	r3, [r5, #3]
     ff2:	e049      	b.n	1088 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
     ff4:	4b35      	ldr	r3, [pc, #212]	; (10cc <set_seg_disp_num+0x2a4>)
     ff6:	469a      	mov	sl, r3
     ff8:	1c20      	adds	r0, r4, #0
     ffa:	4798      	blx	r3
     ffc:	1c05      	adds	r5, r0, #0
     ffe:	4e34      	ldr	r6, [pc, #208]	; (10d0 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1000:	4f34      	ldr	r7, [pc, #208]	; (10d4 <set_seg_disp_num+0x2ac>)
    1002:	b2c0      	uxtb	r0, r0
    1004:	4b36      	ldr	r3, [pc, #216]	; (10e0 <set_seg_disp_num+0x2b8>)
    1006:	4698      	mov	r8, r3
    1008:	210a      	movs	r1, #10
    100a:	4798      	blx	r3
    100c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    100e:	5c7b      	ldrb	r3, [r7, r1]
    1010:	3b80      	subs	r3, #128	; 0x80
    1012:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1014:	4b33      	ldr	r3, [pc, #204]	; (10e4 <set_seg_disp_num+0x2bc>)
    1016:	4699      	mov	r9, r3
    1018:	1c28      	adds	r0, r5, #0
    101a:	4798      	blx	r3
    101c:	1c01      	adds	r1, r0, #0
    101e:	1c20      	adds	r0, r4, #0
    1020:	4b31      	ldr	r3, [pc, #196]	; (10e8 <set_seg_disp_num+0x2c0>)
    1022:	4798      	blx	r3
    1024:	4d32      	ldr	r5, [pc, #200]	; (10f0 <set_seg_disp_num+0x2c8>)
    1026:	4931      	ldr	r1, [pc, #196]	; (10ec <set_seg_disp_num+0x2c4>)
    1028:	47a8      	blx	r5
    102a:	4b32      	ldr	r3, [pc, #200]	; (10f4 <set_seg_disp_num+0x2cc>)
    102c:	469b      	mov	fp, r3
    102e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1030:	b2c0      	uxtb	r0, r0
    1032:	210a      	movs	r1, #10
    1034:	47c0      	blx	r8
    1036:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1038:	5c7b      	ldrb	r3, [r7, r1]
    103a:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    103c:	1c20      	adds	r0, r4, #0
    103e:	492b      	ldr	r1, [pc, #172]	; (10ec <set_seg_disp_num+0x2c4>)
    1040:	47a8      	blx	r5
    1042:	9001      	str	r0, [sp, #4]
    1044:	47d0      	blx	sl
    1046:	47c8      	blx	r9
    1048:	1c01      	adds	r1, r0, #0
    104a:	9801      	ldr	r0, [sp, #4]
    104c:	4b26      	ldr	r3, [pc, #152]	; (10e8 <set_seg_disp_num+0x2c0>)
    104e:	4798      	blx	r3
    1050:	4926      	ldr	r1, [pc, #152]	; (10ec <set_seg_disp_num+0x2c4>)
    1052:	47a8      	blx	r5
    1054:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1056:	b2c0      	uxtb	r0, r0
    1058:	210a      	movs	r1, #10
    105a:	47c0      	blx	r8
    105c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    105e:	5c7b      	ldrb	r3, [r7, r1]
    1060:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1062:	1c20      	adds	r0, r4, #0
    1064:	4924      	ldr	r1, [pc, #144]	; (10f8 <set_seg_disp_num+0x2d0>)
    1066:	47a8      	blx	r5
    1068:	1c04      	adds	r4, r0, #0
    106a:	47d0      	blx	sl
    106c:	47c8      	blx	r9
    106e:	1c01      	adds	r1, r0, #0
    1070:	1c20      	adds	r0, r4, #0
    1072:	4b1d      	ldr	r3, [pc, #116]	; (10e8 <set_seg_disp_num+0x2c0>)
    1074:	4798      	blx	r3
    1076:	491d      	ldr	r1, [pc, #116]	; (10ec <set_seg_disp_num+0x2c4>)
    1078:	47a8      	blx	r5
    107a:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    107c:	b2c0      	uxtb	r0, r0
    107e:	210a      	movs	r1, #10
    1080:	47c0      	blx	r8
    1082:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1084:	5c7b      	ldrb	r3, [r7, r1]
    1086:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    1088:	4b1c      	ldr	r3, [pc, #112]	; (10fc <set_seg_disp_num+0x2d4>)
    108a:	781b      	ldrb	r3, [r3, #0]
    108c:	b2db      	uxtb	r3, r3
    108e:	2b0f      	cmp	r3, #15
    1090:	d802      	bhi.n	1098 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    1092:	2210      	movs	r2, #16
    1094:	4b19      	ldr	r3, [pc, #100]	; (10fc <set_seg_disp_num+0x2d4>)
    1096:	701a      	strb	r2, [r3, #0]
	 }

 }
    1098:	b003      	add	sp, #12
    109a:	bc3c      	pop	{r2, r3, r4, r5}
    109c:	4690      	mov	r8, r2
    109e:	4699      	mov	r9, r3
    10a0:	46a2      	mov	sl, r4
    10a2:	46ab      	mov	fp, r5
    10a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    10a6:	46c0      	nop			; (mov r8, r8)
    10a8:	851eb852 	.word	0x851eb852
    10ac:	408f3feb 	.word	0x408f3feb
    10b0:	28f5c28f 	.word	0x28f5c28f
    10b4:	4058ff5c 	.word	0x4058ff5c
    10b8:	ed916873 	.word	0xed916873
    10bc:	4023ff7c 	.word	0x4023ff7c
    10c0:	00006f2d 	.word	0x00006f2d
    10c4:	00009955 	.word	0x00009955
    10c8:	00006ee1 	.word	0x00006ee1
    10cc:	00007bd1 	.word	0x00007bd1
    10d0:	20000308 	.word	0x20000308
    10d4:	00009d7c 	.word	0x00009d7c
    10d8:	00006dc9 	.word	0x00006dc9
    10dc:	00006e75 	.word	0x00006e75
    10e0:	00006db5 	.word	0x00006db5
    10e4:	00007c11 	.word	0x00007c11
    10e8:	000078e5 	.word	0x000078e5
    10ec:	41200000 	.word	0x41200000
    10f0:	00007691 	.word	0x00007691
    10f4:	00006fc1 	.word	0x00006fc1
    10f8:	42c80000 	.word	0x42c80000
    10fc:	20000310 	.word	0x20000310

00001100 <sseg_set_display_brightness>:

//Set screen brightness
void sseg_set_display_brightness(uint8_t level)
{
	sseg_brightness = level;
    1100:	4b01      	ldr	r3, [pc, #4]	; (1108 <sseg_set_display_brightness+0x8>)
    1102:	7018      	strb	r0, [r3, #0]
}
    1104:	4770      	bx	lr
    1106:	46c0      	nop			; (mov r8, r8)
    1108:	20000310 	.word	0x20000310

0000110c <sseg_update_display>:

//Redraw display and handle leds
void sseg_update_display(void)
{
    110c:	b508      	push	{r3, lr}

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    110e:	4b33      	ldr	r3, [pc, #204]	; (11dc <sseg_update_display+0xd0>)
    1110:	781b      	ldrb	r3, [r3, #0]
    1112:	3301      	adds	r3, #1
    1114:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
    1116:	2b03      	cmp	r3, #3
    1118:	d802      	bhi.n	1120 <sseg_update_display+0x14>

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    111a:	4a30      	ldr	r2, [pc, #192]	; (11dc <sseg_update_display+0xd0>)
    111c:	7013      	strb	r3, [r2, #0]
    111e:	e013      	b.n	1148 <sseg_update_display+0x3c>
	if (active_num >= 4)
	{
		active_num = 0;
    1120:	2200      	movs	r2, #0
    1122:	4b2e      	ldr	r3, [pc, #184]	; (11dc <sseg_update_display+0xd0>)
    1124:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    1126:	4b2e      	ldr	r3, [pc, #184]	; (11e0 <sseg_update_display+0xd4>)
    1128:	781b      	ldrb	r3, [r3, #0]
    112a:	005b      	lsls	r3, r3, #1
    112c:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
    112e:	2b00      	cmp	r3, #0
    1130:	d002      	beq.n	1138 <sseg_update_display+0x2c>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    1132:	4a2b      	ldr	r2, [pc, #172]	; (11e0 <sseg_update_display+0xd4>)
    1134:	7013      	strb	r3, [r2, #0]
    1136:	e002      	b.n	113e <sseg_update_display+0x32>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = BCM_MIN_STEP;
    1138:	2210      	movs	r2, #16
    113a:	4b29      	ldr	r3, [pc, #164]	; (11e0 <sseg_update_display+0xd4>)
    113c:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&display_timer_instance, bcm_cycle);
    113e:	4b28      	ldr	r3, [pc, #160]	; (11e0 <sseg_update_display+0xd4>)
    1140:	7819      	ldrb	r1, [r3, #0]
    1142:	4828      	ldr	r0, [pc, #160]	; (11e4 <sseg_update_display+0xd8>)
    1144:	4b28      	ldr	r3, [pc, #160]	; (11e8 <sseg_update_display+0xdc>)
    1146:	4798      	blx	r3
	}

	// 	//Get the proper number
	buf[0] = (sseg_num_num[active_num] & 0xf0);	//high 7seg nibble + rgb
    1148:	4b24      	ldr	r3, [pc, #144]	; (11dc <sseg_update_display+0xd0>)
    114a:	781b      	ldrb	r3, [r3, #0]
    114c:	4a27      	ldr	r2, [pc, #156]	; (11ec <sseg_update_display+0xe0>)
    114e:	5cd2      	ldrb	r2, [r2, r3]
    1150:	230f      	movs	r3, #15
    1152:	1c11      	adds	r1, r2, #0
    1154:	4399      	bics	r1, r3
    1156:	4b26      	ldr	r3, [pc, #152]	; (11f0 <sseg_update_display+0xe4>)
    1158:	7019      	strb	r1, [r3, #0]

	//Light led for each bcm level
	if(!(sseg_leds.red_set & bcm_cycle))
    115a:	4b21      	ldr	r3, [pc, #132]	; (11e0 <sseg_update_display+0xd4>)
    115c:	781b      	ldrb	r3, [r3, #0]
    115e:	4825      	ldr	r0, [pc, #148]	; (11f4 <sseg_update_display+0xe8>)
    1160:	7800      	ldrb	r0, [r0, #0]
    1162:	4218      	tst	r0, r3
    1164:	d102      	bne.n	116c <sseg_update_display+0x60>
	{
		buf[0] += RED_LED_BIT;
    1166:	3104      	adds	r1, #4
    1168:	4821      	ldr	r0, [pc, #132]	; (11f0 <sseg_update_display+0xe4>)
    116a:	7001      	strb	r1, [r0, #0]
	}
	if(!(sseg_leds.green_set & bcm_cycle))
    116c:	4921      	ldr	r1, [pc, #132]	; (11f4 <sseg_update_display+0xe8>)
    116e:	7849      	ldrb	r1, [r1, #1]
    1170:	4219      	tst	r1, r3
    1172:	d103      	bne.n	117c <sseg_update_display+0x70>
	{
		buf[0] += GREEN_LED_BIT;
    1174:	491e      	ldr	r1, [pc, #120]	; (11f0 <sseg_update_display+0xe4>)
    1176:	7808      	ldrb	r0, [r1, #0]
    1178:	3002      	adds	r0, #2
    117a:	7008      	strb	r0, [r1, #0]
	}
	if(!(sseg_leds.blue_set & bcm_cycle))
    117c:	491d      	ldr	r1, [pc, #116]	; (11f4 <sseg_update_display+0xe8>)
    117e:	7889      	ldrb	r1, [r1, #2]
    1180:	4219      	tst	r1, r3
    1182:	d103      	bne.n	118c <sseg_update_display+0x80>
	{
		buf[0] += BLUE_LED_BIT;
    1184:	4b1a      	ldr	r3, [pc, #104]	; (11f0 <sseg_update_display+0xe4>)
    1186:	7819      	ldrb	r1, [r3, #0]
    1188:	3108      	adds	r1, #8
    118a:	7019      	strb	r1, [r3, #0]
	}

	buf[1] = (sseg_num_num[active_num] & 0x0f) ;	//U1!!!!!!!!!!!!!!!!!!	//low 7seg nibble	&& segment select is at high nibble
    118c:	230f      	movs	r3, #15
    118e:	401a      	ands	r2, r3
    1190:	4b17      	ldr	r3, [pc, #92]	; (11f0 <sseg_update_display+0xe4>)
    1192:	705a      	strb	r2, [r3, #1]

	spi_select_slave(&spi_master_instance, &slave, true);
    1194:	4818      	ldr	r0, [pc, #96]	; (11f8 <sseg_update_display+0xec>)
    1196:	4919      	ldr	r1, [pc, #100]	; (11fc <sseg_update_display+0xf0>)
    1198:	2201      	movs	r2, #1
    119a:	4b19      	ldr	r3, [pc, #100]	; (1200 <sseg_update_display+0xf4>)
    119c:	4798      	blx	r3

	if(sseg_brightness & bcm_cycle)
    119e:	4b19      	ldr	r3, [pc, #100]	; (1204 <sseg_update_display+0xf8>)
    11a0:	781a      	ldrb	r2, [r3, #0]
    11a2:	4b0f      	ldr	r3, [pc, #60]	; (11e0 <sseg_update_display+0xd4>)
    11a4:	781b      	ldrb	r3, [r3, #0]
    11a6:	421a      	tst	r2, r3
    11a8:	d00d      	beq.n	11c6 <sseg_update_display+0xba>
	{
		buf[1] +=  (~(1 << (7 - active_num)) & 0xf0);
    11aa:	4b11      	ldr	r3, [pc, #68]	; (11f0 <sseg_update_display+0xe4>)
    11ac:	4a0b      	ldr	r2, [pc, #44]	; (11dc <sseg_update_display+0xd0>)
    11ae:	7812      	ldrb	r2, [r2, #0]
    11b0:	2107      	movs	r1, #7
    11b2:	1a8a      	subs	r2, r1, r2
    11b4:	2101      	movs	r1, #1
    11b6:	4091      	lsls	r1, r2
    11b8:	43ca      	mvns	r2, r1
    11ba:	210f      	movs	r1, #15
    11bc:	438a      	bics	r2, r1
    11be:	7859      	ldrb	r1, [r3, #1]
    11c0:	1852      	adds	r2, r2, r1
    11c2:	705a      	strb	r2, [r3, #1]
    11c4:	e003      	b.n	11ce <sseg_update_display+0xc2>
	
	}else{
		buf[1] += 0xF0;
    11c6:	4b0a      	ldr	r3, [pc, #40]	; (11f0 <sseg_update_display+0xe4>)
    11c8:	785a      	ldrb	r2, [r3, #1]
    11ca:	3a10      	subs	r2, #16
    11cc:	705a      	strb	r2, [r3, #1]
	}

	spi_write_buffer_job(&spi_master_instance, buf, 2);
    11ce:	480a      	ldr	r0, [pc, #40]	; (11f8 <sseg_update_display+0xec>)
    11d0:	4907      	ldr	r1, [pc, #28]	; (11f0 <sseg_update_display+0xe4>)
    11d2:	2202      	movs	r2, #2
    11d4:	4b0c      	ldr	r3, [pc, #48]	; (1208 <sseg_update_display+0xfc>)
    11d6:	4798      	blx	r3

}
    11d8:	bd08      	pop	{r3, pc}
    11da:	46c0      	nop			; (mov r8, r8)
    11dc:	200000ec 	.word	0x200000ec
    11e0:	20000002 	.word	0x20000002
    11e4:	200002a8 	.word	0x200002a8
    11e8:	000034fd 	.word	0x000034fd
    11ec:	20000308 	.word	0x20000308
    11f0:	200000e8 	.word	0x200000e8
    11f4:	20000304 	.word	0x20000304
    11f8:	2000024c 	.word	0x2000024c
    11fc:	20000288 	.word	0x20000288
    1200:	00002225 	.word	0x00002225
    1204:	20000310 	.word	0x20000310
    1208:	00002329 	.word	0x00002329

0000120c <configure_spi_master>:
	
	system_pinmux_pin_set_config(PIN_PA10, &config);	//Todo, set this to read from struct
}

 void configure_spi_master(void)
{
    120c:	b5f0      	push	{r4, r5, r6, r7, lr}
    120e:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1210:	4c2c      	ldr	r4, [pc, #176]	; (12c4 <configure_spi_master+0xb8>)
    1212:	2309      	movs	r3, #9
    1214:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    1216:	2300      	movs	r3, #0
    1218:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    121a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    121c:	a901      	add	r1, sp, #4
    121e:	2201      	movs	r2, #1
    1220:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    1222:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1224:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    1226:	2009      	movs	r0, #9
    1228:	4b27      	ldr	r3, [pc, #156]	; (12c8 <configure_spi_master+0xbc>)
    122a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    122c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    122e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1230:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1232:	2900      	cmp	r1, #0
    1234:	d103      	bne.n	123e <configure_spi_master+0x32>
		return &(ports[port_index]->Group[group_index]);
    1236:	095a      	lsrs	r2, r3, #5
    1238:	01d2      	lsls	r2, r2, #7
    123a:	4924      	ldr	r1, [pc, #144]	; (12cc <configure_spi_master+0xc0>)
    123c:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    123e:	271f      	movs	r7, #31
    1240:	403b      	ands	r3, r7
    1242:	2401      	movs	r4, #1
    1244:	1c21      	adds	r1, r4, #0
    1246:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1248:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    124a:	aa02      	add	r2, sp, #8
    124c:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    124e:	2300      	movs	r3, #0
    1250:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1252:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
    1254:	2180      	movs	r1, #128	; 0x80
    1256:	0249      	lsls	r1, r1, #9
    1258:	60d1      	str	r1, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    125a:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    125c:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    125e:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    1260:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    1262:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    1264:	2124      	movs	r1, #36	; 0x24
    1266:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    1268:	9309      	str	r3, [sp, #36]	; 0x24
    126a:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    126c:	4b18      	ldr	r3, [pc, #96]	; (12d0 <configure_spi_master+0xc4>)
    126e:	6193      	str	r3, [r2, #24]
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_E;
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    1270:	2301      	movs	r3, #1
    1272:	425b      	negs	r3, r3
    1274:	6293      	str	r3, [r2, #40]	; 0x28
	/* Configure pad 1 as unused */
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    1276:	62d3      	str	r3, [r2, #44]	; 0x2c
	/* Configure pad 2 for data out */
	config_spi_master.pinmux_pad2 = PINMUX_PA10C_SERCOM0_PAD2;
    1278:	4b16      	ldr	r3, [pc, #88]	; (12d4 <configure_spi_master+0xc8>)
    127a:	6313      	str	r3, [r2, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA11C_SERCOM0_PAD3;
    127c:	4b16      	ldr	r3, [pc, #88]	; (12d8 <configure_spi_master+0xcc>)
    127e:	6353      	str	r3, [r2, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM0, &config_spi_master);
    1280:	4e16      	ldr	r6, [pc, #88]	; (12dc <configure_spi_master+0xd0>)
    1282:	1c30      	adds	r0, r6, #0
    1284:	4916      	ldr	r1, [pc, #88]	; (12e0 <configure_spi_master+0xd4>)
    1286:	4b17      	ldr	r3, [pc, #92]	; (12e4 <configure_spi_master+0xd8>)
    1288:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    128a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    128c:	1c28      	adds	r0, r5, #0
    128e:	4b16      	ldr	r3, [pc, #88]	; (12e8 <configure_spi_master+0xdc>)
    1290:	4798      	blx	r3
    1292:	4007      	ands	r7, r0
    1294:	40bc      	lsls	r4, r7
    1296:	4b15      	ldr	r3, [pc, #84]	; (12ec <configure_spi_master+0xe0>)
    1298:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    129a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    129c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    129e:	2b00      	cmp	r3, #0
    12a0:	d1fc      	bne.n	129c <configure_spi_master+0x90>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    12a2:	682a      	ldr	r2, [r5, #0]
    12a4:	2302      	movs	r3, #2
    12a6:	4313      	orrs	r3, r2
    12a8:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    12aa:	4c0c      	ldr	r4, [pc, #48]	; (12dc <configure_spi_master+0xd0>)
    12ac:	1c20      	adds	r0, r4, #0
    12ae:	4910      	ldr	r1, [pc, #64]	; (12f0 <configure_spi_master+0xe4>)
    12b0:	2200      	movs	r2, #0
    12b2:	4b10      	ldr	r3, [pc, #64]	; (12f4 <configure_spi_master+0xe8>)
    12b4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    12b6:	2337      	movs	r3, #55	; 0x37
    12b8:	5ce1      	ldrb	r1, [r4, r3]
    12ba:	2201      	movs	r2, #1
    12bc:	430a      	orrs	r2, r1
    12be:	54e2      	strb	r2, [r4, r3]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSMITTED);
}
    12c0:	b011      	add	sp, #68	; 0x44
    12c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    12c4:	20000288 	.word	0x20000288
    12c8:	00001c75 	.word	0x00001c75
    12cc:	41004400 	.word	0x41004400
    12d0:	000f4240 	.word	0x000f4240
    12d4:	000a0002 	.word	0x000a0002
    12d8:	000b0002 	.word	0x000b0002
    12dc:	2000024c 	.word	0x2000024c
    12e0:	42000800 	.word	0x42000800
    12e4:	0000200d 	.word	0x0000200d
    12e8:	000025ad 	.word	0x000025ad
    12ec:	e000e100 	.word	0xe000e100
    12f0:	00000d85 	.word	0x00000d85
    12f4:	00002311 	.word	0x00002311

000012f8 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    12f8:	b510      	push	{r4, lr}
    12fa:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    12fc:	aa01      	add	r2, sp, #4
    12fe:	2300      	movs	r3, #0
    1300:	2100      	movs	r1, #0
    1302:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    1304:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1306:	2400      	movs	r4, #0
    1308:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    130a:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    130c:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    130e:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1310:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1312:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    1314:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1316:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1318:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    131a:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    131c:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    131e:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1320:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    1322:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1324:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    1326:	2304      	movs	r3, #4
    1328:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    132a:	23a0      	movs	r3, #160	; 0xa0
    132c:	00db      	lsls	r3, r3, #3
    132e:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1330:	232a      	movs	r3, #42	; 0x2a
    1332:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    1334:	2329      	movs	r3, #41	; 0x29
    1336:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1338:	2328      	movs	r3, #40	; 0x28
    133a:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    133c:	4c07      	ldr	r4, [pc, #28]	; (135c <configure_tc_bg+0x64>)
    133e:	1c20      	adds	r0, r4, #0
    1340:	4907      	ldr	r1, [pc, #28]	; (1360 <configure_tc_bg+0x68>)
    1342:	4b08      	ldr	r3, [pc, #32]	; (1364 <configure_tc_bg+0x6c>)
    1344:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1346:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1348:	217f      	movs	r1, #127	; 0x7f
    134a:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    134c:	438b      	bics	r3, r1
    134e:	d1fc      	bne.n	134a <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1350:	8811      	ldrh	r1, [r2, #0]
    1352:	2302      	movs	r3, #2
    1354:	430b      	orrs	r3, r1
    1356:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    1358:	b00e      	add	sp, #56	; 0x38
    135a:	bd10      	pop	{r4, pc}
    135c:	200002a8 	.word	0x200002a8
    1360:	42002c00 	.word	0x42002c00
    1364:	00003289 	.word	0x00003289

00001368 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    1368:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    136a:	20ff      	movs	r0, #255	; 0xff
    136c:	4b01      	ldr	r3, [pc, #4]	; (1374 <configure_tc+0xc>)
    136e:	4798      	blx	r3
}
    1370:	bd08      	pop	{r3, pc}
    1372:	46c0      	nop			; (mov r8, r8)
    1374:	000012f9 	.word	0x000012f9

00001378 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1378:	b510      	push	{r4, lr}
    137a:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    137c:	4c0c      	ldr	r4, [pc, #48]	; (13b0 <configure_tc_callbacks+0x38>)
    137e:	1c20      	adds	r0, r4, #0
    1380:	2200      	movs	r2, #0
    1382:	4b0c      	ldr	r3, [pc, #48]	; (13b4 <configure_tc_callbacks+0x3c>)
    1384:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    1386:	6820      	ldr	r0, [r4, #0]
    1388:	4b0b      	ldr	r3, [pc, #44]	; (13b8 <configure_tc_callbacks+0x40>)
    138a:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    138c:	4b0b      	ldr	r3, [pc, #44]	; (13bc <configure_tc_callbacks+0x44>)
    138e:	5c1b      	ldrb	r3, [r3, r0]
    1390:	211f      	movs	r1, #31
    1392:	4019      	ands	r1, r3
    1394:	2301      	movs	r3, #1
    1396:	1c1a      	adds	r2, r3, #0
    1398:	408a      	lsls	r2, r1
    139a:	1c11      	adds	r1, r2, #0
    139c:	4a08      	ldr	r2, [pc, #32]	; (13c0 <configure_tc_callbacks+0x48>)
    139e:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    13a0:	7e61      	ldrb	r1, [r4, #25]
    13a2:	2201      	movs	r2, #1
    13a4:	430a      	orrs	r2, r1
    13a6:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    13a8:	6822      	ldr	r2, [r4, #0]
    13aa:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    13ac:	bd10      	pop	{r4, pc}
    13ae:	46c0      	nop			; (mov r8, r8)
    13b0:	200002a8 	.word	0x200002a8
    13b4:	00003535 	.word	0x00003535
    13b8:	00003251 	.word	0x00003251
    13bc:	00009d88 	.word	0x00009d88
    13c0:	e000e100 	.word	0xe000e100

000013c4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    13c4:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    13c6:	2000      	movs	r0, #0
    13c8:	4b08      	ldr	r3, [pc, #32]	; (13ec <delay_init+0x28>)
    13ca:	4798      	blx	r3
	cycles_per_ms /= 1000;
    13cc:	4c08      	ldr	r4, [pc, #32]	; (13f0 <delay_init+0x2c>)
    13ce:	21fa      	movs	r1, #250	; 0xfa
    13d0:	0089      	lsls	r1, r1, #2
    13d2:	47a0      	blx	r4
    13d4:	4b07      	ldr	r3, [pc, #28]	; (13f4 <delay_init+0x30>)
    13d6:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    13d8:	21fa      	movs	r1, #250	; 0xfa
    13da:	0089      	lsls	r1, r1, #2
    13dc:	47a0      	blx	r4
    13de:	4b06      	ldr	r3, [pc, #24]	; (13f8 <delay_init+0x34>)
    13e0:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    13e2:	2205      	movs	r2, #5
    13e4:	4b05      	ldr	r3, [pc, #20]	; (13fc <delay_init+0x38>)
    13e6:	601a      	str	r2, [r3, #0]
}
    13e8:	bd10      	pop	{r4, pc}
    13ea:	46c0      	nop			; (mov r8, r8)
    13ec:	00003001 	.word	0x00003001
    13f0:	00006d2d 	.word	0x00006d2d
    13f4:	20000008 	.word	0x20000008
    13f8:	20000004 	.word	0x20000004
    13fc:	e000e010 	.word	0xe000e010

00001400 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1400:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    1402:	4b08      	ldr	r3, [pc, #32]	; (1424 <delay_cycles_ms+0x24>)
    1404:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    1406:	4a08      	ldr	r2, [pc, #32]	; (1428 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1408:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    140a:	2180      	movs	r1, #128	; 0x80
    140c:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    140e:	e006      	b.n	141e <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1410:	2c00      	cmp	r4, #0
    1412:	d004      	beq.n	141e <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    1414:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    1416:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1418:	6813      	ldr	r3, [r2, #0]
    141a:	420b      	tst	r3, r1
    141c:	d0fc      	beq.n	1418 <delay_cycles_ms+0x18>
    141e:	3801      	subs	r0, #1
    1420:	d2f6      	bcs.n	1410 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    1422:	bd30      	pop	{r4, r5, pc}
    1424:	20000008 	.word	0x20000008
    1428:	e000e010 	.word	0xe000e010

0000142c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    142c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    142e:	2200      	movs	r2, #0
    1430:	2300      	movs	r3, #0
    1432:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    1434:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    1436:	2100      	movs	r1, #0
    1438:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    143a:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    143c:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    143e:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1440:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    1442:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    1444:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    1446:	24c0      	movs	r4, #192	; 0xc0
    1448:	0164      	lsls	r4, r4, #5
    144a:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    144c:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    144e:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1450:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    1452:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    1454:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    1456:	242a      	movs	r4, #42	; 0x2a
    1458:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    145a:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    145c:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    145e:	2424      	movs	r4, #36	; 0x24
    1460:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    1462:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    1464:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    1466:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    1468:	232b      	movs	r3, #43	; 0x2b
    146a:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    146c:	232c      	movs	r3, #44	; 0x2c
    146e:	54c1      	strb	r1, [r0, r3]
}
    1470:	bd10      	pop	{r4, pc}
    1472:	46c0      	nop			; (mov r8, r8)

00001474 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    1474:	b5f0      	push	{r4, r5, r6, r7, lr}
    1476:	465f      	mov	r7, fp
    1478:	4656      	mov	r6, sl
    147a:	464d      	mov	r5, r9
    147c:	4644      	mov	r4, r8
    147e:	b4f0      	push	{r4, r5, r6, r7}
    1480:	b099      	sub	sp, #100	; 0x64
    1482:	1c06      	adds	r6, r0, #0
    1484:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    1486:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1488:	4bbc      	ldr	r3, [pc, #752]	; (177c <adc_init+0x308>)
    148a:	6a18      	ldr	r0, [r3, #32]
    148c:	2280      	movs	r2, #128	; 0x80
    148e:	0252      	lsls	r2, r2, #9
    1490:	4302      	orrs	r2, r0
    1492:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1494:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1496:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    1498:	07da      	lsls	r2, r3, #31
    149a:	d500      	bpl.n	149e <adc_init+0x2a>
    149c:	e1f6      	b.n	188c <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    149e:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    14a0:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    14a2:	0799      	lsls	r1, r3, #30
    14a4:	d500      	bpl.n	14a8 <adc_init+0x34>
    14a6:	e1f1      	b.n	188c <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    14a8:	7863      	ldrb	r3, [r4, #1]
    14aa:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    14ac:	2b00      	cmp	r3, #0
    14ae:	d000      	beq.n	14b2 <adc_init+0x3e>
    14b0:	e1dc      	b.n	186c <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    14b2:	4bb3      	ldr	r3, [pc, #716]	; (1780 <adc_init+0x30c>)
    14b4:	6c19      	ldr	r1, [r3, #64]	; 0x40
    14b6:	2204      	movs	r2, #4
    14b8:	430a      	orrs	r2, r1
    14ba:	641a      	str	r2, [r3, #64]	; 0x40
    14bc:	e1d6      	b.n	186c <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    14be:	7d23      	ldrb	r3, [r4, #20]
    14c0:	2b00      	cmp	r3, #0
    14c2:	d102      	bne.n	14ca <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    14c4:	2301      	movs	r3, #1
    14c6:	7773      	strb	r3, [r6, #29]
    14c8:	e001      	b.n	14ce <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    14ca:	2300      	movs	r3, #0
    14cc:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    14ce:	6832      	ldr	r2, [r6, #0]
    14d0:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    14d2:	7823      	ldrb	r3, [r4, #0]
    14d4:	4668      	mov	r0, sp
    14d6:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    14d8:	201e      	movs	r0, #30
    14da:	a902      	add	r1, sp, #8
    14dc:	4ba9      	ldr	r3, [pc, #676]	; (1784 <adc_init+0x310>)
    14de:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    14e0:	201e      	movs	r0, #30
    14e2:	4ba9      	ldr	r3, [pc, #676]	; (1788 <adc_init+0x314>)
    14e4:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    14e6:	232c      	movs	r3, #44	; 0x2c
    14e8:	5ce3      	ldrb	r3, [r4, r3]
    14ea:	2b00      	cmp	r3, #0
    14ec:	d042      	beq.n	1574 <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    14ee:	222b      	movs	r2, #43	; 0x2b
    14f0:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    14f2:	7b21      	ldrb	r1, [r4, #12]
    14f4:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    14f6:	194a      	adds	r2, r1, r5
    14f8:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    14fa:	18d3      	adds	r3, r2, r3
    14fc:	b2db      	uxtb	r3, r3
    14fe:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1500:	429a      	cmp	r2, r3
    1502:	d221      	bcs.n	1548 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1504:	4aa1      	ldr	r2, [pc, #644]	; (178c <adc_init+0x318>)
    1506:	4693      	mov	fp, r2
    1508:	4ba1      	ldr	r3, [pc, #644]	; (1790 <adc_init+0x31c>)
    150a:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    150c:	270f      	movs	r7, #15
    150e:	402f      	ands	r7, r5
    1510:	7b23      	ldrb	r3, [r4, #12]
    1512:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1514:	a804      	add	r0, sp, #16
    1516:	4659      	mov	r1, fp
    1518:	2250      	movs	r2, #80	; 0x50
    151a:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    151c:	2f13      	cmp	r7, #19
    151e:	d80c      	bhi.n	153a <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1520:	00bf      	lsls	r7, r7, #2
    1522:	ab04      	add	r3, sp, #16
    1524:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1526:	a903      	add	r1, sp, #12
    1528:	2300      	movs	r3, #0
    152a:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    152c:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    152e:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1530:	2301      	movs	r3, #1
    1532:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1534:	b2c0      	uxtb	r0, r0
    1536:	4a97      	ldr	r2, [pc, #604]	; (1794 <adc_init+0x320>)
    1538:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    153a:	3501      	adds	r5, #1
    153c:	b2ed      	uxtb	r5, r5
    153e:	4640      	mov	r0, r8
    1540:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1542:	b2db      	uxtb	r3, r3
    1544:	454b      	cmp	r3, r9
    1546:	d3e1      	bcc.n	150c <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1548:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    154a:	a804      	add	r0, sp, #16
    154c:	498f      	ldr	r1, [pc, #572]	; (178c <adc_init+0x318>)
    154e:	2250      	movs	r2, #80	; 0x50
    1550:	4b8f      	ldr	r3, [pc, #572]	; (1790 <adc_init+0x31c>)
    1552:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1554:	2d13      	cmp	r5, #19
    1556:	d837      	bhi.n	15c8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1558:	00ad      	lsls	r5, r5, #2
    155a:	ab04      	add	r3, sp, #16
    155c:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    155e:	a903      	add	r1, sp, #12
    1560:	2300      	movs	r3, #0
    1562:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1564:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1566:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1568:	2301      	movs	r3, #1
    156a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    156c:	b2c0      	uxtb	r0, r0
    156e:	4b89      	ldr	r3, [pc, #548]	; (1794 <adc_init+0x320>)
    1570:	4798      	blx	r3
    1572:	e029      	b.n	15c8 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    1574:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1576:	a804      	add	r0, sp, #16
    1578:	4984      	ldr	r1, [pc, #528]	; (178c <adc_init+0x318>)
    157a:	2250      	movs	r2, #80	; 0x50
    157c:	4b84      	ldr	r3, [pc, #528]	; (1790 <adc_init+0x31c>)
    157e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1580:	2d13      	cmp	r5, #19
    1582:	d80c      	bhi.n	159e <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1584:	00ad      	lsls	r5, r5, #2
    1586:	ab04      	add	r3, sp, #16
    1588:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    158a:	a903      	add	r1, sp, #12
    158c:	2300      	movs	r3, #0
    158e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1590:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1592:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1594:	2301      	movs	r3, #1
    1596:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    1598:	b2c0      	uxtb	r0, r0
    159a:	4b7e      	ldr	r3, [pc, #504]	; (1794 <adc_init+0x320>)
    159c:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    159e:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    15a0:	a804      	add	r0, sp, #16
    15a2:	497a      	ldr	r1, [pc, #488]	; (178c <adc_init+0x318>)
    15a4:	2250      	movs	r2, #80	; 0x50
    15a6:	4b7a      	ldr	r3, [pc, #488]	; (1790 <adc_init+0x31c>)
    15a8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    15aa:	2d13      	cmp	r5, #19
    15ac:	d80c      	bhi.n	15c8 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    15ae:	00ad      	lsls	r5, r5, #2
    15b0:	ab04      	add	r3, sp, #16
    15b2:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    15b4:	a903      	add	r1, sp, #12
    15b6:	2300      	movs	r3, #0
    15b8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    15ba:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    15bc:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    15be:	2301      	movs	r3, #1
    15c0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    15c2:	b2c0      	uxtb	r0, r0
    15c4:	4b73      	ldr	r3, [pc, #460]	; (1794 <adc_init+0x320>)
    15c6:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    15c8:	7d63      	ldrb	r3, [r4, #21]
    15ca:	009b      	lsls	r3, r3, #2
    15cc:	b2db      	uxtb	r3, r3
    15ce:	9901      	ldr	r1, [sp, #4]
    15d0:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    15d2:	7da3      	ldrb	r3, [r4, #22]
    15d4:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    15d6:	7862      	ldrb	r2, [r4, #1]
    15d8:	4313      	orrs	r3, r2
    15da:	b2db      	uxtb	r3, r3
    15dc:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    15de:	7923      	ldrb	r3, [r4, #4]
    15e0:	2b34      	cmp	r3, #52	; 0x34
    15e2:	d900      	bls.n	15e6 <adc_init+0x172>
    15e4:	e140      	b.n	1868 <adc_init+0x3f4>
    15e6:	009b      	lsls	r3, r3, #2
    15e8:	4a6b      	ldr	r2, [pc, #428]	; (1798 <adc_init+0x324>)
    15ea:	58d3      	ldr	r3, [r2, r3]
    15ec:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    15ee:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    15f0:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    15f2:	2301      	movs	r3, #1
    15f4:	e01a      	b.n	162c <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    15f6:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    15f8:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    15fa:	2510      	movs	r5, #16
    15fc:	e016      	b.n	162c <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    15fe:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1600:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    1602:	2301      	movs	r3, #1
    1604:	e012      	b.n	162c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    1606:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1608:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    160a:	2300      	movs	r3, #0
    160c:	e00e      	b.n	162c <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    160e:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1610:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1612:	2300      	movs	r3, #0
    1614:	e00a      	b.n	162c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1616:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1618:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    161a:	2300      	movs	r3, #0
    161c:	e006      	b.n	162c <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    161e:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1620:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1622:	2300      	movs	r3, #0
    1624:	e002      	b.n	162c <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    1626:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1628:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    162a:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    162c:	011b      	lsls	r3, r3, #4
    162e:	2170      	movs	r1, #112	; 0x70
    1630:	400b      	ands	r3, r1
    1632:	4313      	orrs	r3, r2
    1634:	9a01      	ldr	r2, [sp, #4]
    1636:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1638:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    163a:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    163c:	2b3f      	cmp	r3, #63	; 0x3f
    163e:	d900      	bls.n	1642 <adc_init+0x1ce>
    1640:	e124      	b.n	188c <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    1642:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1644:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1646:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1648:	b25b      	sxtb	r3, r3
    164a:	2b00      	cmp	r3, #0
    164c:	dbfb      	blt.n	1646 <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    164e:	7ce2      	ldrb	r2, [r4, #19]
    1650:	8863      	ldrh	r3, [r4, #2]
    1652:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    1654:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1656:	5ca2      	ldrb	r2, [r4, r2]
    1658:	00d2      	lsls	r2, r2, #3
    165a:	4313      	orrs	r3, r2
    165c:	7d22      	ldrb	r2, [r4, #20]
    165e:	0092      	lsls	r2, r2, #2
    1660:	4313      	orrs	r3, r2
    1662:	7ca2      	ldrb	r2, [r4, #18]
    1664:	0052      	lsls	r2, r2, #1
    1666:	4313      	orrs	r3, r2
    1668:	432b      	orrs	r3, r5
    166a:	9801      	ldr	r0, [sp, #4]
    166c:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    166e:	7e23      	ldrb	r3, [r4, #24]
    1670:	2b00      	cmp	r3, #0
    1672:	d101      	bne.n	1678 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1674:	6831      	ldr	r1, [r6, #0]
    1676:	e097      	b.n	17a8 <adc_init+0x334>
		switch (resolution) {
    1678:	2d10      	cmp	r5, #16
    167a:	d05f      	beq.n	173c <adc_init+0x2c8>
    167c:	d802      	bhi.n	1684 <adc_init+0x210>
    167e:	2d00      	cmp	r5, #0
    1680:	d03c      	beq.n	16fc <adc_init+0x288>
    1682:	e7f7      	b.n	1674 <adc_init+0x200>
    1684:	2d20      	cmp	r5, #32
    1686:	d019      	beq.n	16bc <adc_init+0x248>
    1688:	2d30      	cmp	r5, #48	; 0x30
    168a:	d1f3      	bne.n	1674 <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    168c:	7ce2      	ldrb	r2, [r4, #19]
    168e:	2a00      	cmp	r2, #0
    1690:	d00a      	beq.n	16a8 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    1692:	69e2      	ldr	r2, [r4, #28]
    1694:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1696:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1698:	2aff      	cmp	r2, #255	; 0xff
    169a:	d900      	bls.n	169e <adc_init+0x22a>
    169c:	e0f6      	b.n	188c <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    169e:	6a22      	ldr	r2, [r4, #32]
    16a0:	3280      	adds	r2, #128	; 0x80
    16a2:	2aff      	cmp	r2, #255	; 0xff
    16a4:	d900      	bls.n	16a8 <adc_init+0x234>
    16a6:	e0f1      	b.n	188c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    16a8:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    16aa:	69e1      	ldr	r1, [r4, #28]
    16ac:	29ff      	cmp	r1, #255	; 0xff
    16ae:	dd00      	ble.n	16b2 <adc_init+0x23e>
    16b0:	e0ec      	b.n	188c <adc_init+0x418>
    16b2:	6a22      	ldr	r2, [r4, #32]
    16b4:	2aff      	cmp	r2, #255	; 0xff
    16b6:	dd00      	ble.n	16ba <adc_init+0x246>
    16b8:	e0e8      	b.n	188c <adc_init+0x418>
    16ba:	e7db      	b.n	1674 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    16bc:	7ce2      	ldrb	r2, [r4, #19]
    16be:	2a00      	cmp	r2, #0
    16c0:	d011      	beq.n	16e6 <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    16c2:	69e0      	ldr	r0, [r4, #28]
    16c4:	2280      	movs	r2, #128	; 0x80
    16c6:	0092      	lsls	r2, r2, #2
    16c8:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    16ca:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    16cc:	4a33      	ldr	r2, [pc, #204]	; (179c <adc_init+0x328>)
    16ce:	4291      	cmp	r1, r2
    16d0:	d900      	bls.n	16d4 <adc_init+0x260>
    16d2:	e0db      	b.n	188c <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    16d4:	6a20      	ldr	r0, [r4, #32]
    16d6:	2280      	movs	r2, #128	; 0x80
    16d8:	0092      	lsls	r2, r2, #2
    16da:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    16dc:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    16de:	4a2f      	ldr	r2, [pc, #188]	; (179c <adc_init+0x328>)
    16e0:	4291      	cmp	r1, r2
    16e2:	d900      	bls.n	16e6 <adc_init+0x272>
    16e4:	e0d2      	b.n	188c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    16e6:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    16e8:	4a2c      	ldr	r2, [pc, #176]	; (179c <adc_init+0x328>)
    16ea:	69e1      	ldr	r1, [r4, #28]
    16ec:	4291      	cmp	r1, r2
    16ee:	dd00      	ble.n	16f2 <adc_init+0x27e>
    16f0:	e0cc      	b.n	188c <adc_init+0x418>
    16f2:	6a21      	ldr	r1, [r4, #32]
    16f4:	4291      	cmp	r1, r2
    16f6:	dd00      	ble.n	16fa <adc_init+0x286>
    16f8:	e0c8      	b.n	188c <adc_init+0x418>
    16fa:	e7bb      	b.n	1674 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    16fc:	7ce2      	ldrb	r2, [r4, #19]
    16fe:	2a00      	cmp	r2, #0
    1700:	d011      	beq.n	1726 <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    1702:	69e2      	ldr	r2, [r4, #28]
    1704:	2080      	movs	r0, #128	; 0x80
    1706:	0100      	lsls	r0, r0, #4
    1708:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    170a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    170c:	4a24      	ldr	r2, [pc, #144]	; (17a0 <adc_init+0x32c>)
    170e:	4291      	cmp	r1, r2
    1710:	d900      	bls.n	1714 <adc_init+0x2a0>
    1712:	e0bb      	b.n	188c <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1714:	6a22      	ldr	r2, [r4, #32]
    1716:	2080      	movs	r0, #128	; 0x80
    1718:	0100      	lsls	r0, r0, #4
    171a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    171c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    171e:	4a20      	ldr	r2, [pc, #128]	; (17a0 <adc_init+0x32c>)
    1720:	4291      	cmp	r1, r2
    1722:	d900      	bls.n	1726 <adc_init+0x2b2>
    1724:	e0b2      	b.n	188c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1726:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1728:	4a1d      	ldr	r2, [pc, #116]	; (17a0 <adc_init+0x32c>)
    172a:	69e1      	ldr	r1, [r4, #28]
    172c:	4291      	cmp	r1, r2
    172e:	dd00      	ble.n	1732 <adc_init+0x2be>
    1730:	e0ac      	b.n	188c <adc_init+0x418>
    1732:	6a21      	ldr	r1, [r4, #32]
    1734:	4291      	cmp	r1, r2
    1736:	dd00      	ble.n	173a <adc_init+0x2c6>
    1738:	e0a8      	b.n	188c <adc_init+0x418>
    173a:	e79b      	b.n	1674 <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    173c:	7ce2      	ldrb	r2, [r4, #19]
    173e:	2a00      	cmp	r2, #0
    1740:	d011      	beq.n	1766 <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    1742:	69e2      	ldr	r2, [r4, #28]
    1744:	2080      	movs	r0, #128	; 0x80
    1746:	0200      	lsls	r0, r0, #8
    1748:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    174a:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    174c:	4a15      	ldr	r2, [pc, #84]	; (17a4 <adc_init+0x330>)
    174e:	4291      	cmp	r1, r2
    1750:	d900      	bls.n	1754 <adc_init+0x2e0>
    1752:	e09b      	b.n	188c <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    1754:	6a22      	ldr	r2, [r4, #32]
    1756:	2080      	movs	r0, #128	; 0x80
    1758:	0200      	lsls	r0, r0, #8
    175a:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    175c:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    175e:	4a11      	ldr	r2, [pc, #68]	; (17a4 <adc_init+0x330>)
    1760:	4291      	cmp	r1, r2
    1762:	d900      	bls.n	1766 <adc_init+0x2f2>
    1764:	e092      	b.n	188c <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1766:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    1768:	4a0e      	ldr	r2, [pc, #56]	; (17a4 <adc_init+0x330>)
    176a:	69e1      	ldr	r1, [r4, #28]
    176c:	4291      	cmp	r1, r2
    176e:	dd00      	ble.n	1772 <adc_init+0x2fe>
    1770:	e08c      	b.n	188c <adc_init+0x418>
    1772:	6a21      	ldr	r1, [r4, #32]
    1774:	4291      	cmp	r1, r2
    1776:	dd00      	ble.n	177a <adc_init+0x306>
    1778:	e088      	b.n	188c <adc_init+0x418>
    177a:	e77b      	b.n	1674 <adc_init+0x200>
    177c:	40000400 	.word	0x40000400
    1780:	40000800 	.word	0x40000800
    1784:	00003119 	.word	0x00003119
    1788:	0000308d 	.word	0x0000308d
    178c:	00009e60 	.word	0x00009e60
    1790:	00004589 	.word	0x00004589
    1794:	000031f5 	.word	0x000031f5
    1798:	00009d8c 	.word	0x00009d8c
    179c:	000003ff 	.word	0x000003ff
    17a0:	00000fff 	.word	0x00000fff
    17a4:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17a8:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    17aa:	b252      	sxtb	r2, r2
    17ac:	2a00      	cmp	r2, #0
    17ae:	dbfb      	blt.n	17a8 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    17b0:	9a01      	ldr	r2, [sp, #4]
    17b2:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    17b4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17b6:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    17b8:	b25b      	sxtb	r3, r3
    17ba:	2b00      	cmp	r3, #0
    17bc:	dbfb      	blt.n	17b6 <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    17be:	8ba3      	ldrh	r3, [r4, #28]
    17c0:	9801      	ldr	r0, [sp, #4]
    17c2:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    17c4:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17c6:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    17c8:	b25b      	sxtb	r3, r3
    17ca:	2b00      	cmp	r3, #0
    17cc:	dbfb      	blt.n	17c6 <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    17ce:	8c23      	ldrh	r3, [r4, #32]
    17d0:	9901      	ldr	r1, [sp, #4]
    17d2:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    17d4:	232c      	movs	r3, #44	; 0x2c
    17d6:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    17d8:	2b00      	cmp	r3, #0
    17da:	d004      	beq.n	17e6 <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    17dc:	3b01      	subs	r3, #1
    17de:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    17e0:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    17e2:	2b0f      	cmp	r3, #15
    17e4:	d852      	bhi.n	188c <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    17e6:	222b      	movs	r2, #43	; 0x2b
    17e8:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    17ea:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    17ec:	2a0f      	cmp	r2, #15
    17ee:	d84d      	bhi.n	188c <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    17f0:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    17f2:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    17f4:	b240      	sxtb	r0, r0
    17f6:	2800      	cmp	r0, #0
    17f8:	dbfb      	blt.n	17f2 <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    17fa:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    17fc:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    17fe:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1800:	68a0      	ldr	r0, [r4, #8]
    1802:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    1804:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1806:	430a      	orrs	r2, r1
    1808:	041b      	lsls	r3, r3, #16
			config->negative_input |
    180a:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    180c:	9901      	ldr	r1, [sp, #4]
    180e:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1810:	232a      	movs	r3, #42	; 0x2a
    1812:	5ce3      	ldrb	r3, [r4, r3]
    1814:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1816:	230f      	movs	r3, #15
    1818:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    181a:	2324      	movs	r3, #36	; 0x24
    181c:	5ce3      	ldrb	r3, [r4, r3]
    181e:	2b00      	cmp	r3, #0
    1820:	d010      	beq.n	1844 <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1822:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    1824:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    1826:	4a1d      	ldr	r2, [pc, #116]	; (189c <adc_init+0x428>)
    1828:	4293      	cmp	r3, r2
    182a:	d82f      	bhi.n	188c <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    182c:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    182e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1830:	2080      	movs	r0, #128	; 0x80
    1832:	0100      	lsls	r0, r0, #4
    1834:	1819      	adds	r1, r3, r0
    1836:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1838:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    183a:	4a18      	ldr	r2, [pc, #96]	; (189c <adc_init+0x428>)
    183c:	4291      	cmp	r1, r2
    183e:	d825      	bhi.n	188c <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1840:	9901      	ldr	r1, [sp, #4]
    1842:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    1844:	4b16      	ldr	r3, [pc, #88]	; (18a0 <adc_init+0x42c>)
    1846:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1848:	0152      	lsls	r2, r2, #5
    184a:	23e0      	movs	r3, #224	; 0xe0
    184c:	00db      	lsls	r3, r3, #3
    184e:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1850:	4b14      	ldr	r3, [pc, #80]	; (18a4 <adc_init+0x430>)
    1852:	6858      	ldr	r0, [r3, #4]
    1854:	0141      	lsls	r1, r0, #5
    1856:	681b      	ldr	r3, [r3, #0]
    1858:	0edb      	lsrs	r3, r3, #27
    185a:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    185c:	b2db      	uxtb	r3, r3
    185e:	4313      	orrs	r3, r2
    1860:	9901      	ldr	r1, [sp, #4]
    1862:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    1864:	2000      	movs	r0, #0
    1866:	e011      	b.n	188c <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    1868:	2017      	movs	r0, #23
    186a:	e00f      	b.n	188c <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    186c:	2300      	movs	r3, #0
    186e:	60b3      	str	r3, [r6, #8]
    1870:	60f3      	str	r3, [r6, #12]
    1872:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    1874:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    1876:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    1878:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    187a:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    187c:	4b0a      	ldr	r3, [pc, #40]	; (18a8 <adc_init+0x434>)
    187e:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1880:	232a      	movs	r3, #42	; 0x2a
    1882:	5ce3      	ldrb	r3, [r4, r3]
    1884:	2b00      	cmp	r3, #0
    1886:	d100      	bne.n	188a <adc_init+0x416>
    1888:	e619      	b.n	14be <adc_init+0x4a>
    188a:	e61e      	b.n	14ca <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    188c:	b019      	add	sp, #100	; 0x64
    188e:	bc3c      	pop	{r2, r3, r4, r5}
    1890:	4690      	mov	r8, r2
    1892:	4699      	mov	r9, r3
    1894:	46a2      	mov	sl, r4
    1896:	46ab      	mov	fp, r5
    1898:	bdf0      	pop	{r4, r5, r6, r7, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	00000fff 	.word	0x00000fff
    18a0:	00806024 	.word	0x00806024
    18a4:	00806020 	.word	0x00806020
    18a8:	20000314 	.word	0x20000314

000018ac <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    18ac:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    18ae:	4b2d      	ldr	r3, [pc, #180]	; (1964 <ADC_Handler+0xb8>)
    18b0:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    18b2:	6823      	ldr	r3, [r4, #0]
    18b4:	7e1d      	ldrb	r5, [r3, #24]
    18b6:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    18b8:	07e9      	lsls	r1, r5, #31
    18ba:	d535      	bpl.n	1928 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    18bc:	7ee2      	ldrb	r2, [r4, #27]
    18be:	07d1      	lsls	r1, r2, #31
    18c0:	d532      	bpl.n	1928 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    18c2:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    18c4:	07d1      	lsls	r1, r2, #31
    18c6:	d52f      	bpl.n	1928 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    18c8:	2201      	movs	r2, #1
    18ca:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    18cc:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    18ce:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    18d0:	b25b      	sxtb	r3, r3
    18d2:	2b00      	cmp	r3, #0
    18d4:	dbfb      	blt.n	18ce <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    18d6:	6963      	ldr	r3, [r4, #20]
    18d8:	1c99      	adds	r1, r3, #2
    18da:	6161      	str	r1, [r4, #20]
    18dc:	8b52      	ldrh	r2, [r2, #26]
    18de:	b292      	uxth	r2, r2
    18e0:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    18e2:	8b23      	ldrh	r3, [r4, #24]
    18e4:	3b01      	subs	r3, #1
    18e6:	b29b      	uxth	r3, r3
    18e8:	8323      	strh	r3, [r4, #24]
    18ea:	2b00      	cmp	r3, #0
    18ec:	d011      	beq.n	1912 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    18ee:	7f63      	ldrb	r3, [r4, #29]
    18f0:	2b00      	cmp	r3, #0
    18f2:	d019      	beq.n	1928 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    18f4:	6823      	ldr	r3, [r4, #0]
    18f6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    18f8:	b252      	sxtb	r2, r2
    18fa:	2a00      	cmp	r2, #0
    18fc:	dbfb      	blt.n	18f6 <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    18fe:	7b19      	ldrb	r1, [r3, #12]
    1900:	2202      	movs	r2, #2
    1902:	430a      	orrs	r2, r1
    1904:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1906:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1908:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    190a:	b25b      	sxtb	r3, r3
    190c:	2b00      	cmp	r3, #0
    190e:	dbfb      	blt.n	1908 <ADC_Handler+0x5c>
    1910:	e00a      	b.n	1928 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    1912:	7f23      	ldrb	r3, [r4, #28]
    1914:	2b05      	cmp	r3, #5
    1916:	d107      	bne.n	1928 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1918:	2300      	movs	r3, #0
    191a:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    191c:	2301      	movs	r3, #1
    191e:	6822      	ldr	r2, [r4, #0]
    1920:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    1922:	1c20      	adds	r0, r4, #0
    1924:	68a3      	ldr	r3, [r4, #8]
    1926:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1928:	0769      	lsls	r1, r5, #29
    192a:	d50b      	bpl.n	1944 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    192c:	2304      	movs	r3, #4
    192e:	6822      	ldr	r2, [r4, #0]
    1930:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1932:	7ee3      	ldrb	r3, [r4, #27]
    1934:	0799      	lsls	r1, r3, #30
    1936:	d505      	bpl.n	1944 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1938:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    193a:	079a      	lsls	r2, r3, #30
    193c:	d502      	bpl.n	1944 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    193e:	1c20      	adds	r0, r4, #0
    1940:	68e3      	ldr	r3, [r4, #12]
    1942:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    1944:	07a9      	lsls	r1, r5, #30
    1946:	d50b      	bpl.n	1960 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1948:	2302      	movs	r3, #2
    194a:	6822      	ldr	r2, [r4, #0]
    194c:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    194e:	7ee3      	ldrb	r3, [r4, #27]
    1950:	0759      	lsls	r1, r3, #29
    1952:	d505      	bpl.n	1960 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    1954:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1956:	075a      	lsls	r2, r3, #29
    1958:	d502      	bpl.n	1960 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    195a:	6923      	ldr	r3, [r4, #16]
    195c:	1c20      	adds	r0, r4, #0
    195e:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    1960:	bd38      	pop	{r3, r4, r5, pc}
    1962:	46c0      	nop			; (mov r8, r8)
    1964:	20000314 	.word	0x20000314

00001968 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1968:	1c93      	adds	r3, r2, #2
    196a:	009b      	lsls	r3, r3, #2
    196c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    196e:	2301      	movs	r3, #1
    1970:	4093      	lsls	r3, r2
    1972:	1c1a      	adds	r2, r3, #0
    1974:	7e83      	ldrb	r3, [r0, #26]
    1976:	431a      	orrs	r2, r3
    1978:	7682      	strb	r2, [r0, #26]
}
    197a:	4770      	bx	lr

0000197c <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    197c:	b510      	push	{r4, lr}
    197e:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1980:	8b04      	ldrh	r4, [r0, #24]
    1982:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    1984:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    1986:	2c00      	cmp	r4, #0
    1988:	d11d      	bne.n	19c6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    198a:	7f18      	ldrb	r0, [r3, #28]
    198c:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    198e:	2805      	cmp	r0, #5
    1990:	d019      	beq.n	19c6 <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    1992:	2005      	movs	r0, #5
    1994:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    1996:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    1998:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    199a:	2201      	movs	r2, #1
    199c:	6819      	ldr	r1, [r3, #0]
    199e:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    19a0:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    19a2:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    19a4:	2a00      	cmp	r2, #0
    19a6:	d00e      	beq.n	19c6 <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    19a8:	681a      	ldr	r2, [r3, #0]
    19aa:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    19ac:	b249      	sxtb	r1, r1
    19ae:	2900      	cmp	r1, #0
    19b0:	dbfb      	blt.n	19aa <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    19b2:	7b10      	ldrb	r0, [r2, #12]
    19b4:	2102      	movs	r1, #2
    19b6:	4301      	orrs	r1, r0
    19b8:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    19ba:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    19bc:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    19be:	b25b      	sxtb	r3, r3
    19c0:	2b00      	cmp	r3, #0
    19c2:	dbfb      	blt.n	19bc <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    19c4:	2000      	movs	r0, #0
}
    19c6:	bd10      	pop	{r4, pc}

000019c8 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    19c8:	b510      	push	{r4, lr}
    19ca:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    19cc:	4b1c      	ldr	r3, [pc, #112]	; (1a40 <nvm_set_config+0x78>)
    19ce:	69d8      	ldr	r0, [r3, #28]
    19d0:	2104      	movs	r1, #4
    19d2:	4301      	orrs	r1, r0
    19d4:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    19d6:	4b1b      	ldr	r3, [pc, #108]	; (1a44 <nvm_set_config+0x7c>)
    19d8:	8b18      	ldrh	r0, [r3, #24]
    19da:	2120      	movs	r1, #32
    19dc:	31ff      	adds	r1, #255	; 0xff
    19de:	4301      	orrs	r1, r0
    19e0:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    19e2:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    19e4:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    19e6:	07d9      	lsls	r1, r3, #31
    19e8:	d528      	bpl.n	1a3c <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    19ea:	7811      	ldrb	r1, [r2, #0]
    19ec:	0209      	lsls	r1, r1, #8
    19ee:	23c0      	movs	r3, #192	; 0xc0
    19f0:	009b      	lsls	r3, r3, #2
    19f2:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    19f4:	7853      	ldrb	r3, [r2, #1]
    19f6:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    19f8:	20ff      	movs	r0, #255	; 0xff
    19fa:	4003      	ands	r3, r0
    19fc:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    19fe:	78d3      	ldrb	r3, [r2, #3]
    1a00:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    1a02:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    1a04:	7893      	ldrb	r3, [r2, #2]
    1a06:	005b      	lsls	r3, r3, #1
    1a08:	201e      	movs	r0, #30
    1a0a:	4003      	ands	r3, r0
    1a0c:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1a0e:	7910      	ldrb	r0, [r2, #4]
    1a10:	0400      	lsls	r0, r0, #16
    1a12:	23c0      	movs	r3, #192	; 0xc0
    1a14:	029b      	lsls	r3, r3, #10
    1a16:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1a18:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1a1a:	4b0a      	ldr	r3, [pc, #40]	; (1a44 <nvm_set_config+0x7c>)
    1a1c:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1a1e:	6898      	ldr	r0, [r3, #8]
    1a20:	0340      	lsls	r0, r0, #13
    1a22:	0f40      	lsrs	r0, r0, #29
    1a24:	4908      	ldr	r1, [pc, #32]	; (1a48 <nvm_set_config+0x80>)
    1a26:	2408      	movs	r4, #8
    1a28:	4084      	lsls	r4, r0
    1a2a:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1a2c:	6898      	ldr	r0, [r3, #8]
    1a2e:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1a30:	7852      	ldrb	r2, [r2, #1]
    1a32:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1a34:	8b18      	ldrh	r0, [r3, #24]
    1a36:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    1a38:	0fc0      	lsrs	r0, r0, #31
    1a3a:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    1a3c:	bd10      	pop	{r4, pc}
    1a3e:	46c0      	nop			; (mov r8, r8)
    1a40:	40000400 	.word	0x40000400
    1a44:	41004000 	.word	0x41004000
    1a48:	200000f0 	.word	0x200000f0

00001a4c <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1a4c:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1a4e:	4b1d      	ldr	r3, [pc, #116]	; (1ac4 <nvm_execute_command+0x78>)
    1a50:	885a      	ldrh	r2, [r3, #2]
    1a52:	881b      	ldrh	r3, [r3, #0]
    1a54:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    1a56:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1a58:	428a      	cmp	r2, r1
    1a5a:	d331      	bcc.n	1ac0 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    1a5c:	4b1a      	ldr	r3, [pc, #104]	; (1ac8 <nvm_execute_command+0x7c>)
    1a5e:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    1a60:	2280      	movs	r2, #128	; 0x80
    1a62:	02d2      	lsls	r2, r2, #11
    1a64:	4322      	orrs	r2, r4
    1a66:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1a68:	8b1d      	ldrh	r5, [r3, #24]
    1a6a:	2220      	movs	r2, #32
    1a6c:	32ff      	adds	r2, #255	; 0xff
    1a6e:	432a      	orrs	r2, r5
    1a70:	831a      	strh	r2, [r3, #24]
    1a72:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1a74:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1a76:	07d5      	lsls	r5, r2, #31
    1a78:	d522      	bpl.n	1ac0 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    1a7a:	2845      	cmp	r0, #69	; 0x45
    1a7c:	d81f      	bhi.n	1abe <nvm_execute_command+0x72>
    1a7e:	0083      	lsls	r3, r0, #2
    1a80:	4a12      	ldr	r2, [pc, #72]	; (1acc <nvm_execute_command+0x80>)
    1a82:	58d3      	ldr	r3, [r2, r3]
    1a84:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1a86:	4b10      	ldr	r3, [pc, #64]	; (1ac8 <nvm_execute_command+0x7c>)
    1a88:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    1a8a:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    1a8c:	05d5      	lsls	r5, r2, #23
    1a8e:	d417      	bmi.n	1ac0 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1a90:	0889      	lsrs	r1, r1, #2
    1a92:	0049      	lsls	r1, r1, #1
    1a94:	4b0c      	ldr	r3, [pc, #48]	; (1ac8 <nvm_execute_command+0x7c>)
    1a96:	61d9      	str	r1, [r3, #28]
			break;
    1a98:	e003      	b.n	1aa2 <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    1a9a:	0889      	lsrs	r1, r1, #2
    1a9c:	0049      	lsls	r1, r1, #1
    1a9e:	4b0a      	ldr	r3, [pc, #40]	; (1ac8 <nvm_execute_command+0x7c>)
    1aa0:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    1aa2:	23a5      	movs	r3, #165	; 0xa5
    1aa4:	021b      	lsls	r3, r3, #8
    1aa6:	4318      	orrs	r0, r3
    1aa8:	4b07      	ldr	r3, [pc, #28]	; (1ac8 <nvm_execute_command+0x7c>)
    1aaa:	8018      	strh	r0, [r3, #0]
    1aac:	1c19      	adds	r1, r3, #0
    1aae:	2201      	movs	r2, #1
    1ab0:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    1ab2:	4213      	tst	r3, r2
    1ab4:	d0fc      	beq.n	1ab0 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    1ab6:	4b04      	ldr	r3, [pc, #16]	; (1ac8 <nvm_execute_command+0x7c>)
    1ab8:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    1aba:	2300      	movs	r3, #0
    1abc:	e000      	b.n	1ac0 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    1abe:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    1ac0:	1c18      	adds	r0, r3, #0
    1ac2:	bd30      	pop	{r4, r5, pc}
    1ac4:	200000f0 	.word	0x200000f0
    1ac8:	41004000 	.word	0x41004000
    1acc:	00009eb0 	.word	0x00009eb0

00001ad0 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ad2:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1ad4:	4b1d      	ldr	r3, [pc, #116]	; (1b4c <nvm_write_buffer+0x7c>)
    1ad6:	881c      	ldrh	r4, [r3, #0]
    1ad8:	885b      	ldrh	r3, [r3, #2]
    1ada:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    1adc:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    1ade:	42ab      	cmp	r3, r5
    1ae0:	d333      	bcc.n	1b4a <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    1ae2:	1e63      	subs	r3, r4, #1
    1ae4:	422b      	tst	r3, r5
    1ae6:	d130      	bne.n	1b4a <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    1ae8:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    1aea:	4294      	cmp	r4, r2
    1aec:	d32d      	bcc.n	1b4a <nvm_write_buffer+0x7a>
    1aee:	4b18      	ldr	r3, [pc, #96]	; (1b50 <nvm_write_buffer+0x80>)
    1af0:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1af2:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1af4:	07dc      	lsls	r4, r3, #31
    1af6:	d528      	bpl.n	1b4a <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1af8:	4816      	ldr	r0, [pc, #88]	; (1b54 <nvm_write_buffer+0x84>)
    1afa:	4b15      	ldr	r3, [pc, #84]	; (1b50 <nvm_write_buffer+0x80>)
    1afc:	8018      	strh	r0, [r3, #0]
    1afe:	1c1c      	adds	r4, r3, #0
    1b00:	2001      	movs	r0, #1
    1b02:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    1b04:	4203      	tst	r3, r0
    1b06:	d0fc      	beq.n	1b02 <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1b08:	4b11      	ldr	r3, [pc, #68]	; (1b50 <nvm_write_buffer+0x80>)
    1b0a:	8b1c      	ldrh	r4, [r3, #24]
    1b0c:	2020      	movs	r0, #32
    1b0e:	30ff      	adds	r0, #255	; 0xff
    1b10:	4320      	orrs	r0, r4
    1b12:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    1b14:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1b16:	2a00      	cmp	r2, #0
    1b18:	d012      	beq.n	1b40 <nvm_write_buffer+0x70>
    1b1a:	0040      	lsls	r0, r0, #1
    1b1c:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1b1e:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    1b20:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1b22:	42b3      	cmp	r3, r6
    1b24:	da03      	bge.n	1b2e <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    1b26:	18cf      	adds	r7, r1, r3
    1b28:	787f      	ldrb	r7, [r7, #1]
    1b2a:	023f      	lsls	r7, r7, #8
    1b2c:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    1b2e:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1b30:	3302      	adds	r3, #2
    1b32:	b29b      	uxth	r3, r3
    1b34:	3002      	adds	r0, #2
    1b36:	429a      	cmp	r2, r3
    1b38:	d8f2      	bhi.n	1b20 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    1b3a:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    1b3c:	2a3f      	cmp	r2, #63	; 0x3f
    1b3e:	d804      	bhi.n	1b4a <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    1b40:	2004      	movs	r0, #4
    1b42:	1c29      	adds	r1, r5, #0
    1b44:	2200      	movs	r2, #0
    1b46:	4b04      	ldr	r3, [pc, #16]	; (1b58 <nvm_write_buffer+0x88>)
    1b48:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    1b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b4c:	200000f0 	.word	0x200000f0
    1b50:	41004000 	.word	0x41004000
    1b54:	ffffa544 	.word	0xffffa544
    1b58:	00001a4d 	.word	0x00001a4d

00001b5c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    1b5c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1b5e:	4b19      	ldr	r3, [pc, #100]	; (1bc4 <nvm_read_buffer+0x68>)
    1b60:	881c      	ldrh	r4, [r3, #0]
    1b62:	885d      	ldrh	r5, [r3, #2]
    1b64:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    1b66:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    1b68:	4285      	cmp	r5, r0
    1b6a:	d329      	bcc.n	1bc0 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    1b6c:	1e65      	subs	r5, r4, #1
    1b6e:	4205      	tst	r5, r0
    1b70:	d126      	bne.n	1bc0 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    1b72:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    1b74:	4294      	cmp	r4, r2
    1b76:	d323      	bcc.n	1bc0 <nvm_read_buffer+0x64>
    1b78:	4b13      	ldr	r3, [pc, #76]	; (1bc8 <nvm_read_buffer+0x6c>)
    1b7a:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1b7c:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1b7e:	07e5      	lsls	r5, r4, #31
    1b80:	d51e      	bpl.n	1bc0 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1b82:	4b11      	ldr	r3, [pc, #68]	; (1bc8 <nvm_read_buffer+0x6c>)
    1b84:	8b1d      	ldrh	r5, [r3, #24]
    1b86:	2420      	movs	r4, #32
    1b88:	34ff      	adds	r4, #255	; 0xff
    1b8a:	432c      	orrs	r4, r5
    1b8c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    1b8e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1b90:	2a00      	cmp	r2, #0
    1b92:	d012      	beq.n	1bba <nvm_read_buffer+0x5e>
    1b94:	0040      	lsls	r0, r0, #1
    1b96:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1b98:	1e56      	subs	r6, r2, #1
    1b9a:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    1b9c:	8825      	ldrh	r5, [r4, #0]
    1b9e:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    1ba0:	041c      	lsls	r4, r3, #16
    1ba2:	0c24      	lsrs	r4, r4, #16
    1ba4:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1ba6:	42b4      	cmp	r4, r6
    1ba8:	da02      	bge.n	1bb0 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    1baa:	190c      	adds	r4, r1, r4
    1bac:	0a2d      	lsrs	r5, r5, #8
    1bae:	7065      	strb	r5, [r4, #1]
    1bb0:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1bb2:	b29c      	uxth	r4, r3
    1bb4:	42a2      	cmp	r2, r4
    1bb6:	d8f0      	bhi.n	1b9a <nvm_read_buffer+0x3e>
    1bb8:	e001      	b.n	1bbe <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    1bba:	2300      	movs	r3, #0
    1bbc:	e000      	b.n	1bc0 <nvm_read_buffer+0x64>
    1bbe:	2300      	movs	r3, #0
}
    1bc0:	1c18      	adds	r0, r3, #0
    1bc2:	bd70      	pop	{r4, r5, r6, pc}
    1bc4:	200000f0 	.word	0x200000f0
    1bc8:	41004000 	.word	0x41004000

00001bcc <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1bcc:	4b0e      	ldr	r3, [pc, #56]	; (1c08 <nvm_erase_row+0x3c>)
    1bce:	881a      	ldrh	r2, [r3, #0]
    1bd0:	8859      	ldrh	r1, [r3, #2]
    1bd2:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    1bd4:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    1bd6:	4281      	cmp	r1, r0
    1bd8:	d314      	bcc.n	1c04 <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1bda:	0092      	lsls	r2, r2, #2
    1bdc:	3a01      	subs	r2, #1
    1bde:	4210      	tst	r0, r2
    1be0:	d110      	bne.n	1c04 <nvm_erase_row+0x38>
    1be2:	4b0a      	ldr	r3, [pc, #40]	; (1c0c <nvm_erase_row+0x40>)
    1be4:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1be6:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1be8:	07d1      	lsls	r1, r2, #31
    1bea:	d50b      	bpl.n	1c04 <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1bec:	4b07      	ldr	r3, [pc, #28]	; (1c0c <nvm_erase_row+0x40>)
    1bee:	8b19      	ldrh	r1, [r3, #24]
    1bf0:	2220      	movs	r2, #32
    1bf2:	32ff      	adds	r2, #255	; 0xff
    1bf4:	430a      	orrs	r2, r1
    1bf6:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    1bf8:	0880      	lsrs	r0, r0, #2
    1bfa:	0040      	lsls	r0, r0, #1
    1bfc:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1bfe:	4a04      	ldr	r2, [pc, #16]	; (1c10 <nvm_erase_row+0x44>)
    1c00:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    1c02:	2300      	movs	r3, #0
}
    1c04:	1c18      	adds	r0, r3, #0
    1c06:	4770      	bx	lr
    1c08:	200000f0 	.word	0x200000f0
    1c0c:	41004000 	.word	0x41004000
    1c10:	ffffa502 	.word	0xffffa502

00001c14 <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1c14:	4b15      	ldr	r3, [pc, #84]	; (1c6c <nvm_get_parameters+0x58>)
    1c16:	8b19      	ldrh	r1, [r3, #24]
    1c18:	2220      	movs	r2, #32
    1c1a:	32ff      	adds	r2, #255	; 0xff
    1c1c:	430a      	orrs	r2, r1
    1c1e:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    1c20:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    1c22:	035a      	lsls	r2, r3, #13
    1c24:	0f52      	lsrs	r2, r2, #29
    1c26:	2108      	movs	r1, #8
    1c28:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    1c2a:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    1c2c:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    1c2e:	4b10      	ldr	r3, [pc, #64]	; (1c70 <nvm_get_parameters+0x5c>)
    1c30:	881b      	ldrh	r3, [r3, #0]
    1c32:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    1c34:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    1c36:	b29a      	uxth	r2, r3
    1c38:	2a07      	cmp	r2, #7
    1c3a:	d102      	bne.n	1c42 <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    1c3c:	2300      	movs	r3, #0
    1c3e:	6043      	str	r3, [r0, #4]
    1c40:	e004      	b.n	1c4c <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    1c42:	2206      	movs	r2, #6
    1c44:	1ad3      	subs	r3, r2, r3
    1c46:	2204      	movs	r2, #4
    1c48:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    1c4a:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    1c4c:	4b08      	ldr	r3, [pc, #32]	; (1c70 <nvm_get_parameters+0x5c>)
    1c4e:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    1c50:	2307      	movs	r3, #7
    1c52:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    1c54:	2b07      	cmp	r3, #7
    1c56:	d102      	bne.n	1c5e <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    1c58:	2300      	movs	r3, #0
    1c5a:	6083      	str	r3, [r0, #8]
    1c5c:	e004      	b.n	1c68 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    1c5e:	2207      	movs	r2, #7
    1c60:	1ad3      	subs	r3, r2, r3
    1c62:	2204      	movs	r2, #4
    1c64:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    1c66:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    1c68:	4770      	bx	lr
    1c6a:	46c0      	nop			; (mov r8, r8)
    1c6c:	41004000 	.word	0x41004000
    1c70:	00804000 	.word	0x00804000

00001c74 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1c74:	b500      	push	{lr}
    1c76:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1c78:	ab01      	add	r3, sp, #4
    1c7a:	2280      	movs	r2, #128	; 0x80
    1c7c:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1c7e:	780a      	ldrb	r2, [r1, #0]
    1c80:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1c82:	784a      	ldrb	r2, [r1, #1]
    1c84:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1c86:	788a      	ldrb	r2, [r1, #2]
    1c88:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1c8a:	1c19      	adds	r1, r3, #0
    1c8c:	4b01      	ldr	r3, [pc, #4]	; (1c94 <port_pin_set_config+0x20>)
    1c8e:	4798      	blx	r3
}
    1c90:	b003      	add	sp, #12
    1c92:	bd00      	pop	{pc}
    1c94:	000031f5 	.word	0x000031f5

00001c98 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1c98:	b510      	push	{r4, lr}
    1c9a:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1c9c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1c9e:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ca0:	4299      	cmp	r1, r3
    1ca2:	d30c      	bcc.n	1cbe <_sercom_get_sync_baud_val+0x26>
    1ca4:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1ca6:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1ca8:	1c60      	adds	r0, r4, #1
    1caa:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1cac:	428b      	cmp	r3, r1
    1cae:	d801      	bhi.n	1cb4 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1cb0:	1c04      	adds	r4, r0, #0
    1cb2:	e7f8      	b.n	1ca6 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cb4:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1cb6:	2cff      	cmp	r4, #255	; 0xff
    1cb8:	d801      	bhi.n	1cbe <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1cba:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1cbc:	2000      	movs	r0, #0
	}
}
    1cbe:	bd10      	pop	{r4, pc}

00001cc0 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cc2:	465f      	mov	r7, fp
    1cc4:	4656      	mov	r6, sl
    1cc6:	464d      	mov	r5, r9
    1cc8:	4644      	mov	r4, r8
    1cca:	b4f0      	push	{r4, r5, r6, r7}
    1ccc:	b087      	sub	sp, #28
    1cce:	1c06      	adds	r6, r0, #0
    1cd0:	1c0d      	adds	r5, r1, #0
    1cd2:	9204      	str	r2, [sp, #16]
    1cd4:	aa10      	add	r2, sp, #64	; 0x40
    1cd6:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cd8:	1c32      	adds	r2, r6, #0
    1cda:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cdc:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1cde:	428a      	cmp	r2, r1
    1ce0:	d900      	bls.n	1ce4 <_sercom_get_async_baud_val+0x24>
    1ce2:	e0b3      	b.n	1e4c <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1ce4:	2b00      	cmp	r3, #0
    1ce6:	d14b      	bne.n	1d80 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1ce8:	2100      	movs	r1, #0
    1cea:	1c32      	adds	r2, r6, #0
    1cec:	4c5e      	ldr	r4, [pc, #376]	; (1e68 <_sercom_get_async_baud_val+0x1a8>)
    1cee:	47a0      	blx	r4
    1cf0:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1cf2:	1c2e      	adds	r6, r5, #0
    1cf4:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1cf6:	2000      	movs	r0, #0
    1cf8:	2100      	movs	r1, #0
    1cfa:	2200      	movs	r2, #0
    1cfc:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1cfe:	243f      	movs	r4, #63	; 0x3f
    1d00:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    1d02:	2501      	movs	r5, #1
    1d04:	46a8      	mov	r8, r5
    1d06:	9002      	str	r0, [sp, #8]
    1d08:	9103      	str	r1, [sp, #12]
    1d0a:	4661      	mov	r1, ip
    1d0c:	3920      	subs	r1, #32
    1d0e:	d403      	bmi.n	1d18 <_sercom_get_async_baud_val+0x58>
    1d10:	4640      	mov	r0, r8
    1d12:	4088      	lsls	r0, r1
    1d14:	4681      	mov	r9, r0
    1d16:	e005      	b.n	1d24 <_sercom_get_async_baud_val+0x64>
    1d18:	2120      	movs	r1, #32
    1d1a:	4665      	mov	r5, ip
    1d1c:	1b4c      	subs	r4, r1, r5
    1d1e:	4640      	mov	r0, r8
    1d20:	40e0      	lsrs	r0, r4
    1d22:	4681      	mov	r9, r0
    1d24:	4641      	mov	r1, r8
    1d26:	4664      	mov	r4, ip
    1d28:	40a1      	lsls	r1, r4
    1d2a:	468a      	mov	sl, r1

		r = r << 1;
    1d2c:	1c10      	adds	r0, r2, #0
    1d2e:	1c19      	adds	r1, r3, #0
    1d30:	1880      	adds	r0, r0, r2
    1d32:	4159      	adcs	r1, r3
    1d34:	1c02      	adds	r2, r0, #0
    1d36:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1d38:	465d      	mov	r5, fp
    1d3a:	464c      	mov	r4, r9
    1d3c:	4225      	tst	r5, r4
    1d3e:	d002      	beq.n	1d46 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    1d40:	4642      	mov	r2, r8
    1d42:	4302      	orrs	r2, r0
    1d44:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1d46:	429f      	cmp	r7, r3
    1d48:	d80c      	bhi.n	1d64 <_sercom_get_async_baud_val+0xa4>
    1d4a:	d101      	bne.n	1d50 <_sercom_get_async_baud_val+0x90>
    1d4c:	4296      	cmp	r6, r2
    1d4e:	d809      	bhi.n	1d64 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    1d50:	1b92      	subs	r2, r2, r6
    1d52:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1d54:	4650      	mov	r0, sl
    1d56:	9d02      	ldr	r5, [sp, #8]
    1d58:	4328      	orrs	r0, r5
    1d5a:	4649      	mov	r1, r9
    1d5c:	9c03      	ldr	r4, [sp, #12]
    1d5e:	4321      	orrs	r1, r4
    1d60:	9002      	str	r0, [sp, #8]
    1d62:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d64:	4665      	mov	r5, ip
    1d66:	3d01      	subs	r5, #1
    1d68:	46ac      	mov	ip, r5
    1d6a:	d2ce      	bcs.n	1d0a <_sercom_get_async_baud_val+0x4a>
    1d6c:	9802      	ldr	r0, [sp, #8]
    1d6e:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    1d70:	4b3c      	ldr	r3, [pc, #240]	; (1e64 <_sercom_get_async_baud_val+0x1a4>)
    1d72:	4a3b      	ldr	r2, [pc, #236]	; (1e60 <_sercom_get_async_baud_val+0x1a0>)
    1d74:	1a12      	subs	r2, r2, r0
    1d76:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    1d78:	0c12      	lsrs	r2, r2, #16
    1d7a:	041b      	lsls	r3, r3, #16
    1d7c:	431a      	orrs	r2, r3
    1d7e:	e062      	b.n	1e46 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d80:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1d82:	2b01      	cmp	r3, #1
    1d84:	d15f      	bne.n	1e46 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1d86:	0f4f      	lsrs	r7, r1, #29
    1d88:	46b9      	mov	r9, r7
    1d8a:	00cd      	lsls	r5, r1, #3
    1d8c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    1d8e:	2100      	movs	r1, #0
    1d90:	1c32      	adds	r2, r6, #0
    1d92:	2300      	movs	r3, #0
    1d94:	4c34      	ldr	r4, [pc, #208]	; (1e68 <_sercom_get_async_baud_val+0x1a8>)
    1d96:	47a0      	blx	r4
    1d98:	1c06      	adds	r6, r0, #0
    1d9a:	1c0f      	adds	r7, r1, #0
    1d9c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1d9e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1da0:	9602      	str	r6, [sp, #8]
    1da2:	9703      	str	r7, [sp, #12]
    1da4:	469a      	mov	sl, r3
    1da6:	4650      	mov	r0, sl
    1da8:	b2c0      	uxtb	r0, r0
    1daa:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1dac:	2100      	movs	r1, #0
    1dae:	4688      	mov	r8, r1
    1db0:	2200      	movs	r2, #0
    1db2:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1db4:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1db6:	1c27      	adds	r7, r4, #0
    1db8:	3f20      	subs	r7, #32
    1dba:	d403      	bmi.n	1dc4 <_sercom_get_async_baud_val+0x104>
    1dbc:	1c2e      	adds	r6, r5, #0
    1dbe:	40be      	lsls	r6, r7
    1dc0:	9601      	str	r6, [sp, #4]
    1dc2:	e004      	b.n	1dce <_sercom_get_async_baud_val+0x10e>
    1dc4:	2020      	movs	r0, #32
    1dc6:	1b07      	subs	r7, r0, r4
    1dc8:	1c29      	adds	r1, r5, #0
    1dca:	40f9      	lsrs	r1, r7
    1dcc:	9101      	str	r1, [sp, #4]
    1dce:	1c2e      	adds	r6, r5, #0
    1dd0:	40a6      	lsls	r6, r4
    1dd2:	9600      	str	r6, [sp, #0]

		r = r << 1;
    1dd4:	1c10      	adds	r0, r2, #0
    1dd6:	1c19      	adds	r1, r3, #0
    1dd8:	1880      	adds	r0, r0, r2
    1dda:	4159      	adcs	r1, r3
    1ddc:	1c02      	adds	r2, r0, #0
    1dde:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    1de0:	465f      	mov	r7, fp
    1de2:	4037      	ands	r7, r6
    1de4:	46bc      	mov	ip, r7
    1de6:	9e01      	ldr	r6, [sp, #4]
    1de8:	464f      	mov	r7, r9
    1dea:	403e      	ands	r6, r7
    1dec:	4667      	mov	r7, ip
    1dee:	433e      	orrs	r6, r7
    1df0:	d002      	beq.n	1df8 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    1df2:	1c2a      	adds	r2, r5, #0
    1df4:	4302      	orrs	r2, r0
    1df6:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    1df8:	9803      	ldr	r0, [sp, #12]
    1dfa:	4298      	cmp	r0, r3
    1dfc:	d80b      	bhi.n	1e16 <_sercom_get_async_baud_val+0x156>
    1dfe:	d102      	bne.n	1e06 <_sercom_get_async_baud_val+0x146>
    1e00:	9902      	ldr	r1, [sp, #8]
    1e02:	4291      	cmp	r1, r2
    1e04:	d807      	bhi.n	1e16 <_sercom_get_async_baud_val+0x156>
			r = r - d;
    1e06:	9e02      	ldr	r6, [sp, #8]
    1e08:	9f03      	ldr	r7, [sp, #12]
    1e0a:	1b92      	subs	r2, r2, r6
    1e0c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    1e0e:	4647      	mov	r7, r8
    1e10:	9800      	ldr	r0, [sp, #0]
    1e12:	4307      	orrs	r7, r0
    1e14:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e16:	3c01      	subs	r4, #1
    1e18:	d2cd      	bcs.n	1db6 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e1a:	4641      	mov	r1, r8
    1e1c:	4652      	mov	r2, sl
    1e1e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e20:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e22:	4c12      	ldr	r4, [pc, #72]	; (1e6c <_sercom_get_async_baud_val+0x1ac>)
    1e24:	42a3      	cmp	r3, r4
    1e26:	d908      	bls.n	1e3a <_sercom_get_async_baud_val+0x17a>
    1e28:	9a05      	ldr	r2, [sp, #20]
    1e2a:	3201      	adds	r2, #1
    1e2c:	b2d2      	uxtb	r2, r2
    1e2e:	9205      	str	r2, [sp, #20]
    1e30:	2601      	movs	r6, #1
    1e32:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e34:	4657      	mov	r7, sl
    1e36:	2f08      	cmp	r7, #8
    1e38:	d1b5      	bne.n	1da6 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e3a:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e3c:	9805      	ldr	r0, [sp, #20]
    1e3e:	2808      	cmp	r0, #8
    1e40:	d004      	beq.n	1e4c <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e42:	0342      	lsls	r2, r0, #13
    1e44:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e46:	9c04      	ldr	r4, [sp, #16]
    1e48:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    1e4a:	2400      	movs	r4, #0
}
    1e4c:	1c20      	adds	r0, r4, #0
    1e4e:	b007      	add	sp, #28
    1e50:	bc3c      	pop	{r2, r3, r4, r5}
    1e52:	4690      	mov	r8, r2
    1e54:	4699      	mov	r9, r3
    1e56:	46a2      	mov	sl, r4
    1e58:	46ab      	mov	fp, r5
    1e5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e5c:	46c0      	nop			; (mov r8, r8)
    1e5e:	46c0      	nop			; (mov r8, r8)
    1e60:	00000000 	.word	0x00000000
    1e64:	00000001 	.word	0x00000001
    1e68:	00006f7d 	.word	0x00006f7d
    1e6c:	00001fff 	.word	0x00001fff

00001e70 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e70:	b510      	push	{r4, lr}
    1e72:	b082      	sub	sp, #8
    1e74:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1e76:	4b0f      	ldr	r3, [pc, #60]	; (1eb4 <sercom_set_gclk_generator+0x44>)
    1e78:	781b      	ldrb	r3, [r3, #0]
    1e7a:	2b00      	cmp	r3, #0
    1e7c:	d001      	beq.n	1e82 <sercom_set_gclk_generator+0x12>
    1e7e:	2900      	cmp	r1, #0
    1e80:	d00d      	beq.n	1e9e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1e82:	a901      	add	r1, sp, #4
    1e84:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1e86:	2013      	movs	r0, #19
    1e88:	4b0b      	ldr	r3, [pc, #44]	; (1eb8 <sercom_set_gclk_generator+0x48>)
    1e8a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1e8c:	2013      	movs	r0, #19
    1e8e:	4b0b      	ldr	r3, [pc, #44]	; (1ebc <sercom_set_gclk_generator+0x4c>)
    1e90:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1e92:	4b08      	ldr	r3, [pc, #32]	; (1eb4 <sercom_set_gclk_generator+0x44>)
    1e94:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1e96:	2201      	movs	r2, #1
    1e98:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1e9a:	2000      	movs	r0, #0
    1e9c:	e007      	b.n	1eae <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1e9e:	4b05      	ldr	r3, [pc, #20]	; (1eb4 <sercom_set_gclk_generator+0x44>)
    1ea0:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1ea2:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1ea4:	1b14      	subs	r4, r2, r4
    1ea6:	1e62      	subs	r2, r4, #1
    1ea8:	4194      	sbcs	r4, r2
    1eaa:	4264      	negs	r4, r4
    1eac:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1eae:	b002      	add	sp, #8
    1eb0:	bd10      	pop	{r4, pc}
    1eb2:	46c0      	nop			; (mov r8, r8)
    1eb4:	200000f8 	.word	0x200000f8
    1eb8:	00003119 	.word	0x00003119
    1ebc:	0000308d 	.word	0x0000308d

00001ec0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ec0:	4b2e      	ldr	r3, [pc, #184]	; (1f7c <_sercom_get_default_pad+0xbc>)
    1ec2:	4298      	cmp	r0, r3
    1ec4:	d01c      	beq.n	1f00 <_sercom_get_default_pad+0x40>
    1ec6:	d803      	bhi.n	1ed0 <_sercom_get_default_pad+0x10>
    1ec8:	4b2d      	ldr	r3, [pc, #180]	; (1f80 <_sercom_get_default_pad+0xc0>)
    1eca:	4298      	cmp	r0, r3
    1ecc:	d007      	beq.n	1ede <_sercom_get_default_pad+0x1e>
    1ece:	e04a      	b.n	1f66 <_sercom_get_default_pad+0xa6>
    1ed0:	4b2c      	ldr	r3, [pc, #176]	; (1f84 <_sercom_get_default_pad+0xc4>)
    1ed2:	4298      	cmp	r0, r3
    1ed4:	d025      	beq.n	1f22 <_sercom_get_default_pad+0x62>
    1ed6:	4b2c      	ldr	r3, [pc, #176]	; (1f88 <_sercom_get_default_pad+0xc8>)
    1ed8:	4298      	cmp	r0, r3
    1eda:	d033      	beq.n	1f44 <_sercom_get_default_pad+0x84>
    1edc:	e043      	b.n	1f66 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ede:	2901      	cmp	r1, #1
    1ee0:	d043      	beq.n	1f6a <_sercom_get_default_pad+0xaa>
    1ee2:	2900      	cmp	r1, #0
    1ee4:	d004      	beq.n	1ef0 <_sercom_get_default_pad+0x30>
    1ee6:	2902      	cmp	r1, #2
    1ee8:	d006      	beq.n	1ef8 <_sercom_get_default_pad+0x38>
    1eea:	2903      	cmp	r1, #3
    1eec:	d006      	beq.n	1efc <_sercom_get_default_pad+0x3c>
    1eee:	e001      	b.n	1ef4 <_sercom_get_default_pad+0x34>
    1ef0:	4826      	ldr	r0, [pc, #152]	; (1f8c <_sercom_get_default_pad+0xcc>)
    1ef2:	e041      	b.n	1f78 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1ef4:	2000      	movs	r0, #0
    1ef6:	e03f      	b.n	1f78 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ef8:	4825      	ldr	r0, [pc, #148]	; (1f90 <_sercom_get_default_pad+0xd0>)
    1efa:	e03d      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1efc:	4825      	ldr	r0, [pc, #148]	; (1f94 <_sercom_get_default_pad+0xd4>)
    1efe:	e03b      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f00:	2901      	cmp	r1, #1
    1f02:	d034      	beq.n	1f6e <_sercom_get_default_pad+0xae>
    1f04:	2900      	cmp	r1, #0
    1f06:	d004      	beq.n	1f12 <_sercom_get_default_pad+0x52>
    1f08:	2902      	cmp	r1, #2
    1f0a:	d006      	beq.n	1f1a <_sercom_get_default_pad+0x5a>
    1f0c:	2903      	cmp	r1, #3
    1f0e:	d006      	beq.n	1f1e <_sercom_get_default_pad+0x5e>
    1f10:	e001      	b.n	1f16 <_sercom_get_default_pad+0x56>
    1f12:	2003      	movs	r0, #3
    1f14:	e030      	b.n	1f78 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f16:	2000      	movs	r0, #0
    1f18:	e02e      	b.n	1f78 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f1a:	481f      	ldr	r0, [pc, #124]	; (1f98 <_sercom_get_default_pad+0xd8>)
    1f1c:	e02c      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f1e:	481f      	ldr	r0, [pc, #124]	; (1f9c <_sercom_get_default_pad+0xdc>)
    1f20:	e02a      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f22:	2901      	cmp	r1, #1
    1f24:	d025      	beq.n	1f72 <_sercom_get_default_pad+0xb2>
    1f26:	2900      	cmp	r1, #0
    1f28:	d004      	beq.n	1f34 <_sercom_get_default_pad+0x74>
    1f2a:	2902      	cmp	r1, #2
    1f2c:	d006      	beq.n	1f3c <_sercom_get_default_pad+0x7c>
    1f2e:	2903      	cmp	r1, #3
    1f30:	d006      	beq.n	1f40 <_sercom_get_default_pad+0x80>
    1f32:	e001      	b.n	1f38 <_sercom_get_default_pad+0x78>
    1f34:	481a      	ldr	r0, [pc, #104]	; (1fa0 <_sercom_get_default_pad+0xe0>)
    1f36:	e01f      	b.n	1f78 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f38:	2000      	movs	r0, #0
    1f3a:	e01d      	b.n	1f78 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f3c:	4819      	ldr	r0, [pc, #100]	; (1fa4 <_sercom_get_default_pad+0xe4>)
    1f3e:	e01b      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f40:	4819      	ldr	r0, [pc, #100]	; (1fa8 <_sercom_get_default_pad+0xe8>)
    1f42:	e019      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f44:	2901      	cmp	r1, #1
    1f46:	d016      	beq.n	1f76 <_sercom_get_default_pad+0xb6>
    1f48:	2900      	cmp	r1, #0
    1f4a:	d004      	beq.n	1f56 <_sercom_get_default_pad+0x96>
    1f4c:	2902      	cmp	r1, #2
    1f4e:	d006      	beq.n	1f5e <_sercom_get_default_pad+0x9e>
    1f50:	2903      	cmp	r1, #3
    1f52:	d006      	beq.n	1f62 <_sercom_get_default_pad+0xa2>
    1f54:	e001      	b.n	1f5a <_sercom_get_default_pad+0x9a>
    1f56:	4815      	ldr	r0, [pc, #84]	; (1fac <_sercom_get_default_pad+0xec>)
    1f58:	e00e      	b.n	1f78 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f5a:	2000      	movs	r0, #0
    1f5c:	e00c      	b.n	1f78 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f5e:	4814      	ldr	r0, [pc, #80]	; (1fb0 <_sercom_get_default_pad+0xf0>)
    1f60:	e00a      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f62:	4814      	ldr	r0, [pc, #80]	; (1fb4 <_sercom_get_default_pad+0xf4>)
    1f64:	e008      	b.n	1f78 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f66:	2000      	movs	r0, #0
    1f68:	e006      	b.n	1f78 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f6a:	4813      	ldr	r0, [pc, #76]	; (1fb8 <_sercom_get_default_pad+0xf8>)
    1f6c:	e004      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f6e:	4813      	ldr	r0, [pc, #76]	; (1fbc <_sercom_get_default_pad+0xfc>)
    1f70:	e002      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f72:	4813      	ldr	r0, [pc, #76]	; (1fc0 <_sercom_get_default_pad+0x100>)
    1f74:	e000      	b.n	1f78 <_sercom_get_default_pad+0xb8>
    1f76:	4813      	ldr	r0, [pc, #76]	; (1fc4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1f78:	4770      	bx	lr
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	42000c00 	.word	0x42000c00
    1f80:	42000800 	.word	0x42000800
    1f84:	42001000 	.word	0x42001000
    1f88:	42001400 	.word	0x42001400
    1f8c:	00040003 	.word	0x00040003
    1f90:	00060003 	.word	0x00060003
    1f94:	00070003 	.word	0x00070003
    1f98:	001e0003 	.word	0x001e0003
    1f9c:	001f0003 	.word	0x001f0003
    1fa0:	00080003 	.word	0x00080003
    1fa4:	000a0003 	.word	0x000a0003
    1fa8:	000b0003 	.word	0x000b0003
    1fac:	00100003 	.word	0x00100003
    1fb0:	00120003 	.word	0x00120003
    1fb4:	00130003 	.word	0x00130003
    1fb8:	00050003 	.word	0x00050003
    1fbc:	00010003 	.word	0x00010003
    1fc0:	00090003 	.word	0x00090003
    1fc4:	00110003 	.word	0x00110003

00001fc8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1fc8:	b570      	push	{r4, r5, r6, lr}
    1fca:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1fcc:	4a0e      	ldr	r2, [pc, #56]	; (2008 <STACK_SIZE+0x8>)
    1fce:	4669      	mov	r1, sp
    1fd0:	ca70      	ldmia	r2!, {r4, r5, r6}
    1fd2:	c170      	stmia	r1!, {r4, r5, r6}
    1fd4:	6812      	ldr	r2, [r2, #0]
    1fd6:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1fd8:	1c03      	adds	r3, r0, #0
    1fda:	9a00      	ldr	r2, [sp, #0]
    1fdc:	4282      	cmp	r2, r0
    1fde:	d00f      	beq.n	2000 <STACK_SIZE>
    1fe0:	9c01      	ldr	r4, [sp, #4]
    1fe2:	4284      	cmp	r4, r0
    1fe4:	d008      	beq.n	1ff8 <_sercom_get_sercom_inst_index+0x30>
    1fe6:	9d02      	ldr	r5, [sp, #8]
    1fe8:	4285      	cmp	r5, r0
    1fea:	d007      	beq.n	1ffc <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1fec:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1fee:	9e03      	ldr	r6, [sp, #12]
    1ff0:	429e      	cmp	r6, r3
    1ff2:	d107      	bne.n	2004 <STACK_SIZE+0x4>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1ff4:	2003      	movs	r0, #3
    1ff6:	e004      	b.n	2002 <STACK_SIZE+0x2>
    1ff8:	2001      	movs	r0, #1
    1ffa:	e002      	b.n	2002 <STACK_SIZE+0x2>
    1ffc:	2002      	movs	r0, #2
    1ffe:	e000      	b.n	2002 <STACK_SIZE+0x2>
    2000:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2002:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2004:	b004      	add	sp, #16
    2006:	bd70      	pop	{r4, r5, r6, pc}
    2008:	00009fc8 	.word	0x00009fc8

0000200c <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    200c:	b5f0      	push	{r4, r5, r6, r7, lr}
    200e:	4647      	mov	r7, r8
    2010:	b480      	push	{r7}
    2012:	b088      	sub	sp, #32
    2014:	1c05      	adds	r5, r0, #0
    2016:	1c0c      	adds	r4, r1, #0
    2018:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    201a:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    201c:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    201e:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    2020:	079a      	lsls	r2, r3, #30
    2022:	d500      	bpl.n	2026 <spi_init+0x1a>
    2024:	e0df      	b.n	21e6 <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    2026:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    2028:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    202a:	07da      	lsls	r2, r3, #31
    202c:	d500      	bpl.n	2030 <spi_init+0x24>
    202e:	e0da      	b.n	21e6 <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2030:	1c08      	adds	r0, r1, #0
    2032:	4b6f      	ldr	r3, [pc, #444]	; (21f0 <spi_init+0x1e4>)
    2034:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2036:	4b6f      	ldr	r3, [pc, #444]	; (21f4 <spi_init+0x1e8>)
    2038:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    203a:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    203c:	2701      	movs	r7, #1
    203e:	4097      	lsls	r7, r2
    2040:	1c3a      	adds	r2, r7, #0
    2042:	430a      	orrs	r2, r1
    2044:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    2046:	a907      	add	r1, sp, #28
    2048:	2724      	movs	r7, #36	; 0x24
    204a:	5df3      	ldrb	r3, [r6, r7]
    204c:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    204e:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2050:	b2c0      	uxtb	r0, r0
    2052:	4680      	mov	r8, r0
    2054:	4b68      	ldr	r3, [pc, #416]	; (21f8 <spi_init+0x1ec>)
    2056:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    2058:	4640      	mov	r0, r8
    205a:	4b68      	ldr	r3, [pc, #416]	; (21fc <spi_init+0x1f0>)
    205c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    205e:	5df0      	ldrb	r0, [r6, r7]
    2060:	2100      	movs	r1, #0
    2062:	4b67      	ldr	r3, [pc, #412]	; (2200 <spi_init+0x1f4>)
    2064:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    2066:	7833      	ldrb	r3, [r6, #0]
    2068:	2b01      	cmp	r3, #1
    206a:	d103      	bne.n	2074 <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    206c:	6822      	ldr	r2, [r4, #0]
    206e:	230c      	movs	r3, #12
    2070:	4313      	orrs	r3, r2
    2072:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2074:	7833      	ldrb	r3, [r6, #0]
    2076:	2b00      	cmp	r3, #0
    2078:	d000      	beq.n	207c <spi_init+0x70>
    207a:	e0b1      	b.n	21e0 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    207c:	6822      	ldr	r2, [r4, #0]
    207e:	2308      	movs	r3, #8
    2080:	4313      	orrs	r3, r2
    2082:	6023      	str	r3, [r4, #0]
    2084:	e0ac      	b.n	21e0 <spi_init+0x1d4>
    2086:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    2088:	60d1      	str	r1, [r2, #12]
    208a:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    208c:	2b1c      	cmp	r3, #28
    208e:	d1fa      	bne.n	2086 <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    2090:	2300      	movs	r3, #0
    2092:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    2094:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    2096:	2400      	movs	r4, #0
    2098:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    209a:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    209c:	2336      	movs	r3, #54	; 0x36
    209e:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    20a0:	2337      	movs	r3, #55	; 0x37
    20a2:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    20a4:	2338      	movs	r3, #56	; 0x38
    20a6:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    20a8:	2303      	movs	r3, #3
    20aa:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    20ac:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    20ae:	6828      	ldr	r0, [r5, #0]
    20b0:	4b4f      	ldr	r3, [pc, #316]	; (21f0 <spi_init+0x1e4>)
    20b2:	4798      	blx	r3
    20b4:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    20b6:	4953      	ldr	r1, [pc, #332]	; (2204 <spi_init+0x1f8>)
    20b8:	4b53      	ldr	r3, [pc, #332]	; (2208 <spi_init+0x1fc>)
    20ba:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    20bc:	00bf      	lsls	r7, r7, #2
    20be:	4b53      	ldr	r3, [pc, #332]	; (220c <spi_init+0x200>)
    20c0:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    20c2:	682f      	ldr	r7, [r5, #0]
    20c4:	ab02      	add	r3, sp, #8
    20c6:	2280      	movs	r2, #128	; 0x80
    20c8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    20ca:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    20cc:	2201      	movs	r2, #1
    20ce:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    20d0:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    20d2:	7833      	ldrb	r3, [r6, #0]
    20d4:	2b00      	cmp	r3, #0
    20d6:	d102      	bne.n	20de <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    20d8:	2200      	movs	r2, #0
    20da:	ab02      	add	r3, sp, #8
    20dc:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    20de:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    20e0:	9303      	str	r3, [sp, #12]
    20e2:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    20e4:	9004      	str	r0, [sp, #16]
    20e6:	6b32      	ldr	r2, [r6, #48]	; 0x30
    20e8:	9205      	str	r2, [sp, #20]
    20ea:	6b73      	ldr	r3, [r6, #52]	; 0x34
    20ec:	9306      	str	r3, [sp, #24]
    20ee:	2400      	movs	r4, #0
    20f0:	b2e1      	uxtb	r1, r4
    20f2:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    20f4:	aa03      	add	r2, sp, #12
    20f6:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    20f8:	2800      	cmp	r0, #0
    20fa:	d102      	bne.n	2102 <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    20fc:	1c38      	adds	r0, r7, #0
    20fe:	4a44      	ldr	r2, [pc, #272]	; (2210 <spi_init+0x204>)
    2100:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2102:	1c43      	adds	r3, r0, #1
    2104:	d006      	beq.n	2114 <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2106:	466a      	mov	r2, sp
    2108:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    210a:	0c00      	lsrs	r0, r0, #16
    210c:	b2c0      	uxtb	r0, r0
    210e:	a902      	add	r1, sp, #8
    2110:	4b40      	ldr	r3, [pc, #256]	; (2214 <spi_init+0x208>)
    2112:	4798      	blx	r3
    2114:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    2116:	2c04      	cmp	r4, #4
    2118:	d1ea      	bne.n	20f0 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    211a:	7833      	ldrb	r3, [r6, #0]
    211c:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    211e:	7c33      	ldrb	r3, [r6, #16]
    2120:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    2122:	7cb3      	ldrb	r3, [r6, #18]
    2124:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    2126:	7d33      	ldrb	r3, [r6, #20]
    2128:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    212a:	2200      	movs	r2, #0
    212c:	466b      	mov	r3, sp
    212e:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    2130:	7833      	ldrb	r3, [r6, #0]
    2132:	2b01      	cmp	r3, #1
    2134:	d114      	bne.n	2160 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2136:	6828      	ldr	r0, [r5, #0]
    2138:	4b2d      	ldr	r3, [pc, #180]	; (21f0 <spi_init+0x1e4>)
    213a:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    213c:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    213e:	b2c0      	uxtb	r0, r0
    2140:	4b35      	ldr	r3, [pc, #212]	; (2218 <spi_init+0x20c>)
    2142:	4798      	blx	r3
    2144:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    2146:	69b0      	ldr	r0, [r6, #24]
    2148:	466a      	mov	r2, sp
    214a:	3206      	adds	r2, #6
    214c:	4b33      	ldr	r3, [pc, #204]	; (221c <spi_init+0x210>)
    214e:	4798      	blx	r3
    2150:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    2152:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    2154:	2b00      	cmp	r3, #0
    2156:	d146      	bne.n	21e6 <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    2158:	466b      	mov	r3, sp
    215a:	3306      	adds	r3, #6
    215c:	781b      	ldrb	r3, [r3, #0]
    215e:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    2160:	7833      	ldrb	r3, [r6, #0]
    2162:	2b00      	cmp	r3, #0
    2164:	d10f      	bne.n	2186 <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    2166:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    2168:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    216a:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    216c:	7ff4      	ldrb	r4, [r6, #31]
    216e:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    2170:	7fb2      	ldrb	r2, [r6, #30]
    2172:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    2174:	4302      	orrs	r2, r0
    2176:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    2178:	2220      	movs	r2, #32
    217a:	5cb2      	ldrb	r2, [r6, r2]
    217c:	2a00      	cmp	r2, #0
    217e:	d004      	beq.n	218a <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    2180:	2240      	movs	r2, #64	; 0x40
    2182:	4313      	orrs	r3, r2
    2184:	e001      	b.n	218a <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    2186:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    2188:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    218a:	68b2      	ldr	r2, [r6, #8]
    218c:	6870      	ldr	r0, [r6, #4]
    218e:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    2190:	68f0      	ldr	r0, [r6, #12]
    2192:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    2194:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    2196:	7c31      	ldrb	r1, [r6, #16]
    2198:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    219a:	7c71      	ldrb	r1, [r6, #17]
    219c:	2900      	cmp	r1, #0
    219e:	d103      	bne.n	21a8 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    21a0:	491f      	ldr	r1, [pc, #124]	; (2220 <spi_init+0x214>)
    21a2:	7889      	ldrb	r1, [r1, #2]
    21a4:	0788      	lsls	r0, r1, #30
    21a6:	d501      	bpl.n	21ac <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    21a8:	2180      	movs	r1, #128	; 0x80
    21aa:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    21ac:	7cb1      	ldrb	r1, [r6, #18]
    21ae:	2900      	cmp	r1, #0
    21b0:	d002      	beq.n	21b8 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    21b2:	2180      	movs	r1, #128	; 0x80
    21b4:	0289      	lsls	r1, r1, #10
    21b6:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    21b8:	7cf1      	ldrb	r1, [r6, #19]
    21ba:	2900      	cmp	r1, #0
    21bc:	d002      	beq.n	21c4 <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    21be:	2180      	movs	r1, #128	; 0x80
    21c0:	0089      	lsls	r1, r1, #2
    21c2:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    21c4:	7d31      	ldrb	r1, [r6, #20]
    21c6:	2900      	cmp	r1, #0
    21c8:	d002      	beq.n	21d0 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    21ca:	2180      	movs	r1, #128	; 0x80
    21cc:	0189      	lsls	r1, r1, #6
    21ce:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    21d0:	6839      	ldr	r1, [r7, #0]
    21d2:	430a      	orrs	r2, r1
    21d4:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    21d6:	687a      	ldr	r2, [r7, #4]
    21d8:	4313      	orrs	r3, r2
    21da:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    21dc:	2000      	movs	r0, #0
    21de:	e002      	b.n	21e6 <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    21e0:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    21e2:	2100      	movs	r1, #0
    21e4:	e74f      	b.n	2086 <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    21e6:	b008      	add	sp, #32
    21e8:	bc04      	pop	{r2}
    21ea:	4690      	mov	r8, r2
    21ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21ee:	46c0      	nop			; (mov r8, r8)
    21f0:	00001fc9 	.word	0x00001fc9
    21f4:	40000400 	.word	0x40000400
    21f8:	00003119 	.word	0x00003119
    21fc:	0000308d 	.word	0x0000308d
    2200:	00001e71 	.word	0x00001e71
    2204:	00002371 	.word	0x00002371
    2208:	0000256d 	.word	0x0000256d
    220c:	2000031c 	.word	0x2000031c
    2210:	00001ec1 	.word	0x00001ec1
    2214:	000031f5 	.word	0x000031f5
    2218:	00003135 	.word	0x00003135
    221c:	00001c99 	.word	0x00001c99
    2220:	41002000 	.word	0x41002000

00002224 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    2224:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    2226:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    2228:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    222a:	2c01      	cmp	r4, #1
    222c:	d16c      	bne.n	2308 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    222e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2230:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    2232:	2c00      	cmp	r4, #0
    2234:	d168      	bne.n	2308 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    2236:	2a00      	cmp	r2, #0
    2238:	d057      	beq.n	22ea <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    223a:	784b      	ldrb	r3, [r1, #1]
    223c:	2b00      	cmp	r3, #0
    223e:	d044      	beq.n	22ca <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2240:	6802      	ldr	r2, [r0, #0]
    2242:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    2244:	07dc      	lsls	r4, r3, #31
    2246:	d40f      	bmi.n	2268 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    2248:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    224a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    224c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    224e:	2900      	cmp	r1, #0
    2250:	d103      	bne.n	225a <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    2252:	095a      	lsrs	r2, r3, #5
    2254:	01d2      	lsls	r2, r2, #7
    2256:	492d      	ldr	r1, [pc, #180]	; (230c <spi_select_slave+0xe8>)
    2258:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    225a:	211f      	movs	r1, #31
    225c:	400b      	ands	r3, r1
    225e:	2101      	movs	r1, #1
    2260:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2262:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    2264:	2305      	movs	r3, #5
    2266:	e04f      	b.n	2308 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    2268:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    226a:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    226c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    226e:	2c00      	cmp	r4, #0
    2270:	d103      	bne.n	227a <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    2272:	095a      	lsrs	r2, r3, #5
    2274:	01d2      	lsls	r2, r2, #7
    2276:	4c25      	ldr	r4, [pc, #148]	; (230c <spi_select_slave+0xe8>)
    2278:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    227a:	241f      	movs	r4, #31
    227c:	4023      	ands	r3, r4
    227e:	2401      	movs	r4, #1
    2280:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2282:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    2284:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2286:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2288:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    228a:	07d4      	lsls	r4, r2, #31
    228c:	d500      	bpl.n	2290 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    228e:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    2290:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    2292:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    2294:	2a00      	cmp	r2, #0
    2296:	d137      	bne.n	2308 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2298:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    229a:	2104      	movs	r1, #4
    229c:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    229e:	420b      	tst	r3, r1
    22a0:	d0fc      	beq.n	229c <spi_select_slave+0x78>
    22a2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    22a4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    22a6:	074c      	lsls	r4, r1, #29
    22a8:	d52e      	bpl.n	2308 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    22aa:	8b53      	ldrh	r3, [r2, #26]
    22ac:	0759      	lsls	r1, r3, #29
    22ae:	d503      	bpl.n	22b8 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    22b0:	8b51      	ldrh	r1, [r2, #26]
    22b2:	2304      	movs	r3, #4
    22b4:	430b      	orrs	r3, r1
    22b6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    22b8:	7983      	ldrb	r3, [r0, #6]
    22ba:	2b01      	cmp	r3, #1
    22bc:	d102      	bne.n	22c4 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    22be:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22c0:	2300      	movs	r3, #0
    22c2:	e021      	b.n	2308 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    22c4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    22c6:	2300      	movs	r3, #0
    22c8:	e01e      	b.n	2308 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    22ca:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22cc:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    22ce:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22d0:	2900      	cmp	r1, #0
    22d2:	d103      	bne.n	22dc <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    22d4:	095a      	lsrs	r2, r3, #5
    22d6:	01d2      	lsls	r2, r2, #7
    22d8:	4c0c      	ldr	r4, [pc, #48]	; (230c <spi_select_slave+0xe8>)
    22da:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22dc:	211f      	movs	r1, #31
    22de:	400b      	ands	r3, r1
    22e0:	2101      	movs	r1, #1
    22e2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    22e4:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    22e6:	2300      	movs	r3, #0
    22e8:	e00e      	b.n	2308 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    22ea:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22ec:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    22ee:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    22f0:	2900      	cmp	r1, #0
    22f2:	d103      	bne.n	22fc <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    22f4:	095a      	lsrs	r2, r3, #5
    22f6:	01d2      	lsls	r2, r2, #7
    22f8:	4904      	ldr	r1, [pc, #16]	; (230c <spi_select_slave+0xe8>)
    22fa:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    22fc:	211f      	movs	r1, #31
    22fe:	400b      	ands	r3, r1
    2300:	2101      	movs	r1, #1
    2302:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2304:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    2306:	2300      	movs	r3, #0
}
    2308:	1c18      	adds	r0, r3, #0
    230a:	bd10      	pop	{r4, pc}
    230c:	41004400 	.word	0x41004400

00002310 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2310:	1c93      	adds	r3, r2, #2
    2312:	009b      	lsls	r3, r3, #2
    2314:	18c3      	adds	r3, r0, r3
    2316:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    2318:	2301      	movs	r3, #1
    231a:	4093      	lsls	r3, r2
    231c:	1c1a      	adds	r2, r3, #0
    231e:	2336      	movs	r3, #54	; 0x36
    2320:	5cc1      	ldrb	r1, [r0, r3]
    2322:	430a      	orrs	r2, r1
    2324:	54c2      	strb	r2, [r0, r3]
}
    2326:	4770      	bx	lr

00002328 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2328:	1c03      	adds	r3, r0, #0
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    232a:	2017      	movs	r0, #23
		uint16_t length)
{
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    232c:	2a00      	cmp	r2, #0
    232e:	d01d      	beq.n	236c <spi_write_buffer_job+0x44>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    2330:	2038      	movs	r0, #56	; 0x38
    2332:	5c18      	ldrb	r0, [r3, r0]
    2334:	b2c0      	uxtb	r0, r0
    2336:	2805      	cmp	r0, #5
    2338:	d018      	beq.n	236c <spi_write_buffer_job+0x44>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    233a:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    233c:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    233e:	62d9      	str	r1, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    2340:	2105      	movs	r1, #5
    2342:	2238      	movs	r2, #56	; 0x38
    2344:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    2346:	2201      	movs	r2, #1
    2348:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    234a:	681a      	ldr	r2, [r3, #0]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    234c:	7959      	ldrb	r1, [r3, #5]
    234e:	2900      	cmp	r1, #0
    2350:	d102      	bne.n	2358 <spi_write_buffer_job+0x30>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2352:	2102      	movs	r1, #2
    2354:	7611      	strb	r1, [r2, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2356:	7591      	strb	r1, [r2, #22]
	}
#  endif

	if (module->receiver_enabled) {
    2358:	79db      	ldrb	r3, [r3, #7]
    235a:	2b00      	cmp	r3, #0
    235c:	d003      	beq.n	2366 <spi_write_buffer_job+0x3e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    235e:	2305      	movs	r3, #5
    2360:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    2362:	2000      	movs	r0, #0
    2364:	e002      	b.n	236c <spi_write_buffer_job+0x44>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2366:	2301      	movs	r3, #1
    2368:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    236a:	2000      	movs	r0, #0
}
    236c:	4770      	bx	lr
    236e:	46c0      	nop			; (mov r8, r8)

00002370 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    2372:	0080      	lsls	r0, r0, #2
    2374:	4b7a      	ldr	r3, [pc, #488]	; (2560 <_spi_interrupt_handler+0x1f0>)
    2376:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2378:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    237a:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    237c:	5ce3      	ldrb	r3, [r4, r3]
    237e:	2237      	movs	r2, #55	; 0x37
    2380:	5ca7      	ldrb	r7, [r4, r2]
    2382:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2384:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    2386:	7dae      	ldrb	r6, [r5, #22]
    2388:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    238a:	07f1      	lsls	r1, r6, #31
    238c:	d541      	bpl.n	2412 <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    238e:	7963      	ldrb	r3, [r4, #5]
    2390:	2b01      	cmp	r3, #1
    2392:	d116      	bne.n	23c2 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    2394:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2396:	2b00      	cmp	r3, #0
    2398:	d10f      	bne.n	23ba <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    239a:	4b72      	ldr	r3, [pc, #456]	; (2564 <_spi_interrupt_handler+0x1f4>)
    239c:	881b      	ldrh	r3, [r3, #0]
    239e:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    23a0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    23a2:	3b01      	subs	r3, #1
    23a4:	b29b      	uxth	r3, r3
    23a6:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    23a8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    23aa:	b29b      	uxth	r3, r3
    23ac:	2b00      	cmp	r3, #0
    23ae:	d101      	bne.n	23b4 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    23b0:	2301      	movs	r3, #1
    23b2:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    23b4:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    23b6:	2b01      	cmp	r3, #1
    23b8:	d103      	bne.n	23c2 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    23ba:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    23bc:	2b00      	cmp	r3, #0
    23be:	d105      	bne.n	23cc <_spi_interrupt_handler+0x5c>
    23c0:	e027      	b.n	2412 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    23c2:	2b00      	cmp	r3, #0
    23c4:	d125      	bne.n	2412 <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    23c6:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    23c8:	2b00      	cmp	r3, #0
    23ca:	d022      	beq.n	2412 <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    23cc:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    23ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    23d0:	7819      	ldrb	r1, [r3, #0]
    23d2:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    23d4:	1c58      	adds	r0, r3, #1
    23d6:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    23d8:	79a0      	ldrb	r0, [r4, #6]
    23da:	2801      	cmp	r0, #1
    23dc:	d104      	bne.n	23e8 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    23de:	7858      	ldrb	r0, [r3, #1]
    23e0:	0200      	lsls	r0, r0, #8
    23e2:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    23e4:	3302      	adds	r3, #2
    23e6:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    23e8:	05cb      	lsls	r3, r1, #23
    23ea:	0ddb      	lsrs	r3, r3, #23
    23ec:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    23ee:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    23f0:	3b01      	subs	r3, #1
    23f2:	b29b      	uxth	r3, r3
    23f4:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    23f6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    23f8:	b29b      	uxth	r3, r3
    23fa:	2b00      	cmp	r3, #0
    23fc:	d109      	bne.n	2412 <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    23fe:	2301      	movs	r3, #1
    2400:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    2402:	7a63      	ldrb	r3, [r4, #9]
    2404:	2b01      	cmp	r3, #1
    2406:	d104      	bne.n	2412 <_spi_interrupt_handler+0xa2>
    2408:	79e3      	ldrb	r3, [r4, #7]
    240a:	2b00      	cmp	r3, #0
    240c:	d101      	bne.n	2412 <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    240e:	2302      	movs	r3, #2
    2410:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    2412:	0772      	lsls	r2, r6, #29
    2414:	d561      	bpl.n	24da <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2416:	8b6b      	ldrh	r3, [r5, #26]
    2418:	0759      	lsls	r1, r3, #29
    241a:	d514      	bpl.n	2446 <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    241c:	7a63      	ldrb	r3, [r4, #9]
    241e:	2b01      	cmp	r3, #1
    2420:	d00b      	beq.n	243a <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    2422:	221e      	movs	r2, #30
    2424:	2338      	movs	r3, #56	; 0x38
    2426:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    2428:	2303      	movs	r3, #3
    242a:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    242c:	2305      	movs	r3, #5
    242e:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    2430:	073a      	lsls	r2, r7, #28
    2432:	d502      	bpl.n	243a <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    2434:	1c20      	adds	r0, r4, #0
    2436:	69a3      	ldr	r3, [r4, #24]
    2438:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    243a:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    243c:	8b6a      	ldrh	r2, [r5, #26]
    243e:	2304      	movs	r3, #4
    2440:	4313      	orrs	r3, r2
    2442:	836b      	strh	r3, [r5, #26]
    2444:	e049      	b.n	24da <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2446:	7a63      	ldrb	r3, [r4, #9]
    2448:	2b01      	cmp	r3, #1
    244a:	d116      	bne.n	247a <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    244c:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    244e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2450:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2452:	3b01      	subs	r3, #1
    2454:	b29b      	uxth	r3, r3
    2456:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    2458:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    245a:	b29b      	uxth	r3, r3
    245c:	2b00      	cmp	r3, #0
    245e:	d13c      	bne.n	24da <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2460:	2304      	movs	r3, #4
    2462:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    2464:	2200      	movs	r2, #0
    2466:	2338      	movs	r3, #56	; 0x38
    2468:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    246a:	2303      	movs	r3, #3
    246c:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    246e:	07f9      	lsls	r1, r7, #31
    2470:	d533      	bpl.n	24da <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2472:	1c20      	adds	r0, r4, #0
    2474:	68e2      	ldr	r2, [r4, #12]
    2476:	4790      	blx	r2
    2478:	e02f      	b.n	24da <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    247a:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    247c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    247e:	05d2      	lsls	r2, r2, #23
    2480:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    2482:	b2d3      	uxtb	r3, r2
    2484:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    2486:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2488:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    248a:	1c59      	adds	r1, r3, #1
    248c:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    248e:	79a1      	ldrb	r1, [r4, #6]
    2490:	2901      	cmp	r1, #1
    2492:	d104      	bne.n	249e <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    2494:	0a12      	lsrs	r2, r2, #8
    2496:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2498:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    249a:	3301      	adds	r3, #1
    249c:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    249e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    24a0:	3b01      	subs	r3, #1
    24a2:	b29b      	uxth	r3, r3
    24a4:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    24a6:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    24a8:	b29b      	uxth	r3, r3
    24aa:	2b00      	cmp	r3, #0
    24ac:	d115      	bne.n	24da <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    24ae:	2200      	movs	r2, #0
    24b0:	2338      	movs	r3, #56	; 0x38
    24b2:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    24b4:	2304      	movs	r3, #4
    24b6:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    24b8:	7a63      	ldrb	r3, [r4, #9]
    24ba:	2b02      	cmp	r3, #2
    24bc:	d105      	bne.n	24ca <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    24be:	077a      	lsls	r2, r7, #29
    24c0:	d50b      	bpl.n	24da <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    24c2:	1c20      	adds	r0, r4, #0
    24c4:	6963      	ldr	r3, [r4, #20]
    24c6:	4798      	blx	r3
    24c8:	e007      	b.n	24da <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    24ca:	7a63      	ldrb	r3, [r4, #9]
    24cc:	2b00      	cmp	r3, #0
    24ce:	d104      	bne.n	24da <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    24d0:	07b9      	lsls	r1, r7, #30
    24d2:	d502      	bpl.n	24da <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    24d4:	1c20      	adds	r0, r4, #0
    24d6:	6922      	ldr	r2, [r4, #16]
    24d8:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    24da:	07b3      	lsls	r3, r6, #30
    24dc:	d528      	bpl.n	2530 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    24de:	7963      	ldrb	r3, [r4, #5]
    24e0:	2b00      	cmp	r3, #0
    24e2:	d110      	bne.n	2506 <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    24e4:	2307      	movs	r3, #7
    24e6:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    24e8:	2302      	movs	r3, #2
    24ea:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    24ec:	2303      	movs	r3, #3
    24ee:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    24f0:	2300      	movs	r3, #0
    24f2:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    24f4:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    24f6:	2338      	movs	r3, #56	; 0x38
    24f8:	2200      	movs	r2, #0
    24fa:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    24fc:	06f9      	lsls	r1, r7, #27
    24fe:	d502      	bpl.n	2506 <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2500:	1c20      	adds	r0, r4, #0
    2502:	69e2      	ldr	r2, [r4, #28]
    2504:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2506:	7963      	ldrb	r3, [r4, #5]
    2508:	2b01      	cmp	r3, #1
    250a:	d111      	bne.n	2530 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    250c:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    250e:	2b01      	cmp	r3, #1
    2510:	d10e      	bne.n	2530 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2512:	79e3      	ldrb	r3, [r4, #7]
    2514:	2b00      	cmp	r3, #0
    2516:	d10b      	bne.n	2530 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2518:	2302      	movs	r3, #2
    251a:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    251c:	2303      	movs	r3, #3
    251e:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    2520:	2200      	movs	r2, #0
    2522:	2338      	movs	r3, #56	; 0x38
    2524:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    2526:	07fb      	lsls	r3, r7, #31
    2528:	d502      	bpl.n	2530 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    252a:	1c20      	adds	r0, r4, #0
    252c:	68e1      	ldr	r1, [r4, #12]
    252e:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    2530:	0732      	lsls	r2, r6, #28
    2532:	d50a      	bpl.n	254a <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    2534:	7963      	ldrb	r3, [r4, #5]
    2536:	2b00      	cmp	r3, #0
    2538:	d107      	bne.n	254a <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    253a:	2308      	movs	r3, #8
    253c:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    253e:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    2540:	06bb      	lsls	r3, r7, #26
    2542:	d502      	bpl.n	254a <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    2544:	1c20      	adds	r0, r4, #0
    2546:	6a21      	ldr	r1, [r4, #32]
    2548:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    254a:	09f6      	lsrs	r6, r6, #7
    254c:	d007      	beq.n	255e <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    254e:	2380      	movs	r3, #128	; 0x80
    2550:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    2552:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    2554:	067a      	lsls	r2, r7, #25
    2556:	d502      	bpl.n	255e <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    2558:	6a63      	ldr	r3, [r4, #36]	; 0x24
    255a:	1c20      	adds	r0, r4, #0
    255c:	4798      	blx	r3
		}
	}
#  endif
}
    255e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2560:	2000031c 	.word	0x2000031c
    2564:	20000318 	.word	0x20000318

00002568 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2568:	4770      	bx	lr
    256a:	46c0      	nop			; (mov r8, r8)

0000256c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    256c:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    256e:	4b0b      	ldr	r3, [pc, #44]	; (259c <_sercom_set_handler+0x30>)
    2570:	781b      	ldrb	r3, [r3, #0]
    2572:	2b00      	cmp	r3, #0
    2574:	d10e      	bne.n	2594 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2576:	4c0a      	ldr	r4, [pc, #40]	; (25a0 <_sercom_set_handler+0x34>)
    2578:	4d0a      	ldr	r5, [pc, #40]	; (25a4 <_sercom_set_handler+0x38>)
    257a:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    257c:	4b0a      	ldr	r3, [pc, #40]	; (25a8 <_sercom_set_handler+0x3c>)
    257e:	2200      	movs	r2, #0
    2580:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2582:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    2584:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2586:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2588:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    258a:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    258c:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    258e:	2201      	movs	r2, #1
    2590:	4b02      	ldr	r3, [pc, #8]	; (259c <_sercom_set_handler+0x30>)
    2592:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2594:	0080      	lsls	r0, r0, #2
    2596:	4b02      	ldr	r3, [pc, #8]	; (25a0 <_sercom_set_handler+0x34>)
    2598:	50c1      	str	r1, [r0, r3]
}
    259a:	bd30      	pop	{r4, r5, pc}
    259c:	200000fc 	.word	0x200000fc
    25a0:	20000100 	.word	0x20000100
    25a4:	00002569 	.word	0x00002569
    25a8:	2000031c 	.word	0x2000031c

000025ac <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    25ac:	b530      	push	{r4, r5, lr}
    25ae:	b083      	sub	sp, #12
    25b0:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    25b2:	ac01      	add	r4, sp, #4
    25b4:	1c20      	adds	r0, r4, #0
    25b6:	4905      	ldr	r1, [pc, #20]	; (25cc <_sercom_get_interrupt_vector+0x20>)
    25b8:	2204      	movs	r2, #4
    25ba:	4b05      	ldr	r3, [pc, #20]	; (25d0 <_sercom_get_interrupt_vector+0x24>)
    25bc:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    25be:	1c28      	adds	r0, r5, #0
    25c0:	4b04      	ldr	r3, [pc, #16]	; (25d4 <_sercom_get_interrupt_vector+0x28>)
    25c2:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    25c4:	5620      	ldrsb	r0, [r4, r0]
}
    25c6:	b003      	add	sp, #12
    25c8:	bd30      	pop	{r4, r5, pc}
    25ca:	46c0      	nop			; (mov r8, r8)
    25cc:	00009fd8 	.word	0x00009fd8
    25d0:	00004589 	.word	0x00004589
    25d4:	00001fc9 	.word	0x00001fc9

000025d8 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    25d8:	b508      	push	{r3, lr}
    25da:	4b02      	ldr	r3, [pc, #8]	; (25e4 <SERCOM0_Handler+0xc>)
    25dc:	681b      	ldr	r3, [r3, #0]
    25de:	2000      	movs	r0, #0
    25e0:	4798      	blx	r3
    25e2:	bd08      	pop	{r3, pc}
    25e4:	20000100 	.word	0x20000100

000025e8 <SERCOM1_Handler>:
    25e8:	b508      	push	{r3, lr}
    25ea:	4b02      	ldr	r3, [pc, #8]	; (25f4 <SERCOM1_Handler+0xc>)
    25ec:	685b      	ldr	r3, [r3, #4]
    25ee:	2001      	movs	r0, #1
    25f0:	4798      	blx	r3
    25f2:	bd08      	pop	{r3, pc}
    25f4:	20000100 	.word	0x20000100

000025f8 <SERCOM2_Handler>:
    25f8:	b508      	push	{r3, lr}
    25fa:	4b02      	ldr	r3, [pc, #8]	; (2604 <SERCOM2_Handler+0xc>)
    25fc:	689b      	ldr	r3, [r3, #8]
    25fe:	2002      	movs	r0, #2
    2600:	4798      	blx	r3
    2602:	bd08      	pop	{r3, pc}
    2604:	20000100 	.word	0x20000100

00002608 <SERCOM3_Handler>:
    2608:	b508      	push	{r3, lr}
    260a:	4b02      	ldr	r3, [pc, #8]	; (2614 <SERCOM3_Handler+0xc>)
    260c:	68db      	ldr	r3, [r3, #12]
    260e:	2003      	movs	r0, #3
    2610:	4798      	blx	r3
    2612:	bd08      	pop	{r3, pc}
    2614:	20000100 	.word	0x20000100

00002618 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2618:	4770      	bx	lr
    261a:	46c0      	nop			; (mov r8, r8)

0000261c <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    261c:	4b0c      	ldr	r3, [pc, #48]	; (2650 <cpu_irq_enter_critical+0x34>)
    261e:	681b      	ldr	r3, [r3, #0]
    2620:	2b00      	cmp	r3, #0
    2622:	d110      	bne.n	2646 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2624:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2628:	2b00      	cmp	r3, #0
    262a:	d109      	bne.n	2640 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    262c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    262e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2632:	2200      	movs	r2, #0
    2634:	4b07      	ldr	r3, [pc, #28]	; (2654 <cpu_irq_enter_critical+0x38>)
    2636:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2638:	2201      	movs	r2, #1
    263a:	4b07      	ldr	r3, [pc, #28]	; (2658 <cpu_irq_enter_critical+0x3c>)
    263c:	701a      	strb	r2, [r3, #0]
    263e:	e002      	b.n	2646 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2640:	2200      	movs	r2, #0
    2642:	4b05      	ldr	r3, [pc, #20]	; (2658 <cpu_irq_enter_critical+0x3c>)
    2644:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2646:	4b02      	ldr	r3, [pc, #8]	; (2650 <cpu_irq_enter_critical+0x34>)
    2648:	681a      	ldr	r2, [r3, #0]
    264a:	3201      	adds	r2, #1
    264c:	601a      	str	r2, [r3, #0]
}
    264e:	4770      	bx	lr
    2650:	20000110 	.word	0x20000110
    2654:	2000000c 	.word	0x2000000c
    2658:	20000114 	.word	0x20000114

0000265c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    265c:	4b08      	ldr	r3, [pc, #32]	; (2680 <cpu_irq_leave_critical+0x24>)
    265e:	681a      	ldr	r2, [r3, #0]
    2660:	3a01      	subs	r2, #1
    2662:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2664:	681b      	ldr	r3, [r3, #0]
    2666:	2b00      	cmp	r3, #0
    2668:	d109      	bne.n	267e <cpu_irq_leave_critical+0x22>
    266a:	4b06      	ldr	r3, [pc, #24]	; (2684 <cpu_irq_leave_critical+0x28>)
    266c:	781b      	ldrb	r3, [r3, #0]
    266e:	2b00      	cmp	r3, #0
    2670:	d005      	beq.n	267e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2672:	2201      	movs	r2, #1
    2674:	4b04      	ldr	r3, [pc, #16]	; (2688 <cpu_irq_leave_critical+0x2c>)
    2676:	701a      	strb	r2, [r3, #0]
    2678:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    267c:	b662      	cpsie	i
	}
}
    267e:	4770      	bx	lr
    2680:	20000110 	.word	0x20000110
    2684:	20000114 	.word	0x20000114
    2688:	2000000c 	.word	0x2000000c

0000268c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    268c:	b5f0      	push	{r4, r5, r6, r7, lr}
    268e:	465f      	mov	r7, fp
    2690:	4656      	mov	r6, sl
    2692:	464d      	mov	r5, r9
    2694:	4644      	mov	r4, r8
    2696:	b4f0      	push	{r4, r5, r6, r7}
    2698:	b093      	sub	sp, #76	; 0x4c
    269a:	1c05      	adds	r5, r0, #0
    269c:	1c0c      	adds	r4, r1, #0
    269e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    26a0:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    26a2:	1c08      	adds	r0, r1, #0
    26a4:	4ba9      	ldr	r3, [pc, #676]	; (294c <usart_init+0x2c0>)
    26a6:	4798      	blx	r3
    26a8:	1c02      	adds	r2, r0, #0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    26aa:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    26ac:	2005      	movs	r0, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    26ae:	07d9      	lsls	r1, r3, #31
    26b0:	d500      	bpl.n	26b4 <usart_init+0x28>
    26b2:	e143      	b.n	293c <usart_init+0x2b0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    26b4:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    26b6:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    26b8:	079f      	lsls	r7, r3, #30
    26ba:	d500      	bpl.n	26be <usart_init+0x32>
    26bc:	e13e      	b.n	293c <usart_init+0x2b0>
    26be:	4ba4      	ldr	r3, [pc, #656]	; (2950 <usart_init+0x2c4>)
    26c0:	6a18      	ldr	r0, [r3, #32]
#else
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    26c2:	1c91      	adds	r1, r2, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    26c4:	2701      	movs	r7, #1
    26c6:	408f      	lsls	r7, r1
    26c8:	1c39      	adds	r1, r7, #0
    26ca:	4301      	orrs	r1, r0
    26cc:	6219      	str	r1, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    26ce:	a911      	add	r1, sp, #68	; 0x44
    26d0:	272d      	movs	r7, #45	; 0x2d
    26d2:	5df3      	ldrb	r3, [r6, r7]
    26d4:	700b      	strb	r3, [r1, #0]
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    26d6:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    26d8:	b2d2      	uxtb	r2, r2
    26da:	4690      	mov	r8, r2
    26dc:	1c10      	adds	r0, r2, #0
    26de:	4b9d      	ldr	r3, [pc, #628]	; (2954 <usart_init+0x2c8>)
    26e0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    26e2:	4640      	mov	r0, r8
    26e4:	4b9c      	ldr	r3, [pc, #624]	; (2958 <usart_init+0x2cc>)
    26e6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    26e8:	5df0      	ldrb	r0, [r6, r7]
    26ea:	2100      	movs	r1, #0
    26ec:	4b9b      	ldr	r3, [pc, #620]	; (295c <usart_init+0x2d0>)
    26ee:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    26f0:	7af3      	ldrb	r3, [r6, #11]
    26f2:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    26f4:	2324      	movs	r3, #36	; 0x24
    26f6:	5cf3      	ldrb	r3, [r6, r3]
    26f8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    26fa:	2325      	movs	r3, #37	; 0x25
    26fc:	5cf3      	ldrb	r3, [r6, r3]
    26fe:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    2700:	7ef3      	ldrb	r3, [r6, #27]
    2702:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    2704:	7f33      	ldrb	r3, [r6, #28]
    2706:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2708:	6829      	ldr	r1, [r5, #0]
    270a:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    270c:	1c08      	adds	r0, r1, #0
    270e:	4b8f      	ldr	r3, [pc, #572]	; (294c <usart_init+0x2c0>)
    2710:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    2712:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    2714:	2200      	movs	r2, #0
    2716:	466b      	mov	r3, sp
    2718:	85da      	strh	r2, [r3, #46]	; 0x2e

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    271a:	8a32      	ldrh	r2, [r6, #16]
    271c:	9203      	str	r2, [sp, #12]
    271e:	2380      	movs	r3, #128	; 0x80
    2720:	01db      	lsls	r3, r3, #7
    2722:	429a      	cmp	r2, r3
    2724:	d021      	beq.n	276a <usart_init+0xde>
    2726:	2380      	movs	r3, #128	; 0x80
    2728:	01db      	lsls	r3, r3, #7
    272a:	429a      	cmp	r2, r3
    272c:	d804      	bhi.n	2738 <usart_init+0xac>
    272e:	2380      	movs	r3, #128	; 0x80
    2730:	019b      	lsls	r3, r3, #6
    2732:	429a      	cmp	r2, r3
    2734:	d011      	beq.n	275a <usart_init+0xce>
    2736:	e008      	b.n	274a <usart_init+0xbe>
    2738:	23c0      	movs	r3, #192	; 0xc0
    273a:	01db      	lsls	r3, r3, #7
    273c:	9f03      	ldr	r7, [sp, #12]
    273e:	429f      	cmp	r7, r3
    2740:	d00f      	beq.n	2762 <usart_init+0xd6>
    2742:	2380      	movs	r3, #128	; 0x80
    2744:	021b      	lsls	r3, r3, #8
    2746:	429f      	cmp	r7, r3
    2748:	d003      	beq.n	2752 <usart_init+0xc6>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    274a:	2710      	movs	r7, #16
    274c:	9708      	str	r7, [sp, #32]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    274e:	2700      	movs	r7, #0
    2750:	e00e      	b.n	2770 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    2752:	2703      	movs	r7, #3
    2754:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    2756:	2700      	movs	r7, #0
    2758:	e00a      	b.n	2770 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    275a:	2710      	movs	r7, #16
    275c:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    275e:	2701      	movs	r7, #1
    2760:	e006      	b.n	2770 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2762:	2708      	movs	r7, #8
    2764:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    2766:	2701      	movs	r7, #1
    2768:	e002      	b.n	2770 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    276a:	2708      	movs	r7, #8
    276c:	9708      	str	r7, [sp, #32]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    276e:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2770:	6831      	ldr	r1, [r6, #0]
    2772:	9104      	str	r1, [sp, #16]
		(uint32_t)config->mux_setting |
    2774:	68f2      	ldr	r2, [r6, #12]
    2776:	9205      	str	r2, [sp, #20]
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2778:	6973      	ldr	r3, [r6, #20]
    277a:	9306      	str	r3, [sp, #24]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    277c:	7e31      	ldrb	r1, [r6, #24]
    277e:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2780:	2326      	movs	r3, #38	; 0x26
    2782:	5cf3      	ldrb	r3, [r6, r3]
    2784:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2786:	6872      	ldr	r2, [r6, #4]
    2788:	4691      	mov	r9, r2
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    278a:	2a00      	cmp	r2, #0
    278c:	d013      	beq.n	27b6 <usart_init+0x12a>
    278e:	2380      	movs	r3, #128	; 0x80
    2790:	055b      	lsls	r3, r3, #21
    2792:	429a      	cmp	r2, r3
    2794:	d12e      	bne.n	27f4 <usart_init+0x168>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2796:	2327      	movs	r3, #39	; 0x27
    2798:	5cf3      	ldrb	r3, [r6, r3]
    279a:	2b00      	cmp	r3, #0
    279c:	d12e      	bne.n	27fc <usart_init+0x170>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    279e:	6a37      	ldr	r7, [r6, #32]
    27a0:	b2c0      	uxtb	r0, r0
    27a2:	4b6f      	ldr	r3, [pc, #444]	; (2960 <usart_init+0x2d4>)
    27a4:	4798      	blx	r3
    27a6:	1c01      	adds	r1, r0, #0
    27a8:	1c38      	adds	r0, r7, #0
    27aa:	466a      	mov	r2, sp
    27ac:	322e      	adds	r2, #46	; 0x2e
    27ae:	4b6d      	ldr	r3, [pc, #436]	; (2964 <usart_init+0x2d8>)
    27b0:	4798      	blx	r3
    27b2:	1c03      	adds	r3, r0, #0
    27b4:	e01f      	b.n	27f6 <usart_init+0x16a>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    27b6:	2327      	movs	r3, #39	; 0x27
    27b8:	5cf3      	ldrb	r3, [r6, r3]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d00a      	beq.n	27d4 <usart_init+0x148>
				status_code =
    27be:	9908      	ldr	r1, [sp, #32]
    27c0:	9100      	str	r1, [sp, #0]
    27c2:	6a30      	ldr	r0, [r6, #32]
    27c4:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    27c6:	466a      	mov	r2, sp
    27c8:	322e      	adds	r2, #46	; 0x2e
    27ca:	1c3b      	adds	r3, r7, #0
    27cc:	4f66      	ldr	r7, [pc, #408]	; (2968 <usart_init+0x2dc>)
    27ce:	47b8      	blx	r7
    27d0:	1c03      	adds	r3, r0, #0
    27d2:	e010      	b.n	27f6 <usart_init+0x16a>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    27d4:	6a31      	ldr	r1, [r6, #32]
    27d6:	9109      	str	r1, [sp, #36]	; 0x24
    27d8:	b2c0      	uxtb	r0, r0
    27da:	4b61      	ldr	r3, [pc, #388]	; (2960 <usart_init+0x2d4>)
    27dc:	4798      	blx	r3
    27de:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    27e0:	9a08      	ldr	r2, [sp, #32]
    27e2:	9200      	str	r2, [sp, #0]
    27e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    27e6:	466a      	mov	r2, sp
    27e8:	322e      	adds	r2, #46	; 0x2e
    27ea:	1c3b      	adds	r3, r7, #0
    27ec:	4f5e      	ldr	r7, [pc, #376]	; (2968 <usart_init+0x2dc>)
    27ee:	47b8      	blx	r7
    27f0:	1c03      	adds	r3, r0, #0
    27f2:	e000      	b.n	27f6 <usart_init+0x16a>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    27f4:	2300      	movs	r3, #0
    27f6:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    27f8:	d000      	beq.n	27fc <usart_init+0x170>
    27fa:	e09f      	b.n	293c <usart_init+0x2b0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    27fc:	7e73      	ldrb	r3, [r6, #25]
    27fe:	2b00      	cmp	r3, #0
    2800:	d002      	beq.n	2808 <usart_init+0x17c>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    2802:	7eb3      	ldrb	r3, [r6, #26]
    2804:	4641      	mov	r1, r8
    2806:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2808:	682a      	ldr	r2, [r5, #0]
    280a:	9f03      	ldr	r7, [sp, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    280c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    280e:	2b00      	cmp	r3, #0
    2810:	d1fc      	bne.n	280c <usart_init+0x180>
    2812:	9703      	str	r7, [sp, #12]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    2814:	466b      	mov	r3, sp
    2816:	332e      	adds	r3, #46	; 0x2e
    2818:	881b      	ldrh	r3, [r3, #0]
    281a:	4642      	mov	r2, r8
    281c:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    281e:	9b05      	ldr	r3, [sp, #20]
    2820:	9f04      	ldr	r7, [sp, #16]
    2822:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    2824:	9f06      	ldr	r7, [sp, #24]
    2826:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2828:	4649      	mov	r1, r9
    282a:	430b      	orrs	r3, r1
		config->sample_rate |
    282c:	9f03      	ldr	r7, [sp, #12]
    282e:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    2830:	4652      	mov	r2, sl
    2832:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    2834:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2836:	4659      	mov	r1, fp
    2838:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= transfer_mode;
    283a:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    283c:	2327      	movs	r3, #39	; 0x27
    283e:	5cf3      	ldrb	r3, [r6, r3]
    2840:	2b00      	cmp	r3, #0
    2842:	d101      	bne.n	2848 <usart_init+0x1bc>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    2844:	2304      	movs	r3, #4
    2846:	431f      	orrs	r7, r3
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2848:	7f31      	ldrb	r1, [r6, #28]
    284a:	0249      	lsls	r1, r1, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    284c:	7e73      	ldrb	r3, [r6, #25]
    284e:	029b      	lsls	r3, r3, #10
    2850:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    2852:	7f73      	ldrb	r3, [r6, #29]
    2854:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    2856:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2858:	2324      	movs	r3, #36	; 0x24
    285a:	5cf3      	ldrb	r3, [r6, r3]
    285c:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    285e:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    2860:	2325      	movs	r3, #37	; 0x25
    2862:	5cf3      	ldrb	r3, [r6, r3]
    2864:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    2866:	4319      	orrs	r1, r3
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2868:	7af3      	ldrb	r3, [r6, #11]
    286a:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    286c:	8933      	ldrh	r3, [r6, #8]
    286e:	2bff      	cmp	r3, #255	; 0xff
    2870:	d004      	beq.n	287c <usart_init+0x1f0>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2872:	2280      	movs	r2, #128	; 0x80
    2874:	0452      	lsls	r2, r2, #17
    2876:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2878:	4319      	orrs	r1, r3
    287a:	e005      	b.n	2888 <usart_init+0x1fc>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    287c:	7ef3      	ldrb	r3, [r6, #27]
    287e:	2b00      	cmp	r3, #0
    2880:	d002      	beq.n	2888 <usart_init+0x1fc>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2882:	2380      	movs	r3, #128	; 0x80
    2884:	04db      	lsls	r3, r3, #19
    2886:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2888:	232c      	movs	r3, #44	; 0x2c
    288a:	5cf3      	ldrb	r3, [r6, r3]
    288c:	2b00      	cmp	r3, #0
    288e:	d103      	bne.n	2898 <usart_init+0x20c>
    2890:	4b36      	ldr	r3, [pc, #216]	; (296c <usart_init+0x2e0>)
    2892:	789b      	ldrb	r3, [r3, #2]
    2894:	079a      	lsls	r2, r3, #30
    2896:	d501      	bpl.n	289c <usart_init+0x210>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2898:	2380      	movs	r3, #128	; 0x80
    289a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    289c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    289e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    28a0:	2b00      	cmp	r3, #0
    28a2:	d1fc      	bne.n	289e <usart_init+0x212>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    28a4:	4643      	mov	r3, r8
    28a6:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    28a8:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    28aa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    28ac:	2b00      	cmp	r3, #0
    28ae:	d1fc      	bne.n	28aa <usart_init+0x21e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    28b0:	4641      	mov	r1, r8
    28b2:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    28b4:	ab10      	add	r3, sp, #64	; 0x40
    28b6:	2280      	movs	r2, #128	; 0x80
    28b8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    28ba:	2200      	movs	r2, #0
    28bc:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    28be:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    28c0:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    28c2:	6b32      	ldr	r2, [r6, #48]	; 0x30
    28c4:	920c      	str	r2, [sp, #48]	; 0x30
    28c6:	6b73      	ldr	r3, [r6, #52]	; 0x34
    28c8:	930d      	str	r3, [sp, #52]	; 0x34
    28ca:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    28cc:	970e      	str	r7, [sp, #56]	; 0x38
    28ce:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    28d0:	960f      	str	r6, [sp, #60]	; 0x3c
    28d2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    28d4:	ae10      	add	r6, sp, #64	; 0x40
    28d6:	b2f9      	uxtb	r1, r7
    28d8:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    28da:	aa0c      	add	r2, sp, #48	; 0x30
    28dc:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    28de:	2800      	cmp	r0, #0
    28e0:	d102      	bne.n	28e8 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    28e2:	1c20      	adds	r0, r4, #0
    28e4:	4a22      	ldr	r2, [pc, #136]	; (2970 <usart_init+0x2e4>)
    28e6:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    28e8:	1c43      	adds	r3, r0, #1
    28ea:	d005      	beq.n	28f8 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    28ec:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    28ee:	0c00      	lsrs	r0, r0, #16
    28f0:	b2c0      	uxtb	r0, r0
    28f2:	1c31      	adds	r1, r6, #0
    28f4:	4a1f      	ldr	r2, [pc, #124]	; (2974 <usart_init+0x2e8>)
    28f6:	4790      	blx	r2
    28f8:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    28fa:	2f04      	cmp	r7, #4
    28fc:	d1eb      	bne.n	28d6 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    28fe:	2300      	movs	r3, #0
    2900:	60eb      	str	r3, [r5, #12]
    2902:	612b      	str	r3, [r5, #16]
    2904:	616b      	str	r3, [r5, #20]
    2906:	61ab      	str	r3, [r5, #24]
    2908:	61eb      	str	r3, [r5, #28]
    290a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    290c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    290e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    2910:	2200      	movs	r2, #0
    2912:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    2914:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    2916:	2330      	movs	r3, #48	; 0x30
    2918:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    291a:	2331      	movs	r3, #49	; 0x31
    291c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    291e:	2332      	movs	r3, #50	; 0x32
    2920:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    2922:	2333      	movs	r3, #51	; 0x33
    2924:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    2926:	6828      	ldr	r0, [r5, #0]
    2928:	4b08      	ldr	r3, [pc, #32]	; (294c <usart_init+0x2c0>)
    292a:	4798      	blx	r3
    292c:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    292e:	4912      	ldr	r1, [pc, #72]	; (2978 <usart_init+0x2ec>)
    2930:	4b12      	ldr	r3, [pc, #72]	; (297c <usart_init+0x2f0>)
    2932:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    2934:	00a4      	lsls	r4, r4, #2
    2936:	4b12      	ldr	r3, [pc, #72]	; (2980 <usart_init+0x2f4>)
    2938:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    293a:	2000      	movs	r0, #0
}
    293c:	b013      	add	sp, #76	; 0x4c
    293e:	bc3c      	pop	{r2, r3, r4, r5}
    2940:	4690      	mov	r8, r2
    2942:	4699      	mov	r9, r3
    2944:	46a2      	mov	sl, r4
    2946:	46ab      	mov	fp, r5
    2948:	bdf0      	pop	{r4, r5, r6, r7, pc}
    294a:	46c0      	nop			; (mov r8, r8)
    294c:	00001fc9 	.word	0x00001fc9
    2950:	40000400 	.word	0x40000400
    2954:	00003119 	.word	0x00003119
    2958:	0000308d 	.word	0x0000308d
    295c:	00001e71 	.word	0x00001e71
    2960:	00003135 	.word	0x00003135
    2964:	00001c99 	.word	0x00001c99
    2968:	00001cc1 	.word	0x00001cc1
    296c:	41002000 	.word	0x41002000
    2970:	00001ec1 	.word	0x00001ec1
    2974:	000031f5 	.word	0x000031f5
    2978:	00002a29 	.word	0x00002a29
    297c:	0000256d 	.word	0x0000256d
    2980:	2000031c 	.word	0x2000031c

00002984 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    2984:	b510      	push	{r4, lr}
    2986:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2988:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    298a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    298c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    298e:	2c00      	cmp	r4, #0
    2990:	d00d      	beq.n	29ae <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2992:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    2994:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2996:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2998:	2a00      	cmp	r2, #0
    299a:	d108      	bne.n	29ae <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    299c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    299e:	2a00      	cmp	r2, #0
    29a0:	d1fc      	bne.n	299c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    29a2:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    29a4:	2102      	movs	r1, #2
    29a6:	7e1a      	ldrb	r2, [r3, #24]
    29a8:	420a      	tst	r2, r1
    29aa:	d0fc      	beq.n	29a6 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    29ac:	2000      	movs	r0, #0
}
    29ae:	bd10      	pop	{r4, pc}

000029b0 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    29b0:	b510      	push	{r4, lr}
    29b2:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    29b4:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    29b6:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    29b8:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    29ba:	2a00      	cmp	r2, #0
    29bc:	d033      	beq.n	2a26 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    29be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    29c0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    29c2:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    29c4:	2b00      	cmp	r3, #0
    29c6:	d12e      	bne.n	2a26 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    29c8:	7e23      	ldrb	r3, [r4, #24]
    29ca:	075a      	lsls	r2, r3, #29
    29cc:	d52b      	bpl.n	2a26 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    29ce:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    29d0:	2b00      	cmp	r3, #0
    29d2:	d1fc      	bne.n	29ce <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    29d4:	8b63      	ldrh	r3, [r4, #26]
    29d6:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    29d8:	069a      	lsls	r2, r3, #26
    29da:	d021      	beq.n	2a20 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    29dc:	079a      	lsls	r2, r3, #30
    29de:	d503      	bpl.n	29e8 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    29e0:	2302      	movs	r3, #2
    29e2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    29e4:	201a      	movs	r0, #26
    29e6:	e01e      	b.n	2a26 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    29e8:	075a      	lsls	r2, r3, #29
    29ea:	d503      	bpl.n	29f4 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    29ec:	2304      	movs	r3, #4
    29ee:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    29f0:	201e      	movs	r0, #30
    29f2:	e018      	b.n	2a26 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    29f4:	07da      	lsls	r2, r3, #31
    29f6:	d503      	bpl.n	2a00 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    29f8:	2301      	movs	r3, #1
    29fa:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    29fc:	2013      	movs	r0, #19
    29fe:	e012      	b.n	2a26 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    2a00:	06da      	lsls	r2, r3, #27
    2a02:	d505      	bpl.n	2a10 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2a04:	8b62      	ldrh	r2, [r4, #26]
    2a06:	2310      	movs	r3, #16
    2a08:	4313      	orrs	r3, r2
    2a0a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    2a0c:	2042      	movs	r0, #66	; 0x42
    2a0e:	e00a      	b.n	2a26 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    2a10:	069a      	lsls	r2, r3, #26
    2a12:	d505      	bpl.n	2a20 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2a14:	8b62      	ldrh	r2, [r4, #26]
    2a16:	2320      	movs	r3, #32
    2a18:	4313      	orrs	r3, r2
    2a1a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    2a1c:	2041      	movs	r0, #65	; 0x41
    2a1e:	e002      	b.n	2a26 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    2a20:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    2a22:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    2a24:	2000      	movs	r0, #0
}
    2a26:	bd10      	pop	{r4, pc}

00002a28 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    2a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    2a2a:	0080      	lsls	r0, r0, #2
    2a2c:	4b64      	ldr	r3, [pc, #400]	; (2bc0 <_usart_interrupt_handler+0x198>)
    2a2e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    2a30:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2a32:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    2a34:	2b00      	cmp	r3, #0
    2a36:	d1fc      	bne.n	2a32 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    2a38:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    2a3a:	7da6      	ldrb	r6, [r4, #22]
    2a3c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    2a3e:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    2a40:	5ceb      	ldrb	r3, [r5, r3]
    2a42:	2230      	movs	r2, #48	; 0x30
    2a44:	5caf      	ldrb	r7, [r5, r2]
    2a46:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2a48:	07f1      	lsls	r1, r6, #31
    2a4a:	d520      	bpl.n	2a8e <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    2a4c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a4e:	b29b      	uxth	r3, r3
    2a50:	2b00      	cmp	r3, #0
    2a52:	d01a      	beq.n	2a8a <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2a54:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2a56:	781a      	ldrb	r2, [r3, #0]
    2a58:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2a5a:	1c59      	adds	r1, r3, #1
    2a5c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2a5e:	7969      	ldrb	r1, [r5, #5]
    2a60:	2901      	cmp	r1, #1
    2a62:	d104      	bne.n	2a6e <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2a64:	7859      	ldrb	r1, [r3, #1]
    2a66:	0209      	lsls	r1, r1, #8
    2a68:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    2a6a:	3302      	adds	r3, #2
    2a6c:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2a6e:	05d3      	lsls	r3, r2, #23
    2a70:	0ddb      	lsrs	r3, r3, #23
    2a72:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2a74:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2a76:	3b01      	subs	r3, #1
    2a78:	b29b      	uxth	r3, r3
    2a7a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    2a7c:	2b00      	cmp	r3, #0
    2a7e:	d106      	bne.n	2a8e <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a80:	2301      	movs	r3, #1
    2a82:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2a84:	2302      	movs	r3, #2
    2a86:	75a3      	strb	r3, [r4, #22]
    2a88:	e001      	b.n	2a8e <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2a8a:	2301      	movs	r3, #1
    2a8c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    2a8e:	07b2      	lsls	r2, r6, #30
    2a90:	d509      	bpl.n	2aa6 <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2a92:	2302      	movs	r3, #2
    2a94:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2a96:	2200      	movs	r2, #0
    2a98:	2333      	movs	r3, #51	; 0x33
    2a9a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    2a9c:	07fb      	lsls	r3, r7, #31
    2a9e:	d502      	bpl.n	2aa6 <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2aa0:	1c28      	adds	r0, r5, #0
    2aa2:	68e9      	ldr	r1, [r5, #12]
    2aa4:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2aa6:	0772      	lsls	r2, r6, #29
    2aa8:	d56a      	bpl.n	2b80 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    2aaa:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2aac:	b29b      	uxth	r3, r3
    2aae:	2b00      	cmp	r3, #0
    2ab0:	d064      	beq.n	2b7c <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2ab2:	8b63      	ldrh	r3, [r4, #26]
    2ab4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2ab6:	0719      	lsls	r1, r3, #28
    2ab8:	d402      	bmi.n	2ac0 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2aba:	223f      	movs	r2, #63	; 0x3f
    2abc:	4013      	ands	r3, r2
    2abe:	e001      	b.n	2ac4 <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2ac0:	2237      	movs	r2, #55	; 0x37
    2ac2:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2ac4:	2b00      	cmp	r3, #0
    2ac6:	d037      	beq.n	2b38 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2ac8:	079a      	lsls	r2, r3, #30
    2aca:	d507      	bpl.n	2adc <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2acc:	221a      	movs	r2, #26
    2ace:	2332      	movs	r3, #50	; 0x32
    2ad0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    2ad2:	8b62      	ldrh	r2, [r4, #26]
    2ad4:	2302      	movs	r3, #2
    2ad6:	4313      	orrs	r3, r2
    2ad8:	8363      	strh	r3, [r4, #26]
    2ada:	e027      	b.n	2b2c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2adc:	0759      	lsls	r1, r3, #29
    2ade:	d507      	bpl.n	2af0 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    2ae0:	221e      	movs	r2, #30
    2ae2:	2332      	movs	r3, #50	; 0x32
    2ae4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    2ae6:	8b62      	ldrh	r2, [r4, #26]
    2ae8:	2304      	movs	r3, #4
    2aea:	4313      	orrs	r3, r2
    2aec:	8363      	strh	r3, [r4, #26]
    2aee:	e01d      	b.n	2b2c <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2af0:	07da      	lsls	r2, r3, #31
    2af2:	d507      	bpl.n	2b04 <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    2af4:	2213      	movs	r2, #19
    2af6:	2332      	movs	r3, #50	; 0x32
    2af8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    2afa:	8b62      	ldrh	r2, [r4, #26]
    2afc:	2301      	movs	r3, #1
    2afe:	4313      	orrs	r3, r2
    2b00:	8363      	strh	r3, [r4, #26]
    2b02:	e013      	b.n	2b2c <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    2b04:	06d9      	lsls	r1, r3, #27
    2b06:	d507      	bpl.n	2b18 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    2b08:	2242      	movs	r2, #66	; 0x42
    2b0a:	2332      	movs	r3, #50	; 0x32
    2b0c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    2b0e:	8b62      	ldrh	r2, [r4, #26]
    2b10:	2310      	movs	r3, #16
    2b12:	4313      	orrs	r3, r2
    2b14:	8363      	strh	r3, [r4, #26]
    2b16:	e009      	b.n	2b2c <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    2b18:	2220      	movs	r2, #32
    2b1a:	421a      	tst	r2, r3
    2b1c:	d006      	beq.n	2b2c <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    2b1e:	2241      	movs	r2, #65	; 0x41
    2b20:	2332      	movs	r3, #50	; 0x32
    2b22:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    2b24:	8b62      	ldrh	r2, [r4, #26]
    2b26:	2320      	movs	r3, #32
    2b28:	4313      	orrs	r3, r2
    2b2a:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2b2c:	077a      	lsls	r2, r7, #29
    2b2e:	d527      	bpl.n	2b80 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2b30:	1c28      	adds	r0, r5, #0
    2b32:	696b      	ldr	r3, [r5, #20]
    2b34:	4798      	blx	r3
    2b36:	e023      	b.n	2b80 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2b38:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    2b3a:	05d2      	lsls	r2, r2, #23
    2b3c:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    2b3e:	b2d3      	uxtb	r3, r2
    2b40:	6a69      	ldr	r1, [r5, #36]	; 0x24
    2b42:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    2b44:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2b46:	1c59      	adds	r1, r3, #1
    2b48:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    2b4a:	7969      	ldrb	r1, [r5, #5]
    2b4c:	2901      	cmp	r1, #1
    2b4e:	d104      	bne.n	2b5a <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    2b50:	0a12      	lsrs	r2, r2, #8
    2b52:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2b54:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2b56:	3301      	adds	r3, #1
    2b58:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2b5a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2b5c:	3b01      	subs	r3, #1
    2b5e:	b29b      	uxth	r3, r3
    2b60:	85ab      	strh	r3, [r5, #44]	; 0x2c
    2b62:	2b00      	cmp	r3, #0
    2b64:	d10c      	bne.n	2b80 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b66:	2304      	movs	r3, #4
    2b68:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2b6a:	2200      	movs	r2, #0
    2b6c:	2332      	movs	r3, #50	; 0x32
    2b6e:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    2b70:	07ba      	lsls	r2, r7, #30
    2b72:	d505      	bpl.n	2b80 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2b74:	1c28      	adds	r0, r5, #0
    2b76:	692b      	ldr	r3, [r5, #16]
    2b78:	4798      	blx	r3
    2b7a:	e001      	b.n	2b80 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2b7c:	2304      	movs	r3, #4
    2b7e:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    2b80:	06f1      	lsls	r1, r6, #27
    2b82:	d507      	bpl.n	2b94 <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2b84:	2310      	movs	r3, #16
    2b86:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2b88:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2b8a:	06fa      	lsls	r2, r7, #27
    2b8c:	d502      	bpl.n	2b94 <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    2b8e:	1c28      	adds	r0, r5, #0
    2b90:	69eb      	ldr	r3, [r5, #28]
    2b92:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2b94:	06b1      	lsls	r1, r6, #26
    2b96:	d507      	bpl.n	2ba8 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2b98:	2320      	movs	r3, #32
    2b9a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2b9c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    2b9e:	073a      	lsls	r2, r7, #28
    2ba0:	d502      	bpl.n	2ba8 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    2ba2:	1c28      	adds	r0, r5, #0
    2ba4:	69ab      	ldr	r3, [r5, #24]
    2ba6:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2ba8:	0731      	lsls	r1, r6, #28
    2baa:	d507      	bpl.n	2bbc <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2bac:	2308      	movs	r3, #8
    2bae:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    2bb0:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    2bb2:	06ba      	lsls	r2, r7, #26
    2bb4:	d502      	bpl.n	2bbc <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2bb6:	6a2b      	ldr	r3, [r5, #32]
    2bb8:	1c28      	adds	r0, r5, #0
    2bba:	4798      	blx	r3
		}
	}
#endif
}
    2bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2bbe:	46c0      	nop			; (mov r8, r8)
    2bc0:	2000031c 	.word	0x2000031c

00002bc4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2bc4:	b508      	push	{r3, lr}
	switch (clock_source) {
    2bc6:	2808      	cmp	r0, #8
    2bc8:	d834      	bhi.n	2c34 <system_clock_source_get_hz+0x70>
    2bca:	0080      	lsls	r0, r0, #2
    2bcc:	4b1b      	ldr	r3, [pc, #108]	; (2c3c <system_clock_source_get_hz+0x78>)
    2bce:	581b      	ldr	r3, [r3, r0]
    2bd0:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2bd2:	2080      	movs	r0, #128	; 0x80
    2bd4:	0200      	lsls	r0, r0, #8
    2bd6:	e030      	b.n	2c3a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2bd8:	4b19      	ldr	r3, [pc, #100]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2bda:	6918      	ldr	r0, [r3, #16]
    2bdc:	e02d      	b.n	2c3a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2bde:	4b19      	ldr	r3, [pc, #100]	; (2c44 <system_clock_source_get_hz+0x80>)
    2be0:	6a18      	ldr	r0, [r3, #32]
    2be2:	0580      	lsls	r0, r0, #22
    2be4:	0f80      	lsrs	r0, r0, #30
    2be6:	4b18      	ldr	r3, [pc, #96]	; (2c48 <system_clock_source_get_hz+0x84>)
    2be8:	40c3      	lsrs	r3, r0
    2bea:	1c18      	adds	r0, r3, #0
    2bec:	e025      	b.n	2c3a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2bee:	4b14      	ldr	r3, [pc, #80]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2bf0:	6958      	ldr	r0, [r3, #20]
    2bf2:	e022      	b.n	2c3a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2bf4:	4b12      	ldr	r3, [pc, #72]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2bf6:	681b      	ldr	r3, [r3, #0]
    2bf8:	2002      	movs	r0, #2
    2bfa:	4018      	ands	r0, r3
    2bfc:	d01d      	beq.n	2c3a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2bfe:	4911      	ldr	r1, [pc, #68]	; (2c44 <system_clock_source_get_hz+0x80>)
    2c00:	2210      	movs	r2, #16
    2c02:	68cb      	ldr	r3, [r1, #12]
    2c04:	421a      	tst	r2, r3
    2c06:	d0fc      	beq.n	2c02 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2c08:	4b0d      	ldr	r3, [pc, #52]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2c0a:	681b      	ldr	r3, [r3, #0]
    2c0c:	075a      	lsls	r2, r3, #29
    2c0e:	d513      	bpl.n	2c38 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c10:	2000      	movs	r0, #0
    2c12:	4b0e      	ldr	r3, [pc, #56]	; (2c4c <system_clock_source_get_hz+0x88>)
    2c14:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2c16:	4b0a      	ldr	r3, [pc, #40]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2c18:	689b      	ldr	r3, [r3, #8]
    2c1a:	041b      	lsls	r3, r3, #16
    2c1c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2c1e:	4358      	muls	r0, r3
    2c20:	e00b      	b.n	2c3a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c22:	2350      	movs	r3, #80	; 0x50
    2c24:	4a07      	ldr	r2, [pc, #28]	; (2c44 <system_clock_source_get_hz+0x80>)
    2c26:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2c28:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2c2a:	075a      	lsls	r2, r3, #29
    2c2c:	d505      	bpl.n	2c3a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2c2e:	4b04      	ldr	r3, [pc, #16]	; (2c40 <system_clock_source_get_hz+0x7c>)
    2c30:	68d8      	ldr	r0, [r3, #12]
    2c32:	e002      	b.n	2c3a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2c34:	2000      	movs	r0, #0
    2c36:	e000      	b.n	2c3a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2c38:	4805      	ldr	r0, [pc, #20]	; (2c50 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2c3a:	bd08      	pop	{r3, pc}
    2c3c:	00009fdc 	.word	0x00009fdc
    2c40:	20000118 	.word	0x20000118
    2c44:	40000800 	.word	0x40000800
    2c48:	007a1200 	.word	0x007a1200
    2c4c:	00003135 	.word	0x00003135
    2c50:	02dc6c00 	.word	0x02dc6c00

00002c54 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2c54:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2c56:	4b0c      	ldr	r3, [pc, #48]	; (2c88 <system_clock_source_osc8m_set_config+0x34>)
    2c58:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2c5a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2c5c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2c5e:	7840      	ldrb	r0, [r0, #1]
    2c60:	2201      	movs	r2, #1
    2c62:	4010      	ands	r0, r2
    2c64:	0180      	lsls	r0, r0, #6
    2c66:	2640      	movs	r6, #64	; 0x40
    2c68:	43b4      	bics	r4, r6
    2c6a:	4304      	orrs	r4, r0
    2c6c:	402a      	ands	r2, r5
    2c6e:	01d0      	lsls	r0, r2, #7
    2c70:	2280      	movs	r2, #128	; 0x80
    2c72:	4394      	bics	r4, r2
    2c74:	1c22      	adds	r2, r4, #0
    2c76:	4302      	orrs	r2, r0
    2c78:	2003      	movs	r0, #3
    2c7a:	4001      	ands	r1, r0
    2c7c:	0209      	lsls	r1, r1, #8
    2c7e:	4803      	ldr	r0, [pc, #12]	; (2c8c <system_clock_source_osc8m_set_config+0x38>)
    2c80:	4002      	ands	r2, r0
    2c82:	430a      	orrs	r2, r1
    2c84:	621a      	str	r2, [r3, #32]
}
    2c86:	bd70      	pop	{r4, r5, r6, pc}
    2c88:	40000800 	.word	0x40000800
    2c8c:	fffffcff 	.word	0xfffffcff

00002c90 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2c90:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2c92:	7a02      	ldrb	r2, [r0, #8]
    2c94:	0692      	lsls	r2, r2, #26
    2c96:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2c98:	8943      	ldrh	r3, [r0, #10]
    2c9a:	059b      	lsls	r3, r3, #22
    2c9c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2c9e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2ca0:	4b18      	ldr	r3, [pc, #96]	; (2d04 <system_clock_source_dfll_set_config+0x74>)
    2ca2:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2ca4:	8881      	ldrh	r1, [r0, #4]
    2ca6:	8842      	ldrh	r2, [r0, #2]
    2ca8:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    2caa:	79c4      	ldrb	r4, [r0, #7]
    2cac:	7982      	ldrb	r2, [r0, #6]
    2cae:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2cb0:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2cb2:	7841      	ldrb	r1, [r0, #1]
    2cb4:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2cb6:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2cb8:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    2cba:	7803      	ldrb	r3, [r0, #0]
    2cbc:	2b04      	cmp	r3, #4
    2cbe:	d10f      	bne.n	2ce0 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2cc0:	7b02      	ldrb	r2, [r0, #12]
    2cc2:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2cc4:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2cc6:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2cc8:	89c3      	ldrh	r3, [r0, #14]
    2cca:	041b      	lsls	r3, r3, #16
    2ccc:	490e      	ldr	r1, [pc, #56]	; (2d08 <system_clock_source_dfll_set_config+0x78>)
    2cce:	400b      	ands	r3, r1
    2cd0:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2cd2:	4b0c      	ldr	r3, [pc, #48]	; (2d04 <system_clock_source_dfll_set_config+0x74>)
    2cd4:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2cd6:	6819      	ldr	r1, [r3, #0]
    2cd8:	2204      	movs	r2, #4
    2cda:	430a      	orrs	r2, r1
    2cdc:	601a      	str	r2, [r3, #0]
    2cde:	e010      	b.n	2d02 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2ce0:	2b20      	cmp	r3, #32
    2ce2:	d10e      	bne.n	2d02 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2ce4:	7b02      	ldrb	r2, [r0, #12]
    2ce6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2ce8:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2cea:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2cec:	89c3      	ldrh	r3, [r0, #14]
    2cee:	041b      	lsls	r3, r3, #16
    2cf0:	4905      	ldr	r1, [pc, #20]	; (2d08 <system_clock_source_dfll_set_config+0x78>)
    2cf2:	400b      	ands	r3, r1
    2cf4:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2cf6:	4b03      	ldr	r3, [pc, #12]	; (2d04 <system_clock_source_dfll_set_config+0x74>)
    2cf8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    2cfa:	681a      	ldr	r2, [r3, #0]
    2cfc:	4903      	ldr	r1, [pc, #12]	; (2d0c <system_clock_source_dfll_set_config+0x7c>)
    2cfe:	430a      	orrs	r2, r1
    2d00:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2d02:	bd10      	pop	{r4, pc}
    2d04:	20000118 	.word	0x20000118
    2d08:	03ff0000 	.word	0x03ff0000
    2d0c:	00000424 	.word	0x00000424

00002d10 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2d10:	2808      	cmp	r0, #8
    2d12:	d849      	bhi.n	2da8 <system_clock_source_enable+0x98>
    2d14:	0080      	lsls	r0, r0, #2
    2d16:	4b25      	ldr	r3, [pc, #148]	; (2dac <system_clock_source_enable+0x9c>)
    2d18:	581b      	ldr	r3, [r3, r0]
    2d1a:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2d1c:	2000      	movs	r0, #0
    2d1e:	e044      	b.n	2daa <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2d20:	4b23      	ldr	r3, [pc, #140]	; (2db0 <system_clock_source_enable+0xa0>)
    2d22:	6a19      	ldr	r1, [r3, #32]
    2d24:	2202      	movs	r2, #2
    2d26:	430a      	orrs	r2, r1
    2d28:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2d2a:	2000      	movs	r0, #0
    2d2c:	e03d      	b.n	2daa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2d2e:	4b20      	ldr	r3, [pc, #128]	; (2db0 <system_clock_source_enable+0xa0>)
    2d30:	6999      	ldr	r1, [r3, #24]
    2d32:	2202      	movs	r2, #2
    2d34:	430a      	orrs	r2, r1
    2d36:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d38:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2d3a:	e036      	b.n	2daa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2d3c:	4b1c      	ldr	r3, [pc, #112]	; (2db0 <system_clock_source_enable+0xa0>)
    2d3e:	8a19      	ldrh	r1, [r3, #16]
    2d40:	2202      	movs	r2, #2
    2d42:	430a      	orrs	r2, r1
    2d44:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d46:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2d48:	e02f      	b.n	2daa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2d4a:	4b19      	ldr	r3, [pc, #100]	; (2db0 <system_clock_source_enable+0xa0>)
    2d4c:	8a99      	ldrh	r1, [r3, #20]
    2d4e:	2202      	movs	r2, #2
    2d50:	430a      	orrs	r2, r1
    2d52:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d54:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    2d56:	e028      	b.n	2daa <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2d58:	4a16      	ldr	r2, [pc, #88]	; (2db4 <system_clock_source_enable+0xa4>)
    2d5a:	6811      	ldr	r1, [r2, #0]
    2d5c:	2302      	movs	r3, #2
    2d5e:	4319      	orrs	r1, r3
    2d60:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2d62:	4a13      	ldr	r2, [pc, #76]	; (2db0 <system_clock_source_enable+0xa0>)
    2d64:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2d66:	1c11      	adds	r1, r2, #0
    2d68:	2210      	movs	r2, #16
    2d6a:	68cb      	ldr	r3, [r1, #12]
    2d6c:	421a      	tst	r2, r3
    2d6e:	d0fc      	beq.n	2d6a <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2d70:	4a10      	ldr	r2, [pc, #64]	; (2db4 <system_clock_source_enable+0xa4>)
    2d72:	6891      	ldr	r1, [r2, #8]
    2d74:	4b0e      	ldr	r3, [pc, #56]	; (2db0 <system_clock_source_enable+0xa0>)
    2d76:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2d78:	6852      	ldr	r2, [r2, #4]
    2d7a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2d7c:	2200      	movs	r2, #0
    2d7e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2d80:	1c19      	adds	r1, r3, #0
    2d82:	2210      	movs	r2, #16
    2d84:	68cb      	ldr	r3, [r1, #12]
    2d86:	421a      	tst	r2, r3
    2d88:	d0fc      	beq.n	2d84 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2d8a:	4b0a      	ldr	r3, [pc, #40]	; (2db4 <system_clock_source_enable+0xa4>)
    2d8c:	681a      	ldr	r2, [r3, #0]
    2d8e:	b292      	uxth	r2, r2
    2d90:	4b07      	ldr	r3, [pc, #28]	; (2db0 <system_clock_source_enable+0xa0>)
    2d92:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2d94:	2000      	movs	r0, #0
    2d96:	e008      	b.n	2daa <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2d98:	4a05      	ldr	r2, [pc, #20]	; (2db0 <system_clock_source_enable+0xa0>)
    2d9a:	2344      	movs	r3, #68	; 0x44
    2d9c:	5cd0      	ldrb	r0, [r2, r3]
    2d9e:	2102      	movs	r1, #2
    2da0:	4301      	orrs	r1, r0
    2da2:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2da4:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2da6:	e000      	b.n	2daa <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2da8:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    2daa:	4770      	bx	lr
    2dac:	0000a000 	.word	0x0000a000
    2db0:	40000800 	.word	0x40000800
    2db4:	20000118 	.word	0x20000118

00002db8 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2db8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2dba:	464f      	mov	r7, r9
    2dbc:	4646      	mov	r6, r8
    2dbe:	b4c0      	push	{r6, r7}
    2dc0:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2dc2:	22c2      	movs	r2, #194	; 0xc2
    2dc4:	00d2      	lsls	r2, r2, #3
    2dc6:	4b3c      	ldr	r3, [pc, #240]	; (2eb8 <system_clock_init+0x100>)
    2dc8:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2dca:	4b3c      	ldr	r3, [pc, #240]	; (2ebc <system_clock_init+0x104>)
    2dcc:	685a      	ldr	r2, [r3, #4]
    2dce:	211e      	movs	r1, #30
    2dd0:	438a      	bics	r2, r1
    2dd2:	2102      	movs	r1, #2
    2dd4:	430a      	orrs	r2, r1
    2dd6:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2dd8:	2201      	movs	r2, #1
    2dda:	ab01      	add	r3, sp, #4
    2ddc:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2dde:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2de0:	4d37      	ldr	r5, [pc, #220]	; (2ec0 <system_clock_init+0x108>)
    2de2:	b2e0      	uxtb	r0, r4
    2de4:	a901      	add	r1, sp, #4
    2de6:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2de8:	3401      	adds	r4, #1
    2dea:	2c25      	cmp	r4, #37	; 0x25
    2dec:	d1f9      	bne.n	2de2 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2dee:	ab05      	add	r3, sp, #20
    2df0:	2100      	movs	r1, #0
    2df2:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2df4:	2200      	movs	r2, #0
    2df6:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2df8:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    2dfa:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    2dfc:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    2dfe:	213f      	movs	r1, #63	; 0x3f
    2e00:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2e02:	2106      	movs	r1, #6
    2e04:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2e06:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2e08:	4b2e      	ldr	r3, [pc, #184]	; (2ec4 <system_clock_init+0x10c>)
    2e0a:	681b      	ldr	r3, [r3, #0]
    2e0c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    2e0e:	2b3f      	cmp	r3, #63	; 0x3f
    2e10:	d100      	bne.n	2e14 <system_clock_init+0x5c>
		coarse = 0x1f;
    2e12:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2e14:	a805      	add	r0, sp, #20
    2e16:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2e18:	2307      	movs	r3, #7
    2e1a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2e1c:	233f      	movs	r3, #63	; 0x3f
    2e1e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2e20:	4b29      	ldr	r3, [pc, #164]	; (2ec8 <system_clock_init+0x110>)
    2e22:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2e24:	a804      	add	r0, sp, #16
    2e26:	2500      	movs	r5, #0
    2e28:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    2e2a:	2301      	movs	r3, #1
    2e2c:	4699      	mov	r9, r3
    2e2e:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2e30:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2e32:	4b26      	ldr	r3, [pc, #152]	; (2ecc <system_clock_init+0x114>)
    2e34:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2e36:	2006      	movs	r0, #6
    2e38:	4e25      	ldr	r6, [pc, #148]	; (2ed0 <system_clock_init+0x118>)
    2e3a:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2e3c:	4b25      	ldr	r3, [pc, #148]	; (2ed4 <system_clock_init+0x11c>)
    2e3e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2e40:	ac01      	add	r4, sp, #4
    2e42:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2e44:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e46:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2e48:	2304      	movs	r3, #4
    2e4a:	7023      	strb	r3, [r4, #0]
    2e4c:	2320      	movs	r3, #32
    2e4e:	9302      	str	r3, [sp, #8]
    2e50:	2002      	movs	r0, #2
    2e52:	1c21      	adds	r1, r4, #0
    2e54:	4b20      	ldr	r3, [pc, #128]	; (2ed8 <system_clock_init+0x120>)
    2e56:	4698      	mov	r8, r3
    2e58:	4798      	blx	r3
    2e5a:	2002      	movs	r0, #2
    2e5c:	4f1f      	ldr	r7, [pc, #124]	; (2edc <system_clock_init+0x124>)
    2e5e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2e60:	464b      	mov	r3, r9
    2e62:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    2e64:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2e66:	2306      	movs	r3, #6
    2e68:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    2e6a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    2e6c:	7265      	strb	r5, [r4, #9]
    2e6e:	2003      	movs	r0, #3
    2e70:	1c21      	adds	r1, r4, #0
    2e72:	47c0      	blx	r8
    2e74:	2003      	movs	r0, #3
    2e76:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2e78:	2007      	movs	r0, #7
    2e7a:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    2e7c:	490e      	ldr	r1, [pc, #56]	; (2eb8 <system_clock_init+0x100>)
    2e7e:	2210      	movs	r2, #16
    2e80:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2e82:	421a      	tst	r2, r3
    2e84:	d0fc      	beq.n	2e80 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2e86:	4a16      	ldr	r2, [pc, #88]	; (2ee0 <system_clock_init+0x128>)
    2e88:	2300      	movs	r3, #0
    2e8a:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2e8c:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2e8e:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2e90:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2e92:	a901      	add	r1, sp, #4
    2e94:	2201      	movs	r2, #1
    2e96:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2e98:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2e9a:	2206      	movs	r2, #6
    2e9c:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    2e9e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2ea0:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2ea2:	2000      	movs	r0, #0
    2ea4:	4b0c      	ldr	r3, [pc, #48]	; (2ed8 <system_clock_init+0x120>)
    2ea6:	4798      	blx	r3
    2ea8:	2000      	movs	r0, #0
    2eaa:	4b0c      	ldr	r3, [pc, #48]	; (2edc <system_clock_init+0x124>)
    2eac:	4798      	blx	r3
#endif
}
    2eae:	b00b      	add	sp, #44	; 0x2c
    2eb0:	bc0c      	pop	{r2, r3}
    2eb2:	4690      	mov	r8, r2
    2eb4:	4699      	mov	r9, r3
    2eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2eb8:	40000800 	.word	0x40000800
    2ebc:	41004000 	.word	0x41004000
    2ec0:	00003119 	.word	0x00003119
    2ec4:	00806024 	.word	0x00806024
    2ec8:	00002c91 	.word	0x00002c91
    2ecc:	00002c55 	.word	0x00002c55
    2ed0:	00002d11 	.word	0x00002d11
    2ed4:	00002ee5 	.word	0x00002ee5
    2ed8:	00002f09 	.word	0x00002f09
    2edc:	00002fbd 	.word	0x00002fbd
    2ee0:	40000400 	.word	0x40000400

00002ee4 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2ee4:	4b06      	ldr	r3, [pc, #24]	; (2f00 <system_gclk_init+0x1c>)
    2ee6:	6999      	ldr	r1, [r3, #24]
    2ee8:	2208      	movs	r2, #8
    2eea:	430a      	orrs	r2, r1
    2eec:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2eee:	2201      	movs	r2, #1
    2ef0:	4b04      	ldr	r3, [pc, #16]	; (2f04 <system_gclk_init+0x20>)
    2ef2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2ef4:	1c19      	adds	r1, r3, #0
    2ef6:	780b      	ldrb	r3, [r1, #0]
    2ef8:	4213      	tst	r3, r2
    2efa:	d1fc      	bne.n	2ef6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2efc:	4770      	bx	lr
    2efe:	46c0      	nop			; (mov r8, r8)
    2f00:	40000400 	.word	0x40000400
    2f04:	40000c00 	.word	0x40000c00

00002f08 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f0a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2f0c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2f0e:	780d      	ldrb	r5, [r1, #0]
    2f10:	022d      	lsls	r5, r5, #8
    2f12:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2f14:	784b      	ldrb	r3, [r1, #1]
    2f16:	2b00      	cmp	r3, #0
    2f18:	d002      	beq.n	2f20 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2f1a:	2380      	movs	r3, #128	; 0x80
    2f1c:	02db      	lsls	r3, r3, #11
    2f1e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2f20:	7a4b      	ldrb	r3, [r1, #9]
    2f22:	2b00      	cmp	r3, #0
    2f24:	d002      	beq.n	2f2c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2f26:	2380      	movs	r3, #128	; 0x80
    2f28:	031b      	lsls	r3, r3, #12
    2f2a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2f2c:	684c      	ldr	r4, [r1, #4]
    2f2e:	2c01      	cmp	r4, #1
    2f30:	d917      	bls.n	2f62 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2f32:	1e63      	subs	r3, r4, #1
    2f34:	421c      	tst	r4, r3
    2f36:	d10f      	bne.n	2f58 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f38:	2c02      	cmp	r4, #2
    2f3a:	d906      	bls.n	2f4a <system_gclk_gen_set_config+0x42>
    2f3c:	2302      	movs	r3, #2
    2f3e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2f40:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2f42:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2f44:	429c      	cmp	r4, r3
    2f46:	d8fb      	bhi.n	2f40 <system_gclk_gen_set_config+0x38>
    2f48:	e000      	b.n	2f4c <system_gclk_gen_set_config+0x44>
    2f4a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2f4c:	0217      	lsls	r7, r2, #8
    2f4e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2f50:	2380      	movs	r3, #128	; 0x80
    2f52:	035b      	lsls	r3, r3, #13
    2f54:	431d      	orrs	r5, r3
    2f56:	e004      	b.n	2f62 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2f58:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2f5a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2f5c:	2380      	movs	r3, #128	; 0x80
    2f5e:	029b      	lsls	r3, r3, #10
    2f60:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2f62:	7a0b      	ldrb	r3, [r1, #8]
    2f64:	2b00      	cmp	r3, #0
    2f66:	d002      	beq.n	2f6e <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2f68:	2380      	movs	r3, #128	; 0x80
    2f6a:	039b      	lsls	r3, r3, #14
    2f6c:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f6e:	4a0f      	ldr	r2, [pc, #60]	; (2fac <system_gclk_gen_set_config+0xa4>)
    2f70:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2f72:	b25b      	sxtb	r3, r3
    2f74:	2b00      	cmp	r3, #0
    2f76:	dbfb      	blt.n	2f70 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2f78:	4b0d      	ldr	r3, [pc, #52]	; (2fb0 <system_gclk_gen_set_config+0xa8>)
    2f7a:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2f7c:	4b0d      	ldr	r3, [pc, #52]	; (2fb4 <system_gclk_gen_set_config+0xac>)
    2f7e:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f80:	4a0a      	ldr	r2, [pc, #40]	; (2fac <system_gclk_gen_set_config+0xa4>)
    2f82:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2f84:	b25b      	sxtb	r3, r3
    2f86:	2b00      	cmp	r3, #0
    2f88:	dbfb      	blt.n	2f82 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2f8a:	4b08      	ldr	r3, [pc, #32]	; (2fac <system_gclk_gen_set_config+0xa4>)
    2f8c:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2f8e:	1c1a      	adds	r2, r3, #0
    2f90:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2f92:	b25b      	sxtb	r3, r3
    2f94:	2b00      	cmp	r3, #0
    2f96:	dbfb      	blt.n	2f90 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2f98:	4b04      	ldr	r3, [pc, #16]	; (2fac <system_gclk_gen_set_config+0xa4>)
    2f9a:	6859      	ldr	r1, [r3, #4]
    2f9c:	2280      	movs	r2, #128	; 0x80
    2f9e:	0252      	lsls	r2, r2, #9
    2fa0:	400a      	ands	r2, r1
    2fa2:	4315      	orrs	r5, r2
    2fa4:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2fa6:	4b04      	ldr	r3, [pc, #16]	; (2fb8 <system_gclk_gen_set_config+0xb0>)
    2fa8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2fac:	40000c00 	.word	0x40000c00
    2fb0:	0000261d 	.word	0x0000261d
    2fb4:	40000c08 	.word	0x40000c08
    2fb8:	0000265d 	.word	0x0000265d

00002fbc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2fbc:	b510      	push	{r4, lr}
    2fbe:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fc0:	4a0b      	ldr	r2, [pc, #44]	; (2ff0 <system_gclk_gen_enable+0x34>)
    2fc2:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2fc4:	b25b      	sxtb	r3, r3
    2fc6:	2b00      	cmp	r3, #0
    2fc8:	dbfb      	blt.n	2fc2 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2fca:	4b0a      	ldr	r3, [pc, #40]	; (2ff4 <system_gclk_gen_enable+0x38>)
    2fcc:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2fce:	4b0a      	ldr	r3, [pc, #40]	; (2ff8 <system_gclk_gen_enable+0x3c>)
    2fd0:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2fd2:	4a07      	ldr	r2, [pc, #28]	; (2ff0 <system_gclk_gen_enable+0x34>)
    2fd4:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2fd6:	b25b      	sxtb	r3, r3
    2fd8:	2b00      	cmp	r3, #0
    2fda:	dbfb      	blt.n	2fd4 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2fdc:	4b04      	ldr	r3, [pc, #16]	; (2ff0 <system_gclk_gen_enable+0x34>)
    2fde:	6859      	ldr	r1, [r3, #4]
    2fe0:	2280      	movs	r2, #128	; 0x80
    2fe2:	0252      	lsls	r2, r2, #9
    2fe4:	430a      	orrs	r2, r1
    2fe6:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2fe8:	4b04      	ldr	r3, [pc, #16]	; (2ffc <system_gclk_gen_enable+0x40>)
    2fea:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2fec:	bd10      	pop	{r4, pc}
    2fee:	46c0      	nop			; (mov r8, r8)
    2ff0:	40000c00 	.word	0x40000c00
    2ff4:	0000261d 	.word	0x0000261d
    2ff8:	40000c04 	.word	0x40000c04
    2ffc:	0000265d 	.word	0x0000265d

00003000 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    3000:	b570      	push	{r4, r5, r6, lr}
    3002:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3004:	4a1a      	ldr	r2, [pc, #104]	; (3070 <system_gclk_gen_get_hz+0x70>)
    3006:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    3008:	b25b      	sxtb	r3, r3
    300a:	2b00      	cmp	r3, #0
    300c:	dbfb      	blt.n	3006 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    300e:	4b19      	ldr	r3, [pc, #100]	; (3074 <system_gclk_gen_get_hz+0x74>)
    3010:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    3012:	4b19      	ldr	r3, [pc, #100]	; (3078 <system_gclk_gen_get_hz+0x78>)
    3014:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    3016:	4a16      	ldr	r2, [pc, #88]	; (3070 <system_gclk_gen_get_hz+0x70>)
    3018:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    301a:	b25b      	sxtb	r3, r3
    301c:	2b00      	cmp	r3, #0
    301e:	dbfb      	blt.n	3018 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    3020:	4e13      	ldr	r6, [pc, #76]	; (3070 <system_gclk_gen_get_hz+0x70>)
    3022:	6870      	ldr	r0, [r6, #4]
    3024:	04c0      	lsls	r0, r0, #19
    3026:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    3028:	4b14      	ldr	r3, [pc, #80]	; (307c <system_gclk_gen_get_hz+0x7c>)
    302a:	4798      	blx	r3
    302c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    302e:	4b12      	ldr	r3, [pc, #72]	; (3078 <system_gclk_gen_get_hz+0x78>)
    3030:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    3032:	6876      	ldr	r6, [r6, #4]
    3034:	02f6      	lsls	r6, r6, #11
    3036:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3038:	4b11      	ldr	r3, [pc, #68]	; (3080 <system_gclk_gen_get_hz+0x80>)
    303a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    303c:	4a0c      	ldr	r2, [pc, #48]	; (3070 <system_gclk_gen_get_hz+0x70>)
    303e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    3040:	b25b      	sxtb	r3, r3
    3042:	2b00      	cmp	r3, #0
    3044:	dbfb      	blt.n	303e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3046:	4b0a      	ldr	r3, [pc, #40]	; (3070 <system_gclk_gen_get_hz+0x70>)
    3048:	689c      	ldr	r4, [r3, #8]
    304a:	0a24      	lsrs	r4, r4, #8
    304c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    304e:	4b0d      	ldr	r3, [pc, #52]	; (3084 <system_gclk_gen_get_hz+0x84>)
    3050:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3052:	2e00      	cmp	r6, #0
    3054:	d107      	bne.n	3066 <system_gclk_gen_get_hz+0x66>
    3056:	2c01      	cmp	r4, #1
    3058:	d907      	bls.n	306a <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    305a:	1c28      	adds	r0, r5, #0
    305c:	1c21      	adds	r1, r4, #0
    305e:	4b0a      	ldr	r3, [pc, #40]	; (3088 <system_gclk_gen_get_hz+0x88>)
    3060:	4798      	blx	r3
    3062:	1c05      	adds	r5, r0, #0
    3064:	e001      	b.n	306a <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    3066:	3401      	adds	r4, #1
    3068:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    306a:	1c28      	adds	r0, r5, #0
    306c:	bd70      	pop	{r4, r5, r6, pc}
    306e:	46c0      	nop			; (mov r8, r8)
    3070:	40000c00 	.word	0x40000c00
    3074:	0000261d 	.word	0x0000261d
    3078:	40000c04 	.word	0x40000c04
    307c:	00002bc5 	.word	0x00002bc5
    3080:	40000c08 	.word	0x40000c08
    3084:	0000265d 	.word	0x0000265d
    3088:	00006d2d 	.word	0x00006d2d

0000308c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    308c:	b510      	push	{r4, lr}
    308e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3090:	4b06      	ldr	r3, [pc, #24]	; (30ac <system_gclk_chan_enable+0x20>)
    3092:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    3094:	4b06      	ldr	r3, [pc, #24]	; (30b0 <system_gclk_chan_enable+0x24>)
    3096:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    3098:	4b06      	ldr	r3, [pc, #24]	; (30b4 <system_gclk_chan_enable+0x28>)
    309a:	8859      	ldrh	r1, [r3, #2]
    309c:	2280      	movs	r2, #128	; 0x80
    309e:	01d2      	lsls	r2, r2, #7
    30a0:	430a      	orrs	r2, r1
    30a2:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    30a4:	4b04      	ldr	r3, [pc, #16]	; (30b8 <system_gclk_chan_enable+0x2c>)
    30a6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    30a8:	bd10      	pop	{r4, pc}
    30aa:	46c0      	nop			; (mov r8, r8)
    30ac:	0000261d 	.word	0x0000261d
    30b0:	40000c02 	.word	0x40000c02
    30b4:	40000c00 	.word	0x40000c00
    30b8:	0000265d 	.word	0x0000265d

000030bc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    30bc:	b510      	push	{r4, lr}
    30be:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    30c0:	4b0f      	ldr	r3, [pc, #60]	; (3100 <system_gclk_chan_disable+0x44>)
    30c2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    30c4:	4b0f      	ldr	r3, [pc, #60]	; (3104 <system_gclk_chan_disable+0x48>)
    30c6:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    30c8:	4b0f      	ldr	r3, [pc, #60]	; (3108 <system_gclk_chan_disable+0x4c>)
    30ca:	8858      	ldrh	r0, [r3, #2]
    30cc:	0500      	lsls	r0, r0, #20
    30ce:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    30d0:	8859      	ldrh	r1, [r3, #2]
    30d2:	4a0e      	ldr	r2, [pc, #56]	; (310c <system_gclk_chan_disable+0x50>)
    30d4:	400a      	ands	r2, r1
    30d6:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    30d8:	8859      	ldrh	r1, [r3, #2]
    30da:	4a0d      	ldr	r2, [pc, #52]	; (3110 <system_gclk_chan_disable+0x54>)
    30dc:	400a      	ands	r2, r1
    30de:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    30e0:	1c19      	adds	r1, r3, #0
    30e2:	2280      	movs	r2, #128	; 0x80
    30e4:	01d2      	lsls	r2, r2, #7
    30e6:	884b      	ldrh	r3, [r1, #2]
    30e8:	4213      	tst	r3, r2
    30ea:	d1fc      	bne.n	30e6 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    30ec:	4b06      	ldr	r3, [pc, #24]	; (3108 <system_gclk_chan_disable+0x4c>)
    30ee:	0201      	lsls	r1, r0, #8
    30f0:	8858      	ldrh	r0, [r3, #2]
    30f2:	4a06      	ldr	r2, [pc, #24]	; (310c <system_gclk_chan_disable+0x50>)
    30f4:	4002      	ands	r2, r0
    30f6:	430a      	orrs	r2, r1
    30f8:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    30fa:	4b06      	ldr	r3, [pc, #24]	; (3114 <system_gclk_chan_disable+0x58>)
    30fc:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    30fe:	bd10      	pop	{r4, pc}
    3100:	0000261d 	.word	0x0000261d
    3104:	40000c02 	.word	0x40000c02
    3108:	40000c00 	.word	0x40000c00
    310c:	fffff0ff 	.word	0xfffff0ff
    3110:	ffffbfff 	.word	0xffffbfff
    3114:	0000265d 	.word	0x0000265d

00003118 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3118:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    311a:	780c      	ldrb	r4, [r1, #0]
    311c:	0224      	lsls	r4, r4, #8
    311e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    3120:	4b02      	ldr	r3, [pc, #8]	; (312c <system_gclk_chan_set_config+0x14>)
    3122:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    3124:	b2a4      	uxth	r4, r4
    3126:	4b02      	ldr	r3, [pc, #8]	; (3130 <system_gclk_chan_set_config+0x18>)
    3128:	805c      	strh	r4, [r3, #2]
}
    312a:	bd10      	pop	{r4, pc}
    312c:	000030bd 	.word	0x000030bd
    3130:	40000c00 	.word	0x40000c00

00003134 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    3134:	b510      	push	{r4, lr}
    3136:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    3138:	4b06      	ldr	r3, [pc, #24]	; (3154 <system_gclk_chan_get_hz+0x20>)
    313a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    313c:	4b06      	ldr	r3, [pc, #24]	; (3158 <system_gclk_chan_get_hz+0x24>)
    313e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    3140:	4b06      	ldr	r3, [pc, #24]	; (315c <system_gclk_chan_get_hz+0x28>)
    3142:	885c      	ldrh	r4, [r3, #2]
    3144:	0524      	lsls	r4, r4, #20
    3146:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    3148:	4b05      	ldr	r3, [pc, #20]	; (3160 <system_gclk_chan_get_hz+0x2c>)
    314a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    314c:	1c20      	adds	r0, r4, #0
    314e:	4b05      	ldr	r3, [pc, #20]	; (3164 <system_gclk_chan_get_hz+0x30>)
    3150:	4798      	blx	r3
}
    3152:	bd10      	pop	{r4, pc}
    3154:	0000261d 	.word	0x0000261d
    3158:	40000c02 	.word	0x40000c02
    315c:	40000c00 	.word	0x40000c00
    3160:	0000265d 	.word	0x0000265d
    3164:	00003001 	.word	0x00003001

00003168 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    3168:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    316a:	78d3      	ldrb	r3, [r2, #3]
    316c:	2b00      	cmp	r3, #0
    316e:	d11e      	bne.n	31ae <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    3170:	7813      	ldrb	r3, [r2, #0]
    3172:	2b80      	cmp	r3, #128	; 0x80
    3174:	d004      	beq.n	3180 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    3176:	061b      	lsls	r3, r3, #24
    3178:	2480      	movs	r4, #128	; 0x80
    317a:	0264      	lsls	r4, r4, #9
    317c:	4323      	orrs	r3, r4
    317e:	e000      	b.n	3182 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3180:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    3182:	7854      	ldrb	r4, [r2, #1]
    3184:	2502      	movs	r5, #2
    3186:	43ac      	bics	r4, r5
    3188:	d10a      	bne.n	31a0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    318a:	7894      	ldrb	r4, [r2, #2]
    318c:	2c00      	cmp	r4, #0
    318e:	d103      	bne.n	3198 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    3190:	2480      	movs	r4, #128	; 0x80
    3192:	02a4      	lsls	r4, r4, #10
    3194:	4323      	orrs	r3, r4
    3196:	e002      	b.n	319e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    3198:	24c0      	movs	r4, #192	; 0xc0
    319a:	02e4      	lsls	r4, r4, #11
    319c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    319e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31a0:	7854      	ldrb	r4, [r2, #1]
    31a2:	3c01      	subs	r4, #1
    31a4:	2c01      	cmp	r4, #1
    31a6:	d804      	bhi.n	31b2 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    31a8:	4c11      	ldr	r4, [pc, #68]	; (31f0 <_system_pinmux_config+0x88>)
    31aa:	4023      	ands	r3, r4
    31ac:	e001      	b.n	31b2 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    31ae:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    31b0:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    31b2:	040d      	lsls	r5, r1, #16
    31b4:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31b6:	24a0      	movs	r4, #160	; 0xa0
    31b8:	05e4      	lsls	r4, r4, #23
    31ba:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    31bc:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31be:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    31c0:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31c2:	24d0      	movs	r4, #208	; 0xd0
    31c4:	0624      	lsls	r4, r4, #24
    31c6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    31c8:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    31ca:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    31cc:	78d4      	ldrb	r4, [r2, #3]
    31ce:	2c00      	cmp	r4, #0
    31d0:	d10c      	bne.n	31ec <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    31d2:	035c      	lsls	r4, r3, #13
    31d4:	d505      	bpl.n	31e2 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    31d6:	7893      	ldrb	r3, [r2, #2]
    31d8:	2b01      	cmp	r3, #1
    31da:	d101      	bne.n	31e0 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    31dc:	6181      	str	r1, [r0, #24]
    31de:	e000      	b.n	31e2 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    31e0:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    31e2:	7853      	ldrb	r3, [r2, #1]
    31e4:	3b01      	subs	r3, #1
    31e6:	2b01      	cmp	r3, #1
    31e8:	d800      	bhi.n	31ec <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    31ea:	6081      	str	r1, [r0, #8]
		}
	}
}
    31ec:	bd30      	pop	{r4, r5, pc}
    31ee:	46c0      	nop			; (mov r8, r8)
    31f0:	fffbffff 	.word	0xfffbffff

000031f4 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    31f4:	b508      	push	{r3, lr}
    31f6:	1c03      	adds	r3, r0, #0
    31f8:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    31fa:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    31fc:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    31fe:	2900      	cmp	r1, #0
    3200:	d103      	bne.n	320a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    3202:	0958      	lsrs	r0, r3, #5
    3204:	01c0      	lsls	r0, r0, #7
    3206:	4904      	ldr	r1, [pc, #16]	; (3218 <system_pinmux_pin_set_config+0x24>)
    3208:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    320a:	211f      	movs	r1, #31
    320c:	400b      	ands	r3, r1
    320e:	2101      	movs	r1, #1
    3210:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    3212:	4b02      	ldr	r3, [pc, #8]	; (321c <system_pinmux_pin_set_config+0x28>)
    3214:	4798      	blx	r3
}
    3216:	bd08      	pop	{r3, pc}
    3218:	41004400 	.word	0x41004400
    321c:	00003169 	.word	0x00003169

00003220 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    3220:	4770      	bx	lr
    3222:	46c0      	nop			; (mov r8, r8)

00003224 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    3224:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    3226:	4b05      	ldr	r3, [pc, #20]	; (323c <system_init+0x18>)
    3228:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    322a:	4b05      	ldr	r3, [pc, #20]	; (3240 <system_init+0x1c>)
    322c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    322e:	4b05      	ldr	r3, [pc, #20]	; (3244 <system_init+0x20>)
    3230:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    3232:	4b05      	ldr	r3, [pc, #20]	; (3248 <system_init+0x24>)
    3234:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    3236:	4b05      	ldr	r3, [pc, #20]	; (324c <system_init+0x28>)
    3238:	4798      	blx	r3
}
    323a:	bd08      	pop	{r3, pc}
    323c:	00002db9 	.word	0x00002db9
    3240:	00002619 	.word	0x00002619
    3244:	00003221 	.word	0x00003221
    3248:	00003221 	.word	0x00003221
    324c:	00003221 	.word	0x00003221

00003250 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    3250:	b570      	push	{r4, r5, r6, lr}
    3252:	b084      	sub	sp, #16
    3254:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    3256:	ab01      	add	r3, sp, #4
    3258:	4a0a      	ldr	r2, [pc, #40]	; (3284 <_tc_get_inst_index+0x34>)
    325a:	ca70      	ldmia	r2!, {r4, r5, r6}
    325c:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    325e:	9b01      	ldr	r3, [sp, #4]
    3260:	4283      	cmp	r3, r0
    3262:	d00a      	beq.n	327a <_tc_get_inst_index+0x2a>
    3264:	9c02      	ldr	r4, [sp, #8]
    3266:	4284      	cmp	r4, r0
    3268:	d005      	beq.n	3276 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    326a:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    326c:	9d03      	ldr	r5, [sp, #12]
    326e:	428d      	cmp	r5, r1
    3270:	d105      	bne.n	327e <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    3272:	2002      	movs	r0, #2
    3274:	e002      	b.n	327c <_tc_get_inst_index+0x2c>
    3276:	2001      	movs	r0, #1
    3278:	e000      	b.n	327c <_tc_get_inst_index+0x2c>
    327a:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    327c:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    327e:	b004      	add	sp, #16
    3280:	bd70      	pop	{r4, r5, r6, pc}
    3282:	46c0      	nop			; (mov r8, r8)
    3284:	0000a024 	.word	0x0000a024

00003288 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    3288:	b5f0      	push	{r4, r5, r6, r7, lr}
    328a:	464f      	mov	r7, r9
    328c:	4646      	mov	r6, r8
    328e:	b4c0      	push	{r6, r7}
    3290:	b087      	sub	sp, #28
    3292:	1c04      	adds	r4, r0, #0
    3294:	1c0d      	adds	r5, r1, #0
    3296:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    3298:	1c08      	adds	r0, r1, #0
    329a:	4b90      	ldr	r3, [pc, #576]	; (34dc <tc_init+0x254>)
    329c:	4798      	blx	r3
    329e:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    32a0:	4f8f      	ldr	r7, [pc, #572]	; (34e0 <tc_init+0x258>)
    32a2:	1c39      	adds	r1, r7, #0
    32a4:	310c      	adds	r1, #12
    32a6:	a805      	add	r0, sp, #20
    32a8:	2203      	movs	r2, #3
    32aa:	4e8e      	ldr	r6, [pc, #568]	; (34e4 <tc_init+0x25c>)
    32ac:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    32ae:	1c39      	adds	r1, r7, #0
    32b0:	3110      	adds	r1, #16
    32b2:	a803      	add	r0, sp, #12
    32b4:	2206      	movs	r2, #6
    32b6:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    32b8:	2300      	movs	r3, #0
    32ba:	60a3      	str	r3, [r4, #8]
    32bc:	60e3      	str	r3, [r4, #12]
    32be:	6123      	str	r3, [r4, #16]
    32c0:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    32c2:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    32c4:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    32c6:	4648      	mov	r0, r9
    32c8:	0082      	lsls	r2, r0, #2
    32ca:	4b87      	ldr	r3, [pc, #540]	; (34e8 <tc_init+0x260>)
    32cc:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    32ce:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    32d0:	4641      	mov	r1, r8
    32d2:	788b      	ldrb	r3, [r1, #2]
    32d4:	2b08      	cmp	r3, #8
    32d6:	d104      	bne.n	32e2 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    32d8:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    32da:	464a      	mov	r2, r9
    32dc:	07d2      	lsls	r2, r2, #31
    32de:	d400      	bmi.n	32e2 <tc_init+0x5a>
    32e0:	e0f6      	b.n	34d0 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    32e2:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    32e4:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    32e6:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    32e8:	07d9      	lsls	r1, r3, #31
    32ea:	d500      	bpl.n	32ee <tc_init+0x66>
    32ec:	e0f0      	b.n	34d0 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    32ee:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    32f0:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    32f2:	06da      	lsls	r2, r3, #27
    32f4:	d500      	bpl.n	32f8 <tc_init+0x70>
    32f6:	e0eb      	b.n	34d0 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    32f8:	882b      	ldrh	r3, [r5, #0]
    32fa:	0799      	lsls	r1, r3, #30
    32fc:	d500      	bpl.n	3300 <tc_init+0x78>
    32fe:	e0e7      	b.n	34d0 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    3300:	4642      	mov	r2, r8
    3302:	7c13      	ldrb	r3, [r2, #16]
    3304:	2b00      	cmp	r3, #0
    3306:	d00c      	beq.n	3322 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3308:	a902      	add	r1, sp, #8
    330a:	2301      	movs	r3, #1
    330c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    330e:	2200      	movs	r2, #0
    3310:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    3312:	4640      	mov	r0, r8
    3314:	6980      	ldr	r0, [r0, #24]
    3316:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3318:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    331a:	4642      	mov	r2, r8
    331c:	7d10      	ldrb	r0, [r2, #20]
    331e:	4b73      	ldr	r3, [pc, #460]	; (34ec <tc_init+0x264>)
    3320:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    3322:	4640      	mov	r0, r8
    3324:	7f03      	ldrb	r3, [r0, #28]
    3326:	2b00      	cmp	r3, #0
    3328:	d00b      	beq.n	3342 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    332a:	a902      	add	r1, sp, #8
    332c:	2301      	movs	r3, #1
    332e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    3330:	2200      	movs	r2, #0
    3332:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    3334:	6a42      	ldr	r2, [r0, #36]	; 0x24
    3336:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    3338:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    333a:	6a03      	ldr	r3, [r0, #32]
    333c:	b2d8      	uxtb	r0, r3
    333e:	4b6b      	ldr	r3, [pc, #428]	; (34ec <tc_init+0x264>)
    3340:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    3342:	4b6b      	ldr	r3, [pc, #428]	; (34f0 <tc_init+0x268>)
    3344:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    3346:	4648      	mov	r0, r9
    3348:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    334a:	a803      	add	r0, sp, #12
    334c:	5a12      	ldrh	r2, [r2, r0]
    334e:	430a      	orrs	r2, r1
    3350:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    3352:	4641      	mov	r1, r8
    3354:	788b      	ldrb	r3, [r1, #2]
    3356:	2b08      	cmp	r3, #8
    3358:	d108      	bne.n	336c <tc_init+0xe4>
    335a:	4b65      	ldr	r3, [pc, #404]	; (34f0 <tc_init+0x268>)
    335c:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    335e:	4648      	mov	r0, r9
    3360:	3001      	adds	r0, #1
    3362:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    3364:	a903      	add	r1, sp, #12
    3366:	5a41      	ldrh	r1, [r0, r1]
    3368:	430a      	orrs	r2, r1
    336a:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    336c:	a901      	add	r1, sp, #4
    336e:	4642      	mov	r2, r8
    3370:	7813      	ldrb	r3, [r2, #0]
    3372:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    3374:	ab05      	add	r3, sp, #20
    3376:	4648      	mov	r0, r9
    3378:	5c1e      	ldrb	r6, [r3, r0]
    337a:	1c30      	adds	r0, r6, #0
    337c:	4b5d      	ldr	r3, [pc, #372]	; (34f4 <tc_init+0x26c>)
    337e:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    3380:	1c30      	adds	r0, r6, #0
    3382:	4b5d      	ldr	r3, [pc, #372]	; (34f8 <tc_init+0x270>)
    3384:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    3386:	4641      	mov	r1, r8
    3388:	8888      	ldrh	r0, [r1, #4]
    338a:	890b      	ldrh	r3, [r1, #8]
    338c:	4303      	orrs	r3, r0
    338e:	7988      	ldrb	r0, [r1, #6]
    3390:	788a      	ldrb	r2, [r1, #2]
    3392:	4310      	orrs	r0, r2
    3394:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    3396:	784b      	ldrb	r3, [r1, #1]
    3398:	2b00      	cmp	r3, #0
    339a:	d002      	beq.n	33a2 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    339c:	2380      	movs	r3, #128	; 0x80
    339e:	011b      	lsls	r3, r3, #4
    33a0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33a2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33a4:	227f      	movs	r2, #127	; 0x7f
    33a6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    33a8:	4393      	bics	r3, r2
    33aa:	d1fc      	bne.n	33a6 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    33ac:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    33ae:	4642      	mov	r2, r8
    33b0:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    33b2:	1e43      	subs	r3, r0, #1
    33b4:	4198      	sbcs	r0, r3
    33b6:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    33b8:	7b93      	ldrb	r3, [r2, #14]
    33ba:	2b00      	cmp	r3, #0
    33bc:	d001      	beq.n	33c2 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    33be:	2301      	movs	r3, #1
    33c0:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33c2:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33c4:	227f      	movs	r2, #127	; 0x7f
    33c6:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    33c8:	4393      	bics	r3, r2
    33ca:	d1fc      	bne.n	33c6 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    33cc:	23ff      	movs	r3, #255	; 0xff
    33ce:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    33d0:	2800      	cmp	r0, #0
    33d2:	d005      	beq.n	33e0 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33d4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33d6:	227f      	movs	r2, #127	; 0x7f
    33d8:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    33da:	4393      	bics	r3, r2
    33dc:	d1fc      	bne.n	33d8 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    33de:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    33e0:	4643      	mov	r3, r8
    33e2:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    33e4:	7adb      	ldrb	r3, [r3, #11]
    33e6:	2b00      	cmp	r3, #0
    33e8:	d001      	beq.n	33ee <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    33ea:	2310      	movs	r3, #16
    33ec:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    33ee:	4641      	mov	r1, r8
    33f0:	7b0b      	ldrb	r3, [r1, #12]
    33f2:	2b00      	cmp	r3, #0
    33f4:	d001      	beq.n	33fa <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    33f6:	2320      	movs	r3, #32
    33f8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    33fa:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    33fc:	227f      	movs	r2, #127	; 0x7f
    33fe:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    3400:	4393      	bics	r3, r2
    3402:	d1fc      	bne.n	33fe <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    3404:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3406:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3408:	217f      	movs	r1, #127	; 0x7f
    340a:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    340c:	438b      	bics	r3, r1
    340e:	d1fc      	bne.n	340a <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    3410:	7923      	ldrb	r3, [r4, #4]
    3412:	2b04      	cmp	r3, #4
    3414:	d005      	beq.n	3422 <tc_init+0x19a>
    3416:	2b08      	cmp	r3, #8
    3418:	d041      	beq.n	349e <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    341a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    341c:	2b00      	cmp	r3, #0
    341e:	d157      	bne.n	34d0 <tc_init+0x248>
    3420:	e024      	b.n	346c <tc_init+0x1e4>
    3422:	217f      	movs	r1, #127	; 0x7f
    3424:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    3426:	438b      	bics	r3, r1
    3428:	d1fc      	bne.n	3424 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    342a:	2328      	movs	r3, #40	; 0x28
    342c:	4642      	mov	r2, r8
    342e:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    3430:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3432:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3434:	227f      	movs	r2, #127	; 0x7f
    3436:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    3438:	4393      	bics	r3, r2
    343a:	d1fc      	bne.n	3436 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    343c:	2329      	movs	r3, #41	; 0x29
    343e:	4640      	mov	r0, r8
    3440:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    3442:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3444:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3446:	227f      	movs	r2, #127	; 0x7f
    3448:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    344a:	4393      	bics	r3, r2
    344c:	d1fc      	bne.n	3448 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    344e:	232a      	movs	r3, #42	; 0x2a
    3450:	4641      	mov	r1, r8
    3452:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    3454:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    3456:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3458:	227f      	movs	r2, #127	; 0x7f
    345a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    345c:	4393      	bics	r3, r2
    345e:	d1fc      	bne.n	345a <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    3460:	232b      	movs	r3, #43	; 0x2b
    3462:	4642      	mov	r2, r8
    3464:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    3466:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    3468:	2000      	movs	r0, #0
    346a:	e031      	b.n	34d0 <tc_init+0x248>
    346c:	217f      	movs	r1, #127	; 0x7f
    346e:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    3470:	438b      	bics	r3, r1
    3472:	d1fc      	bne.n	346e <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    3474:	4640      	mov	r0, r8
    3476:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    3478:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    347a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    347c:	227f      	movs	r2, #127	; 0x7f
    347e:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    3480:	4393      	bics	r3, r2
    3482:	d1fc      	bne.n	347e <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    3484:	4641      	mov	r1, r8
    3486:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    3488:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    348a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    348c:	227f      	movs	r2, #127	; 0x7f
    348e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    3490:	4393      	bics	r3, r2
    3492:	d1fc      	bne.n	348e <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    3494:	4642      	mov	r2, r8
    3496:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    3498:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    349a:	2000      	movs	r0, #0
    349c:	e018      	b.n	34d0 <tc_init+0x248>
    349e:	217f      	movs	r1, #127	; 0x7f
    34a0:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    34a2:	438b      	bics	r3, r1
    34a4:	d1fc      	bne.n	34a0 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    34a6:	4643      	mov	r3, r8
    34a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    34aa:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34ac:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34ae:	227f      	movs	r2, #127	; 0x7f
    34b0:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    34b2:	4393      	bics	r3, r2
    34b4:	d1fc      	bne.n	34b0 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    34b6:	4640      	mov	r0, r8
    34b8:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    34ba:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    34bc:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    34be:	227f      	movs	r2, #127	; 0x7f
    34c0:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    34c2:	4393      	bics	r3, r2
    34c4:	d1fc      	bne.n	34c0 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    34c6:	4641      	mov	r1, r8
    34c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    34ca:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    34cc:	2000      	movs	r0, #0
    34ce:	e7ff      	b.n	34d0 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    34d0:	b007      	add	sp, #28
    34d2:	bc0c      	pop	{r2, r3}
    34d4:	4690      	mov	r8, r2
    34d6:	4699      	mov	r9, r3
    34d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    34da:	46c0      	nop			; (mov r8, r8)
    34dc:	00003251 	.word	0x00003251
    34e0:	0000a024 	.word	0x0000a024
    34e4:	00004589 	.word	0x00004589
    34e8:	2000032c 	.word	0x2000032c
    34ec:	000031f5 	.word	0x000031f5
    34f0:	40000400 	.word	0x40000400
    34f4:	00003119 	.word	0x00003119
    34f8:	0000308d 	.word	0x0000308d

000034fc <tc_set_top_value>:
 *                                module instance is invalid.
 */
enum status_code tc_set_top_value (
		const struct tc_module *const module_inst,
		const uint32_t top_value)
{
    34fc:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(top_value);

	Tc *const tc_module = module_inst->hw;
    34fe:	6802      	ldr	r2, [r0, #0]
    3500:	247f      	movs	r4, #127	; 0x7f
    3502:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    3504:	43a3      	bics	r3, r4
    3506:	d1fc      	bne.n	3502 <tc_set_top_value+0x6>
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    3508:	7903      	ldrb	r3, [r0, #4]
    350a:	2b04      	cmp	r3, #4
    350c:	d005      	beq.n	351a <tc_set_top_value+0x1e>
    350e:	2b08      	cmp	r3, #8
    3510:	d00b      	beq.n	352a <tc_set_top_value+0x2e>
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
			return STATUS_OK;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    3512:	2017      	movs	r0, #23

	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    3514:	2b00      	cmp	r3, #0
    3516:	d10b      	bne.n	3530 <tc_set_top_value+0x34>
    3518:	e003      	b.n	3522 <tc_set_top_value+0x26>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.PER.reg    = (uint8_t)top_value;
    351a:	b2c9      	uxtb	r1, r1
    351c:	7511      	strb	r1, [r2, #20]
			return STATUS_OK;
    351e:	2000      	movs	r0, #0
    3520:	e006      	b.n	3530 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.CC[0].reg = (uint16_t)top_value;
    3522:	b289      	uxth	r1, r1
    3524:	8311      	strh	r1, [r2, #24]
			return STATUS_OK;
    3526:	2000      	movs	r0, #0
    3528:	e002      	b.n	3530 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
    352a:	6191      	str	r1, [r2, #24]
			return STATUS_OK;
    352c:	2000      	movs	r0, #0
    352e:	e7ff      	b.n	3530 <tc_set_top_value+0x34>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
}
    3530:	bd10      	pop	{r4, pc}
    3532:	46c0      	nop			; (mov r8, r8)

00003534 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    3534:	1c93      	adds	r3, r2, #2
    3536:	009b      	lsls	r3, r3, #2
    3538:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    353a:	2a02      	cmp	r2, #2
    353c:	d104      	bne.n	3548 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    353e:	7e02      	ldrb	r2, [r0, #24]
    3540:	2310      	movs	r3, #16
    3542:	4313      	orrs	r3, r2
    3544:	7603      	strb	r3, [r0, #24]
    3546:	e00c      	b.n	3562 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    3548:	2a03      	cmp	r2, #3
    354a:	d104      	bne.n	3556 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    354c:	7e02      	ldrb	r2, [r0, #24]
    354e:	2320      	movs	r3, #32
    3550:	4313      	orrs	r3, r2
    3552:	7603      	strb	r3, [r0, #24]
    3554:	e005      	b.n	3562 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    3556:	2301      	movs	r3, #1
    3558:	4093      	lsls	r3, r2
    355a:	1c1a      	adds	r2, r3, #0
    355c:	7e03      	ldrb	r3, [r0, #24]
    355e:	431a      	orrs	r2, r3
    3560:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    3562:	2000      	movs	r0, #0
    3564:	4770      	bx	lr
    3566:	46c0      	nop			; (mov r8, r8)

00003568 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    3568:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    356a:	0080      	lsls	r0, r0, #2
    356c:	4b14      	ldr	r3, [pc, #80]	; (35c0 <_tc_interrupt_handler+0x58>)
    356e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    3570:	6822      	ldr	r2, [r4, #0]
    3572:	7b95      	ldrb	r5, [r2, #14]
    3574:	7e23      	ldrb	r3, [r4, #24]
    3576:	401d      	ands	r5, r3
    3578:	7e63      	ldrb	r3, [r4, #25]
    357a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    357c:	07eb      	lsls	r3, r5, #31
    357e:	d505      	bpl.n	358c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    3580:	1c20      	adds	r0, r4, #0
    3582:	68a2      	ldr	r2, [r4, #8]
    3584:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    3586:	2301      	movs	r3, #1
    3588:	6822      	ldr	r2, [r4, #0]
    358a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    358c:	07ab      	lsls	r3, r5, #30
    358e:	d505      	bpl.n	359c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    3590:	1c20      	adds	r0, r4, #0
    3592:	68e2      	ldr	r2, [r4, #12]
    3594:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    3596:	2302      	movs	r3, #2
    3598:	6822      	ldr	r2, [r4, #0]
    359a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    359c:	06eb      	lsls	r3, r5, #27
    359e:	d505      	bpl.n	35ac <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    35a0:	1c20      	adds	r0, r4, #0
    35a2:	6922      	ldr	r2, [r4, #16]
    35a4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    35a6:	2310      	movs	r3, #16
    35a8:	6822      	ldr	r2, [r4, #0]
    35aa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    35ac:	06ab      	lsls	r3, r5, #26
    35ae:	d505      	bpl.n	35bc <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    35b0:	1c20      	adds	r0, r4, #0
    35b2:	6962      	ldr	r2, [r4, #20]
    35b4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    35b6:	6823      	ldr	r3, [r4, #0]
    35b8:	2220      	movs	r2, #32
    35ba:	739a      	strb	r2, [r3, #14]
	}
}
    35bc:	bd38      	pop	{r3, r4, r5, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	2000032c 	.word	0x2000032c

000035c4 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    35c4:	b508      	push	{r3, lr}
    35c6:	2000      	movs	r0, #0
    35c8:	4b01      	ldr	r3, [pc, #4]	; (35d0 <TC3_Handler+0xc>)
    35ca:	4798      	blx	r3
    35cc:	bd08      	pop	{r3, pc}
    35ce:	46c0      	nop			; (mov r8, r8)
    35d0:	00003569 	.word	0x00003569

000035d4 <TC4_Handler>:
    35d4:	b508      	push	{r3, lr}
    35d6:	2001      	movs	r0, #1
    35d8:	4b01      	ldr	r3, [pc, #4]	; (35e0 <TC4_Handler+0xc>)
    35da:	4798      	blx	r3
    35dc:	bd08      	pop	{r3, pc}
    35de:	46c0      	nop			; (mov r8, r8)
    35e0:	00003569 	.word	0x00003569

000035e4 <TC5_Handler>:
    35e4:	b508      	push	{r3, lr}
    35e6:	2002      	movs	r0, #2
    35e8:	4b01      	ldr	r3, [pc, #4]	; (35f0 <TC5_Handler+0xc>)
    35ea:	4798      	blx	r3
    35ec:	bd08      	pop	{r3, pc}
    35ee:	46c0      	nop			; (mov r8, r8)
    35f0:	00003569 	.word	0x00003569

000035f4 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    35f4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    35f6:	4b25      	ldr	r3, [pc, #148]	; (368c <_eeprom_emulator_update_page_mapping+0x98>)
    35f8:	8918      	ldrh	r0, [r3, #8]
    35fa:	2800      	cmp	r0, #0
    35fc:	d03a      	beq.n	3674 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    35fe:	7a9f      	ldrb	r7, [r3, #10]
    3600:	685a      	ldr	r2, [r3, #4]
    3602:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3604:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    3606:	4e21      	ldr	r6, [pc, #132]	; (368c <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    3608:	42ab      	cmp	r3, r5
    360a:	d006      	beq.n	361a <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    360c:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    360e:	29ff      	cmp	r1, #255	; 0xff
    3610:	d003      	beq.n	361a <_eeprom_emulator_update_page_mapping+0x26>
    3612:	42b9      	cmp	r1, r7
    3614:	d201      	bcs.n	361a <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    3616:	1871      	adds	r1, r6, r1
    3618:	72cb      	strb	r3, [r1, #11]
    361a:	3301      	adds	r3, #1
    361c:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    361e:	b299      	uxth	r1, r3
    3620:	4288      	cmp	r0, r1
    3622:	d8f1      	bhi.n	3608 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    3624:	213f      	movs	r1, #63	; 0x3f
    3626:	2387      	movs	r3, #135	; 0x87
    3628:	4a18      	ldr	r2, [pc, #96]	; (368c <_eeprom_emulator_update_page_mapping+0x98>)
    362a:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    362c:	0886      	lsrs	r6, r0, #2
    362e:	d02c      	beq.n	368a <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    3630:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    3632:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    3634:	2300      	movs	r3, #0
    3636:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    3638:	3801      	subs	r0, #1
    363a:	2700      	movs	r7, #0
    363c:	46ac      	mov	ip, r5
    363e:	e001      	b.n	3644 <_eeprom_emulator_update_page_mapping+0x50>
    3640:	1c3b      	adds	r3, r7, #0
    3642:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    3644:	008a      	lsls	r2, r1, #2
    3646:	189a      	adds	r2, r3, r2
    3648:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    364a:	4282      	cmp	r2, r0
    364c:	d003      	beq.n	3656 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    364e:	0192      	lsls	r2, r2, #6
    3650:	5d12      	ldrb	r2, [r2, r4]
    3652:	2aff      	cmp	r2, #255	; 0xff
    3654:	d113      	bne.n	367e <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    3656:	3301      	adds	r3, #1
    3658:	b2db      	uxtb	r3, r3
    365a:	2b03      	cmp	r3, #3
    365c:	d9f2      	bls.n	3644 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    365e:	2d00      	cmp	r5, #0
    3660:	d003      	beq.n	366a <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    3662:	2387      	movs	r3, #135	; 0x87
    3664:	4a09      	ldr	r2, [pc, #36]	; (368c <_eeprom_emulator_update_page_mapping+0x98>)
    3666:	54d1      	strb	r1, [r2, r3]
			break;
    3668:	e00f      	b.n	368a <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    366a:	3101      	adds	r1, #1
    366c:	b289      	uxth	r1, r1
    366e:	42b1      	cmp	r1, r6
    3670:	d3e6      	bcc.n	3640 <_eeprom_emulator_update_page_mapping+0x4c>
    3672:	e00a      	b.n	368a <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    3674:	213f      	movs	r1, #63	; 0x3f
    3676:	2387      	movs	r3, #135	; 0x87
    3678:	4a04      	ldr	r2, [pc, #16]	; (368c <_eeprom_emulator_update_page_mapping+0x98>)
    367a:	54d1      	strb	r1, [r2, r3]
    367c:	e005      	b.n	368a <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    367e:	3301      	adds	r3, #1
    3680:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    3682:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    3684:	2b03      	cmp	r3, #3
    3686:	d9dd      	bls.n	3644 <_eeprom_emulator_update_page_mapping+0x50>
    3688:	e7ef      	b.n	366a <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    368a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    368c:	20000130 	.word	0x20000130

00003690 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    3690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3692:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    3694:	0186      	lsls	r6, r0, #6
    3696:	4d05      	ldr	r5, [pc, #20]	; (36ac <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    3698:	4c05      	ldr	r4, [pc, #20]	; (36b0 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    369a:	686b      	ldr	r3, [r5, #4]
    369c:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    369e:	1c39      	adds	r1, r7, #0
    36a0:	2240      	movs	r2, #64	; 0x40
    36a2:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    36a4:	2805      	cmp	r0, #5
    36a6:	d0f8      	beq.n	369a <_eeprom_emulator_nvm_read_page+0xa>
}
    36a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36aa:	46c0      	nop			; (mov r8, r8)
    36ac:	20000130 	.word	0x20000130
    36b0:	00001b5d 	.word	0x00001b5d

000036b4 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    36b4:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    36b6:	0206      	lsls	r6, r0, #8
    36b8:	4d03      	ldr	r5, [pc, #12]	; (36c8 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    36ba:	4c04      	ldr	r4, [pc, #16]	; (36cc <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    36bc:	686b      	ldr	r3, [r5, #4]
    36be:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    36c0:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    36c2:	2805      	cmp	r0, #5
    36c4:	d0fa      	beq.n	36bc <_eeprom_emulator_nvm_erase_row+0x8>
}
    36c6:	bd70      	pop	{r4, r5, r6, pc}
    36c8:	20000130 	.word	0x20000130
    36cc:	00001bcd 	.word	0x00001bcd

000036d0 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    36d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    36d2:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    36d4:	0186      	lsls	r6, r0, #6
    36d6:	4d05      	ldr	r5, [pc, #20]	; (36ec <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    36d8:	4c05      	ldr	r4, [pc, #20]	; (36f0 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    36da:	686b      	ldr	r3, [r5, #4]
    36dc:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    36de:	1c39      	adds	r1, r7, #0
    36e0:	2240      	movs	r2, #64	; 0x40
    36e2:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    36e4:	2805      	cmp	r0, #5
    36e6:	d0f8      	beq.n	36da <_eeprom_emulator_nvm_fill_cache+0xa>
}
    36e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    36ea:	46c0      	nop			; (mov r8, r8)
    36ec:	20000130 	.word	0x20000130
    36f0:	00001ad1 	.word	0x00001ad1

000036f4 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    36f4:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    36f6:	0186      	lsls	r6, r0, #6
    36f8:	4d04      	ldr	r5, [pc, #16]	; (370c <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    36fa:	4c05      	ldr	r4, [pc, #20]	; (3710 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    36fc:	686b      	ldr	r3, [r5, #4]
    36fe:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    3700:	2004      	movs	r0, #4
    3702:	2200      	movs	r2, #0
    3704:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    3706:	2805      	cmp	r0, #5
    3708:	d0f8      	beq.n	36fc <_eeprom_emulator_nvm_commit_cache+0x8>
}
    370a:	bd70      	pop	{r4, r5, r6, pc}
    370c:	20000130 	.word	0x20000130
    3710:	00001a4d 	.word	0x00001a4d

00003714 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    3714:	b530      	push	{r4, r5, lr}
    3716:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    3718:	ab16      	add	r3, sp, #88	; 0x58
    371a:	2200      	movs	r2, #0
    371c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    371e:	492e      	ldr	r1, [pc, #184]	; (37d8 <eeprom_emulator_init+0xc4>)
    3720:	6849      	ldr	r1, [r1, #4]
    3722:	06c9      	lsls	r1, r1, #27
    3724:	0f09      	lsrs	r1, r1, #28
    3726:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    3728:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    372a:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    372c:	2201      	movs	r2, #1
    372e:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    3730:	4c2a      	ldr	r4, [pc, #168]	; (37dc <eeprom_emulator_init+0xc8>)
    3732:	a816      	add	r0, sp, #88	; 0x58
    3734:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    3736:	2805      	cmp	r0, #5
    3738:	d0fb      	beq.n	3732 <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    373a:	a813      	add	r0, sp, #76	; 0x4c
    373c:	4b28      	ldr	r3, [pc, #160]	; (37e0 <eeprom_emulator_init+0xcc>)
    373e:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    3740:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    3742:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    3744:	2b0b      	cmp	r3, #11
    3746:	d944      	bls.n	37d2 <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    3748:	4c26      	ldr	r4, [pc, #152]	; (37e4 <eeprom_emulator_init+0xd0>)
    374a:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    374c:	1c1a      	adds	r2, r3, #0
    374e:	3a08      	subs	r2, #8
    3750:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    3752:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    3754:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    3756:	0a9b      	lsrs	r3, r3, #10
    3758:	425b      	negs	r3, r3
    375a:	2080      	movs	r0, #128	; 0x80
    375c:	02c0      	lsls	r0, r0, #11
    375e:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    3760:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    3762:	2200      	movs	r2, #0
    3764:	23c8      	movs	r3, #200	; 0xc8
    3766:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    3768:	4b1f      	ldr	r3, [pc, #124]	; (37e8 <eeprom_emulator_init+0xd4>)
    376a:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    376c:	2387      	movs	r3, #135	; 0x87
    376e:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    3770:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    3772:	2b3f      	cmp	r3, #63	; 0x3f
    3774:	d02d      	beq.n	37d2 <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    3776:	466b      	mov	r3, sp
    3778:	4a1c      	ldr	r2, [pc, #112]	; (37ec <eeprom_emulator_init+0xd8>)
    377a:	ca31      	ldmia	r2!, {r0, r4, r5}
    377c:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    377e:	4b19      	ldr	r3, [pc, #100]	; (37e4 <eeprom_emulator_init+0xd0>)
    3780:	8918      	ldrh	r0, [r3, #8]
    3782:	3801      	subs	r0, #1
    3784:	b280      	uxth	r0, r0
    3786:	a903      	add	r1, sp, #12
    3788:	4b19      	ldr	r3, [pc, #100]	; (37f0 <eeprom_emulator_init+0xdc>)
    378a:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    378c:	9a03      	ldr	r2, [sp, #12]
    378e:	9b00      	ldr	r3, [sp, #0]
    3790:	429a      	cmp	r2, r3
    3792:	d119      	bne.n	37c8 <eeprom_emulator_init+0xb4>
    3794:	9c04      	ldr	r4, [sp, #16]
    3796:	9d01      	ldr	r5, [sp, #4]
    3798:	42ac      	cmp	r4, r5
    379a:	d117      	bne.n	37cc <eeprom_emulator_init+0xb8>
    379c:	9805      	ldr	r0, [sp, #20]
    379e:	9a02      	ldr	r2, [sp, #8]
    37a0:	4290      	cmp	r0, r2
    37a2:	d115      	bne.n	37d0 <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    37a4:	ab03      	add	r3, sp, #12
    37a6:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    37a8:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    37aa:	2b01      	cmp	r3, #1
    37ac:	d111      	bne.n	37d2 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    37ae:	ab03      	add	r3, sp, #12
    37b0:	7b1b      	ldrb	r3, [r3, #12]
    37b2:	2b01      	cmp	r3, #1
    37b4:	d10d      	bne.n	37d2 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    37b6:	ab03      	add	r3, sp, #12
    37b8:	7b5b      	ldrb	r3, [r3, #13]
    37ba:	2b00      	cmp	r3, #0
    37bc:	d109      	bne.n	37d2 <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    37be:	2201      	movs	r2, #1
    37c0:	4b08      	ldr	r3, [pc, #32]	; (37e4 <eeprom_emulator_init+0xd0>)
    37c2:	701a      	strb	r2, [r3, #0]

	return error_code;
    37c4:	2000      	movs	r0, #0
    37c6:	e004      	b.n	37d2 <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    37c8:	201a      	movs	r0, #26
    37ca:	e002      	b.n	37d2 <eeprom_emulator_init+0xbe>
    37cc:	201a      	movs	r0, #26
    37ce:	e000      	b.n	37d2 <eeprom_emulator_init+0xbe>
    37d0:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    37d2:	b019      	add	sp, #100	; 0x64
    37d4:	bd30      	pop	{r4, r5, pc}
    37d6:	46c0      	nop			; (mov r8, r8)
    37d8:	41004000 	.word	0x41004000
    37dc:	000019c9 	.word	0x000019c9
    37e0:	00001c15 	.word	0x00001c15
    37e4:	20000130 	.word	0x20000130
    37e8:	000035f5 	.word	0x000035f5
    37ec:	0000a03c 	.word	0x0000a03c
    37f0:	00003691 	.word	0x00003691

000037f4 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    37f4:	b570      	push	{r4, r5, r6, lr}
    37f6:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    37f8:	4c2e      	ldr	r4, [pc, #184]	; (38b4 <eeprom_emulator_erase_memory+0xc0>)
    37fa:	2200      	movs	r2, #0
    37fc:	2387      	movs	r3, #135	; 0x87
    37fe:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    3800:	2000      	movs	r0, #0
    3802:	4b2d      	ldr	r3, [pc, #180]	; (38b8 <eeprom_emulator_erase_memory+0xc4>)
    3804:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    3806:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    3808:	2d04      	cmp	r5, #4
    380a:	d924      	bls.n	3856 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    380c:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    380e:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    3810:	3d01      	subs	r5, #1
    3812:	42ac      	cmp	r4, r5
    3814:	d019      	beq.n	384a <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    3816:	2303      	movs	r3, #3
    3818:	4023      	ands	r3, r4
    381a:	d104      	bne.n	3826 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    381c:	08a0      	lsrs	r0, r4, #2
    381e:	b2c0      	uxtb	r0, r0
    3820:	4b25      	ldr	r3, [pc, #148]	; (38b8 <eeprom_emulator_erase_memory+0xc4>)
    3822:	4798      	blx	r3
    3824:	e001      	b.n	382a <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    3826:	2b01      	cmp	r3, #1
    3828:	d80f      	bhi.n	384a <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    382a:	ad04      	add	r5, sp, #16
    382c:	1c28      	adds	r0, r5, #0
    382e:	21ff      	movs	r1, #255	; 0xff
    3830:	2240      	movs	r2, #64	; 0x40
    3832:	4b22      	ldr	r3, [pc, #136]	; (38bc <eeprom_emulator_erase_memory+0xc8>)
    3834:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    3836:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    3838:	1c20      	adds	r0, r4, #0
    383a:	1c29      	adds	r1, r5, #0
    383c:	4b20      	ldr	r3, [pc, #128]	; (38c0 <eeprom_emulator_erase_memory+0xcc>)
    383e:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    3840:	1c20      	adds	r0, r4, #0
    3842:	4920      	ldr	r1, [pc, #128]	; (38c4 <eeprom_emulator_erase_memory+0xd0>)
    3844:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    3846:	3601      	adds	r6, #1
    3848:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    384a:	3401      	adds	r4, #1
    384c:	b2a4      	uxth	r4, r4
    384e:	4b19      	ldr	r3, [pc, #100]	; (38b4 <eeprom_emulator_erase_memory+0xc0>)
    3850:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    3852:	42a5      	cmp	r5, r4
    3854:	d8dc      	bhi.n	3810 <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    3856:	ae01      	add	r6, sp, #4
    3858:	4b1b      	ldr	r3, [pc, #108]	; (38c8 <eeprom_emulator_erase_memory+0xd4>)
    385a:	1c32      	adds	r2, r6, #0
    385c:	cb13      	ldmia	r3!, {r0, r1, r4}
    385e:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    3860:	ac04      	add	r4, sp, #16
    3862:	1c20      	adds	r0, r4, #0
    3864:	21ff      	movs	r1, #255	; 0xff
    3866:	223d      	movs	r2, #61	; 0x3d
    3868:	4b14      	ldr	r3, [pc, #80]	; (38bc <eeprom_emulator_erase_memory+0xc8>)
    386a:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    386c:	9b01      	ldr	r3, [sp, #4]
    386e:	9304      	str	r3, [sp, #16]
    3870:	6870      	ldr	r0, [r6, #4]
    3872:	6060      	str	r0, [r4, #4]
    3874:	68b6      	ldr	r6, [r6, #8]
    3876:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    3878:	2301      	movs	r3, #1
    387a:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    387c:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    387e:	2300      	movs	r3, #0
    3880:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    3882:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    3884:	3d01      	subs	r5, #1
    3886:	17e8      	asrs	r0, r5, #31
    3888:	0f80      	lsrs	r0, r0, #30
    388a:	1945      	adds	r5, r0, r5
    388c:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    388e:	b2c0      	uxtb	r0, r0
    3890:	4b09      	ldr	r3, [pc, #36]	; (38b8 <eeprom_emulator_erase_memory+0xc4>)
    3892:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    3894:	4d07      	ldr	r5, [pc, #28]	; (38b4 <eeprom_emulator_erase_memory+0xc0>)
    3896:	8928      	ldrh	r0, [r5, #8]
    3898:	3801      	subs	r0, #1
    389a:	b280      	uxth	r0, r0
    389c:	1c21      	adds	r1, r4, #0
    389e:	4b08      	ldr	r3, [pc, #32]	; (38c0 <eeprom_emulator_erase_memory+0xcc>)
    38a0:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    38a2:	8928      	ldrh	r0, [r5, #8]
    38a4:	3801      	subs	r0, #1
    38a6:	b280      	uxth	r0, r0
    38a8:	4b06      	ldr	r3, [pc, #24]	; (38c4 <eeprom_emulator_erase_memory+0xd0>)
    38aa:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    38ac:	4b07      	ldr	r3, [pc, #28]	; (38cc <eeprom_emulator_erase_memory+0xd8>)
    38ae:	4798      	blx	r3
}
    38b0:	b014      	add	sp, #80	; 0x50
    38b2:	bd70      	pop	{r4, r5, r6, pc}
    38b4:	20000130 	.word	0x20000130
    38b8:	000036b5 	.word	0x000036b5
    38bc:	0000459b 	.word	0x0000459b
    38c0:	000036d1 	.word	0x000036d1
    38c4:	000036f5 	.word	0x000036f5
    38c8:	0000a03c 	.word	0x0000a03c
    38cc:	000035f5 	.word	0x000035f5

000038d0 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    38d0:	b510      	push	{r4, lr}
    38d2:	b090      	sub	sp, #64	; 0x40
    38d4:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    38d6:	4b15      	ldr	r3, [pc, #84]	; (392c <eeprom_emulator_read_page+0x5c>)
    38d8:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    38da:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    38dc:	2a00      	cmp	r2, #0
    38de:	d021      	beq.n	3924 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    38e0:	4b12      	ldr	r3, [pc, #72]	; (392c <eeprom_emulator_read_page+0x5c>)
    38e2:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    38e4:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    38e6:	4282      	cmp	r2, r0
    38e8:	d91c      	bls.n	3924 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    38ea:	23c8      	movs	r3, #200	; 0xc8
    38ec:	4a0f      	ldr	r2, [pc, #60]	; (392c <eeprom_emulator_read_page+0x5c>)
    38ee:	5cd3      	ldrb	r3, [r2, r3]
    38f0:	2b00      	cmp	r3, #0
    38f2:	d00b      	beq.n	390c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    38f4:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    38f6:	5cd3      	ldrb	r3, [r2, r3]
    38f8:	4283      	cmp	r3, r0
    38fa:	d107      	bne.n	390c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    38fc:	1c08      	adds	r0, r1, #0
    38fe:	1c11      	adds	r1, r2, #0
    3900:	318c      	adds	r1, #140	; 0x8c
    3902:	223c      	movs	r2, #60	; 0x3c
    3904:	4b0a      	ldr	r3, [pc, #40]	; (3930 <eeprom_emulator_read_page+0x60>)
    3906:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    3908:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    390a:	e00b      	b.n	3924 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    390c:	4b07      	ldr	r3, [pc, #28]	; (392c <eeprom_emulator_read_page+0x5c>)
    390e:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    3910:	7ac0      	ldrb	r0, [r0, #11]
    3912:	4669      	mov	r1, sp
    3914:	4b07      	ldr	r3, [pc, #28]	; (3934 <eeprom_emulator_read_page+0x64>)
    3916:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    3918:	1c20      	adds	r0, r4, #0
    391a:	a901      	add	r1, sp, #4
    391c:	223c      	movs	r2, #60	; 0x3c
    391e:	4b04      	ldr	r3, [pc, #16]	; (3930 <eeprom_emulator_read_page+0x60>)
    3920:	4798      	blx	r3
	}

	return STATUS_OK;
    3922:	2300      	movs	r3, #0
}
    3924:	1c18      	adds	r0, r3, #0
    3926:	b010      	add	sp, #64	; 0x40
    3928:	bd10      	pop	{r4, pc}
    392a:	46c0      	nop			; (mov r8, r8)
    392c:	20000130 	.word	0x20000130
    3930:	00004589 	.word	0x00004589
    3934:	00003691 	.word	0x00003691

00003938 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    3938:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    393a:	23c8      	movs	r3, #200	; 0xc8
    393c:	4a07      	ldr	r2, [pc, #28]	; (395c <eeprom_emulator_commit_page_buffer+0x24>)
    393e:	5cd3      	ldrb	r3, [r2, r3]
    3940:	2b00      	cmp	r3, #0
    3942:	d009      	beq.n	3958 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3944:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    3946:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    3948:	5cd3      	ldrb	r3, [r2, r3]
    394a:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    394c:	7ad8      	ldrb	r0, [r3, #11]
    394e:	4b04      	ldr	r3, [pc, #16]	; (3960 <eeprom_emulator_commit_page_buffer+0x28>)
    3950:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    3952:	2200      	movs	r2, #0
    3954:	23c8      	movs	r3, #200	; 0xc8
    3956:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    3958:	2000      	movs	r0, #0
    395a:	bd10      	pop	{r4, pc}
    395c:	20000130 	.word	0x20000130
    3960:	000036f5 	.word	0x000036f5

00003964 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    3964:	b5f0      	push	{r4, r5, r6, r7, lr}
    3966:	465f      	mov	r7, fp
    3968:	4656      	mov	r6, sl
    396a:	464d      	mov	r5, r9
    396c:	4644      	mov	r4, r8
    396e:	b4f0      	push	{r4, r5, r6, r7}
    3970:	b085      	sub	sp, #20
    3972:	1c04      	adds	r4, r0, #0
    3974:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3976:	4b5b      	ldr	r3, [pc, #364]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3978:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    397a:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    397c:	2b00      	cmp	r3, #0
    397e:	d100      	bne.n	3982 <eeprom_emulator_write_page+0x1e>
    3980:	e0a8      	b.n	3ad4 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3982:	4b58      	ldr	r3, [pc, #352]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3984:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3986:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3988:	42a3      	cmp	r3, r4
    398a:	d800      	bhi.n	398e <eeprom_emulator_write_page+0x2a>
    398c:	e0a2      	b.n	3ad4 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    398e:	23c8      	movs	r3, #200	; 0xc8
    3990:	4a54      	ldr	r2, [pc, #336]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3992:	5cd3      	ldrb	r3, [r2, r3]
    3994:	2b00      	cmp	r3, #0
    3996:	d005      	beq.n	39a4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    3998:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    399a:	5cd3      	ldrb	r3, [r2, r3]
    399c:	42a3      	cmp	r3, r4
    399e:	d001      	beq.n	39a4 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    39a0:	4b51      	ldr	r3, [pc, #324]	; (3ae8 <eeprom_emulator_write_page+0x184>)
    39a2:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    39a4:	4b4f      	ldr	r3, [pc, #316]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    39a6:	191b      	adds	r3, r3, r4
    39a8:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    39aa:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    39ac:	2203      	movs	r2, #3
    39ae:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    39b0:	2b03      	cmp	r3, #3
    39b2:	d875      	bhi.n	3aa0 <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    39b4:	00b0      	lsls	r0, r6, #2
    39b6:	18c7      	adds	r7, r0, r3
    39b8:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    39ba:	4a4a      	ldr	r2, [pc, #296]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    39bc:	6851      	ldr	r1, [r2, #4]
    39be:	01ba      	lsls	r2, r7, #6
    39c0:	5c52      	ldrb	r2, [r2, r1]
    39c2:	2aff      	cmp	r2, #255	; 0xff
    39c4:	d106      	bne.n	39d4 <eeprom_emulator_write_page+0x70>
    39c6:	e056      	b.n	3a76 <eeprom_emulator_write_page+0x112>
    39c8:	18c7      	adds	r7, r0, r3
    39ca:	b2ff      	uxtb	r7, r7
    39cc:	01ba      	lsls	r2, r7, #6
    39ce:	5c52      	ldrb	r2, [r2, r1]
    39d0:	2aff      	cmp	r2, #255	; 0xff
    39d2:	d050      	beq.n	3a76 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    39d4:	3301      	adds	r3, #1
    39d6:	b2db      	uxtb	r3, r3
    39d8:	2b04      	cmp	r3, #4
    39da:	d1f5      	bne.n	39c8 <eeprom_emulator_write_page+0x64>
    39dc:	e060      	b.n	3aa0 <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    39de:	704a      	strb	r2, [r1, #1]
    39e0:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    39e2:	4563      	cmp	r3, ip
    39e4:	d009      	beq.n	39fa <eeprom_emulator_write_page+0x96>
    39e6:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    39e8:	7818      	ldrb	r0, [r3, #0]
    39ea:	42b8      	cmp	r0, r7
    39ec:	d101      	bne.n	39f2 <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    39ee:	4650      	mov	r0, sl
    39f0:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    39f2:	7808      	ldrb	r0, [r1, #0]
    39f4:	4548      	cmp	r0, r9
    39f6:	d1f3      	bne.n	39e0 <eeprom_emulator_write_page+0x7c>
    39f8:	e7f1      	b.n	39de <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    39fa:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    39fc:	4939      	ldr	r1, [pc, #228]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    39fe:	3188      	adds	r1, #136	; 0x88
    3a00:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3a02:	4a38      	ldr	r2, [pc, #224]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a04:	328c      	adds	r2, #140	; 0x8c
    3a06:	9201      	str	r2, [sp, #4]
    3a08:	46b3      	mov	fp, r6
    3a0a:	46a1      	mov	r9, r4
    3a0c:	4644      	mov	r4, r8
    3a0e:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    3a10:	2387      	movs	r3, #135	; 0x87
    3a12:	4834      	ldr	r0, [pc, #208]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a14:	5cc6      	ldrb	r6, [r0, r3]
    3a16:	00b6      	lsls	r6, r6, #2
    3a18:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    3a1a:	4933      	ldr	r1, [pc, #204]	; (3ae8 <eeprom_emulator_write_page+0x184>)
    3a1c:	4788      	blx	r1
    3a1e:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    3a20:	7823      	ldrb	r3, [r4, #0]
    3a22:	454b      	cmp	r3, r9
    3a24:	d109      	bne.n	3a3a <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    3a26:	2388      	movs	r3, #136	; 0x88
    3a28:	4648      	mov	r0, r9
    3a2a:	4a2e      	ldr	r2, [pc, #184]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a2c:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3a2e:	9801      	ldr	r0, [sp, #4]
    3a30:	4651      	mov	r1, sl
    3a32:	223c      	movs	r2, #60	; 0x3c
    3a34:	4b2d      	ldr	r3, [pc, #180]	; (3aec <eeprom_emulator_write_page+0x188>)
    3a36:	4798      	blx	r3
    3a38:	e003      	b.n	3a42 <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    3a3a:	7860      	ldrb	r0, [r4, #1]
    3a3c:	9900      	ldr	r1, [sp, #0]
    3a3e:	4b2c      	ldr	r3, [pc, #176]	; (3af0 <eeprom_emulator_write_page+0x18c>)
    3a40:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3a42:	b2b0      	uxth	r0, r6
    3a44:	4d27      	ldr	r5, [pc, #156]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a46:	1c29      	adds	r1, r5, #0
    3a48:	3188      	adds	r1, #136	; 0x88
    3a4a:	4b2a      	ldr	r3, [pc, #168]	; (3af4 <eeprom_emulator_write_page+0x190>)
    3a4c:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    3a4e:	4641      	mov	r1, r8
    3a50:	780b      	ldrb	r3, [r1, #0]
    3a52:	18eb      	adds	r3, r5, r3
    3a54:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    3a56:	2201      	movs	r2, #1
    3a58:	23c8      	movs	r3, #200	; 0xc8
    3a5a:	54ea      	strb	r2, [r5, r3]
    3a5c:	3701      	adds	r7, #1
    3a5e:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    3a60:	2f02      	cmp	r7, #2
    3a62:	d1d5      	bne.n	3a10 <eeprom_emulator_write_page+0xac>
    3a64:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    3a66:	4658      	mov	r0, fp
    3a68:	4b23      	ldr	r3, [pc, #140]	; (3af8 <eeprom_emulator_write_page+0x194>)
    3a6a:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    3a6c:	2387      	movs	r3, #135	; 0x87
    3a6e:	4a1d      	ldr	r2, [pc, #116]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a70:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    3a72:	2000      	movs	r0, #0
    3a74:	e02e      	b.n	3ad4 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    3a76:	4e1b      	ldr	r6, [pc, #108]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3a78:	2388      	movs	r3, #136	; 0x88
    3a7a:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    3a7c:	1c30      	adds	r0, r6, #0
    3a7e:	308c      	adds	r0, #140	; 0x8c
    3a80:	1c29      	adds	r1, r5, #0
    3a82:	223c      	movs	r2, #60	; 0x3c
    3a84:	4b19      	ldr	r3, [pc, #100]	; (3aec <eeprom_emulator_write_page+0x188>)
    3a86:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    3a88:	1c31      	adds	r1, r6, #0
    3a8a:	3188      	adds	r1, #136	; 0x88
    3a8c:	1c38      	adds	r0, r7, #0
    3a8e:	4b19      	ldr	r3, [pc, #100]	; (3af4 <eeprom_emulator_write_page+0x190>)
    3a90:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    3a92:	1934      	adds	r4, r6, r4
    3a94:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    3a96:	2201      	movs	r2, #1
    3a98:	23c8      	movs	r3, #200	; 0xc8
    3a9a:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    3a9c:	2000      	movs	r0, #0
    3a9e:	e019      	b.n	3ad4 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    3aa0:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    3aa2:	4b10      	ldr	r3, [pc, #64]	; (3ae4 <eeprom_emulator_write_page+0x180>)
    3aa4:	685b      	ldr	r3, [r3, #4]
    3aa6:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    3aa8:	ab03      	add	r3, sp, #12
    3aaa:	780a      	ldrb	r2, [r1, #0]
    3aac:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    3aae:	00b2      	lsls	r2, r6, #2
    3ab0:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    3ab2:	2040      	movs	r0, #64	; 0x40
    3ab4:	5c08      	ldrb	r0, [r1, r0]
    3ab6:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    3ab8:	1c50      	adds	r0, r2, #1
    3aba:	70d8      	strb	r0, [r3, #3]
    3abc:	4698      	mov	r8, r3
    3abe:	a804      	add	r0, sp, #16
    3ac0:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3ac2:	2080      	movs	r0, #128	; 0x80
    3ac4:	5c0f      	ldrb	r7, [r1, r0]
    3ac6:	20c0      	movs	r0, #192	; 0xc0
    3ac8:	5c08      	ldrb	r0, [r1, r0]
    3aca:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    3acc:	1c91      	adds	r1, r2, #2
    3ace:	468a      	mov	sl, r1
    3ad0:	3203      	adds	r2, #3
    3ad2:	e788      	b.n	39e6 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    3ad4:	b005      	add	sp, #20
    3ad6:	bc3c      	pop	{r2, r3, r4, r5}
    3ad8:	4690      	mov	r8, r2
    3ada:	4699      	mov	r9, r3
    3adc:	46a2      	mov	sl, r4
    3ade:	46ab      	mov	fp, r5
    3ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3ae2:	46c0      	nop			; (mov r8, r8)
    3ae4:	20000130 	.word	0x20000130
    3ae8:	00003939 	.word	0x00003939
    3aec:	00004589 	.word	0x00004589
    3af0:	00003691 	.word	0x00003691
    3af4:	000036d1 	.word	0x000036d1
    3af8:	000036b5 	.word	0x000036b5

00003afc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    3afc:	e7fe      	b.n	3afc <Dummy_Handler>
    3afe:	46c0      	nop			; (mov r8, r8)

00003b00 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3b00:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3b02:	4b2c      	ldr	r3, [pc, #176]	; (3bb4 <Reset_Handler+0xb4>)
    3b04:	4a2c      	ldr	r2, [pc, #176]	; (3bb8 <Reset_Handler+0xb8>)
    3b06:	429a      	cmp	r2, r3
    3b08:	d003      	beq.n	3b12 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    3b0a:	4b2c      	ldr	r3, [pc, #176]	; (3bbc <Reset_Handler+0xbc>)
    3b0c:	4a29      	ldr	r2, [pc, #164]	; (3bb4 <Reset_Handler+0xb4>)
    3b0e:	429a      	cmp	r2, r3
    3b10:	d304      	bcc.n	3b1c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3b12:	4b2b      	ldr	r3, [pc, #172]	; (3bc0 <Reset_Handler+0xc0>)
    3b14:	4a2b      	ldr	r2, [pc, #172]	; (3bc4 <Reset_Handler+0xc4>)
    3b16:	429a      	cmp	r2, r3
    3b18:	d310      	bcc.n	3b3c <Reset_Handler+0x3c>
    3b1a:	e01b      	b.n	3b54 <Reset_Handler+0x54>
    3b1c:	4b2a      	ldr	r3, [pc, #168]	; (3bc8 <Reset_Handler+0xc8>)
    3b1e:	4827      	ldr	r0, [pc, #156]	; (3bbc <Reset_Handler+0xbc>)
    3b20:	3003      	adds	r0, #3
    3b22:	1ac0      	subs	r0, r0, r3
    3b24:	0880      	lsrs	r0, r0, #2
    3b26:	3001      	adds	r0, #1
    3b28:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3b2a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    3b2c:	4921      	ldr	r1, [pc, #132]	; (3bb4 <Reset_Handler+0xb4>)
    3b2e:	4a22      	ldr	r2, [pc, #136]	; (3bb8 <Reset_Handler+0xb8>)
    3b30:	58d4      	ldr	r4, [r2, r3]
    3b32:	50cc      	str	r4, [r1, r3]
    3b34:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3b36:	4283      	cmp	r3, r0
    3b38:	d1fa      	bne.n	3b30 <Reset_Handler+0x30>
    3b3a:	e7ea      	b.n	3b12 <Reset_Handler+0x12>
    3b3c:	4b21      	ldr	r3, [pc, #132]	; (3bc4 <Reset_Handler+0xc4>)
    3b3e:	1d1a      	adds	r2, r3, #4
    3b40:	491f      	ldr	r1, [pc, #124]	; (3bc0 <Reset_Handler+0xc0>)
    3b42:	3103      	adds	r1, #3
    3b44:	1a89      	subs	r1, r1, r2
    3b46:	0889      	lsrs	r1, r1, #2
    3b48:	0089      	lsls	r1, r1, #2
    3b4a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    3b4c:	2100      	movs	r1, #0
    3b4e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3b50:	4293      	cmp	r3, r2
    3b52:	d1fc      	bne.n	3b4e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3b54:	4b1d      	ldr	r3, [pc, #116]	; (3bcc <Reset_Handler+0xcc>)
    3b56:	21ff      	movs	r1, #255	; 0xff
    3b58:	4a1d      	ldr	r2, [pc, #116]	; (3bd0 <Reset_Handler+0xd0>)
    3b5a:	438a      	bics	r2, r1
    3b5c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    3b5e:	2102      	movs	r1, #2
    3b60:	2390      	movs	r3, #144	; 0x90
    3b62:	005b      	lsls	r3, r3, #1
    3b64:	4a1b      	ldr	r2, [pc, #108]	; (3bd4 <Reset_Handler+0xd4>)
    3b66:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3b68:	4b1b      	ldr	r3, [pc, #108]	; (3bd8 <Reset_Handler+0xd8>)
    3b6a:	78d8      	ldrb	r0, [r3, #3]
    3b6c:	2103      	movs	r1, #3
    3b6e:	4388      	bics	r0, r1
    3b70:	2202      	movs	r2, #2
    3b72:	4310      	orrs	r0, r2
    3b74:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3b76:	78dd      	ldrb	r5, [r3, #3]
    3b78:	240c      	movs	r4, #12
    3b7a:	43a5      	bics	r5, r4
    3b7c:	2008      	movs	r0, #8
    3b7e:	4305      	orrs	r5, r0
    3b80:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3b82:	4b16      	ldr	r3, [pc, #88]	; (3bdc <Reset_Handler+0xdc>)
    3b84:	7b9e      	ldrb	r6, [r3, #14]
    3b86:	2530      	movs	r5, #48	; 0x30
    3b88:	43ae      	bics	r6, r5
    3b8a:	2520      	movs	r5, #32
    3b8c:	4335      	orrs	r5, r6
    3b8e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3b90:	7b9d      	ldrb	r5, [r3, #14]
    3b92:	43a5      	bics	r5, r4
    3b94:	4328      	orrs	r0, r5
    3b96:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3b98:	7b98      	ldrb	r0, [r3, #14]
    3b9a:	4388      	bics	r0, r1
    3b9c:	4302      	orrs	r2, r0
    3b9e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3ba0:	4b0f      	ldr	r3, [pc, #60]	; (3be0 <Reset_Handler+0xe0>)
    3ba2:	6859      	ldr	r1, [r3, #4]
    3ba4:	2280      	movs	r2, #128	; 0x80
    3ba6:	430a      	orrs	r2, r1
    3ba8:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    3baa:	4b0e      	ldr	r3, [pc, #56]	; (3be4 <Reset_Handler+0xe4>)
    3bac:	4798      	blx	r3

        /* Branch to main function */
        main();
    3bae:	4b0e      	ldr	r3, [pc, #56]	; (3be8 <Reset_Handler+0xe8>)
    3bb0:	4798      	blx	r3
    3bb2:	e7fe      	b.n	3bb2 <Reset_Handler+0xb2>
    3bb4:	20000000 	.word	0x20000000
    3bb8:	0000a384 	.word	0x0000a384
    3bbc:	200000ac 	.word	0x200000ac
    3bc0:	2000037c 	.word	0x2000037c
    3bc4:	200000ac 	.word	0x200000ac
    3bc8:	20000004 	.word	0x20000004
    3bcc:	e000ed00 	.word	0xe000ed00
    3bd0:	00000000 	.word	0x00000000
    3bd4:	41007000 	.word	0x41007000
    3bd8:	41005000 	.word	0x41005000
    3bdc:	41004800 	.word	0x41004800
    3be0:	41004000 	.word	0x41004000
    3be4:	0000453d 	.word	0x0000453d
    3be8:	00003d49 	.word	0x00003d49

00003bec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    3bec:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bee:	4647      	mov	r7, r8
    3bf0:	b480      	push	{r7}
    3bf2:	1c0c      	adds	r4, r1, #0
    3bf4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    3bf6:	2800      	cmp	r0, #0
    3bf8:	d10c      	bne.n	3c14 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    3bfa:	2a00      	cmp	r2, #0
    3bfc:	dd0d      	ble.n	3c1a <_read+0x2e>
    3bfe:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    3c00:	4e09      	ldr	r6, [pc, #36]	; (3c28 <_read+0x3c>)
    3c02:	4d0a      	ldr	r5, [pc, #40]	; (3c2c <_read+0x40>)
    3c04:	6830      	ldr	r0, [r6, #0]
    3c06:	1c21      	adds	r1, r4, #0
    3c08:	682b      	ldr	r3, [r5, #0]
    3c0a:	4798      	blx	r3
		ptr++;
    3c0c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    3c0e:	42bc      	cmp	r4, r7
    3c10:	d1f8      	bne.n	3c04 <_read+0x18>
    3c12:	e004      	b.n	3c1e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    3c14:	2001      	movs	r0, #1
    3c16:	4240      	negs	r0, r0
    3c18:	e002      	b.n	3c20 <_read+0x34>
	}

	for (; len > 0; --len) {
    3c1a:	2000      	movs	r0, #0
    3c1c:	e000      	b.n	3c20 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    3c1e:	4640      	mov	r0, r8
	}
	return nChars;
}
    3c20:	bc04      	pop	{r2}
    3c22:	4690      	mov	r8, r2
    3c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c26:	46c0      	nop			; (mov r8, r8)
    3c28:	20000340 	.word	0x20000340
    3c2c:	20000338 	.word	0x20000338

00003c30 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    3c30:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c32:	4647      	mov	r7, r8
    3c34:	b480      	push	{r7}
    3c36:	1c0e      	adds	r6, r1, #0
    3c38:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    3c3a:	3801      	subs	r0, #1
    3c3c:	2802      	cmp	r0, #2
    3c3e:	d810      	bhi.n	3c62 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    3c40:	2a00      	cmp	r2, #0
    3c42:	d011      	beq.n	3c68 <_write+0x38>
    3c44:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    3c46:	4b0d      	ldr	r3, [pc, #52]	; (3c7c <_write+0x4c>)
    3c48:	4698      	mov	r8, r3
    3c4a:	4f0d      	ldr	r7, [pc, #52]	; (3c80 <_write+0x50>)
    3c4c:	4643      	mov	r3, r8
    3c4e:	6818      	ldr	r0, [r3, #0]
    3c50:	5d31      	ldrb	r1, [r6, r4]
    3c52:	683b      	ldr	r3, [r7, #0]
    3c54:	4798      	blx	r3
    3c56:	2800      	cmp	r0, #0
    3c58:	db08      	blt.n	3c6c <_write+0x3c>
			return -1;
		}
		++nChars;
    3c5a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    3c5c:	42a5      	cmp	r5, r4
    3c5e:	d1f5      	bne.n	3c4c <_write+0x1c>
    3c60:	e007      	b.n	3c72 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    3c62:	2001      	movs	r0, #1
    3c64:	4240      	negs	r0, r0
    3c66:	e005      	b.n	3c74 <_write+0x44>
	}

	for (; len != 0; --len) {
    3c68:	2000      	movs	r0, #0
    3c6a:	e003      	b.n	3c74 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    3c6c:	2001      	movs	r0, #1
    3c6e:	4240      	negs	r0, r0
    3c70:	e000      	b.n	3c74 <_write+0x44>
		}
		++nChars;
    3c72:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    3c74:	bc04      	pop	{r2}
    3c76:	4690      	mov	r8, r2
    3c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c7a:	46c0      	nop			; (mov r8, r8)
    3c7c:	20000340 	.word	0x20000340
    3c80:	2000033c 	.word	0x2000033c

00003c84 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    3c84:	4b06      	ldr	r3, [pc, #24]	; (3ca0 <_sbrk+0x1c>)
    3c86:	681b      	ldr	r3, [r3, #0]
    3c88:	2b00      	cmp	r3, #0
    3c8a:	d102      	bne.n	3c92 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3c8c:	4a05      	ldr	r2, [pc, #20]	; (3ca4 <_sbrk+0x20>)
    3c8e:	4b04      	ldr	r3, [pc, #16]	; (3ca0 <_sbrk+0x1c>)
    3c90:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    3c92:	4a03      	ldr	r2, [pc, #12]	; (3ca0 <_sbrk+0x1c>)
    3c94:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    3c96:	1818      	adds	r0, r3, r0
    3c98:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3c9a:	1c18      	adds	r0, r3, #0
    3c9c:	4770      	bx	lr
    3c9e:	46c0      	nop			; (mov r8, r8)
    3ca0:	200001fc 	.word	0x200001fc
    3ca4:	20002380 	.word	0x20002380

00003ca8 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    3ca8:	2001      	movs	r0, #1
}
    3caa:	4240      	negs	r0, r0
    3cac:	4770      	bx	lr
    3cae:	46c0      	nop			; (mov r8, r8)

00003cb0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    3cb0:	2380      	movs	r3, #128	; 0x80
    3cb2:	019b      	lsls	r3, r3, #6
    3cb4:	604b      	str	r3, [r1, #4]

	return 0;
}
    3cb6:	2000      	movs	r0, #0
    3cb8:	4770      	bx	lr
    3cba:	46c0      	nop			; (mov r8, r8)

00003cbc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    3cbc:	2001      	movs	r0, #1
    3cbe:	4770      	bx	lr

00003cc0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    3cc0:	2000      	movs	r0, #0
    3cc2:	4770      	bx	lr

00003cc4 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3cc4:	4b01      	ldr	r3, [pc, #4]	; (3ccc <update_adxl_gforce_x+0x8>)
    3cc6:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3cc8:	4770      	bx	lr
    3cca:	46c0      	nop			; (mov r8, r8)
    3ccc:	20000218 	.word	0x20000218

00003cd0 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    3cd0:	4b01      	ldr	r3, [pc, #4]	; (3cd8 <update_adxl_gforce_y+0x8>)
    3cd2:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3cd4:	4770      	bx	lr
    3cd6:	46c0      	nop			; (mov r8, r8)
    3cd8:	20000218 	.word	0x20000218

00003cdc <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3cdc:	4b01      	ldr	r3, [pc, #4]	; (3ce4 <update_adxl_gforce_z+0x8>)
    3cde:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    3ce0:	4770      	bx	lr
    3ce2:	46c0      	nop			; (mov r8, r8)
    3ce4:	20000218 	.word	0x20000218

00003ce8 <tc_callback_logger_service>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    3ce8:	2280      	movs	r2, #128	; 0x80
    3cea:	0252      	lsls	r2, r2, #9
    3cec:	4b01      	ldr	r3, [pc, #4]	; (3cf4 <tc_callback_logger_service+0xc>)
    3cee:	61da      	str	r2, [r3, #28]
//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
	/* Do something on RTC alarm match here */
	port_pin_toggle_output_level(LED_RTC);
}
    3cf0:	4770      	bx	lr
    3cf2:	46c0      	nop			; (mov r8, r8)
    3cf4:	41004400 	.word	0x41004400

00003cf8 <tc_callback_bg_service>:
//Include glue file
#include "platform.h"

//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3cf8:	b508      	push	{r3, lr}
	background_service_platform();
    3cfa:	4b01      	ldr	r3, [pc, #4]	; (3d00 <tc_callback_bg_service+0x8>)
    3cfc:	4798      	blx	r3
}
    3cfe:	bd08      	pop	{r3, pc}
    3d00:	00000ab9 	.word	0x00000ab9

00003d04 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    3d04:	b570      	push	{r4, r5, r6, lr}
    3d06:	b082      	sub	sp, #8
    3d08:	1c05      	adds	r5, r0, #0
    3d0a:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    3d0c:	2200      	movs	r2, #0
    3d0e:	466b      	mov	r3, sp
    3d10:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    3d12:	4c06      	ldr	r4, [pc, #24]	; (3d2c <usart_serial_getchar+0x28>)
    3d14:	1c28      	adds	r0, r5, #0
    3d16:	4669      	mov	r1, sp
    3d18:	3106      	adds	r1, #6
    3d1a:	47a0      	blx	r4
    3d1c:	2800      	cmp	r0, #0
    3d1e:	d1f9      	bne.n	3d14 <usart_serial_getchar+0x10>

	*c = temp;
    3d20:	466b      	mov	r3, sp
    3d22:	3306      	adds	r3, #6
    3d24:	881b      	ldrh	r3, [r3, #0]
    3d26:	7033      	strb	r3, [r6, #0]
}
    3d28:	b002      	add	sp, #8
    3d2a:	bd70      	pop	{r4, r5, r6, pc}
    3d2c:	000029b1 	.word	0x000029b1

00003d30 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    3d30:	b570      	push	{r4, r5, r6, lr}
    3d32:	1c06      	adds	r6, r0, #0
    3d34:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    3d36:	4c03      	ldr	r4, [pc, #12]	; (3d44 <usart_serial_putchar+0x14>)
    3d38:	1c30      	adds	r0, r6, #0
    3d3a:	1c29      	adds	r1, r5, #0
    3d3c:	47a0      	blx	r4
    3d3e:	2800      	cmp	r0, #0
    3d40:	d1fa      	bne.n	3d38 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    3d42:	bd70      	pop	{r4, r5, r6, pc}
    3d44:	00002985 	.word	0x00002985

00003d48 <main>:
	port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    3d48:	b570      	push	{r4, r5, r6, lr}
    3d4a:	b096      	sub	sp, #88	; 0x58
	//Start and set up system
	system_init();
    3d4c:	4b45      	ldr	r3, [pc, #276]	; (3e64 <main+0x11c>)
    3d4e:	4798      	blx	r3
	delay_init();
    3d50:	4b45      	ldr	r3, [pc, #276]	; (3e68 <main+0x120>)
    3d52:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    3d54:	2380      	movs	r3, #128	; 0x80
    3d56:	05db      	lsls	r3, r3, #23
    3d58:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    3d5a:	2300      	movs	r3, #0
    3d5c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    3d5e:	22ff      	movs	r2, #255	; 0xff
    3d60:	4668      	mov	r0, sp
    3d62:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    3d64:	2200      	movs	r2, #0
    3d66:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    3d68:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    3d6a:	2101      	movs	r1, #1
    3d6c:	2024      	movs	r0, #36	; 0x24
    3d6e:	466c      	mov	r4, sp
    3d70:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    3d72:	2025      	movs	r0, #37	; 0x25
    3d74:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    3d76:	2126      	movs	r1, #38	; 0x26
    3d78:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    3d7a:	2127      	movs	r1, #39	; 0x27
    3d7c:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    3d7e:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    3d80:	2188      	movs	r1, #136	; 0x88
    3d82:	0349      	lsls	r1, r1, #13
    3d84:	9103      	str	r1, [sp, #12]
	config->run_in_standby   = false;
    3d86:	212c      	movs	r1, #44	; 0x2c
    3d88:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    3d8a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    3d8c:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    3d8e:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    3d90:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    3d92:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    3d94:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    3d96:	2313      	movs	r3, #19
    3d98:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    3d9a:	7762      	strb	r2, [r4, #29]
{
	struct usart_config uart_settings;
	usart_get_config_defaults(&uart_settings);
	
	//Set clock to 8M
	uart_settings.generator_source = GCLK_GENERATOR_3;
    3d9c:	2203      	movs	r2, #3
    3d9e:	232d      	movs	r3, #45	; 0x2d
    3da0:	54e2      	strb	r2, [r4, r3]
	
	uart_settings.mux_setting = USART_RX_1_TX_2_XCK_3;
	uart_settings.pinmux_pad0 = PINMUX_PA24C_SERCOM3_PAD2; // Tx
    3da2:	4b32      	ldr	r3, [pc, #200]	; (3e6c <main+0x124>)
    3da4:	930c      	str	r3, [sp, #48]	; 0x30
	uart_settings.pinmux_pad1 = PINMUX_PA23C_SERCOM3_PAD1; // Rx
    3da6:	4b32      	ldr	r3, [pc, #200]	; (3e70 <main+0x128>)
    3da8:	930d      	str	r3, [sp, #52]	; 0x34
	uart_settings.pinmux_pad2 = PINMUX_UNUSED;
    3daa:	2301      	movs	r3, #1
    3dac:	425b      	negs	r3, r3
    3dae:	930e      	str	r3, [sp, #56]	; 0x38
	uart_settings.pinmux_pad3 = PINMUX_UNUSED;
    3db0:	930f      	str	r3, [sp, #60]	; 0x3c
	uart_settings.baudrate = 11500;
    3db2:	4b30      	ldr	r3, [pc, #192]	; (3e74 <main+0x12c>)
    3db4:	9308      	str	r3, [sp, #32]
	while (usart_init(&usart_instance, SERCOM3, &uart_settings) != STATUS_OK){}
    3db6:	4e30      	ldr	r6, [pc, #192]	; (3e78 <main+0x130>)
    3db8:	4d30      	ldr	r5, [pc, #192]	; (3e7c <main+0x134>)
    3dba:	4c31      	ldr	r4, [pc, #196]	; (3e80 <main+0x138>)
    3dbc:	1c30      	adds	r0, r6, #0
    3dbe:	1c29      	adds	r1, r5, #0
    3dc0:	466a      	mov	r2, sp
    3dc2:	47a0      	blx	r4
    3dc4:	2800      	cmp	r0, #0
    3dc6:	d1f9      	bne.n	3dbc <main+0x74>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    3dc8:	4c2b      	ldr	r4, [pc, #172]	; (3e78 <main+0x130>)
    3dca:	4b2e      	ldr	r3, [pc, #184]	; (3e84 <main+0x13c>)
    3dcc:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    3dce:	4a2e      	ldr	r2, [pc, #184]	; (3e88 <main+0x140>)
    3dd0:	4b2e      	ldr	r3, [pc, #184]	; (3e8c <main+0x144>)
    3dd2:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    3dd4:	4a2e      	ldr	r2, [pc, #184]	; (3e90 <main+0x148>)
    3dd6:	4b2f      	ldr	r3, [pc, #188]	; (3e94 <main+0x14c>)
    3dd8:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    3dda:	1c20      	adds	r0, r4, #0
    3ddc:	4927      	ldr	r1, [pc, #156]	; (3e7c <main+0x134>)
    3dde:	466a      	mov	r2, sp
    3de0:	4b27      	ldr	r3, [pc, #156]	; (3e80 <main+0x138>)
    3de2:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    3de4:	4e2c      	ldr	r6, [pc, #176]	; (3e98 <main+0x150>)
    3de6:	6833      	ldr	r3, [r6, #0]
    3de8:	6898      	ldr	r0, [r3, #8]
    3dea:	2100      	movs	r1, #0
    3dec:	4d2b      	ldr	r5, [pc, #172]	; (3e9c <main+0x154>)
    3dee:	47a8      	blx	r5
	setbuf(stdin, NULL);
    3df0:	6833      	ldr	r3, [r6, #0]
    3df2:	6858      	ldr	r0, [r3, #4]
    3df4:	2100      	movs	r1, #0
    3df6:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3df8:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    3dfa:	1c28      	adds	r0, r5, #0
    3dfc:	4b28      	ldr	r3, [pc, #160]	; (3ea0 <main+0x158>)
    3dfe:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3e00:	221f      	movs	r2, #31
    3e02:	4010      	ands	r0, r2
    3e04:	2201      	movs	r2, #1
    3e06:	4082      	lsls	r2, r0
    3e08:	4b26      	ldr	r3, [pc, #152]	; (3ea4 <main+0x15c>)
    3e0a:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3e0c:	6823      	ldr	r3, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3e0e:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    3e10:	2a00      	cmp	r2, #0
    3e12:	d1fc      	bne.n	3e0e <main+0xc6>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    3e14:	682a      	ldr	r2, [r5, #0]
    3e16:	2302      	movs	r3, #2
    3e18:	4313      	orrs	r3, r2
    3e1a:	602b      	str	r3, [r5, #0]
	
	stdio_serial_init(&usart_instance, SERCOM3, &uart_settings);
	usart_enable(&usart_instance);
	
	printf("\n\rUart0 init!\n\r");
    3e1c:	4822      	ldr	r0, [pc, #136]	; (3ea8 <main+0x160>)
    3e1e:	4b23      	ldr	r3, [pc, #140]	; (3eac <main+0x164>)
    3e20:	4798      	blx	r3
	init_uart0();
	
	//Timer set up
	configure_tc();
    3e22:	4b23      	ldr	r3, [pc, #140]	; (3eb0 <main+0x168>)
    3e24:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    3e26:	4823      	ldr	r0, [pc, #140]	; (3eb4 <main+0x16c>)
    3e28:	4b23      	ldr	r3, [pc, #140]	; (3eb8 <main+0x170>)
    3e2a:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    3e2c:	2300      	movs	r3, #0
    3e2e:	9313      	str	r3, [sp, #76]	; 0x4c
    3e30:	9314      	str	r3, [sp, #80]	; 0x50
    3e32:	9315      	str	r3, [sp, #84]	; 0x54
    3e34:	4b21      	ldr	r3, [pc, #132]	; (3ebc <main+0x174>)
    3e36:	9310      	str	r3, [sp, #64]	; 0x40
    3e38:	4b21      	ldr	r3, [pc, #132]	; (3ec0 <main+0x178>)
    3e3a:	9311      	str	r3, [sp, #68]	; 0x44
    3e3c:	4b21      	ldr	r3, [pc, #132]	; (3ec4 <main+0x17c>)
    3e3e:	9312      	str	r3, [sp, #72]	; 0x48
	configure_adc(3, adc_callbacks);
    3e40:	2003      	movs	r0, #3
    3e42:	a910      	add	r1, sp, #64	; 0x40
    3e44:	4b20      	ldr	r3, [pc, #128]	; (3ec8 <main+0x180>)
    3e46:	4798      	blx	r3
	
	//setup for platform
	init_platform();
    3e48:	4b20      	ldr	r3, [pc, #128]	; (3ecc <main+0x184>)
    3e4a:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    3e4c:	4820      	ldr	r0, [pc, #128]	; (3ed0 <main+0x188>)
    3e4e:	4b21      	ldr	r3, [pc, #132]	; (3ed4 <main+0x18c>)
    3e50:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    3e52:	2001      	movs	r0, #1
    3e54:	4920      	ldr	r1, [pc, #128]	; (3ed8 <main+0x190>)
    3e56:	4b21      	ldr	r3, [pc, #132]	; (3edc <main+0x194>)
    3e58:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3e5a:	4d21      	ldr	r5, [pc, #132]	; (3ee0 <main+0x198>)
			
			//Run platform specifics
			main_platform();
    3e5c:	4c21      	ldr	r4, [pc, #132]	; (3ee4 <main+0x19c>)
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    3e5e:	47a8      	blx	r5
			
			//Run platform specifics
			main_platform();
    3e60:	47a0      	blx	r4
    3e62:	e7fc      	b.n	3e5e <main+0x116>
    3e64:	00003225 	.word	0x00003225
    3e68:	000013c5 	.word	0x000013c5
    3e6c:	00180002 	.word	0x00180002
    3e70:	00170002 	.word	0x00170002
    3e74:	00002cec 	.word	0x00002cec
    3e78:	20000344 	.word	0x20000344
    3e7c:	42001400 	.word	0x42001400
    3e80:	0000268d 	.word	0x0000268d
    3e84:	20000340 	.word	0x20000340
    3e88:	00003d31 	.word	0x00003d31
    3e8c:	2000033c 	.word	0x2000033c
    3e90:	00003d05 	.word	0x00003d05
    3e94:	20000338 	.word	0x20000338
    3e98:	20000070 	.word	0x20000070
    3e9c:	000045e1 	.word	0x000045e1
    3ea0:	000025ad 	.word	0x000025ad
    3ea4:	e000e100 	.word	0xe000e100
    3ea8:	0000a048 	.word	0x0000a048
    3eac:	000045ad 	.word	0x000045ad
    3eb0:	00001369 	.word	0x00001369
    3eb4:	00003cf9 	.word	0x00003cf9
    3eb8:	00001379 	.word	0x00001379
    3ebc:	00003cdd 	.word	0x00003cdd
    3ec0:	00003cd1 	.word	0x00003cd1
    3ec4:	00003cc5 	.word	0x00003cc5
    3ec8:	00000681 	.word	0x00000681
    3ecc:	00000a65 	.word	0x00000a65
    3ed0:	20000200 	.word	0x20000200
    3ed4:	00000451 	.word	0x00000451
    3ed8:	00003ce9 	.word	0x00003ce9
    3edc:	00000d25 	.word	0x00000d25
    3ee0:	00000111 	.word	0x00000111
    3ee4:	00000af1 	.word	0x00000af1

00003ee8 <atan>:
    3ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3eea:	4656      	mov	r6, sl
    3eec:	464d      	mov	r5, r9
    3eee:	4644      	mov	r4, r8
    3ef0:	465f      	mov	r7, fp
    3ef2:	4bc5      	ldr	r3, [pc, #788]	; (4208 <atan+0x320>)
    3ef4:	b4f0      	push	{r4, r5, r6, r7}
    3ef6:	004e      	lsls	r6, r1, #1
    3ef8:	4681      	mov	r9, r0
    3efa:	4688      	mov	r8, r1
    3efc:	468a      	mov	sl, r1
    3efe:	0876      	lsrs	r6, r6, #1
    3f00:	429e      	cmp	r6, r3
    3f02:	dd0c      	ble.n	3f1e <atan+0x36>
    3f04:	4bc1      	ldr	r3, [pc, #772]	; (420c <atan+0x324>)
    3f06:	429e      	cmp	r6, r3
    3f08:	dd00      	ble.n	3f0c <atan+0x24>
    3f0a:	e0a7      	b.n	405c <atan+0x174>
    3f0c:	d100      	bne.n	3f10 <atan+0x28>
    3f0e:	e0a2      	b.n	4056 <atan+0x16e>
    3f10:	4650      	mov	r0, sl
    3f12:	4abf      	ldr	r2, [pc, #764]	; (4210 <atan+0x328>)
    3f14:	2800      	cmp	r0, #0
    3f16:	dc00      	bgt.n	3f1a <atan+0x32>
    3f18:	e0e3      	b.n	40e2 <atan+0x1fa>
    3f1a:	4bbe      	ldr	r3, [pc, #760]	; (4214 <atan+0x32c>)
    3f1c:	e0a6      	b.n	406c <atan+0x184>
    3f1e:	4bbe      	ldr	r3, [pc, #760]	; (4218 <atan+0x330>)
    3f20:	429e      	cmp	r6, r3
    3f22:	dd00      	ble.n	3f26 <atan+0x3e>
    3f24:	e0b8      	b.n	4098 <atan+0x1b0>
    3f26:	4bbd      	ldr	r3, [pc, #756]	; (421c <atan+0x334>)
    3f28:	429e      	cmp	r6, r3
    3f2a:	dc00      	bgt.n	3f2e <atan+0x46>
    3f2c:	e0a6      	b.n	407c <atan+0x194>
    3f2e:	2401      	movs	r4, #1
    3f30:	4264      	negs	r4, r4
    3f32:	46a3      	mov	fp, r4
    3f34:	464a      	mov	r2, r9
    3f36:	4643      	mov	r3, r8
    3f38:	4648      	mov	r0, r9
    3f3a:	4641      	mov	r1, r8
    3f3c:	f004 fea0 	bl	8c80 <__aeabi_dmul>
    3f40:	1c06      	adds	r6, r0, #0
    3f42:	1c0f      	adds	r7, r1, #0
    3f44:	1c32      	adds	r2, r6, #0
    3f46:	1c3b      	adds	r3, r7, #0
    3f48:	f004 fe9a 	bl	8c80 <__aeabi_dmul>
    3f4c:	4b8f      	ldr	r3, [pc, #572]	; (418c <atan+0x2a4>)
    3f4e:	4a8e      	ldr	r2, [pc, #568]	; (4188 <atan+0x2a0>)
    3f50:	1c04      	adds	r4, r0, #0
    3f52:	1c0d      	adds	r5, r1, #0
    3f54:	f004 fe94 	bl	8c80 <__aeabi_dmul>
    3f58:	4a8d      	ldr	r2, [pc, #564]	; (4190 <atan+0x2a8>)
    3f5a:	4b8e      	ldr	r3, [pc, #568]	; (4194 <atan+0x2ac>)
    3f5c:	f003 ff04 	bl	7d68 <__aeabi_dadd>
    3f60:	1c22      	adds	r2, r4, #0
    3f62:	1c2b      	adds	r3, r5, #0
    3f64:	f004 fe8c 	bl	8c80 <__aeabi_dmul>
    3f68:	4a8b      	ldr	r2, [pc, #556]	; (4198 <atan+0x2b0>)
    3f6a:	4b8c      	ldr	r3, [pc, #560]	; (419c <atan+0x2b4>)
    3f6c:	f003 fefc 	bl	7d68 <__aeabi_dadd>
    3f70:	1c22      	adds	r2, r4, #0
    3f72:	1c2b      	adds	r3, r5, #0
    3f74:	f004 fe84 	bl	8c80 <__aeabi_dmul>
    3f78:	4a89      	ldr	r2, [pc, #548]	; (41a0 <atan+0x2b8>)
    3f7a:	4b8a      	ldr	r3, [pc, #552]	; (41a4 <atan+0x2bc>)
    3f7c:	f003 fef4 	bl	7d68 <__aeabi_dadd>
    3f80:	1c22      	adds	r2, r4, #0
    3f82:	1c2b      	adds	r3, r5, #0
    3f84:	f004 fe7c 	bl	8c80 <__aeabi_dmul>
    3f88:	4a87      	ldr	r2, [pc, #540]	; (41a8 <atan+0x2c0>)
    3f8a:	4b88      	ldr	r3, [pc, #544]	; (41ac <atan+0x2c4>)
    3f8c:	f003 feec 	bl	7d68 <__aeabi_dadd>
    3f90:	1c22      	adds	r2, r4, #0
    3f92:	1c2b      	adds	r3, r5, #0
    3f94:	f004 fe74 	bl	8c80 <__aeabi_dmul>
    3f98:	4a85      	ldr	r2, [pc, #532]	; (41b0 <atan+0x2c8>)
    3f9a:	4b86      	ldr	r3, [pc, #536]	; (41b4 <atan+0x2cc>)
    3f9c:	f003 fee4 	bl	7d68 <__aeabi_dadd>
    3fa0:	1c32      	adds	r2, r6, #0
    3fa2:	1c3b      	adds	r3, r7, #0
    3fa4:	f004 fe6c 	bl	8c80 <__aeabi_dmul>
    3fa8:	4a83      	ldr	r2, [pc, #524]	; (41b8 <atan+0x2d0>)
    3faa:	4b84      	ldr	r3, [pc, #528]	; (41bc <atan+0x2d4>)
    3fac:	1c06      	adds	r6, r0, #0
    3fae:	1c0f      	adds	r7, r1, #0
    3fb0:	1c20      	adds	r0, r4, #0
    3fb2:	1c29      	adds	r1, r5, #0
    3fb4:	f004 fe64 	bl	8c80 <__aeabi_dmul>
    3fb8:	4a81      	ldr	r2, [pc, #516]	; (41c0 <atan+0x2d8>)
    3fba:	4b82      	ldr	r3, [pc, #520]	; (41c4 <atan+0x2dc>)
    3fbc:	f005 f8f0 	bl	91a0 <__aeabi_dsub>
    3fc0:	1c22      	adds	r2, r4, #0
    3fc2:	1c2b      	adds	r3, r5, #0
    3fc4:	f004 fe5c 	bl	8c80 <__aeabi_dmul>
    3fc8:	4a7f      	ldr	r2, [pc, #508]	; (41c8 <atan+0x2e0>)
    3fca:	4b80      	ldr	r3, [pc, #512]	; (41cc <atan+0x2e4>)
    3fcc:	f005 f8e8 	bl	91a0 <__aeabi_dsub>
    3fd0:	1c22      	adds	r2, r4, #0
    3fd2:	1c2b      	adds	r3, r5, #0
    3fd4:	f004 fe54 	bl	8c80 <__aeabi_dmul>
    3fd8:	4a7d      	ldr	r2, [pc, #500]	; (41d0 <atan+0x2e8>)
    3fda:	4b7e      	ldr	r3, [pc, #504]	; (41d4 <atan+0x2ec>)
    3fdc:	f005 f8e0 	bl	91a0 <__aeabi_dsub>
    3fe0:	1c22      	adds	r2, r4, #0
    3fe2:	1c2b      	adds	r3, r5, #0
    3fe4:	f004 fe4c 	bl	8c80 <__aeabi_dmul>
    3fe8:	4a7b      	ldr	r2, [pc, #492]	; (41d8 <atan+0x2f0>)
    3fea:	4b7c      	ldr	r3, [pc, #496]	; (41dc <atan+0x2f4>)
    3fec:	f005 f8d8 	bl	91a0 <__aeabi_dsub>
    3ff0:	1c22      	adds	r2, r4, #0
    3ff2:	1c2b      	adds	r3, r5, #0
    3ff4:	f004 fe44 	bl	8c80 <__aeabi_dmul>
    3ff8:	1c02      	adds	r2, r0, #0
    3ffa:	4658      	mov	r0, fp
    3ffc:	1c0b      	adds	r3, r1, #0
    3ffe:	3001      	adds	r0, #1
    4000:	d100      	bne.n	4004 <atan+0x11c>
    4002:	e070      	b.n	40e6 <atan+0x1fe>
    4004:	4659      	mov	r1, fp
    4006:	00cc      	lsls	r4, r1, #3
    4008:	1c30      	adds	r0, r6, #0
    400a:	1c39      	adds	r1, r7, #0
    400c:	f003 feac 	bl	7d68 <__aeabi_dadd>
    4010:	464a      	mov	r2, r9
    4012:	4643      	mov	r3, r8
    4014:	f004 fe34 	bl	8c80 <__aeabi_dmul>
    4018:	4d81      	ldr	r5, [pc, #516]	; (4220 <atan+0x338>)
    401a:	1c0b      	adds	r3, r1, #0
    401c:	4981      	ldr	r1, [pc, #516]	; (4224 <atan+0x33c>)
    401e:	192d      	adds	r5, r5, r4
    4020:	1c02      	adds	r2, r0, #0
    4022:	190c      	adds	r4, r1, r4
    4024:	1c10      	adds	r0, r2, #0
    4026:	1c19      	adds	r1, r3, #0
    4028:	6822      	ldr	r2, [r4, #0]
    402a:	6863      	ldr	r3, [r4, #4]
    402c:	f005 f8b8 	bl	91a0 <__aeabi_dsub>
    4030:	464a      	mov	r2, r9
    4032:	4643      	mov	r3, r8
    4034:	f005 f8b4 	bl	91a0 <__aeabi_dsub>
    4038:	1c02      	adds	r2, r0, #0
    403a:	1c0b      	adds	r3, r1, #0
    403c:	6828      	ldr	r0, [r5, #0]
    403e:	6869      	ldr	r1, [r5, #4]
    4040:	f005 f8ae 	bl	91a0 <__aeabi_dsub>
    4044:	1c02      	adds	r2, r0, #0
    4046:	4650      	mov	r0, sl
    4048:	1c0b      	adds	r3, r1, #0
    404a:	2800      	cmp	r0, #0
    404c:	da0e      	bge.n	406c <atan+0x184>
    404e:	2080      	movs	r0, #128	; 0x80
    4050:	0600      	lsls	r0, r0, #24
    4052:	180b      	adds	r3, r1, r0
    4054:	e00a      	b.n	406c <atan+0x184>
    4056:	2800      	cmp	r0, #0
    4058:	d100      	bne.n	405c <atan+0x174>
    405a:	e759      	b.n	3f10 <atan+0x28>
    405c:	464a      	mov	r2, r9
    405e:	4643      	mov	r3, r8
    4060:	4648      	mov	r0, r9
    4062:	4641      	mov	r1, r8
    4064:	f003 fe80 	bl	7d68 <__aeabi_dadd>
    4068:	1c02      	adds	r2, r0, #0
    406a:	1c0b      	adds	r3, r1, #0
    406c:	1c10      	adds	r0, r2, #0
    406e:	1c19      	adds	r1, r3, #0
    4070:	bc3c      	pop	{r2, r3, r4, r5}
    4072:	4690      	mov	r8, r2
    4074:	4699      	mov	r9, r3
    4076:	46a2      	mov	sl, r4
    4078:	46ab      	mov	fp, r5
    407a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    407c:	4a58      	ldr	r2, [pc, #352]	; (41e0 <atan+0x2f8>)
    407e:	4b59      	ldr	r3, [pc, #356]	; (41e4 <atan+0x2fc>)
    4080:	f003 fe72 	bl	7d68 <__aeabi_dadd>
    4084:	4a58      	ldr	r2, [pc, #352]	; (41e8 <atan+0x300>)
    4086:	4b59      	ldr	r3, [pc, #356]	; (41ec <atan+0x304>)
    4088:	f002 ff2a 	bl	6ee0 <__aeabi_dcmpgt>
    408c:	2800      	cmp	r0, #0
    408e:	d100      	bne.n	4092 <atan+0x1aa>
    4090:	e74d      	b.n	3f2e <atan+0x46>
    4092:	464a      	mov	r2, r9
    4094:	4643      	mov	r3, r8
    4096:	e7e9      	b.n	406c <atan+0x184>
    4098:	f000 f8ce 	bl	4238 <fabs>
    409c:	4b62      	ldr	r3, [pc, #392]	; (4228 <atan+0x340>)
    409e:	1c04      	adds	r4, r0, #0
    40a0:	1c0d      	adds	r5, r1, #0
    40a2:	429e      	cmp	r6, r3
    40a4:	dc30      	bgt.n	4108 <atan+0x220>
    40a6:	4b61      	ldr	r3, [pc, #388]	; (422c <atan+0x344>)
    40a8:	429e      	cmp	r6, r3
    40aa:	dc56      	bgt.n	415a <atan+0x272>
    40ac:	1c22      	adds	r2, r4, #0
    40ae:	1c2b      	adds	r3, r5, #0
    40b0:	f003 fe5a 	bl	7d68 <__aeabi_dadd>
    40b4:	4a4c      	ldr	r2, [pc, #304]	; (41e8 <atan+0x300>)
    40b6:	4b4d      	ldr	r3, [pc, #308]	; (41ec <atan+0x304>)
    40b8:	f005 f872 	bl	91a0 <__aeabi_dsub>
    40bc:	4a4c      	ldr	r2, [pc, #304]	; (41f0 <atan+0x308>)
    40be:	4b4d      	ldr	r3, [pc, #308]	; (41f4 <atan+0x30c>)
    40c0:	1c06      	adds	r6, r0, #0
    40c2:	1c0f      	adds	r7, r1, #0
    40c4:	1c20      	adds	r0, r4, #0
    40c6:	1c29      	adds	r1, r5, #0
    40c8:	f003 fe4e 	bl	7d68 <__aeabi_dadd>
    40cc:	1c02      	adds	r2, r0, #0
    40ce:	1c0b      	adds	r3, r1, #0
    40d0:	1c30      	adds	r0, r6, #0
    40d2:	1c39      	adds	r1, r7, #0
    40d4:	f004 f96a 	bl	83ac <__aeabi_ddiv>
    40d8:	4688      	mov	r8, r1
    40da:	2100      	movs	r1, #0
    40dc:	4681      	mov	r9, r0
    40de:	468b      	mov	fp, r1
    40e0:	e728      	b.n	3f34 <atan+0x4c>
    40e2:	4b53      	ldr	r3, [pc, #332]	; (4230 <atan+0x348>)
    40e4:	e7c2      	b.n	406c <atan+0x184>
    40e6:	1c30      	adds	r0, r6, #0
    40e8:	1c39      	adds	r1, r7, #0
    40ea:	f003 fe3d 	bl	7d68 <__aeabi_dadd>
    40ee:	464a      	mov	r2, r9
    40f0:	4643      	mov	r3, r8
    40f2:	f004 fdc5 	bl	8c80 <__aeabi_dmul>
    40f6:	1c02      	adds	r2, r0, #0
    40f8:	1c0b      	adds	r3, r1, #0
    40fa:	4648      	mov	r0, r9
    40fc:	4641      	mov	r1, r8
    40fe:	f005 f84f 	bl	91a0 <__aeabi_dsub>
    4102:	1c02      	adds	r2, r0, #0
    4104:	1c0b      	adds	r3, r1, #0
    4106:	e7b1      	b.n	406c <atan+0x184>
    4108:	4b4a      	ldr	r3, [pc, #296]	; (4234 <atan+0x34c>)
    410a:	429e      	cmp	r6, r3
    410c:	dc1a      	bgt.n	4144 <atan+0x25c>
    410e:	4a3a      	ldr	r2, [pc, #232]	; (41f8 <atan+0x310>)
    4110:	4b3a      	ldr	r3, [pc, #232]	; (41fc <atan+0x314>)
    4112:	f005 f845 	bl	91a0 <__aeabi_dsub>
    4116:	4a38      	ldr	r2, [pc, #224]	; (41f8 <atan+0x310>)
    4118:	4b38      	ldr	r3, [pc, #224]	; (41fc <atan+0x314>)
    411a:	1c06      	adds	r6, r0, #0
    411c:	1c0f      	adds	r7, r1, #0
    411e:	1c20      	adds	r0, r4, #0
    4120:	1c29      	adds	r1, r5, #0
    4122:	f004 fdad 	bl	8c80 <__aeabi_dmul>
    4126:	4a30      	ldr	r2, [pc, #192]	; (41e8 <atan+0x300>)
    4128:	4b30      	ldr	r3, [pc, #192]	; (41ec <atan+0x304>)
    412a:	f003 fe1d 	bl	7d68 <__aeabi_dadd>
    412e:	1c02      	adds	r2, r0, #0
    4130:	1c0b      	adds	r3, r1, #0
    4132:	1c30      	adds	r0, r6, #0
    4134:	1c39      	adds	r1, r7, #0
    4136:	f004 f939 	bl	83ac <__aeabi_ddiv>
    413a:	4681      	mov	r9, r0
    413c:	2002      	movs	r0, #2
    413e:	4688      	mov	r8, r1
    4140:	4683      	mov	fp, r0
    4142:	e6f7      	b.n	3f34 <atan+0x4c>
    4144:	482e      	ldr	r0, [pc, #184]	; (4200 <atan+0x318>)
    4146:	492f      	ldr	r1, [pc, #188]	; (4204 <atan+0x31c>)
    4148:	1c22      	adds	r2, r4, #0
    414a:	1c2b      	adds	r3, r5, #0
    414c:	f004 f92e 	bl	83ac <__aeabi_ddiv>
    4150:	4688      	mov	r8, r1
    4152:	2103      	movs	r1, #3
    4154:	4681      	mov	r9, r0
    4156:	468b      	mov	fp, r1
    4158:	e6ec      	b.n	3f34 <atan+0x4c>
    415a:	4a23      	ldr	r2, [pc, #140]	; (41e8 <atan+0x300>)
    415c:	4b23      	ldr	r3, [pc, #140]	; (41ec <atan+0x304>)
    415e:	f005 f81f 	bl	91a0 <__aeabi_dsub>
    4162:	4a21      	ldr	r2, [pc, #132]	; (41e8 <atan+0x300>)
    4164:	4b21      	ldr	r3, [pc, #132]	; (41ec <atan+0x304>)
    4166:	1c06      	adds	r6, r0, #0
    4168:	1c0f      	adds	r7, r1, #0
    416a:	1c20      	adds	r0, r4, #0
    416c:	1c29      	adds	r1, r5, #0
    416e:	f003 fdfb 	bl	7d68 <__aeabi_dadd>
    4172:	1c0b      	adds	r3, r1, #0
    4174:	1c02      	adds	r2, r0, #0
    4176:	1c39      	adds	r1, r7, #0
    4178:	1c30      	adds	r0, r6, #0
    417a:	f004 f917 	bl	83ac <__aeabi_ddiv>
    417e:	2301      	movs	r3, #1
    4180:	4681      	mov	r9, r0
    4182:	4688      	mov	r8, r1
    4184:	469b      	mov	fp, r3
    4186:	e6d5      	b.n	3f34 <atan+0x4c>
    4188:	e322da11 	.word	0xe322da11
    418c:	3f90ad3a 	.word	0x3f90ad3a
    4190:	24760deb 	.word	0x24760deb
    4194:	3fa97b4b 	.word	0x3fa97b4b
    4198:	a0d03d51 	.word	0xa0d03d51
    419c:	3fb10d66 	.word	0x3fb10d66
    41a0:	c54c206e 	.word	0xc54c206e
    41a4:	3fb745cd 	.word	0x3fb745cd
    41a8:	920083ff 	.word	0x920083ff
    41ac:	3fc24924 	.word	0x3fc24924
    41b0:	5555550d 	.word	0x5555550d
    41b4:	3fd55555 	.word	0x3fd55555
    41b8:	2c6a6c2f 	.word	0x2c6a6c2f
    41bc:	bfa2b444 	.word	0xbfa2b444
    41c0:	52defd9a 	.word	0x52defd9a
    41c4:	3fadde2d 	.word	0x3fadde2d
    41c8:	af749a6d 	.word	0xaf749a6d
    41cc:	3fb3b0f2 	.word	0x3fb3b0f2
    41d0:	fe231671 	.word	0xfe231671
    41d4:	3fbc71c6 	.word	0x3fbc71c6
    41d8:	9998ebc4 	.word	0x9998ebc4
    41dc:	3fc99999 	.word	0x3fc99999
    41e0:	8800759c 	.word	0x8800759c
    41e4:	7e37e43c 	.word	0x7e37e43c
    41e8:	00000000 	.word	0x00000000
    41ec:	3ff00000 	.word	0x3ff00000
    41f0:	00000000 	.word	0x00000000
    41f4:	40000000 	.word	0x40000000
    41f8:	00000000 	.word	0x00000000
    41fc:	3ff80000 	.word	0x3ff80000
    4200:	00000000 	.word	0x00000000
    4204:	bff00000 	.word	0xbff00000
    4208:	440fffff 	.word	0x440fffff
    420c:	7ff00000 	.word	0x7ff00000
    4210:	54442d18 	.word	0x54442d18
    4214:	3ff921fb 	.word	0x3ff921fb
    4218:	3fdbffff 	.word	0x3fdbffff
    421c:	3e1fffff 	.word	0x3e1fffff
    4220:	0000a078 	.word	0x0000a078
    4224:	0000a058 	.word	0x0000a058
    4228:	3ff2ffff 	.word	0x3ff2ffff
    422c:	3fe5ffff 	.word	0x3fe5ffff
    4230:	bff921fb 	.word	0xbff921fb
    4234:	40037fff 	.word	0x40037fff

00004238 <fabs>:
    4238:	004b      	lsls	r3, r1, #1
    423a:	0859      	lsrs	r1, r3, #1
    423c:	4770      	bx	lr
    423e:	46c0      	nop			; (mov r8, r8)

00004240 <sqrt>:
    4240:	b5f0      	push	{r4, r5, r6, r7, lr}
    4242:	4647      	mov	r7, r8
    4244:	b480      	push	{r7}
    4246:	b08a      	sub	sp, #40	; 0x28
    4248:	1c04      	adds	r4, r0, #0
    424a:	1c0d      	adds	r5, r1, #0
    424c:	f000 f858 	bl	4300 <__ieee754_sqrt>
    4250:	4a29      	ldr	r2, [pc, #164]	; (42f8 <sqrt+0xb8>)
    4252:	2300      	movs	r3, #0
    4254:	56d3      	ldrsb	r3, [r2, r3]
    4256:	4690      	mov	r8, r2
    4258:	1c06      	adds	r6, r0, #0
    425a:	1c0f      	adds	r7, r1, #0
    425c:	3301      	adds	r3, #1
    425e:	d00d      	beq.n	427c <sqrt+0x3c>
    4260:	1c20      	adds	r0, r4, #0
    4262:	1c29      	adds	r1, r5, #0
    4264:	f000 f932 	bl	44cc <__fpclassifyd>
    4268:	2800      	cmp	r0, #0
    426a:	d007      	beq.n	427c <sqrt+0x3c>
    426c:	1c20      	adds	r0, r4, #0
    426e:	1c29      	adds	r1, r5, #0
    4270:	4b20      	ldr	r3, [pc, #128]	; (42f4 <sqrt+0xb4>)
    4272:	4a1f      	ldr	r2, [pc, #124]	; (42f0 <sqrt+0xb0>)
    4274:	f002 fe20 	bl	6eb8 <__aeabi_dcmplt>
    4278:	2800      	cmp	r0, #0
    427a:	d105      	bne.n	4288 <sqrt+0x48>
    427c:	1c30      	adds	r0, r6, #0
    427e:	1c39      	adds	r1, r7, #0
    4280:	b00a      	add	sp, #40	; 0x28
    4282:	bc04      	pop	{r2}
    4284:	4690      	mov	r8, r2
    4286:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4288:	2301      	movs	r3, #1
    428a:	9300      	str	r3, [sp, #0]
    428c:	4b1b      	ldr	r3, [pc, #108]	; (42fc <sqrt+0xbc>)
    428e:	9404      	str	r4, [sp, #16]
    4290:	9505      	str	r5, [sp, #20]
    4292:	9301      	str	r3, [sp, #4]
    4294:	2300      	movs	r3, #0
    4296:	9308      	str	r3, [sp, #32]
    4298:	4643      	mov	r3, r8
    429a:	9402      	str	r4, [sp, #8]
    429c:	9503      	str	r5, [sp, #12]
    429e:	781c      	ldrb	r4, [r3, #0]
    42a0:	2c00      	cmp	r4, #0
    42a2:	d10e      	bne.n	42c2 <sqrt+0x82>
    42a4:	4b13      	ldr	r3, [pc, #76]	; (42f4 <sqrt+0xb4>)
    42a6:	4a12      	ldr	r2, [pc, #72]	; (42f0 <sqrt+0xb0>)
    42a8:	9206      	str	r2, [sp, #24]
    42aa:	9307      	str	r3, [sp, #28]
    42ac:	4668      	mov	r0, sp
    42ae:	f000 f93d 	bl	452c <matherr>
    42b2:	2800      	cmp	r0, #0
    42b4:	d00f      	beq.n	42d6 <sqrt+0x96>
    42b6:	9b08      	ldr	r3, [sp, #32]
    42b8:	2b00      	cmp	r3, #0
    42ba:	d111      	bne.n	42e0 <sqrt+0xa0>
    42bc:	9e06      	ldr	r6, [sp, #24]
    42be:	9f07      	ldr	r7, [sp, #28]
    42c0:	e7dc      	b.n	427c <sqrt+0x3c>
    42c2:	490c      	ldr	r1, [pc, #48]	; (42f4 <sqrt+0xb4>)
    42c4:	480a      	ldr	r0, [pc, #40]	; (42f0 <sqrt+0xb0>)
    42c6:	1c02      	adds	r2, r0, #0
    42c8:	1c0b      	adds	r3, r1, #0
    42ca:	f004 f86f 	bl	83ac <__aeabi_ddiv>
    42ce:	9006      	str	r0, [sp, #24]
    42d0:	9107      	str	r1, [sp, #28]
    42d2:	2c02      	cmp	r4, #2
    42d4:	d1ea      	bne.n	42ac <sqrt+0x6c>
    42d6:	f000 f92b 	bl	4530 <__errno>
    42da:	2321      	movs	r3, #33	; 0x21
    42dc:	6003      	str	r3, [r0, #0]
    42de:	e7ea      	b.n	42b6 <sqrt+0x76>
    42e0:	f000 f926 	bl	4530 <__errno>
    42e4:	9c08      	ldr	r4, [sp, #32]
    42e6:	6004      	str	r4, [r0, #0]
    42e8:	e7e8      	b.n	42bc <sqrt+0x7c>
    42ea:	46c0      	nop			; (mov r8, r8)
    42ec:	46c0      	nop			; (mov r8, r8)
    42ee:	46c0      	nop			; (mov r8, r8)
	...
    42f8:	2000000d 	.word	0x2000000d
    42fc:	0000a098 	.word	0x0000a098

00004300 <__ieee754_sqrt>:
    4300:	b5f0      	push	{r4, r5, r6, r7, lr}
    4302:	465f      	mov	r7, fp
    4304:	4656      	mov	r6, sl
    4306:	464d      	mov	r5, r9
    4308:	4644      	mov	r4, r8
    430a:	b4f0      	push	{r4, r5, r6, r7}
    430c:	4e6c      	ldr	r6, [pc, #432]	; (44c0 <__ieee754_sqrt+0x1c0>)
    430e:	1c0d      	adds	r5, r1, #0
    4310:	1c37      	adds	r7, r6, #0
    4312:	b083      	sub	sp, #12
    4314:	1c04      	adds	r4, r0, #0
    4316:	1c02      	adds	r2, r0, #0
    4318:	1c0b      	adds	r3, r1, #0
    431a:	402f      	ands	r7, r5
    431c:	42b7      	cmp	r7, r6
    431e:	d100      	bne.n	4322 <__ieee754_sqrt+0x22>
    4320:	e0ad      	b.n	447e <__ieee754_sqrt+0x17e>
    4322:	2900      	cmp	r1, #0
    4324:	dc00      	bgt.n	4328 <__ieee754_sqrt+0x28>
    4326:	e08b      	b.n	4440 <__ieee754_sqrt+0x140>
    4328:	152f      	asrs	r7, r5, #20
    432a:	d100      	bne.n	432e <__ieee754_sqrt+0x2e>
    432c:	e094      	b.n	4458 <__ieee754_sqrt+0x158>
    432e:	4d65      	ldr	r5, [pc, #404]	; (44c4 <__ieee754_sqrt+0x1c4>)
    4330:	0309      	lsls	r1, r1, #12
    4332:	2380      	movs	r3, #128	; 0x80
    4334:	0b09      	lsrs	r1, r1, #12
    4336:	035b      	lsls	r3, r3, #13
    4338:	197f      	adds	r7, r7, r5
    433a:	430b      	orrs	r3, r1
    433c:	07fe      	lsls	r6, r7, #31
    433e:	d500      	bpl.n	4342 <__ieee754_sqrt+0x42>
    4340:	e070      	b.n	4424 <__ieee754_sqrt+0x124>
    4342:	107f      	asrs	r7, r7, #1
    4344:	0fc2      	lsrs	r2, r0, #31
    4346:	46b8      	mov	r8, r7
    4348:	005b      	lsls	r3, r3, #1
    434a:	2700      	movs	r7, #0
    434c:	2180      	movs	r1, #128	; 0x80
    434e:	189b      	adds	r3, r3, r2
    4350:	2416      	movs	r4, #22
    4352:	0042      	lsls	r2, r0, #1
    4354:	9700      	str	r7, [sp, #0]
    4356:	2000      	movs	r0, #0
    4358:	0389      	lsls	r1, r1, #14
    435a:	1845      	adds	r5, r0, r1
    435c:	429d      	cmp	r5, r3
    435e:	dc04      	bgt.n	436a <__ieee754_sqrt+0x6a>
    4360:	1868      	adds	r0, r5, r1
    4362:	1b5b      	subs	r3, r3, r5
    4364:	9d00      	ldr	r5, [sp, #0]
    4366:	186d      	adds	r5, r5, r1
    4368:	9500      	str	r5, [sp, #0]
    436a:	0fd5      	lsrs	r5, r2, #31
    436c:	005b      	lsls	r3, r3, #1
    436e:	3c01      	subs	r4, #1
    4370:	195b      	adds	r3, r3, r5
    4372:	0052      	lsls	r2, r2, #1
    4374:	0849      	lsrs	r1, r1, #1
    4376:	2c00      	cmp	r4, #0
    4378:	d1ef      	bne.n	435a <__ieee754_sqrt+0x5a>
    437a:	2180      	movs	r1, #128	; 0x80
    437c:	2600      	movs	r6, #0
    437e:	0609      	lsls	r1, r1, #24
    4380:	2520      	movs	r5, #32
    4382:	9601      	str	r6, [sp, #4]
    4384:	46b4      	mov	ip, r6
    4386:	4689      	mov	r9, r1
    4388:	e009      	b.n	439e <__ieee754_sqrt+0x9e>
    438a:	4283      	cmp	r3, r0
    438c:	d046      	beq.n	441c <__ieee754_sqrt+0x11c>
    438e:	0fd4      	lsrs	r4, r2, #31
    4390:	005b      	lsls	r3, r3, #1
    4392:	3d01      	subs	r5, #1
    4394:	191b      	adds	r3, r3, r4
    4396:	0052      	lsls	r2, r2, #1
    4398:	0849      	lsrs	r1, r1, #1
    439a:	2d00      	cmp	r5, #0
    439c:	d01c      	beq.n	43d8 <__ieee754_sqrt+0xd8>
    439e:	4666      	mov	r6, ip
    43a0:	198c      	adds	r4, r1, r6
    43a2:	4283      	cmp	r3, r0
    43a4:	ddf1      	ble.n	438a <__ieee754_sqrt+0x8a>
    43a6:	1867      	adds	r7, r4, r1
    43a8:	0fe6      	lsrs	r6, r4, #31
    43aa:	46bc      	mov	ip, r7
    43ac:	07f6      	lsls	r6, r6, #31
    43ae:	4682      	mov	sl, r0
    43b0:	454e      	cmp	r6, r9
    43b2:	d02c      	beq.n	440e <__ieee754_sqrt+0x10e>
    43b4:	1a1b      	subs	r3, r3, r0
    43b6:	42a2      	cmp	r2, r4
    43b8:	4180      	sbcs	r0, r0
    43ba:	4240      	negs	r0, r0
    43bc:	9f01      	ldr	r7, [sp, #4]
    43be:	1a1b      	subs	r3, r3, r0
    43c0:	1b12      	subs	r2, r2, r4
    43c2:	187f      	adds	r7, r7, r1
    43c4:	0fd4      	lsrs	r4, r2, #31
    43c6:	005b      	lsls	r3, r3, #1
    43c8:	3d01      	subs	r5, #1
    43ca:	9701      	str	r7, [sp, #4]
    43cc:	4650      	mov	r0, sl
    43ce:	191b      	adds	r3, r3, r4
    43d0:	0052      	lsls	r2, r2, #1
    43d2:	0849      	lsrs	r1, r1, #1
    43d4:	2d00      	cmp	r5, #0
    43d6:	d1e2      	bne.n	439e <__ieee754_sqrt+0x9e>
    43d8:	4313      	orrs	r3, r2
    43da:	d128      	bne.n	442e <__ieee754_sqrt+0x12e>
    43dc:	9801      	ldr	r0, [sp, #4]
    43de:	0843      	lsrs	r3, r0, #1
    43e0:	9d00      	ldr	r5, [sp, #0]
    43e2:	4e39      	ldr	r6, [pc, #228]	; (44c8 <__ieee754_sqrt+0x1c8>)
    43e4:	106a      	asrs	r2, r5, #1
    43e6:	1992      	adds	r2, r2, r6
    43e8:	07ed      	lsls	r5, r5, #31
    43ea:	d502      	bpl.n	43f2 <__ieee754_sqrt+0xf2>
    43ec:	2180      	movs	r1, #128	; 0x80
    43ee:	0609      	lsls	r1, r1, #24
    43f0:	430b      	orrs	r3, r1
    43f2:	4640      	mov	r0, r8
    43f4:	0507      	lsls	r7, r0, #20
    43f6:	18b9      	adds	r1, r7, r2
    43f8:	1c1c      	adds	r4, r3, #0
    43fa:	1c0d      	adds	r5, r1, #0
    43fc:	1c20      	adds	r0, r4, #0
    43fe:	1c29      	adds	r1, r5, #0
    4400:	b003      	add	sp, #12
    4402:	bc3c      	pop	{r2, r3, r4, r5}
    4404:	4690      	mov	r8, r2
    4406:	4699      	mov	r9, r3
    4408:	46a2      	mov	sl, r4
    440a:	46ab      	mov	fp, r5
    440c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    440e:	0fff      	lsrs	r7, r7, #31
    4410:	07ff      	lsls	r7, r7, #31
    4412:	427e      	negs	r6, r7
    4414:	417e      	adcs	r6, r7
    4416:	46b2      	mov	sl, r6
    4418:	4482      	add	sl, r0
    441a:	e7cb      	b.n	43b4 <__ieee754_sqrt+0xb4>
    441c:	4294      	cmp	r4, r2
    441e:	d9c2      	bls.n	43a6 <__ieee754_sqrt+0xa6>
    4420:	1c18      	adds	r0, r3, #0
    4422:	e7b4      	b.n	438e <__ieee754_sqrt+0x8e>
    4424:	0fc2      	lsrs	r2, r0, #31
    4426:	005b      	lsls	r3, r3, #1
    4428:	189b      	adds	r3, r3, r2
    442a:	0040      	lsls	r0, r0, #1
    442c:	e789      	b.n	4342 <__ieee754_sqrt+0x42>
    442e:	9901      	ldr	r1, [sp, #4]
    4430:	3101      	adds	r1, #1
    4432:	d02f      	beq.n	4494 <__ieee754_sqrt+0x194>
    4434:	9c01      	ldr	r4, [sp, #4]
    4436:	2301      	movs	r3, #1
    4438:	4023      	ands	r3, r4
    443a:	191b      	adds	r3, r3, r4
    443c:	085b      	lsrs	r3, r3, #1
    443e:	e7cf      	b.n	43e0 <__ieee754_sqrt+0xe0>
    4440:	006b      	lsls	r3, r5, #1
    4442:	085b      	lsrs	r3, r3, #1
    4444:	431a      	orrs	r2, r3
    4446:	d0d9      	beq.n	43fc <__ieee754_sqrt+0xfc>
    4448:	2700      	movs	r7, #0
    444a:	2900      	cmp	r1, #0
    444c:	d12b      	bne.n	44a6 <__ieee754_sqrt+0x1a6>
    444e:	0ac1      	lsrs	r1, r0, #11
    4450:	3f15      	subs	r7, #21
    4452:	0540      	lsls	r0, r0, #21
    4454:	2900      	cmp	r1, #0
    4456:	d0fa      	beq.n	444e <__ieee754_sqrt+0x14e>
    4458:	2280      	movs	r2, #128	; 0x80
    445a:	0352      	lsls	r2, r2, #13
    445c:	4211      	tst	r1, r2
    445e:	d11e      	bne.n	449e <__ieee754_sqrt+0x19e>
    4460:	2300      	movs	r3, #0
    4462:	0049      	lsls	r1, r1, #1
    4464:	3301      	adds	r3, #1
    4466:	4211      	tst	r1, r2
    4468:	d0fb      	beq.n	4462 <__ieee754_sqrt+0x162>
    446a:	2401      	movs	r4, #1
    446c:	2220      	movs	r2, #32
    446e:	1ae4      	subs	r4, r4, r3
    4470:	1ad2      	subs	r2, r2, r3
    4472:	193f      	adds	r7, r7, r4
    4474:	1c04      	adds	r4, r0, #0
    4476:	40d4      	lsrs	r4, r2
    4478:	4321      	orrs	r1, r4
    447a:	4098      	lsls	r0, r3
    447c:	e757      	b.n	432e <__ieee754_sqrt+0x2e>
    447e:	1c20      	adds	r0, r4, #0
    4480:	1c29      	adds	r1, r5, #0
    4482:	f004 fbfd 	bl	8c80 <__aeabi_dmul>
    4486:	1c22      	adds	r2, r4, #0
    4488:	1c2b      	adds	r3, r5, #0
    448a:	f003 fc6d 	bl	7d68 <__aeabi_dadd>
    448e:	1c04      	adds	r4, r0, #0
    4490:	1c0d      	adds	r5, r1, #0
    4492:	e7b3      	b.n	43fc <__ieee754_sqrt+0xfc>
    4494:	9a00      	ldr	r2, [sp, #0]
    4496:	2300      	movs	r3, #0
    4498:	3201      	adds	r2, #1
    449a:	9200      	str	r2, [sp, #0]
    449c:	e7a0      	b.n	43e0 <__ieee754_sqrt+0xe0>
    449e:	2220      	movs	r2, #32
    44a0:	2401      	movs	r4, #1
    44a2:	2300      	movs	r3, #0
    44a4:	e7e5      	b.n	4472 <__ieee754_sqrt+0x172>
    44a6:	1c22      	adds	r2, r4, #0
    44a8:	1c2b      	adds	r3, r5, #0
    44aa:	1c20      	adds	r0, r4, #0
    44ac:	1c29      	adds	r1, r5, #0
    44ae:	f004 fe77 	bl	91a0 <__aeabi_dsub>
    44b2:	1c02      	adds	r2, r0, #0
    44b4:	1c0b      	adds	r3, r1, #0
    44b6:	f003 ff79 	bl	83ac <__aeabi_ddiv>
    44ba:	1c04      	adds	r4, r0, #0
    44bc:	1c0d      	adds	r5, r1, #0
    44be:	e79d      	b.n	43fc <__ieee754_sqrt+0xfc>
    44c0:	7ff00000 	.word	0x7ff00000
    44c4:	fffffc01 	.word	0xfffffc01
    44c8:	3fe00000 	.word	0x3fe00000

000044cc <__fpclassifyd>:
    44cc:	1c0b      	adds	r3, r1, #0
    44ce:	1c01      	adds	r1, r0, #0
    44d0:	1c02      	adds	r2, r0, #0
    44d2:	b530      	push	{r4, r5, lr}
    44d4:	4319      	orrs	r1, r3
    44d6:	2002      	movs	r0, #2
    44d8:	2900      	cmp	r1, #0
    44da:	d100      	bne.n	44de <__fpclassifyd+0x12>
    44dc:	bd30      	pop	{r4, r5, pc}
    44de:	2180      	movs	r1, #128	; 0x80
    44e0:	0609      	lsls	r1, r1, #24
    44e2:	428b      	cmp	r3, r1
    44e4:	d016      	beq.n	4514 <__fpclassifyd+0x48>
    44e6:	490d      	ldr	r1, [pc, #52]	; (451c <__fpclassifyd+0x50>)
    44e8:	2004      	movs	r0, #4
    44ea:	185c      	adds	r4, r3, r1
    44ec:	490c      	ldr	r1, [pc, #48]	; (4520 <__fpclassifyd+0x54>)
    44ee:	428c      	cmp	r4, r1
    44f0:	d9f4      	bls.n	44dc <__fpclassifyd+0x10>
    44f2:	4d0c      	ldr	r5, [pc, #48]	; (4524 <__fpclassifyd+0x58>)
    44f4:	195c      	adds	r4, r3, r5
    44f6:	428c      	cmp	r4, r1
    44f8:	d9f0      	bls.n	44dc <__fpclassifyd+0x10>
    44fa:	4c0b      	ldr	r4, [pc, #44]	; (4528 <__fpclassifyd+0x5c>)
    44fc:	0059      	lsls	r1, r3, #1
    44fe:	0849      	lsrs	r1, r1, #1
    4500:	2003      	movs	r0, #3
    4502:	42a1      	cmp	r1, r4
    4504:	d9ea      	bls.n	44dc <__fpclassifyd+0x10>
    4506:	4c07      	ldr	r4, [pc, #28]	; (4524 <__fpclassifyd+0x58>)
    4508:	2000      	movs	r0, #0
    450a:	42a1      	cmp	r1, r4
    450c:	d1e6      	bne.n	44dc <__fpclassifyd+0x10>
    450e:	4250      	negs	r0, r2
    4510:	4150      	adcs	r0, r2
    4512:	e7e3      	b.n	44dc <__fpclassifyd+0x10>
    4514:	2a00      	cmp	r2, #0
    4516:	d0e1      	beq.n	44dc <__fpclassifyd+0x10>
    4518:	e7ef      	b.n	44fa <__fpclassifyd+0x2e>
    451a:	46c0      	nop			; (mov r8, r8)
    451c:	fff00000 	.word	0xfff00000
    4520:	7fdfffff 	.word	0x7fdfffff
    4524:	7ff00000 	.word	0x7ff00000
    4528:	000fffff 	.word	0x000fffff

0000452c <matherr>:
    452c:	2000      	movs	r0, #0
    452e:	4770      	bx	lr

00004530 <__errno>:
    4530:	4b01      	ldr	r3, [pc, #4]	; (4538 <__errno+0x8>)
    4532:	6818      	ldr	r0, [r3, #0]
    4534:	4770      	bx	lr
    4536:	46c0      	nop			; (mov r8, r8)
    4538:	20000070 	.word	0x20000070

0000453c <__libc_init_array>:
    453c:	b570      	push	{r4, r5, r6, lr}
    453e:	4b0e      	ldr	r3, [pc, #56]	; (4578 <__libc_init_array+0x3c>)
    4540:	4d0e      	ldr	r5, [pc, #56]	; (457c <__libc_init_array+0x40>)
    4542:	2400      	movs	r4, #0
    4544:	1aed      	subs	r5, r5, r3
    4546:	10ad      	asrs	r5, r5, #2
    4548:	1c1e      	adds	r6, r3, #0
    454a:	42ac      	cmp	r4, r5
    454c:	d004      	beq.n	4558 <__libc_init_array+0x1c>
    454e:	00a3      	lsls	r3, r4, #2
    4550:	58f3      	ldr	r3, [r6, r3]
    4552:	4798      	blx	r3
    4554:	3401      	adds	r4, #1
    4556:	e7f8      	b.n	454a <__libc_init_array+0xe>
    4558:	f005 ff04 	bl	a364 <_init>
    455c:	4b08      	ldr	r3, [pc, #32]	; (4580 <__libc_init_array+0x44>)
    455e:	4d09      	ldr	r5, [pc, #36]	; (4584 <__libc_init_array+0x48>)
    4560:	2400      	movs	r4, #0
    4562:	1aed      	subs	r5, r5, r3
    4564:	10ad      	asrs	r5, r5, #2
    4566:	1c1e      	adds	r6, r3, #0
    4568:	42ac      	cmp	r4, r5
    456a:	d004      	beq.n	4576 <__libc_init_array+0x3a>
    456c:	00a3      	lsls	r3, r4, #2
    456e:	58f3      	ldr	r3, [r6, r3]
    4570:	4798      	blx	r3
    4572:	3401      	adds	r4, #1
    4574:	e7f8      	b.n	4568 <__libc_init_array+0x2c>
    4576:	bd70      	pop	{r4, r5, r6, pc}
    4578:	0000a370 	.word	0x0000a370
    457c:	0000a370 	.word	0x0000a370
    4580:	0000a370 	.word	0x0000a370
    4584:	0000a374 	.word	0x0000a374

00004588 <memcpy>:
    4588:	b510      	push	{r4, lr}
    458a:	2300      	movs	r3, #0
    458c:	4293      	cmp	r3, r2
    458e:	d003      	beq.n	4598 <memcpy+0x10>
    4590:	5ccc      	ldrb	r4, [r1, r3]
    4592:	54c4      	strb	r4, [r0, r3]
    4594:	3301      	adds	r3, #1
    4596:	e7f9      	b.n	458c <memcpy+0x4>
    4598:	bd10      	pop	{r4, pc}

0000459a <memset>:
    459a:	1c03      	adds	r3, r0, #0
    459c:	1882      	adds	r2, r0, r2
    459e:	4293      	cmp	r3, r2
    45a0:	d002      	beq.n	45a8 <memset+0xe>
    45a2:	7019      	strb	r1, [r3, #0]
    45a4:	3301      	adds	r3, #1
    45a6:	e7fa      	b.n	459e <memset+0x4>
    45a8:	4770      	bx	lr
	...

000045ac <iprintf>:
    45ac:	b40f      	push	{r0, r1, r2, r3}
    45ae:	4b0b      	ldr	r3, [pc, #44]	; (45dc <iprintf+0x30>)
    45b0:	b513      	push	{r0, r1, r4, lr}
    45b2:	681c      	ldr	r4, [r3, #0]
    45b4:	2c00      	cmp	r4, #0
    45b6:	d005      	beq.n	45c4 <iprintf+0x18>
    45b8:	69a3      	ldr	r3, [r4, #24]
    45ba:	2b00      	cmp	r3, #0
    45bc:	d102      	bne.n	45c4 <iprintf+0x18>
    45be:	1c20      	adds	r0, r4, #0
    45c0:	f001 fe60 	bl	6284 <__sinit>
    45c4:	ab05      	add	r3, sp, #20
    45c6:	68a1      	ldr	r1, [r4, #8]
    45c8:	1c20      	adds	r0, r4, #0
    45ca:	9a04      	ldr	r2, [sp, #16]
    45cc:	9301      	str	r3, [sp, #4]
    45ce:	f000 f8bf 	bl	4750 <_vfiprintf_r>
    45d2:	bc16      	pop	{r1, r2, r4}
    45d4:	bc08      	pop	{r3}
    45d6:	b004      	add	sp, #16
    45d8:	4718      	bx	r3
    45da:	46c0      	nop			; (mov r8, r8)
    45dc:	20000070 	.word	0x20000070

000045e0 <setbuf>:
    45e0:	b508      	push	{r3, lr}
    45e2:	424a      	negs	r2, r1
    45e4:	414a      	adcs	r2, r1
    45e6:	2380      	movs	r3, #128	; 0x80
    45e8:	0052      	lsls	r2, r2, #1
    45ea:	00db      	lsls	r3, r3, #3
    45ec:	f000 f802 	bl	45f4 <setvbuf>
    45f0:	bd08      	pop	{r3, pc}
	...

000045f4 <setvbuf>:
    45f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    45f6:	1c1e      	adds	r6, r3, #0
    45f8:	4b3c      	ldr	r3, [pc, #240]	; (46ec <setvbuf+0xf8>)
    45fa:	1c04      	adds	r4, r0, #0
    45fc:	681d      	ldr	r5, [r3, #0]
    45fe:	1c0f      	adds	r7, r1, #0
    4600:	9201      	str	r2, [sp, #4]
    4602:	2d00      	cmp	r5, #0
    4604:	d005      	beq.n	4612 <setvbuf+0x1e>
    4606:	69aa      	ldr	r2, [r5, #24]
    4608:	2a00      	cmp	r2, #0
    460a:	d102      	bne.n	4612 <setvbuf+0x1e>
    460c:	1c28      	adds	r0, r5, #0
    460e:	f001 fe39 	bl	6284 <__sinit>
    4612:	4b37      	ldr	r3, [pc, #220]	; (46f0 <setvbuf+0xfc>)
    4614:	429c      	cmp	r4, r3
    4616:	d101      	bne.n	461c <setvbuf+0x28>
    4618:	686c      	ldr	r4, [r5, #4]
    461a:	e008      	b.n	462e <setvbuf+0x3a>
    461c:	4b35      	ldr	r3, [pc, #212]	; (46f4 <setvbuf+0x100>)
    461e:	429c      	cmp	r4, r3
    4620:	d101      	bne.n	4626 <setvbuf+0x32>
    4622:	68ac      	ldr	r4, [r5, #8]
    4624:	e003      	b.n	462e <setvbuf+0x3a>
    4626:	4b34      	ldr	r3, [pc, #208]	; (46f8 <setvbuf+0x104>)
    4628:	429c      	cmp	r4, r3
    462a:	d100      	bne.n	462e <setvbuf+0x3a>
    462c:	68ec      	ldr	r4, [r5, #12]
    462e:	9b01      	ldr	r3, [sp, #4]
    4630:	2b02      	cmp	r3, #2
    4632:	d857      	bhi.n	46e4 <setvbuf+0xf0>
    4634:	2e00      	cmp	r6, #0
    4636:	db55      	blt.n	46e4 <setvbuf+0xf0>
    4638:	1c28      	adds	r0, r5, #0
    463a:	1c21      	adds	r1, r4, #0
    463c:	f001 fda2 	bl	6184 <_fflush_r>
    4640:	2300      	movs	r3, #0
    4642:	6063      	str	r3, [r4, #4]
    4644:	61a3      	str	r3, [r4, #24]
    4646:	89a3      	ldrh	r3, [r4, #12]
    4648:	061a      	lsls	r2, r3, #24
    464a:	d503      	bpl.n	4654 <setvbuf+0x60>
    464c:	1c28      	adds	r0, r5, #0
    464e:	6921      	ldr	r1, [r4, #16]
    4650:	f002 f9ee 	bl	6a30 <_free_r>
    4654:	89a3      	ldrh	r3, [r4, #12]
    4656:	2283      	movs	r2, #131	; 0x83
    4658:	4393      	bics	r3, r2
    465a:	81a3      	strh	r3, [r4, #12]
    465c:	9b01      	ldr	r3, [sp, #4]
    465e:	2b02      	cmp	r3, #2
    4660:	d013      	beq.n	468a <setvbuf+0x96>
    4662:	2f00      	cmp	r7, #0
    4664:	d125      	bne.n	46b2 <setvbuf+0xbe>
    4666:	2e00      	cmp	r6, #0
    4668:	d101      	bne.n	466e <setvbuf+0x7a>
    466a:	2680      	movs	r6, #128	; 0x80
    466c:	00f6      	lsls	r6, r6, #3
    466e:	1c30      	adds	r0, r6, #0
    4670:	f001 fecc 	bl	640c <malloc>
    4674:	1e07      	subs	r7, r0, #0
    4676:	d118      	bne.n	46aa <setvbuf+0xb6>
    4678:	2080      	movs	r0, #128	; 0x80
    467a:	00c0      	lsls	r0, r0, #3
    467c:	f001 fec6 	bl	640c <malloc>
    4680:	1e07      	subs	r7, r0, #0
    4682:	d110      	bne.n	46a6 <setvbuf+0xb2>
    4684:	2001      	movs	r0, #1
    4686:	4240      	negs	r0, r0
    4688:	e000      	b.n	468c <setvbuf+0x98>
    468a:	2000      	movs	r0, #0
    468c:	89a3      	ldrh	r3, [r4, #12]
    468e:	2202      	movs	r2, #2
    4690:	4313      	orrs	r3, r2
    4692:	81a3      	strh	r3, [r4, #12]
    4694:	2300      	movs	r3, #0
    4696:	60a3      	str	r3, [r4, #8]
    4698:	1c23      	adds	r3, r4, #0
    469a:	3347      	adds	r3, #71	; 0x47
    469c:	6023      	str	r3, [r4, #0]
    469e:	6123      	str	r3, [r4, #16]
    46a0:	2301      	movs	r3, #1
    46a2:	6163      	str	r3, [r4, #20]
    46a4:	e020      	b.n	46e8 <setvbuf+0xf4>
    46a6:	2680      	movs	r6, #128	; 0x80
    46a8:	00f6      	lsls	r6, r6, #3
    46aa:	89a3      	ldrh	r3, [r4, #12]
    46ac:	2280      	movs	r2, #128	; 0x80
    46ae:	4313      	orrs	r3, r2
    46b0:	81a3      	strh	r3, [r4, #12]
    46b2:	9a01      	ldr	r2, [sp, #4]
    46b4:	2a01      	cmp	r2, #1
    46b6:	d104      	bne.n	46c2 <setvbuf+0xce>
    46b8:	89a3      	ldrh	r3, [r4, #12]
    46ba:	4313      	orrs	r3, r2
    46bc:	81a3      	strh	r3, [r4, #12]
    46be:	4273      	negs	r3, r6
    46c0:	61a3      	str	r3, [r4, #24]
    46c2:	4b0e      	ldr	r3, [pc, #56]	; (46fc <setvbuf+0x108>)
    46c4:	2000      	movs	r0, #0
    46c6:	62ab      	str	r3, [r5, #40]	; 0x28
    46c8:	89a3      	ldrh	r3, [r4, #12]
    46ca:	6027      	str	r7, [r4, #0]
    46cc:	6127      	str	r7, [r4, #16]
    46ce:	6166      	str	r6, [r4, #20]
    46d0:	071a      	lsls	r2, r3, #28
    46d2:	d509      	bpl.n	46e8 <setvbuf+0xf4>
    46d4:	2203      	movs	r2, #3
    46d6:	4013      	ands	r3, r2
    46d8:	425a      	negs	r2, r3
    46da:	4153      	adcs	r3, r2
    46dc:	425b      	negs	r3, r3
    46de:	401e      	ands	r6, r3
    46e0:	60a6      	str	r6, [r4, #8]
    46e2:	e001      	b.n	46e8 <setvbuf+0xf4>
    46e4:	2001      	movs	r0, #1
    46e6:	4240      	negs	r0, r0
    46e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    46ea:	46c0      	nop			; (mov r8, r8)
    46ec:	20000070 	.word	0x20000070
    46f0:	0000a0fc 	.word	0x0000a0fc
    46f4:	0000a11c 	.word	0x0000a11c
    46f8:	0000a13c 	.word	0x0000a13c
    46fc:	000061dd 	.word	0x000061dd

00004700 <__sfputc_r>:
    4700:	6893      	ldr	r3, [r2, #8]
    4702:	b510      	push	{r4, lr}
    4704:	3b01      	subs	r3, #1
    4706:	6093      	str	r3, [r2, #8]
    4708:	2b00      	cmp	r3, #0
    470a:	da05      	bge.n	4718 <__sfputc_r+0x18>
    470c:	6994      	ldr	r4, [r2, #24]
    470e:	42a3      	cmp	r3, r4
    4710:	db08      	blt.n	4724 <__sfputc_r+0x24>
    4712:	b2cb      	uxtb	r3, r1
    4714:	2b0a      	cmp	r3, #10
    4716:	d005      	beq.n	4724 <__sfputc_r+0x24>
    4718:	6813      	ldr	r3, [r2, #0]
    471a:	1c58      	adds	r0, r3, #1
    471c:	6010      	str	r0, [r2, #0]
    471e:	7019      	strb	r1, [r3, #0]
    4720:	b2c8      	uxtb	r0, r1
    4722:	e001      	b.n	4728 <__sfputc_r+0x28>
    4724:	f000 fd72 	bl	520c <__swbuf_r>
    4728:	bd10      	pop	{r4, pc}

0000472a <__sfputs_r>:
    472a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    472c:	1c06      	adds	r6, r0, #0
    472e:	1c0f      	adds	r7, r1, #0
    4730:	1c14      	adds	r4, r2, #0
    4732:	18d5      	adds	r5, r2, r3
    4734:	42ac      	cmp	r4, r5
    4736:	d008      	beq.n	474a <__sfputs_r+0x20>
    4738:	7821      	ldrb	r1, [r4, #0]
    473a:	1c30      	adds	r0, r6, #0
    473c:	1c3a      	adds	r2, r7, #0
    473e:	f7ff ffdf 	bl	4700 <__sfputc_r>
    4742:	3401      	adds	r4, #1
    4744:	1c43      	adds	r3, r0, #1
    4746:	d1f5      	bne.n	4734 <__sfputs_r+0xa>
    4748:	e000      	b.n	474c <__sfputs_r+0x22>
    474a:	2000      	movs	r0, #0
    474c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00004750 <_vfiprintf_r>:
    4750:	b5f0      	push	{r4, r5, r6, r7, lr}
    4752:	b09f      	sub	sp, #124	; 0x7c
    4754:	1c06      	adds	r6, r0, #0
    4756:	1c0f      	adds	r7, r1, #0
    4758:	9203      	str	r2, [sp, #12]
    475a:	9305      	str	r3, [sp, #20]
    475c:	2800      	cmp	r0, #0
    475e:	d004      	beq.n	476a <_vfiprintf_r+0x1a>
    4760:	6981      	ldr	r1, [r0, #24]
    4762:	2900      	cmp	r1, #0
    4764:	d101      	bne.n	476a <_vfiprintf_r+0x1a>
    4766:	f001 fd8d 	bl	6284 <__sinit>
    476a:	4b75      	ldr	r3, [pc, #468]	; (4940 <_vfiprintf_r+0x1f0>)
    476c:	429f      	cmp	r7, r3
    476e:	d101      	bne.n	4774 <_vfiprintf_r+0x24>
    4770:	6877      	ldr	r7, [r6, #4]
    4772:	e008      	b.n	4786 <_vfiprintf_r+0x36>
    4774:	4b73      	ldr	r3, [pc, #460]	; (4944 <_vfiprintf_r+0x1f4>)
    4776:	429f      	cmp	r7, r3
    4778:	d101      	bne.n	477e <_vfiprintf_r+0x2e>
    477a:	68b7      	ldr	r7, [r6, #8]
    477c:	e003      	b.n	4786 <_vfiprintf_r+0x36>
    477e:	4b72      	ldr	r3, [pc, #456]	; (4948 <_vfiprintf_r+0x1f8>)
    4780:	429f      	cmp	r7, r3
    4782:	d100      	bne.n	4786 <_vfiprintf_r+0x36>
    4784:	68f7      	ldr	r7, [r6, #12]
    4786:	89bb      	ldrh	r3, [r7, #12]
    4788:	071a      	lsls	r2, r3, #28
    478a:	d50a      	bpl.n	47a2 <_vfiprintf_r+0x52>
    478c:	693b      	ldr	r3, [r7, #16]
    478e:	2b00      	cmp	r3, #0
    4790:	d007      	beq.n	47a2 <_vfiprintf_r+0x52>
    4792:	ad06      	add	r5, sp, #24
    4794:	2300      	movs	r3, #0
    4796:	616b      	str	r3, [r5, #20]
    4798:	2320      	movs	r3, #32
    479a:	766b      	strb	r3, [r5, #25]
    479c:	2330      	movs	r3, #48	; 0x30
    479e:	76ab      	strb	r3, [r5, #26]
    47a0:	e03b      	b.n	481a <_vfiprintf_r+0xca>
    47a2:	1c30      	adds	r0, r6, #0
    47a4:	1c39      	adds	r1, r7, #0
    47a6:	f000 fd89 	bl	52bc <__swsetup_r>
    47aa:	2800      	cmp	r0, #0
    47ac:	d0f1      	beq.n	4792 <_vfiprintf_r+0x42>
    47ae:	2001      	movs	r0, #1
    47b0:	4240      	negs	r0, r0
    47b2:	e0c2      	b.n	493a <_vfiprintf_r+0x1ea>
    47b4:	9a05      	ldr	r2, [sp, #20]
    47b6:	1d11      	adds	r1, r2, #4
    47b8:	6812      	ldr	r2, [r2, #0]
    47ba:	9105      	str	r1, [sp, #20]
    47bc:	2a00      	cmp	r2, #0
    47be:	db76      	blt.n	48ae <_vfiprintf_r+0x15e>
    47c0:	9209      	str	r2, [sp, #36]	; 0x24
    47c2:	3401      	adds	r4, #1
    47c4:	7823      	ldrb	r3, [r4, #0]
    47c6:	2b2e      	cmp	r3, #46	; 0x2e
    47c8:	d100      	bne.n	47cc <_vfiprintf_r+0x7c>
    47ca:	e081      	b.n	48d0 <_vfiprintf_r+0x180>
    47cc:	7821      	ldrb	r1, [r4, #0]
    47ce:	485f      	ldr	r0, [pc, #380]	; (494c <_vfiprintf_r+0x1fc>)
    47d0:	2203      	movs	r2, #3
    47d2:	f001 fe25 	bl	6420 <memchr>
    47d6:	2800      	cmp	r0, #0
    47d8:	d007      	beq.n	47ea <_vfiprintf_r+0x9a>
    47da:	495c      	ldr	r1, [pc, #368]	; (494c <_vfiprintf_r+0x1fc>)
    47dc:	682a      	ldr	r2, [r5, #0]
    47de:	1a43      	subs	r3, r0, r1
    47e0:	2040      	movs	r0, #64	; 0x40
    47e2:	4098      	lsls	r0, r3
    47e4:	4310      	orrs	r0, r2
    47e6:	6028      	str	r0, [r5, #0]
    47e8:	3401      	adds	r4, #1
    47ea:	7821      	ldrb	r1, [r4, #0]
    47ec:	1c63      	adds	r3, r4, #1
    47ee:	4858      	ldr	r0, [pc, #352]	; (4950 <_vfiprintf_r+0x200>)
    47f0:	2206      	movs	r2, #6
    47f2:	9303      	str	r3, [sp, #12]
    47f4:	7629      	strb	r1, [r5, #24]
    47f6:	f001 fe13 	bl	6420 <memchr>
    47fa:	2800      	cmp	r0, #0
    47fc:	d100      	bne.n	4800 <_vfiprintf_r+0xb0>
    47fe:	e08a      	b.n	4916 <_vfiprintf_r+0x1c6>
    4800:	4b54      	ldr	r3, [pc, #336]	; (4954 <_vfiprintf_r+0x204>)
    4802:	2b00      	cmp	r3, #0
    4804:	d17e      	bne.n	4904 <_vfiprintf_r+0x1b4>
    4806:	9b05      	ldr	r3, [sp, #20]
    4808:	2207      	movs	r2, #7
    480a:	3307      	adds	r3, #7
    480c:	4393      	bics	r3, r2
    480e:	3308      	adds	r3, #8
    4810:	9305      	str	r3, [sp, #20]
    4812:	696a      	ldr	r2, [r5, #20]
    4814:	9904      	ldr	r1, [sp, #16]
    4816:	1853      	adds	r3, r2, r1
    4818:	616b      	str	r3, [r5, #20]
    481a:	9c03      	ldr	r4, [sp, #12]
    481c:	7823      	ldrb	r3, [r4, #0]
    481e:	2b00      	cmp	r3, #0
    4820:	d104      	bne.n	482c <_vfiprintf_r+0xdc>
    4822:	9903      	ldr	r1, [sp, #12]
    4824:	1a61      	subs	r1, r4, r1
    4826:	9102      	str	r1, [sp, #8]
    4828:	d010      	beq.n	484c <_vfiprintf_r+0xfc>
    482a:	e003      	b.n	4834 <_vfiprintf_r+0xe4>
    482c:	2b25      	cmp	r3, #37	; 0x25
    482e:	d0f8      	beq.n	4822 <_vfiprintf_r+0xd2>
    4830:	3401      	adds	r4, #1
    4832:	e7f3      	b.n	481c <_vfiprintf_r+0xcc>
    4834:	1c30      	adds	r0, r6, #0
    4836:	1c39      	adds	r1, r7, #0
    4838:	9a03      	ldr	r2, [sp, #12]
    483a:	9b02      	ldr	r3, [sp, #8]
    483c:	f7ff ff75 	bl	472a <__sfputs_r>
    4840:	3001      	adds	r0, #1
    4842:	d075      	beq.n	4930 <_vfiprintf_r+0x1e0>
    4844:	696a      	ldr	r2, [r5, #20]
    4846:	9902      	ldr	r1, [sp, #8]
    4848:	1853      	adds	r3, r2, r1
    484a:	616b      	str	r3, [r5, #20]
    484c:	7823      	ldrb	r3, [r4, #0]
    484e:	2b00      	cmp	r3, #0
    4850:	d06e      	beq.n	4930 <_vfiprintf_r+0x1e0>
    4852:	2201      	movs	r2, #1
    4854:	4252      	negs	r2, r2
    4856:	606a      	str	r2, [r5, #4]
    4858:	466a      	mov	r2, sp
    485a:	2300      	movs	r3, #0
    485c:	325b      	adds	r2, #91	; 0x5b
    485e:	3401      	adds	r4, #1
    4860:	602b      	str	r3, [r5, #0]
    4862:	60eb      	str	r3, [r5, #12]
    4864:	60ab      	str	r3, [r5, #8]
    4866:	7013      	strb	r3, [r2, #0]
    4868:	65ab      	str	r3, [r5, #88]	; 0x58
    486a:	7821      	ldrb	r1, [r4, #0]
    486c:	483a      	ldr	r0, [pc, #232]	; (4958 <_vfiprintf_r+0x208>)
    486e:	2205      	movs	r2, #5
    4870:	f001 fdd6 	bl	6420 <memchr>
    4874:	2800      	cmp	r0, #0
    4876:	d008      	beq.n	488a <_vfiprintf_r+0x13a>
    4878:	4a37      	ldr	r2, [pc, #220]	; (4958 <_vfiprintf_r+0x208>)
    487a:	3401      	adds	r4, #1
    487c:	1a83      	subs	r3, r0, r2
    487e:	2001      	movs	r0, #1
    4880:	4098      	lsls	r0, r3
    4882:	682b      	ldr	r3, [r5, #0]
    4884:	4318      	orrs	r0, r3
    4886:	6028      	str	r0, [r5, #0]
    4888:	e7ef      	b.n	486a <_vfiprintf_r+0x11a>
    488a:	682b      	ldr	r3, [r5, #0]
    488c:	06d9      	lsls	r1, r3, #27
    488e:	d503      	bpl.n	4898 <_vfiprintf_r+0x148>
    4890:	466a      	mov	r2, sp
    4892:	2120      	movs	r1, #32
    4894:	325b      	adds	r2, #91	; 0x5b
    4896:	7011      	strb	r1, [r2, #0]
    4898:	071a      	lsls	r2, r3, #28
    489a:	d503      	bpl.n	48a4 <_vfiprintf_r+0x154>
    489c:	466a      	mov	r2, sp
    489e:	212b      	movs	r1, #43	; 0x2b
    48a0:	325b      	adds	r2, #91	; 0x5b
    48a2:	7011      	strb	r1, [r2, #0]
    48a4:	7822      	ldrb	r2, [r4, #0]
    48a6:	2a2a      	cmp	r2, #42	; 0x2a
    48a8:	d084      	beq.n	47b4 <_vfiprintf_r+0x64>
    48aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
    48ac:	e005      	b.n	48ba <_vfiprintf_r+0x16a>
    48ae:	4252      	negs	r2, r2
    48b0:	60ea      	str	r2, [r5, #12]
    48b2:	2202      	movs	r2, #2
    48b4:	4313      	orrs	r3, r2
    48b6:	602b      	str	r3, [r5, #0]
    48b8:	e783      	b.n	47c2 <_vfiprintf_r+0x72>
    48ba:	7822      	ldrb	r2, [r4, #0]
    48bc:	3a30      	subs	r2, #48	; 0x30
    48be:	2a09      	cmp	r2, #9
    48c0:	d804      	bhi.n	48cc <_vfiprintf_r+0x17c>
    48c2:	210a      	movs	r1, #10
    48c4:	434b      	muls	r3, r1
    48c6:	3401      	adds	r4, #1
    48c8:	189b      	adds	r3, r3, r2
    48ca:	e7f6      	b.n	48ba <_vfiprintf_r+0x16a>
    48cc:	9309      	str	r3, [sp, #36]	; 0x24
    48ce:	e779      	b.n	47c4 <_vfiprintf_r+0x74>
    48d0:	7863      	ldrb	r3, [r4, #1]
    48d2:	2b2a      	cmp	r3, #42	; 0x2a
    48d4:	d109      	bne.n	48ea <_vfiprintf_r+0x19a>
    48d6:	9b05      	ldr	r3, [sp, #20]
    48d8:	3402      	adds	r4, #2
    48da:	1d1a      	adds	r2, r3, #4
    48dc:	681b      	ldr	r3, [r3, #0]
    48de:	9205      	str	r2, [sp, #20]
    48e0:	2b00      	cmp	r3, #0
    48e2:	da0d      	bge.n	4900 <_vfiprintf_r+0x1b0>
    48e4:	2301      	movs	r3, #1
    48e6:	425b      	negs	r3, r3
    48e8:	e00a      	b.n	4900 <_vfiprintf_r+0x1b0>
    48ea:	3401      	adds	r4, #1
    48ec:	2300      	movs	r3, #0
    48ee:	7822      	ldrb	r2, [r4, #0]
    48f0:	3a30      	subs	r2, #48	; 0x30
    48f2:	2a09      	cmp	r2, #9
    48f4:	d804      	bhi.n	4900 <_vfiprintf_r+0x1b0>
    48f6:	210a      	movs	r1, #10
    48f8:	434b      	muls	r3, r1
    48fa:	3401      	adds	r4, #1
    48fc:	189b      	adds	r3, r3, r2
    48fe:	e7f6      	b.n	48ee <_vfiprintf_r+0x19e>
    4900:	9307      	str	r3, [sp, #28]
    4902:	e763      	b.n	47cc <_vfiprintf_r+0x7c>
    4904:	ab05      	add	r3, sp, #20
    4906:	9300      	str	r3, [sp, #0]
    4908:	1c30      	adds	r0, r6, #0
    490a:	1c29      	adds	r1, r5, #0
    490c:	1c3a      	adds	r2, r7, #0
    490e:	4b13      	ldr	r3, [pc, #76]	; (495c <_vfiprintf_r+0x20c>)
    4910:	f000 f8c6 	bl	4aa0 <_printf_float>
    4914:	e007      	b.n	4926 <_vfiprintf_r+0x1d6>
    4916:	ab05      	add	r3, sp, #20
    4918:	9300      	str	r3, [sp, #0]
    491a:	1c30      	adds	r0, r6, #0
    491c:	1c29      	adds	r1, r5, #0
    491e:	1c3a      	adds	r2, r7, #0
    4920:	4b0e      	ldr	r3, [pc, #56]	; (495c <_vfiprintf_r+0x20c>)
    4922:	f000 fb5d 	bl	4fe0 <_printf_i>
    4926:	9004      	str	r0, [sp, #16]
    4928:	9904      	ldr	r1, [sp, #16]
    492a:	3101      	adds	r1, #1
    492c:	d000      	beq.n	4930 <_vfiprintf_r+0x1e0>
    492e:	e770      	b.n	4812 <_vfiprintf_r+0xc2>
    4930:	89bb      	ldrh	r3, [r7, #12]
    4932:	065a      	lsls	r2, r3, #25
    4934:	d500      	bpl.n	4938 <_vfiprintf_r+0x1e8>
    4936:	e73a      	b.n	47ae <_vfiprintf_r+0x5e>
    4938:	980b      	ldr	r0, [sp, #44]	; 0x2c
    493a:	b01f      	add	sp, #124	; 0x7c
    493c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    493e:	46c0      	nop			; (mov r8, r8)
    4940:	0000a0fc 	.word	0x0000a0fc
    4944:	0000a11c 	.word	0x0000a11c
    4948:	0000a13c 	.word	0x0000a13c
    494c:	0000a0ae 	.word	0x0000a0ae
    4950:	0000a0b2 	.word	0x0000a0b2
    4954:	00004aa1 	.word	0x00004aa1
    4958:	0000a0a8 	.word	0x0000a0a8
    495c:	0000472b 	.word	0x0000472b

00004960 <__cvt>:
    4960:	b5f0      	push	{r4, r5, r6, r7, lr}
    4962:	b08b      	sub	sp, #44	; 0x2c
    4964:	1c16      	adds	r6, r2, #0
    4966:	1c1c      	adds	r4, r3, #0
    4968:	9912      	ldr	r1, [sp, #72]	; 0x48
    496a:	d504      	bpl.n	4976 <__cvt+0x16>
    496c:	2280      	movs	r2, #128	; 0x80
    496e:	0612      	lsls	r2, r2, #24
    4970:	18a4      	adds	r4, r4, r2
    4972:	232d      	movs	r3, #45	; 0x2d
    4974:	e000      	b.n	4978 <__cvt+0x18>
    4976:	2300      	movs	r3, #0
    4978:	9f14      	ldr	r7, [sp, #80]	; 0x50
    497a:	700b      	strb	r3, [r1, #0]
    497c:	2320      	movs	r3, #32
    497e:	439f      	bics	r7, r3
    4980:	2f46      	cmp	r7, #70	; 0x46
    4982:	d008      	beq.n	4996 <__cvt+0x36>
    4984:	1c3a      	adds	r2, r7, #0
    4986:	3a45      	subs	r2, #69	; 0x45
    4988:	4251      	negs	r1, r2
    498a:	414a      	adcs	r2, r1
    498c:	9910      	ldr	r1, [sp, #64]	; 0x40
    498e:	2302      	movs	r3, #2
    4990:	1889      	adds	r1, r1, r2
    4992:	9110      	str	r1, [sp, #64]	; 0x40
    4994:	e000      	b.n	4998 <__cvt+0x38>
    4996:	2303      	movs	r3, #3
    4998:	9300      	str	r3, [sp, #0]
    499a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    499c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    499e:	9302      	str	r3, [sp, #8]
    49a0:	ab08      	add	r3, sp, #32
    49a2:	9303      	str	r3, [sp, #12]
    49a4:	ab09      	add	r3, sp, #36	; 0x24
    49a6:	9201      	str	r2, [sp, #4]
    49a8:	9304      	str	r3, [sp, #16]
    49aa:	1c32      	adds	r2, r6, #0
    49ac:	1c23      	adds	r3, r4, #0
    49ae:	f000 fd83 	bl	54b8 <_dtoa_r>
    49b2:	1c05      	adds	r5, r0, #0
    49b4:	2f47      	cmp	r7, #71	; 0x47
    49b6:	d102      	bne.n	49be <__cvt+0x5e>
    49b8:	9911      	ldr	r1, [sp, #68]	; 0x44
    49ba:	07c9      	lsls	r1, r1, #31
    49bc:	d52c      	bpl.n	4a18 <__cvt+0xb8>
    49be:	9910      	ldr	r1, [sp, #64]	; 0x40
    49c0:	1869      	adds	r1, r5, r1
    49c2:	9107      	str	r1, [sp, #28]
    49c4:	2f46      	cmp	r7, #70	; 0x46
    49c6:	d114      	bne.n	49f2 <__cvt+0x92>
    49c8:	782b      	ldrb	r3, [r5, #0]
    49ca:	2b30      	cmp	r3, #48	; 0x30
    49cc:	d10c      	bne.n	49e8 <__cvt+0x88>
    49ce:	1c30      	adds	r0, r6, #0
    49d0:	1c21      	adds	r1, r4, #0
    49d2:	4b16      	ldr	r3, [pc, #88]	; (4a2c <__cvt+0xcc>)
    49d4:	4a14      	ldr	r2, [pc, #80]	; (4a28 <__cvt+0xc8>)
    49d6:	f002 fa69 	bl	6eac <__aeabi_dcmpeq>
    49da:	2800      	cmp	r0, #0
    49dc:	d104      	bne.n	49e8 <__cvt+0x88>
    49de:	9a10      	ldr	r2, [sp, #64]	; 0x40
    49e0:	2301      	movs	r3, #1
    49e2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    49e4:	1a9b      	subs	r3, r3, r2
    49e6:	600b      	str	r3, [r1, #0]
    49e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    49ea:	9907      	ldr	r1, [sp, #28]
    49ec:	6813      	ldr	r3, [r2, #0]
    49ee:	18c9      	adds	r1, r1, r3
    49f0:	9107      	str	r1, [sp, #28]
    49f2:	1c30      	adds	r0, r6, #0
    49f4:	1c21      	adds	r1, r4, #0
    49f6:	4b0d      	ldr	r3, [pc, #52]	; (4a2c <__cvt+0xcc>)
    49f8:	4a0b      	ldr	r2, [pc, #44]	; (4a28 <__cvt+0xc8>)
    49fa:	f002 fa57 	bl	6eac <__aeabi_dcmpeq>
    49fe:	2800      	cmp	r0, #0
    4a00:	d001      	beq.n	4a06 <__cvt+0xa6>
    4a02:	9a07      	ldr	r2, [sp, #28]
    4a04:	9209      	str	r2, [sp, #36]	; 0x24
    4a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a08:	9907      	ldr	r1, [sp, #28]
    4a0a:	428b      	cmp	r3, r1
    4a0c:	d204      	bcs.n	4a18 <__cvt+0xb8>
    4a0e:	1c5a      	adds	r2, r3, #1
    4a10:	9209      	str	r2, [sp, #36]	; 0x24
    4a12:	2230      	movs	r2, #48	; 0x30
    4a14:	701a      	strb	r2, [r3, #0]
    4a16:	e7f6      	b.n	4a06 <__cvt+0xa6>
    4a18:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a1a:	1c28      	adds	r0, r5, #0
    4a1c:	1b5a      	subs	r2, r3, r5
    4a1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
    4a20:	601a      	str	r2, [r3, #0]
    4a22:	b00b      	add	sp, #44	; 0x2c
    4a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a26:	46c0      	nop			; (mov r8, r8)
	...

00004a30 <__exponent>:
    4a30:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a32:	232b      	movs	r3, #43	; 0x2b
    4a34:	b085      	sub	sp, #20
    4a36:	1c05      	adds	r5, r0, #0
    4a38:	1c0c      	adds	r4, r1, #0
    4a3a:	7002      	strb	r2, [r0, #0]
    4a3c:	1c86      	adds	r6, r0, #2
    4a3e:	2900      	cmp	r1, #0
    4a40:	da01      	bge.n	4a46 <__exponent+0x16>
    4a42:	424c      	negs	r4, r1
    4a44:	232d      	movs	r3, #45	; 0x2d
    4a46:	706b      	strb	r3, [r5, #1]
    4a48:	2c09      	cmp	r4, #9
    4a4a:	dd1e      	ble.n	4a8a <__exponent+0x5a>
    4a4c:	466f      	mov	r7, sp
    4a4e:	370e      	adds	r7, #14
    4a50:	1c20      	adds	r0, r4, #0
    4a52:	210a      	movs	r1, #10
    4a54:	9701      	str	r7, [sp, #4]
    4a56:	f002 fa0d 	bl	6e74 <__aeabi_idivmod>
    4a5a:	3130      	adds	r1, #48	; 0x30
    4a5c:	7039      	strb	r1, [r7, #0]
    4a5e:	1c20      	adds	r0, r4, #0
    4a60:	210a      	movs	r1, #10
    4a62:	f002 f9b1 	bl	6dc8 <__aeabi_idiv>
    4a66:	3f01      	subs	r7, #1
    4a68:	1e04      	subs	r4, r0, #0
    4a6a:	2c09      	cmp	r4, #9
    4a6c:	dcf0      	bgt.n	4a50 <__exponent+0x20>
    4a6e:	9b01      	ldr	r3, [sp, #4]
    4a70:	3430      	adds	r4, #48	; 0x30
    4a72:	3b01      	subs	r3, #1
    4a74:	701c      	strb	r4, [r3, #0]
    4a76:	466a      	mov	r2, sp
    4a78:	320f      	adds	r2, #15
    4a7a:	1c30      	adds	r0, r6, #0
    4a7c:	4293      	cmp	r3, r2
    4a7e:	d209      	bcs.n	4a94 <__exponent+0x64>
    4a80:	781a      	ldrb	r2, [r3, #0]
    4a82:	3301      	adds	r3, #1
    4a84:	7032      	strb	r2, [r6, #0]
    4a86:	3601      	adds	r6, #1
    4a88:	e7f5      	b.n	4a76 <__exponent+0x46>
    4a8a:	2330      	movs	r3, #48	; 0x30
    4a8c:	18e4      	adds	r4, r4, r3
    4a8e:	7033      	strb	r3, [r6, #0]
    4a90:	1cb0      	adds	r0, r6, #2
    4a92:	7074      	strb	r4, [r6, #1]
    4a94:	1b40      	subs	r0, r0, r5
    4a96:	b005      	add	sp, #20
    4a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a9a:	0000      	movs	r0, r0
    4a9c:	0000      	movs	r0, r0
	...

00004aa0 <_printf_float>:
    4aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4aa2:	b093      	sub	sp, #76	; 0x4c
    4aa4:	1c0c      	adds	r4, r1, #0
    4aa6:	920a      	str	r2, [sp, #40]	; 0x28
    4aa8:	930b      	str	r3, [sp, #44]	; 0x2c
    4aaa:	9e18      	ldr	r6, [sp, #96]	; 0x60
    4aac:	1c05      	adds	r5, r0, #0
    4aae:	f001 fc59 	bl	6364 <_localeconv_r>
    4ab2:	6800      	ldr	r0, [r0, #0]
    4ab4:	900c      	str	r0, [sp, #48]	; 0x30
    4ab6:	f002 f8b5 	bl	6c24 <strlen>
    4aba:	2300      	movs	r3, #0
    4abc:	9310      	str	r3, [sp, #64]	; 0x40
    4abe:	6833      	ldr	r3, [r6, #0]
    4ac0:	2207      	movs	r2, #7
    4ac2:	3307      	adds	r3, #7
    4ac4:	4393      	bics	r3, r2
    4ac6:	1c1a      	adds	r2, r3, #0
    4ac8:	3208      	adds	r2, #8
    4aca:	900d      	str	r0, [sp, #52]	; 0x34
    4acc:	7e27      	ldrb	r7, [r4, #24]
    4ace:	6818      	ldr	r0, [r3, #0]
    4ad0:	6859      	ldr	r1, [r3, #4]
    4ad2:	6032      	str	r2, [r6, #0]
    4ad4:	64a0      	str	r0, [r4, #72]	; 0x48
    4ad6:	64e1      	str	r1, [r4, #76]	; 0x4c
    4ad8:	f7ff fcf8 	bl	44cc <__fpclassifyd>
    4adc:	2801      	cmp	r0, #1
    4ade:	d119      	bne.n	4b14 <_printf_float+0x74>
    4ae0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4ae2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4ae4:	4bb9      	ldr	r3, [pc, #740]	; (4dcc <_printf_float+0x32c>)
    4ae6:	4ab8      	ldr	r2, [pc, #736]	; (4dc8 <_printf_float+0x328>)
    4ae8:	f002 f9e6 	bl	6eb8 <__aeabi_dcmplt>
    4aec:	2800      	cmp	r0, #0
    4aee:	d003      	beq.n	4af8 <_printf_float+0x58>
    4af0:	1c23      	adds	r3, r4, #0
    4af2:	222d      	movs	r2, #45	; 0x2d
    4af4:	3343      	adds	r3, #67	; 0x43
    4af6:	701a      	strb	r2, [r3, #0]
    4af8:	2f47      	cmp	r7, #71	; 0x47
    4afa:	d801      	bhi.n	4b00 <_printf_float+0x60>
    4afc:	4eb4      	ldr	r6, [pc, #720]	; (4dd0 <_printf_float+0x330>)
    4afe:	e000      	b.n	4b02 <_printf_float+0x62>
    4b00:	4eb4      	ldr	r6, [pc, #720]	; (4dd4 <_printf_float+0x334>)
    4b02:	2303      	movs	r3, #3
    4b04:	6820      	ldr	r0, [r4, #0]
    4b06:	6123      	str	r3, [r4, #16]
    4b08:	2304      	movs	r3, #4
    4b0a:	4398      	bics	r0, r3
    4b0c:	2100      	movs	r1, #0
    4b0e:	6020      	str	r0, [r4, #0]
    4b10:	9109      	str	r1, [sp, #36]	; 0x24
    4b12:	e091      	b.n	4c38 <_printf_float+0x198>
    4b14:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4b16:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4b18:	f7ff fcd8 	bl	44cc <__fpclassifyd>
    4b1c:	6823      	ldr	r3, [r4, #0]
    4b1e:	2800      	cmp	r0, #0
    4b20:	d10c      	bne.n	4b3c <_printf_float+0x9c>
    4b22:	2f47      	cmp	r7, #71	; 0x47
    4b24:	d801      	bhi.n	4b2a <_printf_float+0x8a>
    4b26:	4eac      	ldr	r6, [pc, #688]	; (4dd8 <_printf_float+0x338>)
    4b28:	e000      	b.n	4b2c <_printf_float+0x8c>
    4b2a:	4eac      	ldr	r6, [pc, #688]	; (4ddc <_printf_float+0x33c>)
    4b2c:	2203      	movs	r2, #3
    4b2e:	6122      	str	r2, [r4, #16]
    4b30:	2204      	movs	r2, #4
    4b32:	4393      	bics	r3, r2
    4b34:	2200      	movs	r2, #0
    4b36:	6023      	str	r3, [r4, #0]
    4b38:	9209      	str	r2, [sp, #36]	; 0x24
    4b3a:	e07d      	b.n	4c38 <_printf_float+0x198>
    4b3c:	6862      	ldr	r2, [r4, #4]
    4b3e:	1c56      	adds	r6, r2, #1
    4b40:	d101      	bne.n	4b46 <_printf_float+0xa6>
    4b42:	2206      	movs	r2, #6
    4b44:	e007      	b.n	4b56 <_printf_float+0xb6>
    4b46:	2120      	movs	r1, #32
    4b48:	1c38      	adds	r0, r7, #0
    4b4a:	4388      	bics	r0, r1
    4b4c:	2847      	cmp	r0, #71	; 0x47
    4b4e:	d103      	bne.n	4b58 <_printf_float+0xb8>
    4b50:	2a00      	cmp	r2, #0
    4b52:	d101      	bne.n	4b58 <_printf_float+0xb8>
    4b54:	2201      	movs	r2, #1
    4b56:	6062      	str	r2, [r4, #4]
    4b58:	2280      	movs	r2, #128	; 0x80
    4b5a:	00d2      	lsls	r2, r2, #3
    4b5c:	4313      	orrs	r3, r2
    4b5e:	6023      	str	r3, [r4, #0]
    4b60:	9301      	str	r3, [sp, #4]
    4b62:	466b      	mov	r3, sp
    4b64:	333b      	adds	r3, #59	; 0x3b
    4b66:	9302      	str	r3, [sp, #8]
    4b68:	ab0f      	add	r3, sp, #60	; 0x3c
    4b6a:	6861      	ldr	r1, [r4, #4]
    4b6c:	9303      	str	r3, [sp, #12]
    4b6e:	ab10      	add	r3, sp, #64	; 0x40
    4b70:	9305      	str	r3, [sp, #20]
    4b72:	2300      	movs	r3, #0
    4b74:	9100      	str	r1, [sp, #0]
    4b76:	9306      	str	r3, [sp, #24]
    4b78:	9704      	str	r7, [sp, #16]
    4b7a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    4b7c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    4b7e:	1c28      	adds	r0, r5, #0
    4b80:	f7ff feee 	bl	4960 <__cvt>
    4b84:	2320      	movs	r3, #32
    4b86:	1c3a      	adds	r2, r7, #0
    4b88:	1c06      	adds	r6, r0, #0
    4b8a:	439a      	bics	r2, r3
    4b8c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4b8e:	2a47      	cmp	r2, #71	; 0x47
    4b90:	d107      	bne.n	4ba2 <_printf_float+0x102>
    4b92:	1ccb      	adds	r3, r1, #3
    4b94:	db02      	blt.n	4b9c <_printf_float+0xfc>
    4b96:	6860      	ldr	r0, [r4, #4]
    4b98:	4281      	cmp	r1, r0
    4b9a:	dd2e      	ble.n	4bfa <_printf_float+0x15a>
    4b9c:	3f02      	subs	r7, #2
    4b9e:	b2ff      	uxtb	r7, r7
    4ba0:	e001      	b.n	4ba6 <_printf_float+0x106>
    4ba2:	2f65      	cmp	r7, #101	; 0x65
    4ba4:	d812      	bhi.n	4bcc <_printf_float+0x12c>
    4ba6:	1c20      	adds	r0, r4, #0
    4ba8:	3901      	subs	r1, #1
    4baa:	1c3a      	adds	r2, r7, #0
    4bac:	3050      	adds	r0, #80	; 0x50
    4bae:	910f      	str	r1, [sp, #60]	; 0x3c
    4bb0:	f7ff ff3e 	bl	4a30 <__exponent>
    4bb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4bb6:	9009      	str	r0, [sp, #36]	; 0x24
    4bb8:	18c2      	adds	r2, r0, r3
    4bba:	6122      	str	r2, [r4, #16]
    4bbc:	2b01      	cmp	r3, #1
    4bbe:	dc02      	bgt.n	4bc6 <_printf_float+0x126>
    4bc0:	6821      	ldr	r1, [r4, #0]
    4bc2:	07c9      	lsls	r1, r1, #31
    4bc4:	d52f      	bpl.n	4c26 <_printf_float+0x186>
    4bc6:	3201      	adds	r2, #1
    4bc8:	6122      	str	r2, [r4, #16]
    4bca:	e02c      	b.n	4c26 <_printf_float+0x186>
    4bcc:	2f66      	cmp	r7, #102	; 0x66
    4bce:	d115      	bne.n	4bfc <_printf_float+0x15c>
    4bd0:	6863      	ldr	r3, [r4, #4]
    4bd2:	2900      	cmp	r1, #0
    4bd4:	dd08      	ble.n	4be8 <_printf_float+0x148>
    4bd6:	6121      	str	r1, [r4, #16]
    4bd8:	2b00      	cmp	r3, #0
    4bda:	d102      	bne.n	4be2 <_printf_float+0x142>
    4bdc:	6822      	ldr	r2, [r4, #0]
    4bde:	07d2      	lsls	r2, r2, #31
    4be0:	d51d      	bpl.n	4c1e <_printf_float+0x17e>
    4be2:	3301      	adds	r3, #1
    4be4:	18c9      	adds	r1, r1, r3
    4be6:	e011      	b.n	4c0c <_printf_float+0x16c>
    4be8:	2b00      	cmp	r3, #0
    4bea:	d103      	bne.n	4bf4 <_printf_float+0x154>
    4bec:	6820      	ldr	r0, [r4, #0]
    4bee:	2201      	movs	r2, #1
    4bf0:	4210      	tst	r0, r2
    4bf2:	d000      	beq.n	4bf6 <_printf_float+0x156>
    4bf4:	1c9a      	adds	r2, r3, #2
    4bf6:	6122      	str	r2, [r4, #16]
    4bf8:	e011      	b.n	4c1e <_printf_float+0x17e>
    4bfa:	2767      	movs	r7, #103	; 0x67
    4bfc:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4bfe:	4291      	cmp	r1, r2
    4c00:	db06      	blt.n	4c10 <_printf_float+0x170>
    4c02:	6822      	ldr	r2, [r4, #0]
    4c04:	6121      	str	r1, [r4, #16]
    4c06:	07d2      	lsls	r2, r2, #31
    4c08:	d509      	bpl.n	4c1e <_printf_float+0x17e>
    4c0a:	3101      	adds	r1, #1
    4c0c:	6121      	str	r1, [r4, #16]
    4c0e:	e006      	b.n	4c1e <_printf_float+0x17e>
    4c10:	2301      	movs	r3, #1
    4c12:	2900      	cmp	r1, #0
    4c14:	dc01      	bgt.n	4c1a <_printf_float+0x17a>
    4c16:	2302      	movs	r3, #2
    4c18:	1a5b      	subs	r3, r3, r1
    4c1a:	18d3      	adds	r3, r2, r3
    4c1c:	6123      	str	r3, [r4, #16]
    4c1e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4c20:	2000      	movs	r0, #0
    4c22:	65a3      	str	r3, [r4, #88]	; 0x58
    4c24:	9009      	str	r0, [sp, #36]	; 0x24
    4c26:	466b      	mov	r3, sp
    4c28:	333b      	adds	r3, #59	; 0x3b
    4c2a:	781b      	ldrb	r3, [r3, #0]
    4c2c:	2b00      	cmp	r3, #0
    4c2e:	d003      	beq.n	4c38 <_printf_float+0x198>
    4c30:	1c23      	adds	r3, r4, #0
    4c32:	222d      	movs	r2, #45	; 0x2d
    4c34:	3343      	adds	r3, #67	; 0x43
    4c36:	701a      	strb	r2, [r3, #0]
    4c38:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4c3a:	1c28      	adds	r0, r5, #0
    4c3c:	9100      	str	r1, [sp, #0]
    4c3e:	aa11      	add	r2, sp, #68	; 0x44
    4c40:	1c21      	adds	r1, r4, #0
    4c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4c44:	f000 f958 	bl	4ef8 <_printf_common>
    4c48:	3001      	adds	r0, #1
    4c4a:	d102      	bne.n	4c52 <_printf_float+0x1b2>
    4c4c:	2001      	movs	r0, #1
    4c4e:	4240      	negs	r0, r0
    4c50:	e14c      	b.n	4eec <_printf_float+0x44c>
    4c52:	6822      	ldr	r2, [r4, #0]
    4c54:	0553      	lsls	r3, r2, #21
    4c56:	d404      	bmi.n	4c62 <_printf_float+0x1c2>
    4c58:	1c28      	adds	r0, r5, #0
    4c5a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c5c:	1c32      	adds	r2, r6, #0
    4c5e:	6923      	ldr	r3, [r4, #16]
    4c60:	e067      	b.n	4d32 <_printf_float+0x292>
    4c62:	2f65      	cmp	r7, #101	; 0x65
    4c64:	d800      	bhi.n	4c68 <_printf_float+0x1c8>
    4c66:	e0e0      	b.n	4e2a <_printf_float+0x38a>
    4c68:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4c6a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4c6c:	4b57      	ldr	r3, [pc, #348]	; (4dcc <_printf_float+0x32c>)
    4c6e:	4a56      	ldr	r2, [pc, #344]	; (4dc8 <_printf_float+0x328>)
    4c70:	f002 f91c 	bl	6eac <__aeabi_dcmpeq>
    4c74:	2800      	cmp	r0, #0
    4c76:	d02b      	beq.n	4cd0 <_printf_float+0x230>
    4c78:	1c28      	adds	r0, r5, #0
    4c7a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4c7c:	4a58      	ldr	r2, [pc, #352]	; (4de0 <_printf_float+0x340>)
    4c7e:	2301      	movs	r3, #1
    4c80:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4c82:	47b0      	blx	r6
    4c84:	3001      	adds	r0, #1
    4c86:	d0e1      	beq.n	4c4c <_printf_float+0x1ac>
    4c88:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4c8a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4c8c:	4287      	cmp	r7, r0
    4c8e:	db07      	blt.n	4ca0 <_printf_float+0x200>
    4c90:	6821      	ldr	r1, [r4, #0]
    4c92:	07c9      	lsls	r1, r1, #31
    4c94:	d404      	bmi.n	4ca0 <_printf_float+0x200>
    4c96:	6827      	ldr	r7, [r4, #0]
    4c98:	07bf      	lsls	r7, r7, #30
    4c9a:	d500      	bpl.n	4c9e <_printf_float+0x1fe>
    4c9c:	e10e      	b.n	4ebc <_printf_float+0x41c>
    4c9e:	e113      	b.n	4ec8 <_printf_float+0x428>
    4ca0:	1c28      	adds	r0, r5, #0
    4ca2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4ca4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4ca6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4ca8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4caa:	47b0      	blx	r6
    4cac:	3001      	adds	r0, #1
    4cae:	d0cd      	beq.n	4c4c <_printf_float+0x1ac>
    4cb0:	2600      	movs	r6, #0
    4cb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4cb4:	3b01      	subs	r3, #1
    4cb6:	429e      	cmp	r6, r3
    4cb8:	daed      	bge.n	4c96 <_printf_float+0x1f6>
    4cba:	1c22      	adds	r2, r4, #0
    4cbc:	1c28      	adds	r0, r5, #0
    4cbe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cc0:	321a      	adds	r2, #26
    4cc2:	2301      	movs	r3, #1
    4cc4:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4cc6:	47b8      	blx	r7
    4cc8:	3001      	adds	r0, #1
    4cca:	d0bf      	beq.n	4c4c <_printf_float+0x1ac>
    4ccc:	3601      	adds	r6, #1
    4cce:	e7f0      	b.n	4cb2 <_printf_float+0x212>
    4cd0:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4cd2:	2800      	cmp	r0, #0
    4cd4:	dc30      	bgt.n	4d38 <_printf_float+0x298>
    4cd6:	1c28      	adds	r0, r5, #0
    4cd8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cda:	4a41      	ldr	r2, [pc, #260]	; (4de0 <_printf_float+0x340>)
    4cdc:	2301      	movs	r3, #1
    4cde:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ce0:	47b8      	blx	r7
    4ce2:	3001      	adds	r0, #1
    4ce4:	d0b2      	beq.n	4c4c <_printf_float+0x1ac>
    4ce6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4ce8:	2800      	cmp	r0, #0
    4cea:	d105      	bne.n	4cf8 <_printf_float+0x258>
    4cec:	9910      	ldr	r1, [sp, #64]	; 0x40
    4cee:	2900      	cmp	r1, #0
    4cf0:	d102      	bne.n	4cf8 <_printf_float+0x258>
    4cf2:	6822      	ldr	r2, [r4, #0]
    4cf4:	07d2      	lsls	r2, r2, #31
    4cf6:	d5ce      	bpl.n	4c96 <_printf_float+0x1f6>
    4cf8:	1c28      	adds	r0, r5, #0
    4cfa:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4cfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4d00:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d02:	47b8      	blx	r7
    4d04:	3001      	adds	r0, #1
    4d06:	d0a1      	beq.n	4c4c <_printf_float+0x1ac>
    4d08:	2700      	movs	r7, #0
    4d0a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d0c:	9709      	str	r7, [sp, #36]	; 0x24
    4d0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d10:	4243      	negs	r3, r0
    4d12:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d14:	1c28      	adds	r0, r5, #0
    4d16:	429f      	cmp	r7, r3
    4d18:	da09      	bge.n	4d2e <_printf_float+0x28e>
    4d1a:	1c22      	adds	r2, r4, #0
    4d1c:	321a      	adds	r2, #26
    4d1e:	2301      	movs	r3, #1
    4d20:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d22:	47b8      	blx	r7
    4d24:	3001      	adds	r0, #1
    4d26:	d091      	beq.n	4c4c <_printf_float+0x1ac>
    4d28:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d2a:	3701      	adds	r7, #1
    4d2c:	e7ed      	b.n	4d0a <_printf_float+0x26a>
    4d2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4d30:	1c32      	adds	r2, r6, #0
    4d32:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4d34:	47b0      	blx	r6
    4d36:	e0b5      	b.n	4ea4 <_printf_float+0x404>
    4d38:	9f10      	ldr	r7, [sp, #64]	; 0x40
    4d3a:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4d3c:	9708      	str	r7, [sp, #32]
    4d3e:	429f      	cmp	r7, r3
    4d40:	dd00      	ble.n	4d44 <_printf_float+0x2a4>
    4d42:	9308      	str	r3, [sp, #32]
    4d44:	9f08      	ldr	r7, [sp, #32]
    4d46:	2f00      	cmp	r7, #0
    4d48:	dc01      	bgt.n	4d4e <_printf_float+0x2ae>
    4d4a:	2700      	movs	r7, #0
    4d4c:	e014      	b.n	4d78 <_printf_float+0x2d8>
    4d4e:	1c28      	adds	r0, r5, #0
    4d50:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d52:	1c32      	adds	r2, r6, #0
    4d54:	9b08      	ldr	r3, [sp, #32]
    4d56:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d58:	47b8      	blx	r7
    4d5a:	3001      	adds	r0, #1
    4d5c:	d1f5      	bne.n	4d4a <_printf_float+0x2aa>
    4d5e:	e775      	b.n	4c4c <_printf_float+0x1ac>
    4d60:	1c22      	adds	r2, r4, #0
    4d62:	1c28      	adds	r0, r5, #0
    4d64:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d66:	321a      	adds	r2, #26
    4d68:	2301      	movs	r3, #1
    4d6a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4d6c:	47b8      	blx	r7
    4d6e:	3001      	adds	r0, #1
    4d70:	d100      	bne.n	4d74 <_printf_float+0x2d4>
    4d72:	e76b      	b.n	4c4c <_printf_float+0x1ac>
    4d74:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d76:	3701      	adds	r7, #1
    4d78:	9709      	str	r7, [sp, #36]	; 0x24
    4d7a:	9f08      	ldr	r7, [sp, #32]
    4d7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
    4d7e:	43fa      	mvns	r2, r7
    4d80:	17d2      	asrs	r2, r2, #31
    4d82:	403a      	ands	r2, r7
    4d84:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4d86:	1a9a      	subs	r2, r3, r2
    4d88:	4297      	cmp	r7, r2
    4d8a:	dbe9      	blt.n	4d60 <_printf_float+0x2c0>
    4d8c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    4d8e:	9910      	ldr	r1, [sp, #64]	; 0x40
    4d90:	18f3      	adds	r3, r6, r3
    4d92:	9309      	str	r3, [sp, #36]	; 0x24
    4d94:	4288      	cmp	r0, r1
    4d96:	db0e      	blt.n	4db6 <_printf_float+0x316>
    4d98:	6822      	ldr	r2, [r4, #0]
    4d9a:	07d2      	lsls	r2, r2, #31
    4d9c:	d40b      	bmi.n	4db6 <_printf_float+0x316>
    4d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4da0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    4da2:	18f6      	adds	r6, r6, r3
    4da4:	1bdb      	subs	r3, r3, r7
    4da6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4da8:	1bf6      	subs	r6, r6, r7
    4daa:	429e      	cmp	r6, r3
    4dac:	dd00      	ble.n	4db0 <_printf_float+0x310>
    4dae:	1c1e      	adds	r6, r3, #0
    4db0:	2e00      	cmp	r6, #0
    4db2:	dc17      	bgt.n	4de4 <_printf_float+0x344>
    4db4:	e01f      	b.n	4df6 <_printf_float+0x356>
    4db6:	1c28      	adds	r0, r5, #0
    4db8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4dbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4dbe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4dc0:	47b8      	blx	r7
    4dc2:	3001      	adds	r0, #1
    4dc4:	d1eb      	bne.n	4d9e <_printf_float+0x2fe>
    4dc6:	e741      	b.n	4c4c <_printf_float+0x1ac>
	...
    4dd0:	0000a0b9 	.word	0x0000a0b9
    4dd4:	0000a0bd 	.word	0x0000a0bd
    4dd8:	0000a0c1 	.word	0x0000a0c1
    4ddc:	0000a0c5 	.word	0x0000a0c5
    4de0:	0000a0c9 	.word	0x0000a0c9
    4de4:	1c28      	adds	r0, r5, #0
    4de6:	990a      	ldr	r1, [sp, #40]	; 0x28
    4de8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4dea:	1c33      	adds	r3, r6, #0
    4dec:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4dee:	47b8      	blx	r7
    4df0:	3001      	adds	r0, #1
    4df2:	d100      	bne.n	4df6 <_printf_float+0x356>
    4df4:	e72a      	b.n	4c4c <_printf_float+0x1ac>
    4df6:	2700      	movs	r7, #0
    4df8:	e00b      	b.n	4e12 <_printf_float+0x372>
    4dfa:	1c22      	adds	r2, r4, #0
    4dfc:	1c28      	adds	r0, r5, #0
    4dfe:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e00:	321a      	adds	r2, #26
    4e02:	2301      	movs	r3, #1
    4e04:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e06:	47b8      	blx	r7
    4e08:	3001      	adds	r0, #1
    4e0a:	d100      	bne.n	4e0e <_printf_float+0x36e>
    4e0c:	e71e      	b.n	4c4c <_printf_float+0x1ac>
    4e0e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e10:	3701      	adds	r7, #1
    4e12:	9709      	str	r7, [sp, #36]	; 0x24
    4e14:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e16:	990f      	ldr	r1, [sp, #60]	; 0x3c
    4e18:	43f3      	mvns	r3, r6
    4e1a:	17db      	asrs	r3, r3, #31
    4e1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    4e1e:	1a42      	subs	r2, r0, r1
    4e20:	4033      	ands	r3, r6
    4e22:	1ad3      	subs	r3, r2, r3
    4e24:	429f      	cmp	r7, r3
    4e26:	dbe8      	blt.n	4dfa <_printf_float+0x35a>
    4e28:	e735      	b.n	4c96 <_printf_float+0x1f6>
    4e2a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e2c:	2801      	cmp	r0, #1
    4e2e:	dc02      	bgt.n	4e36 <_printf_float+0x396>
    4e30:	2301      	movs	r3, #1
    4e32:	421a      	tst	r2, r3
    4e34:	d03a      	beq.n	4eac <_printf_float+0x40c>
    4e36:	1c28      	adds	r0, r5, #0
    4e38:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e3a:	1c32      	adds	r2, r6, #0
    4e3c:	2301      	movs	r3, #1
    4e3e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e40:	47b8      	blx	r7
    4e42:	3001      	adds	r0, #1
    4e44:	d100      	bne.n	4e48 <_printf_float+0x3a8>
    4e46:	e701      	b.n	4c4c <_printf_float+0x1ac>
    4e48:	1c28      	adds	r0, r5, #0
    4e4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    4e4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    4e50:	47b8      	blx	r7
    4e52:	3001      	adds	r0, #1
    4e54:	d100      	bne.n	4e58 <_printf_float+0x3b8>
    4e56:	e6f9      	b.n	4c4c <_printf_float+0x1ac>
    4e58:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4e5a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4e5c:	4b25      	ldr	r3, [pc, #148]	; (4ef4 <_printf_float+0x454>)
    4e5e:	4a24      	ldr	r2, [pc, #144]	; (4ef0 <_printf_float+0x450>)
    4e60:	f002 f824 	bl	6eac <__aeabi_dcmpeq>
    4e64:	2800      	cmp	r0, #0
    4e66:	d001      	beq.n	4e6c <_printf_float+0x3cc>
    4e68:	2600      	movs	r6, #0
    4e6a:	e010      	b.n	4e8e <_printf_float+0x3ee>
    4e6c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4e6e:	1c72      	adds	r2, r6, #1
    4e70:	3b01      	subs	r3, #1
    4e72:	1c28      	adds	r0, r5, #0
    4e74:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e76:	e01c      	b.n	4eb2 <_printf_float+0x412>
    4e78:	1c22      	adds	r2, r4, #0
    4e7a:	1c28      	adds	r0, r5, #0
    4e7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e7e:	321a      	adds	r2, #26
    4e80:	2301      	movs	r3, #1
    4e82:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4e84:	47b8      	blx	r7
    4e86:	3001      	adds	r0, #1
    4e88:	d100      	bne.n	4e8c <_printf_float+0x3ec>
    4e8a:	e6df      	b.n	4c4c <_printf_float+0x1ac>
    4e8c:	3601      	adds	r6, #1
    4e8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4e90:	3b01      	subs	r3, #1
    4e92:	429e      	cmp	r6, r3
    4e94:	dbf0      	blt.n	4e78 <_printf_float+0x3d8>
    4e96:	1c22      	adds	r2, r4, #0
    4e98:	1c28      	adds	r0, r5, #0
    4e9a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e9c:	3250      	adds	r2, #80	; 0x50
    4e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4ea0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ea2:	47b8      	blx	r7
    4ea4:	3001      	adds	r0, #1
    4ea6:	d000      	beq.n	4eaa <_printf_float+0x40a>
    4ea8:	e6f5      	b.n	4c96 <_printf_float+0x1f6>
    4eaa:	e6cf      	b.n	4c4c <_printf_float+0x1ac>
    4eac:	990a      	ldr	r1, [sp, #40]	; 0x28
    4eae:	1c28      	adds	r0, r5, #0
    4eb0:	1c32      	adds	r2, r6, #0
    4eb2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    4eb4:	47b0      	blx	r6
    4eb6:	3001      	adds	r0, #1
    4eb8:	d1ed      	bne.n	4e96 <_printf_float+0x3f6>
    4eba:	e6c7      	b.n	4c4c <_printf_float+0x1ac>
    4ebc:	2600      	movs	r6, #0
    4ebe:	68e0      	ldr	r0, [r4, #12]
    4ec0:	9911      	ldr	r1, [sp, #68]	; 0x44
    4ec2:	1a43      	subs	r3, r0, r1
    4ec4:	429e      	cmp	r6, r3
    4ec6:	db05      	blt.n	4ed4 <_printf_float+0x434>
    4ec8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4eca:	68e0      	ldr	r0, [r4, #12]
    4ecc:	4298      	cmp	r0, r3
    4ece:	da0d      	bge.n	4eec <_printf_float+0x44c>
    4ed0:	1c18      	adds	r0, r3, #0
    4ed2:	e00b      	b.n	4eec <_printf_float+0x44c>
    4ed4:	1c22      	adds	r2, r4, #0
    4ed6:	1c28      	adds	r0, r5, #0
    4ed8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4eda:	3219      	adds	r2, #25
    4edc:	2301      	movs	r3, #1
    4ede:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4ee0:	47b8      	blx	r7
    4ee2:	3001      	adds	r0, #1
    4ee4:	d100      	bne.n	4ee8 <_printf_float+0x448>
    4ee6:	e6b1      	b.n	4c4c <_printf_float+0x1ac>
    4ee8:	3601      	adds	r6, #1
    4eea:	e7e8      	b.n	4ebe <_printf_float+0x41e>
    4eec:	b013      	add	sp, #76	; 0x4c
    4eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00004ef8 <_printf_common>:
    4ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4efa:	1c15      	adds	r5, r2, #0
    4efc:	9301      	str	r3, [sp, #4]
    4efe:	690a      	ldr	r2, [r1, #16]
    4f00:	688b      	ldr	r3, [r1, #8]
    4f02:	1c06      	adds	r6, r0, #0
    4f04:	1c0c      	adds	r4, r1, #0
    4f06:	4293      	cmp	r3, r2
    4f08:	da00      	bge.n	4f0c <_printf_common+0x14>
    4f0a:	1c13      	adds	r3, r2, #0
    4f0c:	1c22      	adds	r2, r4, #0
    4f0e:	602b      	str	r3, [r5, #0]
    4f10:	3243      	adds	r2, #67	; 0x43
    4f12:	7812      	ldrb	r2, [r2, #0]
    4f14:	2a00      	cmp	r2, #0
    4f16:	d001      	beq.n	4f1c <_printf_common+0x24>
    4f18:	3301      	adds	r3, #1
    4f1a:	602b      	str	r3, [r5, #0]
    4f1c:	6820      	ldr	r0, [r4, #0]
    4f1e:	0680      	lsls	r0, r0, #26
    4f20:	d502      	bpl.n	4f28 <_printf_common+0x30>
    4f22:	682b      	ldr	r3, [r5, #0]
    4f24:	3302      	adds	r3, #2
    4f26:	602b      	str	r3, [r5, #0]
    4f28:	6821      	ldr	r1, [r4, #0]
    4f2a:	2706      	movs	r7, #6
    4f2c:	400f      	ands	r7, r1
    4f2e:	d01f      	beq.n	4f70 <_printf_common+0x78>
    4f30:	1c23      	adds	r3, r4, #0
    4f32:	3343      	adds	r3, #67	; 0x43
    4f34:	781b      	ldrb	r3, [r3, #0]
    4f36:	1e5a      	subs	r2, r3, #1
    4f38:	4193      	sbcs	r3, r2
    4f3a:	6822      	ldr	r2, [r4, #0]
    4f3c:	0692      	lsls	r2, r2, #26
    4f3e:	d51f      	bpl.n	4f80 <_printf_common+0x88>
    4f40:	18e1      	adds	r1, r4, r3
    4f42:	3140      	adds	r1, #64	; 0x40
    4f44:	2030      	movs	r0, #48	; 0x30
    4f46:	70c8      	strb	r0, [r1, #3]
    4f48:	1c21      	adds	r1, r4, #0
    4f4a:	1c5a      	adds	r2, r3, #1
    4f4c:	3145      	adds	r1, #69	; 0x45
    4f4e:	7809      	ldrb	r1, [r1, #0]
    4f50:	18a2      	adds	r2, r4, r2
    4f52:	3240      	adds	r2, #64	; 0x40
    4f54:	3302      	adds	r3, #2
    4f56:	70d1      	strb	r1, [r2, #3]
    4f58:	e012      	b.n	4f80 <_printf_common+0x88>
    4f5a:	1c22      	adds	r2, r4, #0
    4f5c:	1c30      	adds	r0, r6, #0
    4f5e:	9901      	ldr	r1, [sp, #4]
    4f60:	3219      	adds	r2, #25
    4f62:	2301      	movs	r3, #1
    4f64:	9f08      	ldr	r7, [sp, #32]
    4f66:	47b8      	blx	r7
    4f68:	3001      	adds	r0, #1
    4f6a:	d011      	beq.n	4f90 <_printf_common+0x98>
    4f6c:	9f00      	ldr	r7, [sp, #0]
    4f6e:	3701      	adds	r7, #1
    4f70:	9700      	str	r7, [sp, #0]
    4f72:	68e0      	ldr	r0, [r4, #12]
    4f74:	6829      	ldr	r1, [r5, #0]
    4f76:	9f00      	ldr	r7, [sp, #0]
    4f78:	1a43      	subs	r3, r0, r1
    4f7a:	429f      	cmp	r7, r3
    4f7c:	dbed      	blt.n	4f5a <_printf_common+0x62>
    4f7e:	e7d7      	b.n	4f30 <_printf_common+0x38>
    4f80:	1c22      	adds	r2, r4, #0
    4f82:	1c30      	adds	r0, r6, #0
    4f84:	9901      	ldr	r1, [sp, #4]
    4f86:	3243      	adds	r2, #67	; 0x43
    4f88:	9f08      	ldr	r7, [sp, #32]
    4f8a:	47b8      	blx	r7
    4f8c:	3001      	adds	r0, #1
    4f8e:	d102      	bne.n	4f96 <_printf_common+0x9e>
    4f90:	2001      	movs	r0, #1
    4f92:	4240      	negs	r0, r0
    4f94:	e023      	b.n	4fde <_printf_common+0xe6>
    4f96:	6820      	ldr	r0, [r4, #0]
    4f98:	2106      	movs	r1, #6
    4f9a:	682b      	ldr	r3, [r5, #0]
    4f9c:	68e2      	ldr	r2, [r4, #12]
    4f9e:	4001      	ands	r1, r0
    4fa0:	2500      	movs	r5, #0
    4fa2:	2904      	cmp	r1, #4
    4fa4:	d103      	bne.n	4fae <_printf_common+0xb6>
    4fa6:	1ad5      	subs	r5, r2, r3
    4fa8:	43eb      	mvns	r3, r5
    4faa:	17db      	asrs	r3, r3, #31
    4fac:	401d      	ands	r5, r3
    4fae:	68a2      	ldr	r2, [r4, #8]
    4fb0:	6923      	ldr	r3, [r4, #16]
    4fb2:	429a      	cmp	r2, r3
    4fb4:	dd01      	ble.n	4fba <_printf_common+0xc2>
    4fb6:	1ad3      	subs	r3, r2, r3
    4fb8:	18ed      	adds	r5, r5, r3
    4fba:	2700      	movs	r7, #0
    4fbc:	9700      	str	r7, [sp, #0]
    4fbe:	9f00      	ldr	r7, [sp, #0]
    4fc0:	42af      	cmp	r7, r5
    4fc2:	da0b      	bge.n	4fdc <_printf_common+0xe4>
    4fc4:	1c22      	adds	r2, r4, #0
    4fc6:	1c30      	adds	r0, r6, #0
    4fc8:	9901      	ldr	r1, [sp, #4]
    4fca:	321a      	adds	r2, #26
    4fcc:	2301      	movs	r3, #1
    4fce:	9f08      	ldr	r7, [sp, #32]
    4fd0:	47b8      	blx	r7
    4fd2:	3001      	adds	r0, #1
    4fd4:	d0dc      	beq.n	4f90 <_printf_common+0x98>
    4fd6:	9f00      	ldr	r7, [sp, #0]
    4fd8:	3701      	adds	r7, #1
    4fda:	e7ef      	b.n	4fbc <_printf_common+0xc4>
    4fdc:	2000      	movs	r0, #0
    4fde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004fe0 <_printf_i>:
    4fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fe2:	1c0d      	adds	r5, r1, #0
    4fe4:	b08b      	sub	sp, #44	; 0x2c
    4fe6:	3543      	adds	r5, #67	; 0x43
    4fe8:	9206      	str	r2, [sp, #24]
    4fea:	9005      	str	r0, [sp, #20]
    4fec:	9307      	str	r3, [sp, #28]
    4fee:	9504      	str	r5, [sp, #16]
    4ff0:	7e0b      	ldrb	r3, [r1, #24]
    4ff2:	1c0c      	adds	r4, r1, #0
    4ff4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4ff6:	2b6e      	cmp	r3, #110	; 0x6e
    4ff8:	d100      	bne.n	4ffc <_printf_i+0x1c>
    4ffa:	e0a7      	b.n	514c <_printf_i+0x16c>
    4ffc:	d811      	bhi.n	5022 <_printf_i+0x42>
    4ffe:	2b63      	cmp	r3, #99	; 0x63
    5000:	d022      	beq.n	5048 <_printf_i+0x68>
    5002:	d809      	bhi.n	5018 <_printf_i+0x38>
    5004:	2b00      	cmp	r3, #0
    5006:	d100      	bne.n	500a <_printf_i+0x2a>
    5008:	e0b0      	b.n	516c <_printf_i+0x18c>
    500a:	2b58      	cmp	r3, #88	; 0x58
    500c:	d000      	beq.n	5010 <_printf_i+0x30>
    500e:	e0c0      	b.n	5192 <_printf_i+0x1b2>
    5010:	3145      	adds	r1, #69	; 0x45
    5012:	700b      	strb	r3, [r1, #0]
    5014:	4d7b      	ldr	r5, [pc, #492]	; (5204 <_printf_i+0x224>)
    5016:	e04e      	b.n	50b6 <_printf_i+0xd6>
    5018:	2b64      	cmp	r3, #100	; 0x64
    501a:	d01c      	beq.n	5056 <_printf_i+0x76>
    501c:	2b69      	cmp	r3, #105	; 0x69
    501e:	d01a      	beq.n	5056 <_printf_i+0x76>
    5020:	e0b7      	b.n	5192 <_printf_i+0x1b2>
    5022:	2b73      	cmp	r3, #115	; 0x73
    5024:	d100      	bne.n	5028 <_printf_i+0x48>
    5026:	e0a5      	b.n	5174 <_printf_i+0x194>
    5028:	d809      	bhi.n	503e <_printf_i+0x5e>
    502a:	2b6f      	cmp	r3, #111	; 0x6f
    502c:	d029      	beq.n	5082 <_printf_i+0xa2>
    502e:	2b70      	cmp	r3, #112	; 0x70
    5030:	d000      	beq.n	5034 <_printf_i+0x54>
    5032:	e0ae      	b.n	5192 <_printf_i+0x1b2>
    5034:	680e      	ldr	r6, [r1, #0]
    5036:	2320      	movs	r3, #32
    5038:	4333      	orrs	r3, r6
    503a:	600b      	str	r3, [r1, #0]
    503c:	e036      	b.n	50ac <_printf_i+0xcc>
    503e:	2b75      	cmp	r3, #117	; 0x75
    5040:	d01f      	beq.n	5082 <_printf_i+0xa2>
    5042:	2b78      	cmp	r3, #120	; 0x78
    5044:	d032      	beq.n	50ac <_printf_i+0xcc>
    5046:	e0a4      	b.n	5192 <_printf_i+0x1b2>
    5048:	6813      	ldr	r3, [r2, #0]
    504a:	1c0d      	adds	r5, r1, #0
    504c:	1d19      	adds	r1, r3, #4
    504e:	3542      	adds	r5, #66	; 0x42
    5050:	6011      	str	r1, [r2, #0]
    5052:	681b      	ldr	r3, [r3, #0]
    5054:	e09f      	b.n	5196 <_printf_i+0x1b6>
    5056:	6821      	ldr	r1, [r4, #0]
    5058:	6813      	ldr	r3, [r2, #0]
    505a:	060e      	lsls	r6, r1, #24
    505c:	d503      	bpl.n	5066 <_printf_i+0x86>
    505e:	1d19      	adds	r1, r3, #4
    5060:	6011      	str	r1, [r2, #0]
    5062:	681e      	ldr	r6, [r3, #0]
    5064:	e005      	b.n	5072 <_printf_i+0x92>
    5066:	0648      	lsls	r0, r1, #25
    5068:	d5f9      	bpl.n	505e <_printf_i+0x7e>
    506a:	1d19      	adds	r1, r3, #4
    506c:	6011      	str	r1, [r2, #0]
    506e:	2100      	movs	r1, #0
    5070:	5e5e      	ldrsh	r6, [r3, r1]
    5072:	4b64      	ldr	r3, [pc, #400]	; (5204 <_printf_i+0x224>)
    5074:	2e00      	cmp	r6, #0
    5076:	da3b      	bge.n	50f0 <_printf_i+0x110>
    5078:	9d04      	ldr	r5, [sp, #16]
    507a:	222d      	movs	r2, #45	; 0x2d
    507c:	4276      	negs	r6, r6
    507e:	702a      	strb	r2, [r5, #0]
    5080:	e036      	b.n	50f0 <_printf_i+0x110>
    5082:	6821      	ldr	r1, [r4, #0]
    5084:	6813      	ldr	r3, [r2, #0]
    5086:	060e      	lsls	r6, r1, #24
    5088:	d503      	bpl.n	5092 <_printf_i+0xb2>
    508a:	1d19      	adds	r1, r3, #4
    508c:	6011      	str	r1, [r2, #0]
    508e:	681e      	ldr	r6, [r3, #0]
    5090:	e004      	b.n	509c <_printf_i+0xbc>
    5092:	0648      	lsls	r0, r1, #25
    5094:	d5f9      	bpl.n	508a <_printf_i+0xaa>
    5096:	1d19      	adds	r1, r3, #4
    5098:	881e      	ldrh	r6, [r3, #0]
    509a:	6011      	str	r1, [r2, #0]
    509c:	4b59      	ldr	r3, [pc, #356]	; (5204 <_printf_i+0x224>)
    509e:	7e22      	ldrb	r2, [r4, #24]
    50a0:	9303      	str	r3, [sp, #12]
    50a2:	2708      	movs	r7, #8
    50a4:	2a6f      	cmp	r2, #111	; 0x6f
    50a6:	d01e      	beq.n	50e6 <_printf_i+0x106>
    50a8:	270a      	movs	r7, #10
    50aa:	e01c      	b.n	50e6 <_printf_i+0x106>
    50ac:	1c23      	adds	r3, r4, #0
    50ae:	2178      	movs	r1, #120	; 0x78
    50b0:	3345      	adds	r3, #69	; 0x45
    50b2:	4d55      	ldr	r5, [pc, #340]	; (5208 <_printf_i+0x228>)
    50b4:	7019      	strb	r1, [r3, #0]
    50b6:	6811      	ldr	r1, [r2, #0]
    50b8:	6823      	ldr	r3, [r4, #0]
    50ba:	1d08      	adds	r0, r1, #4
    50bc:	9503      	str	r5, [sp, #12]
    50be:	6010      	str	r0, [r2, #0]
    50c0:	061e      	lsls	r6, r3, #24
    50c2:	d501      	bpl.n	50c8 <_printf_i+0xe8>
    50c4:	680e      	ldr	r6, [r1, #0]
    50c6:	e002      	b.n	50ce <_printf_i+0xee>
    50c8:	0658      	lsls	r0, r3, #25
    50ca:	d5fb      	bpl.n	50c4 <_printf_i+0xe4>
    50cc:	880e      	ldrh	r6, [r1, #0]
    50ce:	07d9      	lsls	r1, r3, #31
    50d0:	d502      	bpl.n	50d8 <_printf_i+0xf8>
    50d2:	2220      	movs	r2, #32
    50d4:	4313      	orrs	r3, r2
    50d6:	6023      	str	r3, [r4, #0]
    50d8:	2710      	movs	r7, #16
    50da:	2e00      	cmp	r6, #0
    50dc:	d103      	bne.n	50e6 <_printf_i+0x106>
    50de:	6822      	ldr	r2, [r4, #0]
    50e0:	2320      	movs	r3, #32
    50e2:	439a      	bics	r2, r3
    50e4:	6022      	str	r2, [r4, #0]
    50e6:	1c23      	adds	r3, r4, #0
    50e8:	2200      	movs	r2, #0
    50ea:	3343      	adds	r3, #67	; 0x43
    50ec:	701a      	strb	r2, [r3, #0]
    50ee:	e001      	b.n	50f4 <_printf_i+0x114>
    50f0:	9303      	str	r3, [sp, #12]
    50f2:	270a      	movs	r7, #10
    50f4:	6863      	ldr	r3, [r4, #4]
    50f6:	60a3      	str	r3, [r4, #8]
    50f8:	2b00      	cmp	r3, #0
    50fa:	db03      	blt.n	5104 <_printf_i+0x124>
    50fc:	6825      	ldr	r5, [r4, #0]
    50fe:	2204      	movs	r2, #4
    5100:	4395      	bics	r5, r2
    5102:	6025      	str	r5, [r4, #0]
    5104:	2e00      	cmp	r6, #0
    5106:	d102      	bne.n	510e <_printf_i+0x12e>
    5108:	9d04      	ldr	r5, [sp, #16]
    510a:	2b00      	cmp	r3, #0
    510c:	d00e      	beq.n	512c <_printf_i+0x14c>
    510e:	9d04      	ldr	r5, [sp, #16]
    5110:	1c30      	adds	r0, r6, #0
    5112:	1c39      	adds	r1, r7, #0
    5114:	f001 fe4e 	bl	6db4 <__aeabi_uidivmod>
    5118:	9803      	ldr	r0, [sp, #12]
    511a:	3d01      	subs	r5, #1
    511c:	5c43      	ldrb	r3, [r0, r1]
    511e:	1c30      	adds	r0, r6, #0
    5120:	702b      	strb	r3, [r5, #0]
    5122:	1c39      	adds	r1, r7, #0
    5124:	f001 fe02 	bl	6d2c <__aeabi_uidiv>
    5128:	1e06      	subs	r6, r0, #0
    512a:	d1f1      	bne.n	5110 <_printf_i+0x130>
    512c:	2f08      	cmp	r7, #8
    512e:	d109      	bne.n	5144 <_printf_i+0x164>
    5130:	6821      	ldr	r1, [r4, #0]
    5132:	07c9      	lsls	r1, r1, #31
    5134:	d506      	bpl.n	5144 <_printf_i+0x164>
    5136:	6862      	ldr	r2, [r4, #4]
    5138:	6923      	ldr	r3, [r4, #16]
    513a:	429a      	cmp	r2, r3
    513c:	dc02      	bgt.n	5144 <_printf_i+0x164>
    513e:	3d01      	subs	r5, #1
    5140:	2330      	movs	r3, #48	; 0x30
    5142:	702b      	strb	r3, [r5, #0]
    5144:	9e04      	ldr	r6, [sp, #16]
    5146:	1b73      	subs	r3, r6, r5
    5148:	6123      	str	r3, [r4, #16]
    514a:	e02a      	b.n	51a2 <_printf_i+0x1c2>
    514c:	6808      	ldr	r0, [r1, #0]
    514e:	6813      	ldr	r3, [r2, #0]
    5150:	6949      	ldr	r1, [r1, #20]
    5152:	0605      	lsls	r5, r0, #24
    5154:	d504      	bpl.n	5160 <_printf_i+0x180>
    5156:	1d18      	adds	r0, r3, #4
    5158:	6010      	str	r0, [r2, #0]
    515a:	681b      	ldr	r3, [r3, #0]
    515c:	6019      	str	r1, [r3, #0]
    515e:	e005      	b.n	516c <_printf_i+0x18c>
    5160:	0646      	lsls	r6, r0, #25
    5162:	d5f8      	bpl.n	5156 <_printf_i+0x176>
    5164:	1d18      	adds	r0, r3, #4
    5166:	6010      	str	r0, [r2, #0]
    5168:	681b      	ldr	r3, [r3, #0]
    516a:	8019      	strh	r1, [r3, #0]
    516c:	2300      	movs	r3, #0
    516e:	6123      	str	r3, [r4, #16]
    5170:	9d04      	ldr	r5, [sp, #16]
    5172:	e016      	b.n	51a2 <_printf_i+0x1c2>
    5174:	6813      	ldr	r3, [r2, #0]
    5176:	1d19      	adds	r1, r3, #4
    5178:	6011      	str	r1, [r2, #0]
    517a:	681d      	ldr	r5, [r3, #0]
    517c:	1c28      	adds	r0, r5, #0
    517e:	f001 fd51 	bl	6c24 <strlen>
    5182:	6863      	ldr	r3, [r4, #4]
    5184:	6120      	str	r0, [r4, #16]
    5186:	4298      	cmp	r0, r3
    5188:	d900      	bls.n	518c <_printf_i+0x1ac>
    518a:	6123      	str	r3, [r4, #16]
    518c:	6920      	ldr	r0, [r4, #16]
    518e:	6060      	str	r0, [r4, #4]
    5190:	e004      	b.n	519c <_printf_i+0x1bc>
    5192:	1c25      	adds	r5, r4, #0
    5194:	3542      	adds	r5, #66	; 0x42
    5196:	702b      	strb	r3, [r5, #0]
    5198:	2301      	movs	r3, #1
    519a:	6123      	str	r3, [r4, #16]
    519c:	9e04      	ldr	r6, [sp, #16]
    519e:	2300      	movs	r3, #0
    51a0:	7033      	strb	r3, [r6, #0]
    51a2:	9e07      	ldr	r6, [sp, #28]
    51a4:	9805      	ldr	r0, [sp, #20]
    51a6:	9600      	str	r6, [sp, #0]
    51a8:	1c21      	adds	r1, r4, #0
    51aa:	aa09      	add	r2, sp, #36	; 0x24
    51ac:	9b06      	ldr	r3, [sp, #24]
    51ae:	f7ff fea3 	bl	4ef8 <_printf_common>
    51b2:	3001      	adds	r0, #1
    51b4:	d102      	bne.n	51bc <_printf_i+0x1dc>
    51b6:	2001      	movs	r0, #1
    51b8:	4240      	negs	r0, r0
    51ba:	e021      	b.n	5200 <_printf_i+0x220>
    51bc:	1c2a      	adds	r2, r5, #0
    51be:	9805      	ldr	r0, [sp, #20]
    51c0:	9906      	ldr	r1, [sp, #24]
    51c2:	6923      	ldr	r3, [r4, #16]
    51c4:	9d07      	ldr	r5, [sp, #28]
    51c6:	47a8      	blx	r5
    51c8:	3001      	adds	r0, #1
    51ca:	d0f4      	beq.n	51b6 <_printf_i+0x1d6>
    51cc:	6826      	ldr	r6, [r4, #0]
    51ce:	07b6      	lsls	r6, r6, #30
    51d0:	d405      	bmi.n	51de <_printf_i+0x1fe>
    51d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    51d4:	68e0      	ldr	r0, [r4, #12]
    51d6:	4298      	cmp	r0, r3
    51d8:	da12      	bge.n	5200 <_printf_i+0x220>
    51da:	1c18      	adds	r0, r3, #0
    51dc:	e010      	b.n	5200 <_printf_i+0x220>
    51de:	2500      	movs	r5, #0
    51e0:	68e0      	ldr	r0, [r4, #12]
    51e2:	9909      	ldr	r1, [sp, #36]	; 0x24
    51e4:	1a43      	subs	r3, r0, r1
    51e6:	429d      	cmp	r5, r3
    51e8:	daf3      	bge.n	51d2 <_printf_i+0x1f2>
    51ea:	1c22      	adds	r2, r4, #0
    51ec:	9805      	ldr	r0, [sp, #20]
    51ee:	9906      	ldr	r1, [sp, #24]
    51f0:	3219      	adds	r2, #25
    51f2:	2301      	movs	r3, #1
    51f4:	9e07      	ldr	r6, [sp, #28]
    51f6:	47b0      	blx	r6
    51f8:	3001      	adds	r0, #1
    51fa:	d0dc      	beq.n	51b6 <_printf_i+0x1d6>
    51fc:	3501      	adds	r5, #1
    51fe:	e7ef      	b.n	51e0 <_printf_i+0x200>
    5200:	b00b      	add	sp, #44	; 0x2c
    5202:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5204:	0000a0cb 	.word	0x0000a0cb
    5208:	0000a0dc 	.word	0x0000a0dc

0000520c <__swbuf_r>:
    520c:	b570      	push	{r4, r5, r6, lr}
    520e:	1c05      	adds	r5, r0, #0
    5210:	1c0e      	adds	r6, r1, #0
    5212:	1c14      	adds	r4, r2, #0
    5214:	2800      	cmp	r0, #0
    5216:	d004      	beq.n	5222 <__swbuf_r+0x16>
    5218:	6982      	ldr	r2, [r0, #24]
    521a:	2a00      	cmp	r2, #0
    521c:	d101      	bne.n	5222 <__swbuf_r+0x16>
    521e:	f001 f831 	bl	6284 <__sinit>
    5222:	4b23      	ldr	r3, [pc, #140]	; (52b0 <__swbuf_r+0xa4>)
    5224:	429c      	cmp	r4, r3
    5226:	d101      	bne.n	522c <__swbuf_r+0x20>
    5228:	686c      	ldr	r4, [r5, #4]
    522a:	e008      	b.n	523e <__swbuf_r+0x32>
    522c:	4b21      	ldr	r3, [pc, #132]	; (52b4 <__swbuf_r+0xa8>)
    522e:	429c      	cmp	r4, r3
    5230:	d101      	bne.n	5236 <__swbuf_r+0x2a>
    5232:	68ac      	ldr	r4, [r5, #8]
    5234:	e003      	b.n	523e <__swbuf_r+0x32>
    5236:	4b20      	ldr	r3, [pc, #128]	; (52b8 <__swbuf_r+0xac>)
    5238:	429c      	cmp	r4, r3
    523a:	d100      	bne.n	523e <__swbuf_r+0x32>
    523c:	68ec      	ldr	r4, [r5, #12]
    523e:	69a3      	ldr	r3, [r4, #24]
    5240:	60a3      	str	r3, [r4, #8]
    5242:	89a3      	ldrh	r3, [r4, #12]
    5244:	071a      	lsls	r2, r3, #28
    5246:	d50a      	bpl.n	525e <__swbuf_r+0x52>
    5248:	6923      	ldr	r3, [r4, #16]
    524a:	2b00      	cmp	r3, #0
    524c:	d007      	beq.n	525e <__swbuf_r+0x52>
    524e:	6822      	ldr	r2, [r4, #0]
    5250:	6923      	ldr	r3, [r4, #16]
    5252:	b2f6      	uxtb	r6, r6
    5254:	1ad0      	subs	r0, r2, r3
    5256:	6962      	ldr	r2, [r4, #20]
    5258:	4290      	cmp	r0, r2
    525a:	db0f      	blt.n	527c <__swbuf_r+0x70>
    525c:	e008      	b.n	5270 <__swbuf_r+0x64>
    525e:	1c28      	adds	r0, r5, #0
    5260:	1c21      	adds	r1, r4, #0
    5262:	f000 f82b 	bl	52bc <__swsetup_r>
    5266:	2800      	cmp	r0, #0
    5268:	d0f1      	beq.n	524e <__swbuf_r+0x42>
    526a:	2001      	movs	r0, #1
    526c:	4240      	negs	r0, r0
    526e:	e01d      	b.n	52ac <__swbuf_r+0xa0>
    5270:	1c28      	adds	r0, r5, #0
    5272:	1c21      	adds	r1, r4, #0
    5274:	f000 ff86 	bl	6184 <_fflush_r>
    5278:	2800      	cmp	r0, #0
    527a:	d1f6      	bne.n	526a <__swbuf_r+0x5e>
    527c:	68a3      	ldr	r3, [r4, #8]
    527e:	3001      	adds	r0, #1
    5280:	3b01      	subs	r3, #1
    5282:	60a3      	str	r3, [r4, #8]
    5284:	6823      	ldr	r3, [r4, #0]
    5286:	1c5a      	adds	r2, r3, #1
    5288:	6022      	str	r2, [r4, #0]
    528a:	701e      	strb	r6, [r3, #0]
    528c:	6963      	ldr	r3, [r4, #20]
    528e:	4298      	cmp	r0, r3
    5290:	d005      	beq.n	529e <__swbuf_r+0x92>
    5292:	89a3      	ldrh	r3, [r4, #12]
    5294:	1c30      	adds	r0, r6, #0
    5296:	07da      	lsls	r2, r3, #31
    5298:	d508      	bpl.n	52ac <__swbuf_r+0xa0>
    529a:	2e0a      	cmp	r6, #10
    529c:	d106      	bne.n	52ac <__swbuf_r+0xa0>
    529e:	1c28      	adds	r0, r5, #0
    52a0:	1c21      	adds	r1, r4, #0
    52a2:	f000 ff6f 	bl	6184 <_fflush_r>
    52a6:	2800      	cmp	r0, #0
    52a8:	d1df      	bne.n	526a <__swbuf_r+0x5e>
    52aa:	1c30      	adds	r0, r6, #0
    52ac:	bd70      	pop	{r4, r5, r6, pc}
    52ae:	46c0      	nop			; (mov r8, r8)
    52b0:	0000a0fc 	.word	0x0000a0fc
    52b4:	0000a11c 	.word	0x0000a11c
    52b8:	0000a13c 	.word	0x0000a13c

000052bc <__swsetup_r>:
    52bc:	4b34      	ldr	r3, [pc, #208]	; (5390 <__swsetup_r+0xd4>)
    52be:	b570      	push	{r4, r5, r6, lr}
    52c0:	681d      	ldr	r5, [r3, #0]
    52c2:	1c06      	adds	r6, r0, #0
    52c4:	1c0c      	adds	r4, r1, #0
    52c6:	2d00      	cmp	r5, #0
    52c8:	d005      	beq.n	52d6 <__swsetup_r+0x1a>
    52ca:	69a9      	ldr	r1, [r5, #24]
    52cc:	2900      	cmp	r1, #0
    52ce:	d102      	bne.n	52d6 <__swsetup_r+0x1a>
    52d0:	1c28      	adds	r0, r5, #0
    52d2:	f000 ffd7 	bl	6284 <__sinit>
    52d6:	4b2f      	ldr	r3, [pc, #188]	; (5394 <__swsetup_r+0xd8>)
    52d8:	429c      	cmp	r4, r3
    52da:	d101      	bne.n	52e0 <__swsetup_r+0x24>
    52dc:	686c      	ldr	r4, [r5, #4]
    52de:	e008      	b.n	52f2 <__swsetup_r+0x36>
    52e0:	4b2d      	ldr	r3, [pc, #180]	; (5398 <__swsetup_r+0xdc>)
    52e2:	429c      	cmp	r4, r3
    52e4:	d101      	bne.n	52ea <__swsetup_r+0x2e>
    52e6:	68ac      	ldr	r4, [r5, #8]
    52e8:	e003      	b.n	52f2 <__swsetup_r+0x36>
    52ea:	4b2c      	ldr	r3, [pc, #176]	; (539c <__swsetup_r+0xe0>)
    52ec:	429c      	cmp	r4, r3
    52ee:	d100      	bne.n	52f2 <__swsetup_r+0x36>
    52f0:	68ec      	ldr	r4, [r5, #12]
    52f2:	89a2      	ldrh	r2, [r4, #12]
    52f4:	b293      	uxth	r3, r2
    52f6:	0719      	lsls	r1, r3, #28
    52f8:	d421      	bmi.n	533e <__swsetup_r+0x82>
    52fa:	06d9      	lsls	r1, r3, #27
    52fc:	d405      	bmi.n	530a <__swsetup_r+0x4e>
    52fe:	2309      	movs	r3, #9
    5300:	6033      	str	r3, [r6, #0]
    5302:	2340      	movs	r3, #64	; 0x40
    5304:	431a      	orrs	r2, r3
    5306:	81a2      	strh	r2, [r4, #12]
    5308:	e03f      	b.n	538a <__swsetup_r+0xce>
    530a:	075a      	lsls	r2, r3, #29
    530c:	d513      	bpl.n	5336 <__swsetup_r+0x7a>
    530e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5310:	2900      	cmp	r1, #0
    5312:	d008      	beq.n	5326 <__swsetup_r+0x6a>
    5314:	1c23      	adds	r3, r4, #0
    5316:	3344      	adds	r3, #68	; 0x44
    5318:	4299      	cmp	r1, r3
    531a:	d002      	beq.n	5322 <__swsetup_r+0x66>
    531c:	1c30      	adds	r0, r6, #0
    531e:	f001 fb87 	bl	6a30 <_free_r>
    5322:	2300      	movs	r3, #0
    5324:	6363      	str	r3, [r4, #52]	; 0x34
    5326:	89a3      	ldrh	r3, [r4, #12]
    5328:	2224      	movs	r2, #36	; 0x24
    532a:	4393      	bics	r3, r2
    532c:	81a3      	strh	r3, [r4, #12]
    532e:	2300      	movs	r3, #0
    5330:	6063      	str	r3, [r4, #4]
    5332:	6923      	ldr	r3, [r4, #16]
    5334:	6023      	str	r3, [r4, #0]
    5336:	89a3      	ldrh	r3, [r4, #12]
    5338:	2208      	movs	r2, #8
    533a:	4313      	orrs	r3, r2
    533c:	81a3      	strh	r3, [r4, #12]
    533e:	6921      	ldr	r1, [r4, #16]
    5340:	2900      	cmp	r1, #0
    5342:	d10b      	bne.n	535c <__swsetup_r+0xa0>
    5344:	89a3      	ldrh	r3, [r4, #12]
    5346:	22a0      	movs	r2, #160	; 0xa0
    5348:	0092      	lsls	r2, r2, #2
    534a:	401a      	ands	r2, r3
    534c:	2380      	movs	r3, #128	; 0x80
    534e:	009b      	lsls	r3, r3, #2
    5350:	429a      	cmp	r2, r3
    5352:	d003      	beq.n	535c <__swsetup_r+0xa0>
    5354:	1c30      	adds	r0, r6, #0
    5356:	1c21      	adds	r1, r4, #0
    5358:	f001 f808 	bl	636c <__smakebuf_r>
    535c:	89a3      	ldrh	r3, [r4, #12]
    535e:	2201      	movs	r2, #1
    5360:	401a      	ands	r2, r3
    5362:	d005      	beq.n	5370 <__swsetup_r+0xb4>
    5364:	6961      	ldr	r1, [r4, #20]
    5366:	2200      	movs	r2, #0
    5368:	60a2      	str	r2, [r4, #8]
    536a:	424a      	negs	r2, r1
    536c:	61a2      	str	r2, [r4, #24]
    536e:	e003      	b.n	5378 <__swsetup_r+0xbc>
    5370:	0799      	lsls	r1, r3, #30
    5372:	d400      	bmi.n	5376 <__swsetup_r+0xba>
    5374:	6962      	ldr	r2, [r4, #20]
    5376:	60a2      	str	r2, [r4, #8]
    5378:	6922      	ldr	r2, [r4, #16]
    537a:	2000      	movs	r0, #0
    537c:	4282      	cmp	r2, r0
    537e:	d106      	bne.n	538e <__swsetup_r+0xd2>
    5380:	0619      	lsls	r1, r3, #24
    5382:	d504      	bpl.n	538e <__swsetup_r+0xd2>
    5384:	2240      	movs	r2, #64	; 0x40
    5386:	4313      	orrs	r3, r2
    5388:	81a3      	strh	r3, [r4, #12]
    538a:	2001      	movs	r0, #1
    538c:	4240      	negs	r0, r0
    538e:	bd70      	pop	{r4, r5, r6, pc}
    5390:	20000070 	.word	0x20000070
    5394:	0000a0fc 	.word	0x0000a0fc
    5398:	0000a11c 	.word	0x0000a11c
    539c:	0000a13c 	.word	0x0000a13c

000053a0 <quorem>:
    53a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    53a2:	b089      	sub	sp, #36	; 0x24
    53a4:	9106      	str	r1, [sp, #24]
    53a6:	690b      	ldr	r3, [r1, #16]
    53a8:	6901      	ldr	r1, [r0, #16]
    53aa:	1c05      	adds	r5, r0, #0
    53ac:	2600      	movs	r6, #0
    53ae:	4299      	cmp	r1, r3
    53b0:	db7f      	blt.n	54b2 <quorem+0x112>
    53b2:	9c06      	ldr	r4, [sp, #24]
    53b4:	1e5f      	subs	r7, r3, #1
    53b6:	3414      	adds	r4, #20
    53b8:	9404      	str	r4, [sp, #16]
    53ba:	9904      	ldr	r1, [sp, #16]
    53bc:	00bc      	lsls	r4, r7, #2
    53be:	1909      	adds	r1, r1, r4
    53c0:	1c02      	adds	r2, r0, #0
    53c2:	680b      	ldr	r3, [r1, #0]
    53c4:	3214      	adds	r2, #20
    53c6:	9105      	str	r1, [sp, #20]
    53c8:	1914      	adds	r4, r2, r4
    53ca:	1c19      	adds	r1, r3, #0
    53cc:	3101      	adds	r1, #1
    53ce:	6820      	ldr	r0, [r4, #0]
    53d0:	9203      	str	r2, [sp, #12]
    53d2:	f001 fcab 	bl	6d2c <__aeabi_uidiv>
    53d6:	9002      	str	r0, [sp, #8]
    53d8:	42b0      	cmp	r0, r6
    53da:	d038      	beq.n	544e <quorem+0xae>
    53dc:	9904      	ldr	r1, [sp, #16]
    53de:	9b03      	ldr	r3, [sp, #12]
    53e0:	468c      	mov	ip, r1
    53e2:	9601      	str	r6, [sp, #4]
    53e4:	9607      	str	r6, [sp, #28]
    53e6:	4662      	mov	r2, ip
    53e8:	3204      	adds	r2, #4
    53ea:	4694      	mov	ip, r2
    53ec:	3a04      	subs	r2, #4
    53ee:	ca40      	ldmia	r2!, {r6}
    53f0:	9902      	ldr	r1, [sp, #8]
    53f2:	b2b0      	uxth	r0, r6
    53f4:	4348      	muls	r0, r1
    53f6:	0c31      	lsrs	r1, r6, #16
    53f8:	9e02      	ldr	r6, [sp, #8]
    53fa:	9a01      	ldr	r2, [sp, #4]
    53fc:	4371      	muls	r1, r6
    53fe:	1810      	adds	r0, r2, r0
    5400:	0c02      	lsrs	r2, r0, #16
    5402:	1851      	adds	r1, r2, r1
    5404:	0c0a      	lsrs	r2, r1, #16
    5406:	9201      	str	r2, [sp, #4]
    5408:	681a      	ldr	r2, [r3, #0]
    540a:	b280      	uxth	r0, r0
    540c:	b296      	uxth	r6, r2
    540e:	9a07      	ldr	r2, [sp, #28]
    5410:	b289      	uxth	r1, r1
    5412:	18b6      	adds	r6, r6, r2
    5414:	1a30      	subs	r0, r6, r0
    5416:	681e      	ldr	r6, [r3, #0]
    5418:	0c32      	lsrs	r2, r6, #16
    541a:	1a52      	subs	r2, r2, r1
    541c:	1406      	asrs	r6, r0, #16
    541e:	1992      	adds	r2, r2, r6
    5420:	1411      	asrs	r1, r2, #16
    5422:	b280      	uxth	r0, r0
    5424:	0412      	lsls	r2, r2, #16
    5426:	9e05      	ldr	r6, [sp, #20]
    5428:	4310      	orrs	r0, r2
    542a:	9107      	str	r1, [sp, #28]
    542c:	c301      	stmia	r3!, {r0}
    542e:	4566      	cmp	r6, ip
    5430:	d2d9      	bcs.n	53e6 <quorem+0x46>
    5432:	6821      	ldr	r1, [r4, #0]
    5434:	2900      	cmp	r1, #0
    5436:	d10a      	bne.n	544e <quorem+0xae>
    5438:	9e03      	ldr	r6, [sp, #12]
    543a:	3c04      	subs	r4, #4
    543c:	42b4      	cmp	r4, r6
    543e:	d801      	bhi.n	5444 <quorem+0xa4>
    5440:	612f      	str	r7, [r5, #16]
    5442:	e004      	b.n	544e <quorem+0xae>
    5444:	6821      	ldr	r1, [r4, #0]
    5446:	2900      	cmp	r1, #0
    5448:	d1fa      	bne.n	5440 <quorem+0xa0>
    544a:	3f01      	subs	r7, #1
    544c:	e7f4      	b.n	5438 <quorem+0x98>
    544e:	1c28      	adds	r0, r5, #0
    5450:	9906      	ldr	r1, [sp, #24]
    5452:	f001 fa05 	bl	6860 <__mcmp>
    5456:	2800      	cmp	r0, #0
    5458:	db2a      	blt.n	54b0 <quorem+0x110>
    545a:	9c02      	ldr	r4, [sp, #8]
    545c:	9a03      	ldr	r2, [sp, #12]
    545e:	3401      	adds	r4, #1
    5460:	9b04      	ldr	r3, [sp, #16]
    5462:	9402      	str	r4, [sp, #8]
    5464:	2400      	movs	r4, #0
    5466:	6811      	ldr	r1, [r2, #0]
    5468:	cb40      	ldmia	r3!, {r6}
    546a:	b288      	uxth	r0, r1
    546c:	1900      	adds	r0, r0, r4
    546e:	6814      	ldr	r4, [r2, #0]
    5470:	b2b1      	uxth	r1, r6
    5472:	1a40      	subs	r0, r0, r1
    5474:	0c36      	lsrs	r6, r6, #16
    5476:	0c21      	lsrs	r1, r4, #16
    5478:	1b89      	subs	r1, r1, r6
    547a:	1404      	asrs	r4, r0, #16
    547c:	1909      	adds	r1, r1, r4
    547e:	140c      	asrs	r4, r1, #16
    5480:	b280      	uxth	r0, r0
    5482:	0409      	lsls	r1, r1, #16
    5484:	9e05      	ldr	r6, [sp, #20]
    5486:	4301      	orrs	r1, r0
    5488:	c202      	stmia	r2!, {r1}
    548a:	429e      	cmp	r6, r3
    548c:	d2eb      	bcs.n	5466 <quorem+0xc6>
    548e:	9c03      	ldr	r4, [sp, #12]
    5490:	00bb      	lsls	r3, r7, #2
    5492:	18e3      	adds	r3, r4, r3
    5494:	681e      	ldr	r6, [r3, #0]
    5496:	2e00      	cmp	r6, #0
    5498:	d10a      	bne.n	54b0 <quorem+0x110>
    549a:	9c03      	ldr	r4, [sp, #12]
    549c:	3b04      	subs	r3, #4
    549e:	42a3      	cmp	r3, r4
    54a0:	d801      	bhi.n	54a6 <quorem+0x106>
    54a2:	612f      	str	r7, [r5, #16]
    54a4:	e004      	b.n	54b0 <quorem+0x110>
    54a6:	681e      	ldr	r6, [r3, #0]
    54a8:	2e00      	cmp	r6, #0
    54aa:	d1fa      	bne.n	54a2 <quorem+0x102>
    54ac:	3f01      	subs	r7, #1
    54ae:	e7f4      	b.n	549a <quorem+0xfa>
    54b0:	9e02      	ldr	r6, [sp, #8]
    54b2:	1c30      	adds	r0, r6, #0
    54b4:	b009      	add	sp, #36	; 0x24
    54b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

000054b8 <_dtoa_r>:
    54b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    54ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
    54bc:	b09b      	sub	sp, #108	; 0x6c
    54be:	9007      	str	r0, [sp, #28]
    54c0:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    54c2:	9204      	str	r2, [sp, #16]
    54c4:	9305      	str	r3, [sp, #20]
    54c6:	2c00      	cmp	r4, #0
    54c8:	d108      	bne.n	54dc <_dtoa_r+0x24>
    54ca:	2010      	movs	r0, #16
    54cc:	f000 ff9e 	bl	640c <malloc>
    54d0:	9907      	ldr	r1, [sp, #28]
    54d2:	6248      	str	r0, [r1, #36]	; 0x24
    54d4:	6044      	str	r4, [r0, #4]
    54d6:	6084      	str	r4, [r0, #8]
    54d8:	6004      	str	r4, [r0, #0]
    54da:	60c4      	str	r4, [r0, #12]
    54dc:	9c07      	ldr	r4, [sp, #28]
    54de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    54e0:	6819      	ldr	r1, [r3, #0]
    54e2:	2900      	cmp	r1, #0
    54e4:	d00a      	beq.n	54fc <_dtoa_r+0x44>
    54e6:	685b      	ldr	r3, [r3, #4]
    54e8:	2201      	movs	r2, #1
    54ea:	409a      	lsls	r2, r3
    54ec:	604b      	str	r3, [r1, #4]
    54ee:	608a      	str	r2, [r1, #8]
    54f0:	1c20      	adds	r0, r4, #0
    54f2:	f000 ffd8 	bl	64a6 <_Bfree>
    54f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    54f8:	2200      	movs	r2, #0
    54fa:	601a      	str	r2, [r3, #0]
    54fc:	9805      	ldr	r0, [sp, #20]
    54fe:	2800      	cmp	r0, #0
    5500:	da05      	bge.n	550e <_dtoa_r+0x56>
    5502:	2301      	movs	r3, #1
    5504:	602b      	str	r3, [r5, #0]
    5506:	0043      	lsls	r3, r0, #1
    5508:	085b      	lsrs	r3, r3, #1
    550a:	9305      	str	r3, [sp, #20]
    550c:	e001      	b.n	5512 <_dtoa_r+0x5a>
    550e:	2300      	movs	r3, #0
    5510:	602b      	str	r3, [r5, #0]
    5512:	9e05      	ldr	r6, [sp, #20]
    5514:	4bbe      	ldr	r3, [pc, #760]	; (5810 <_dtoa_r+0x358>)
    5516:	1c32      	adds	r2, r6, #0
    5518:	401a      	ands	r2, r3
    551a:	429a      	cmp	r2, r3
    551c:	d118      	bne.n	5550 <_dtoa_r+0x98>
    551e:	4bbd      	ldr	r3, [pc, #756]	; (5814 <_dtoa_r+0x35c>)
    5520:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5522:	9d04      	ldr	r5, [sp, #16]
    5524:	6023      	str	r3, [r4, #0]
    5526:	2d00      	cmp	r5, #0
    5528:	d101      	bne.n	552e <_dtoa_r+0x76>
    552a:	0336      	lsls	r6, r6, #12
    552c:	d001      	beq.n	5532 <_dtoa_r+0x7a>
    552e:	48ba      	ldr	r0, [pc, #744]	; (5818 <_dtoa_r+0x360>)
    5530:	e000      	b.n	5534 <_dtoa_r+0x7c>
    5532:	48ba      	ldr	r0, [pc, #744]	; (581c <_dtoa_r+0x364>)
    5534:	9c24      	ldr	r4, [sp, #144]	; 0x90
    5536:	2c00      	cmp	r4, #0
    5538:	d101      	bne.n	553e <_dtoa_r+0x86>
    553a:	f000 fd93 	bl	6064 <_dtoa_r+0xbac>
    553e:	78c2      	ldrb	r2, [r0, #3]
    5540:	1cc3      	adds	r3, r0, #3
    5542:	2a00      	cmp	r2, #0
    5544:	d000      	beq.n	5548 <_dtoa_r+0x90>
    5546:	3305      	adds	r3, #5
    5548:	9d24      	ldr	r5, [sp, #144]	; 0x90
    554a:	602b      	str	r3, [r5, #0]
    554c:	f000 fd8a 	bl	6064 <_dtoa_r+0xbac>
    5550:	9c04      	ldr	r4, [sp, #16]
    5552:	9d05      	ldr	r5, [sp, #20]
    5554:	4ba5      	ldr	r3, [pc, #660]	; (57ec <_dtoa_r+0x334>)
    5556:	4aa4      	ldr	r2, [pc, #656]	; (57e8 <_dtoa_r+0x330>)
    5558:	1c20      	adds	r0, r4, #0
    555a:	1c29      	adds	r1, r5, #0
    555c:	f001 fca6 	bl	6eac <__aeabi_dcmpeq>
    5560:	1e07      	subs	r7, r0, #0
    5562:	d00c      	beq.n	557e <_dtoa_r+0xc6>
    5564:	9c22      	ldr	r4, [sp, #136]	; 0x88
    5566:	9d24      	ldr	r5, [sp, #144]	; 0x90
    5568:	2301      	movs	r3, #1
    556a:	6023      	str	r3, [r4, #0]
    556c:	2d00      	cmp	r5, #0
    556e:	d101      	bne.n	5574 <_dtoa_r+0xbc>
    5570:	f000 fd75 	bl	605e <_dtoa_r+0xba6>
    5574:	48aa      	ldr	r0, [pc, #680]	; (5820 <_dtoa_r+0x368>)
    5576:	6028      	str	r0, [r5, #0]
    5578:	3801      	subs	r0, #1
    557a:	f000 fd73 	bl	6064 <_dtoa_r+0xbac>
    557e:	ab19      	add	r3, sp, #100	; 0x64
    5580:	9300      	str	r3, [sp, #0]
    5582:	ab18      	add	r3, sp, #96	; 0x60
    5584:	9301      	str	r3, [sp, #4]
    5586:	9807      	ldr	r0, [sp, #28]
    5588:	1c2b      	adds	r3, r5, #0
    558a:	1c22      	adds	r2, r4, #0
    558c:	f001 f9ea 	bl	6964 <__d2b>
    5590:	0073      	lsls	r3, r6, #1
    5592:	900a      	str	r0, [sp, #40]	; 0x28
    5594:	0d5b      	lsrs	r3, r3, #21
    5596:	d009      	beq.n	55ac <_dtoa_r+0xf4>
    5598:	1c20      	adds	r0, r4, #0
    559a:	4ca2      	ldr	r4, [pc, #648]	; (5824 <_dtoa_r+0x36c>)
    559c:	032a      	lsls	r2, r5, #12
    559e:	0b12      	lsrs	r2, r2, #12
    55a0:	1c21      	adds	r1, r4, #0
    55a2:	4311      	orrs	r1, r2
    55a4:	4aa0      	ldr	r2, [pc, #640]	; (5828 <_dtoa_r+0x370>)
    55a6:	9716      	str	r7, [sp, #88]	; 0x58
    55a8:	189e      	adds	r6, r3, r2
    55aa:	e01b      	b.n	55e4 <_dtoa_r+0x12c>
    55ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
    55ae:	9c19      	ldr	r4, [sp, #100]	; 0x64
    55b0:	191d      	adds	r5, r3, r4
    55b2:	4b9e      	ldr	r3, [pc, #632]	; (582c <_dtoa_r+0x374>)
    55b4:	429d      	cmp	r5, r3
    55b6:	db09      	blt.n	55cc <_dtoa_r+0x114>
    55b8:	499d      	ldr	r1, [pc, #628]	; (5830 <_dtoa_r+0x378>)
    55ba:	9a04      	ldr	r2, [sp, #16]
    55bc:	4b9d      	ldr	r3, [pc, #628]	; (5834 <_dtoa_r+0x37c>)
    55be:	1868      	adds	r0, r5, r1
    55c0:	40c2      	lsrs	r2, r0
    55c2:	1b5b      	subs	r3, r3, r5
    55c4:	1c10      	adds	r0, r2, #0
    55c6:	409e      	lsls	r6, r3
    55c8:	4330      	orrs	r0, r6
    55ca:	e004      	b.n	55d6 <_dtoa_r+0x11e>
    55cc:	489a      	ldr	r0, [pc, #616]	; (5838 <_dtoa_r+0x380>)
    55ce:	9b04      	ldr	r3, [sp, #16]
    55d0:	1b40      	subs	r0, r0, r5
    55d2:	4083      	lsls	r3, r0
    55d4:	1c18      	adds	r0, r3, #0
    55d6:	f004 f989 	bl	98ec <__aeabi_ui2d>
    55da:	4c98      	ldr	r4, [pc, #608]	; (583c <_dtoa_r+0x384>)
    55dc:	1e6e      	subs	r6, r5, #1
    55de:	2501      	movs	r5, #1
    55e0:	1909      	adds	r1, r1, r4
    55e2:	9516      	str	r5, [sp, #88]	; 0x58
    55e4:	4a82      	ldr	r2, [pc, #520]	; (57f0 <_dtoa_r+0x338>)
    55e6:	4b83      	ldr	r3, [pc, #524]	; (57f4 <_dtoa_r+0x33c>)
    55e8:	f003 fdda 	bl	91a0 <__aeabi_dsub>
    55ec:	4a82      	ldr	r2, [pc, #520]	; (57f8 <_dtoa_r+0x340>)
    55ee:	4b83      	ldr	r3, [pc, #524]	; (57fc <_dtoa_r+0x344>)
    55f0:	f003 fb46 	bl	8c80 <__aeabi_dmul>
    55f4:	4a82      	ldr	r2, [pc, #520]	; (5800 <_dtoa_r+0x348>)
    55f6:	4b83      	ldr	r3, [pc, #524]	; (5804 <_dtoa_r+0x34c>)
    55f8:	f002 fbb6 	bl	7d68 <__aeabi_dadd>
    55fc:	1c04      	adds	r4, r0, #0
    55fe:	1c30      	adds	r0, r6, #0
    5600:	1c0d      	adds	r5, r1, #0
    5602:	f004 f935 	bl	9870 <__aeabi_i2d>
    5606:	4a80      	ldr	r2, [pc, #512]	; (5808 <_dtoa_r+0x350>)
    5608:	4b80      	ldr	r3, [pc, #512]	; (580c <_dtoa_r+0x354>)
    560a:	f003 fb39 	bl	8c80 <__aeabi_dmul>
    560e:	1c02      	adds	r2, r0, #0
    5610:	1c0b      	adds	r3, r1, #0
    5612:	1c20      	adds	r0, r4, #0
    5614:	1c29      	adds	r1, r5, #0
    5616:	f002 fba7 	bl	7d68 <__aeabi_dadd>
    561a:	1c04      	adds	r4, r0, #0
    561c:	1c0d      	adds	r5, r1, #0
    561e:	f004 f8f3 	bl	9808 <__aeabi_d2iz>
    5622:	4b72      	ldr	r3, [pc, #456]	; (57ec <_dtoa_r+0x334>)
    5624:	4a70      	ldr	r2, [pc, #448]	; (57e8 <_dtoa_r+0x330>)
    5626:	9006      	str	r0, [sp, #24]
    5628:	1c29      	adds	r1, r5, #0
    562a:	1c20      	adds	r0, r4, #0
    562c:	f001 fc44 	bl	6eb8 <__aeabi_dcmplt>
    5630:	2800      	cmp	r0, #0
    5632:	d00d      	beq.n	5650 <_dtoa_r+0x198>
    5634:	9806      	ldr	r0, [sp, #24]
    5636:	f004 f91b 	bl	9870 <__aeabi_i2d>
    563a:	1c0b      	adds	r3, r1, #0
    563c:	1c02      	adds	r2, r0, #0
    563e:	1c29      	adds	r1, r5, #0
    5640:	1c20      	adds	r0, r4, #0
    5642:	f001 fc33 	bl	6eac <__aeabi_dcmpeq>
    5646:	9c06      	ldr	r4, [sp, #24]
    5648:	4243      	negs	r3, r0
    564a:	4143      	adcs	r3, r0
    564c:	1ae4      	subs	r4, r4, r3
    564e:	9406      	str	r4, [sp, #24]
    5650:	9c06      	ldr	r4, [sp, #24]
    5652:	2501      	movs	r5, #1
    5654:	9513      	str	r5, [sp, #76]	; 0x4c
    5656:	2c16      	cmp	r4, #22
    5658:	d810      	bhi.n	567c <_dtoa_r+0x1c4>
    565a:	4a79      	ldr	r2, [pc, #484]	; (5840 <_dtoa_r+0x388>)
    565c:	00e3      	lsls	r3, r4, #3
    565e:	18d3      	adds	r3, r2, r3
    5660:	6818      	ldr	r0, [r3, #0]
    5662:	6859      	ldr	r1, [r3, #4]
    5664:	9a04      	ldr	r2, [sp, #16]
    5666:	9b05      	ldr	r3, [sp, #20]
    5668:	f001 fc3a 	bl	6ee0 <__aeabi_dcmpgt>
    566c:	2800      	cmp	r0, #0
    566e:	d004      	beq.n	567a <_dtoa_r+0x1c2>
    5670:	3c01      	subs	r4, #1
    5672:	2500      	movs	r5, #0
    5674:	9406      	str	r4, [sp, #24]
    5676:	9513      	str	r5, [sp, #76]	; 0x4c
    5678:	e000      	b.n	567c <_dtoa_r+0x1c4>
    567a:	9013      	str	r0, [sp, #76]	; 0x4c
    567c:	9818      	ldr	r0, [sp, #96]	; 0x60
    567e:	2400      	movs	r4, #0
    5680:	1b86      	subs	r6, r0, r6
    5682:	1c35      	adds	r5, r6, #0
    5684:	9402      	str	r4, [sp, #8]
    5686:	3d01      	subs	r5, #1
    5688:	9509      	str	r5, [sp, #36]	; 0x24
    568a:	d504      	bpl.n	5696 <_dtoa_r+0x1de>
    568c:	9c09      	ldr	r4, [sp, #36]	; 0x24
    568e:	2500      	movs	r5, #0
    5690:	4264      	negs	r4, r4
    5692:	9402      	str	r4, [sp, #8]
    5694:	9509      	str	r5, [sp, #36]	; 0x24
    5696:	9c06      	ldr	r4, [sp, #24]
    5698:	2c00      	cmp	r4, #0
    569a:	db06      	blt.n	56aa <_dtoa_r+0x1f2>
    569c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    569e:	9412      	str	r4, [sp, #72]	; 0x48
    56a0:	192d      	adds	r5, r5, r4
    56a2:	2400      	movs	r4, #0
    56a4:	9509      	str	r5, [sp, #36]	; 0x24
    56a6:	940d      	str	r4, [sp, #52]	; 0x34
    56a8:	e007      	b.n	56ba <_dtoa_r+0x202>
    56aa:	9c06      	ldr	r4, [sp, #24]
    56ac:	9d02      	ldr	r5, [sp, #8]
    56ae:	1b2d      	subs	r5, r5, r4
    56b0:	9502      	str	r5, [sp, #8]
    56b2:	4265      	negs	r5, r4
    56b4:	2400      	movs	r4, #0
    56b6:	950d      	str	r5, [sp, #52]	; 0x34
    56b8:	9412      	str	r4, [sp, #72]	; 0x48
    56ba:	9d20      	ldr	r5, [sp, #128]	; 0x80
    56bc:	2401      	movs	r4, #1
    56be:	2d09      	cmp	r5, #9
    56c0:	d824      	bhi.n	570c <_dtoa_r+0x254>
    56c2:	2d05      	cmp	r5, #5
    56c4:	dd02      	ble.n	56cc <_dtoa_r+0x214>
    56c6:	3d04      	subs	r5, #4
    56c8:	9520      	str	r5, [sp, #128]	; 0x80
    56ca:	2400      	movs	r4, #0
    56cc:	9820      	ldr	r0, [sp, #128]	; 0x80
    56ce:	3802      	subs	r0, #2
    56d0:	2803      	cmp	r0, #3
    56d2:	d823      	bhi.n	571c <_dtoa_r+0x264>
    56d4:	f001 fb20 	bl	6d18 <__gnu_thumb1_case_uqi>
    56d8:	04020e06 	.word	0x04020e06
    56dc:	2501      	movs	r5, #1
    56de:	e002      	b.n	56e6 <_dtoa_r+0x22e>
    56e0:	2501      	movs	r5, #1
    56e2:	e008      	b.n	56f6 <_dtoa_r+0x23e>
    56e4:	2500      	movs	r5, #0
    56e6:	9510      	str	r5, [sp, #64]	; 0x40
    56e8:	9d21      	ldr	r5, [sp, #132]	; 0x84
    56ea:	2d00      	cmp	r5, #0
    56ec:	dd1f      	ble.n	572e <_dtoa_r+0x276>
    56ee:	950c      	str	r5, [sp, #48]	; 0x30
    56f0:	9508      	str	r5, [sp, #32]
    56f2:	e009      	b.n	5708 <_dtoa_r+0x250>
    56f4:	2500      	movs	r5, #0
    56f6:	9510      	str	r5, [sp, #64]	; 0x40
    56f8:	9806      	ldr	r0, [sp, #24]
    56fa:	9d21      	ldr	r5, [sp, #132]	; 0x84
    56fc:	182d      	adds	r5, r5, r0
    56fe:	950c      	str	r5, [sp, #48]	; 0x30
    5700:	3501      	adds	r5, #1
    5702:	9508      	str	r5, [sp, #32]
    5704:	2d00      	cmp	r5, #0
    5706:	dd18      	ble.n	573a <_dtoa_r+0x282>
    5708:	1c2b      	adds	r3, r5, #0
    570a:	e017      	b.n	573c <_dtoa_r+0x284>
    570c:	4263      	negs	r3, r4
    570e:	2500      	movs	r5, #0
    5710:	930c      	str	r3, [sp, #48]	; 0x30
    5712:	9308      	str	r3, [sp, #32]
    5714:	9520      	str	r5, [sp, #128]	; 0x80
    5716:	9410      	str	r4, [sp, #64]	; 0x40
    5718:	2312      	movs	r3, #18
    571a:	e006      	b.n	572a <_dtoa_r+0x272>
    571c:	2501      	movs	r5, #1
    571e:	426b      	negs	r3, r5
    5720:	9510      	str	r5, [sp, #64]	; 0x40
    5722:	930c      	str	r3, [sp, #48]	; 0x30
    5724:	9308      	str	r3, [sp, #32]
    5726:	2500      	movs	r5, #0
    5728:	2312      	movs	r3, #18
    572a:	9521      	str	r5, [sp, #132]	; 0x84
    572c:	e006      	b.n	573c <_dtoa_r+0x284>
    572e:	2501      	movs	r5, #1
    5730:	950c      	str	r5, [sp, #48]	; 0x30
    5732:	9508      	str	r5, [sp, #32]
    5734:	1c2b      	adds	r3, r5, #0
    5736:	9521      	str	r5, [sp, #132]	; 0x84
    5738:	e000      	b.n	573c <_dtoa_r+0x284>
    573a:	2301      	movs	r3, #1
    573c:	9807      	ldr	r0, [sp, #28]
    573e:	2200      	movs	r2, #0
    5740:	6a45      	ldr	r5, [r0, #36]	; 0x24
    5742:	606a      	str	r2, [r5, #4]
    5744:	2204      	movs	r2, #4
    5746:	1c10      	adds	r0, r2, #0
    5748:	3014      	adds	r0, #20
    574a:	6869      	ldr	r1, [r5, #4]
    574c:	4298      	cmp	r0, r3
    574e:	d803      	bhi.n	5758 <_dtoa_r+0x2a0>
    5750:	3101      	adds	r1, #1
    5752:	6069      	str	r1, [r5, #4]
    5754:	0052      	lsls	r2, r2, #1
    5756:	e7f6      	b.n	5746 <_dtoa_r+0x28e>
    5758:	9807      	ldr	r0, [sp, #28]
    575a:	f000 fe6c 	bl	6436 <_Balloc>
    575e:	6028      	str	r0, [r5, #0]
    5760:	9d07      	ldr	r5, [sp, #28]
    5762:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5764:	9d08      	ldr	r5, [sp, #32]
    5766:	681b      	ldr	r3, [r3, #0]
    5768:	930b      	str	r3, [sp, #44]	; 0x2c
    576a:	2d0e      	cmp	r5, #14
    576c:	d900      	bls.n	5770 <_dtoa_r+0x2b8>
    576e:	e187      	b.n	5a80 <_dtoa_r+0x5c8>
    5770:	2c00      	cmp	r4, #0
    5772:	d100      	bne.n	5776 <_dtoa_r+0x2be>
    5774:	e184      	b.n	5a80 <_dtoa_r+0x5c8>
    5776:	9c04      	ldr	r4, [sp, #16]
    5778:	9d05      	ldr	r5, [sp, #20]
    577a:	9414      	str	r4, [sp, #80]	; 0x50
    577c:	9515      	str	r5, [sp, #84]	; 0x54
    577e:	9d06      	ldr	r5, [sp, #24]
    5780:	2d00      	cmp	r5, #0
    5782:	dd61      	ble.n	5848 <_dtoa_r+0x390>
    5784:	1c2a      	adds	r2, r5, #0
    5786:	230f      	movs	r3, #15
    5788:	401a      	ands	r2, r3
    578a:	492d      	ldr	r1, [pc, #180]	; (5840 <_dtoa_r+0x388>)
    578c:	00d2      	lsls	r2, r2, #3
    578e:	188a      	adds	r2, r1, r2
    5790:	6814      	ldr	r4, [r2, #0]
    5792:	6855      	ldr	r5, [r2, #4]
    5794:	940e      	str	r4, [sp, #56]	; 0x38
    5796:	950f      	str	r5, [sp, #60]	; 0x3c
    5798:	9d06      	ldr	r5, [sp, #24]
    579a:	4c2a      	ldr	r4, [pc, #168]	; (5844 <_dtoa_r+0x38c>)
    579c:	112f      	asrs	r7, r5, #4
    579e:	2502      	movs	r5, #2
    57a0:	06f8      	lsls	r0, r7, #27
    57a2:	d517      	bpl.n	57d4 <_dtoa_r+0x31c>
    57a4:	401f      	ands	r7, r3
    57a6:	9814      	ldr	r0, [sp, #80]	; 0x50
    57a8:	9915      	ldr	r1, [sp, #84]	; 0x54
    57aa:	6a22      	ldr	r2, [r4, #32]
    57ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
    57ae:	f002 fdfd 	bl	83ac <__aeabi_ddiv>
    57b2:	2503      	movs	r5, #3
    57b4:	9004      	str	r0, [sp, #16]
    57b6:	9105      	str	r1, [sp, #20]
    57b8:	e00c      	b.n	57d4 <_dtoa_r+0x31c>
    57ba:	07f9      	lsls	r1, r7, #31
    57bc:	d508      	bpl.n	57d0 <_dtoa_r+0x318>
    57be:	980e      	ldr	r0, [sp, #56]	; 0x38
    57c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    57c2:	6822      	ldr	r2, [r4, #0]
    57c4:	6863      	ldr	r3, [r4, #4]
    57c6:	f003 fa5b 	bl	8c80 <__aeabi_dmul>
    57ca:	900e      	str	r0, [sp, #56]	; 0x38
    57cc:	910f      	str	r1, [sp, #60]	; 0x3c
    57ce:	3501      	adds	r5, #1
    57d0:	107f      	asrs	r7, r7, #1
    57d2:	3408      	adds	r4, #8
    57d4:	2f00      	cmp	r7, #0
    57d6:	d1f0      	bne.n	57ba <_dtoa_r+0x302>
    57d8:	9804      	ldr	r0, [sp, #16]
    57da:	9905      	ldr	r1, [sp, #20]
    57dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    57de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    57e0:	f002 fde4 	bl	83ac <__aeabi_ddiv>
    57e4:	e04e      	b.n	5884 <_dtoa_r+0x3cc>
    57e6:	46c0      	nop			; (mov r8, r8)
	...
    57f4:	3ff80000 	.word	0x3ff80000
    57f8:	636f4361 	.word	0x636f4361
    57fc:	3fd287a7 	.word	0x3fd287a7
    5800:	8b60c8b3 	.word	0x8b60c8b3
    5804:	3fc68a28 	.word	0x3fc68a28
    5808:	509f79fb 	.word	0x509f79fb
    580c:	3fd34413 	.word	0x3fd34413
    5810:	7ff00000 	.word	0x7ff00000
    5814:	0000270f 	.word	0x0000270f
    5818:	0000a0f6 	.word	0x0000a0f6
    581c:	0000a0ed 	.word	0x0000a0ed
    5820:	0000a0ca 	.word	0x0000a0ca
    5824:	3ff00000 	.word	0x3ff00000
    5828:	fffffc01 	.word	0xfffffc01
    582c:	fffffbef 	.word	0xfffffbef
    5830:	00000412 	.word	0x00000412
    5834:	fffffc0e 	.word	0xfffffc0e
    5838:	fffffbee 	.word	0xfffffbee
    583c:	fe100000 	.word	0xfe100000
    5840:	0000a168 	.word	0x0000a168
    5844:	0000a230 	.word	0x0000a230
    5848:	9c06      	ldr	r4, [sp, #24]
    584a:	2502      	movs	r5, #2
    584c:	4267      	negs	r7, r4
    584e:	2f00      	cmp	r7, #0
    5850:	d01a      	beq.n	5888 <_dtoa_r+0x3d0>
    5852:	230f      	movs	r3, #15
    5854:	403b      	ands	r3, r7
    5856:	4acc      	ldr	r2, [pc, #816]	; (5b88 <_dtoa_r+0x6d0>)
    5858:	00db      	lsls	r3, r3, #3
    585a:	18d3      	adds	r3, r2, r3
    585c:	9814      	ldr	r0, [sp, #80]	; 0x50
    585e:	9915      	ldr	r1, [sp, #84]	; 0x54
    5860:	681a      	ldr	r2, [r3, #0]
    5862:	685b      	ldr	r3, [r3, #4]
    5864:	f003 fa0c 	bl	8c80 <__aeabi_dmul>
    5868:	4ec8      	ldr	r6, [pc, #800]	; (5b8c <_dtoa_r+0x6d4>)
    586a:	113f      	asrs	r7, r7, #4
    586c:	2f00      	cmp	r7, #0
    586e:	d009      	beq.n	5884 <_dtoa_r+0x3cc>
    5870:	07fa      	lsls	r2, r7, #31
    5872:	d504      	bpl.n	587e <_dtoa_r+0x3c6>
    5874:	6832      	ldr	r2, [r6, #0]
    5876:	6873      	ldr	r3, [r6, #4]
    5878:	3501      	adds	r5, #1
    587a:	f003 fa01 	bl	8c80 <__aeabi_dmul>
    587e:	107f      	asrs	r7, r7, #1
    5880:	3608      	adds	r6, #8
    5882:	e7f3      	b.n	586c <_dtoa_r+0x3b4>
    5884:	9004      	str	r0, [sp, #16]
    5886:	9105      	str	r1, [sp, #20]
    5888:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    588a:	2c00      	cmp	r4, #0
    588c:	d01e      	beq.n	58cc <_dtoa_r+0x414>
    588e:	9e04      	ldr	r6, [sp, #16]
    5890:	9f05      	ldr	r7, [sp, #20]
    5892:	4bb4      	ldr	r3, [pc, #720]	; (5b64 <_dtoa_r+0x6ac>)
    5894:	4ab2      	ldr	r2, [pc, #712]	; (5b60 <_dtoa_r+0x6a8>)
    5896:	1c30      	adds	r0, r6, #0
    5898:	1c39      	adds	r1, r7, #0
    589a:	f001 fb0d 	bl	6eb8 <__aeabi_dcmplt>
    589e:	2800      	cmp	r0, #0
    58a0:	d014      	beq.n	58cc <_dtoa_r+0x414>
    58a2:	9c08      	ldr	r4, [sp, #32]
    58a4:	2c00      	cmp	r4, #0
    58a6:	d011      	beq.n	58cc <_dtoa_r+0x414>
    58a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    58aa:	2c00      	cmp	r4, #0
    58ac:	dc00      	bgt.n	58b0 <_dtoa_r+0x3f8>
    58ae:	e0e3      	b.n	5a78 <_dtoa_r+0x5c0>
    58b0:	9c06      	ldr	r4, [sp, #24]
    58b2:	1c30      	adds	r0, r6, #0
    58b4:	3c01      	subs	r4, #1
    58b6:	1c39      	adds	r1, r7, #0
    58b8:	4aab      	ldr	r2, [pc, #684]	; (5b68 <_dtoa_r+0x6b0>)
    58ba:	4bac      	ldr	r3, [pc, #688]	; (5b6c <_dtoa_r+0x6b4>)
    58bc:	9411      	str	r4, [sp, #68]	; 0x44
    58be:	f003 f9df 	bl	8c80 <__aeabi_dmul>
    58c2:	3501      	adds	r5, #1
    58c4:	9004      	str	r0, [sp, #16]
    58c6:	9105      	str	r1, [sp, #20]
    58c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    58ca:	e002      	b.n	58d2 <_dtoa_r+0x41a>
    58cc:	9c06      	ldr	r4, [sp, #24]
    58ce:	9411      	str	r4, [sp, #68]	; 0x44
    58d0:	9c08      	ldr	r4, [sp, #32]
    58d2:	1c28      	adds	r0, r5, #0
    58d4:	9e04      	ldr	r6, [sp, #16]
    58d6:	9f05      	ldr	r7, [sp, #20]
    58d8:	940e      	str	r4, [sp, #56]	; 0x38
    58da:	f003 ffc9 	bl	9870 <__aeabi_i2d>
    58de:	1c32      	adds	r2, r6, #0
    58e0:	1c3b      	adds	r3, r7, #0
    58e2:	f003 f9cd 	bl	8c80 <__aeabi_dmul>
    58e6:	4aa2      	ldr	r2, [pc, #648]	; (5b70 <_dtoa_r+0x6b8>)
    58e8:	4ba2      	ldr	r3, [pc, #648]	; (5b74 <_dtoa_r+0x6bc>)
    58ea:	f002 fa3d 	bl	7d68 <__aeabi_dadd>
    58ee:	1c04      	adds	r4, r0, #0
    58f0:	48a7      	ldr	r0, [pc, #668]	; (5b90 <_dtoa_r+0x6d8>)
    58f2:	1808      	adds	r0, r1, r0
    58f4:	990e      	ldr	r1, [sp, #56]	; 0x38
    58f6:	9004      	str	r0, [sp, #16]
    58f8:	1c05      	adds	r5, r0, #0
    58fa:	2900      	cmp	r1, #0
    58fc:	d11b      	bne.n	5936 <_dtoa_r+0x47e>
    58fe:	4a9e      	ldr	r2, [pc, #632]	; (5b78 <_dtoa_r+0x6c0>)
    5900:	4b9e      	ldr	r3, [pc, #632]	; (5b7c <_dtoa_r+0x6c4>)
    5902:	1c30      	adds	r0, r6, #0
    5904:	1c39      	adds	r1, r7, #0
    5906:	f003 fc4b 	bl	91a0 <__aeabi_dsub>
    590a:	1c22      	adds	r2, r4, #0
    590c:	9b04      	ldr	r3, [sp, #16]
    590e:	1c06      	adds	r6, r0, #0
    5910:	1c0f      	adds	r7, r1, #0
    5912:	f001 fae5 	bl	6ee0 <__aeabi_dcmpgt>
    5916:	2800      	cmp	r0, #0
    5918:	d000      	beq.n	591c <_dtoa_r+0x464>
    591a:	e25c      	b.n	5dd6 <_dtoa_r+0x91e>
    591c:	1c22      	adds	r2, r4, #0
    591e:	2580      	movs	r5, #128	; 0x80
    5920:	9c04      	ldr	r4, [sp, #16]
    5922:	062d      	lsls	r5, r5, #24
    5924:	1c30      	adds	r0, r6, #0
    5926:	1c39      	adds	r1, r7, #0
    5928:	1963      	adds	r3, r4, r5
    592a:	f001 fac5 	bl	6eb8 <__aeabi_dcmplt>
    592e:	2800      	cmp	r0, #0
    5930:	d000      	beq.n	5934 <_dtoa_r+0x47c>
    5932:	e247      	b.n	5dc4 <_dtoa_r+0x90c>
    5934:	e0a0      	b.n	5a78 <_dtoa_r+0x5c0>
    5936:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5938:	4b93      	ldr	r3, [pc, #588]	; (5b88 <_dtoa_r+0x6d0>)
    593a:	3a01      	subs	r2, #1
    593c:	9810      	ldr	r0, [sp, #64]	; 0x40
    593e:	00d2      	lsls	r2, r2, #3
    5940:	189b      	adds	r3, r3, r2
    5942:	2800      	cmp	r0, #0
    5944:	d049      	beq.n	59da <_dtoa_r+0x522>
    5946:	681a      	ldr	r2, [r3, #0]
    5948:	685b      	ldr	r3, [r3, #4]
    594a:	488d      	ldr	r0, [pc, #564]	; (5b80 <_dtoa_r+0x6c8>)
    594c:	498d      	ldr	r1, [pc, #564]	; (5b84 <_dtoa_r+0x6cc>)
    594e:	f002 fd2d 	bl	83ac <__aeabi_ddiv>
    5952:	1c2b      	adds	r3, r5, #0
    5954:	1c22      	adds	r2, r4, #0
    5956:	f003 fc23 	bl	91a0 <__aeabi_dsub>
    595a:	9004      	str	r0, [sp, #16]
    595c:	9105      	str	r1, [sp, #20]
    595e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5960:	1c39      	adds	r1, r7, #0
    5962:	1c30      	adds	r0, r6, #0
    5964:	f003 ff50 	bl	9808 <__aeabi_d2iz>
    5968:	1c04      	adds	r4, r0, #0
    596a:	f003 ff81 	bl	9870 <__aeabi_i2d>
    596e:	1c02      	adds	r2, r0, #0
    5970:	1c0b      	adds	r3, r1, #0
    5972:	1c30      	adds	r0, r6, #0
    5974:	1c39      	adds	r1, r7, #0
    5976:	f003 fc13 	bl	91a0 <__aeabi_dsub>
    597a:	3501      	adds	r5, #1
    597c:	1e6b      	subs	r3, r5, #1
    597e:	3430      	adds	r4, #48	; 0x30
    5980:	701c      	strb	r4, [r3, #0]
    5982:	9a04      	ldr	r2, [sp, #16]
    5984:	9b05      	ldr	r3, [sp, #20]
    5986:	1c06      	adds	r6, r0, #0
    5988:	1c0f      	adds	r7, r1, #0
    598a:	f001 fa95 	bl	6eb8 <__aeabi_dcmplt>
    598e:	2800      	cmp	r0, #0
    5990:	d000      	beq.n	5994 <_dtoa_r+0x4dc>
    5992:	e353      	b.n	603c <_dtoa_r+0xb84>
    5994:	1c32      	adds	r2, r6, #0
    5996:	1c3b      	adds	r3, r7, #0
    5998:	4972      	ldr	r1, [pc, #456]	; (5b64 <_dtoa_r+0x6ac>)
    599a:	4871      	ldr	r0, [pc, #452]	; (5b60 <_dtoa_r+0x6a8>)
    599c:	f003 fc00 	bl	91a0 <__aeabi_dsub>
    59a0:	9a04      	ldr	r2, [sp, #16]
    59a2:	9b05      	ldr	r3, [sp, #20]
    59a4:	f001 fa88 	bl	6eb8 <__aeabi_dcmplt>
    59a8:	2800      	cmp	r0, #0
    59aa:	d000      	beq.n	59ae <_dtoa_r+0x4f6>
    59ac:	e0cb      	b.n	5b46 <_dtoa_r+0x68e>
    59ae:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    59b0:	1b2b      	subs	r3, r5, r4
    59b2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    59b4:	42a3      	cmp	r3, r4
    59b6:	da5f      	bge.n	5a78 <_dtoa_r+0x5c0>
    59b8:	9804      	ldr	r0, [sp, #16]
    59ba:	9905      	ldr	r1, [sp, #20]
    59bc:	4a6a      	ldr	r2, [pc, #424]	; (5b68 <_dtoa_r+0x6b0>)
    59be:	4b6b      	ldr	r3, [pc, #428]	; (5b6c <_dtoa_r+0x6b4>)
    59c0:	f003 f95e 	bl	8c80 <__aeabi_dmul>
    59c4:	4a68      	ldr	r2, [pc, #416]	; (5b68 <_dtoa_r+0x6b0>)
    59c6:	4b69      	ldr	r3, [pc, #420]	; (5b6c <_dtoa_r+0x6b4>)
    59c8:	9004      	str	r0, [sp, #16]
    59ca:	9105      	str	r1, [sp, #20]
    59cc:	1c30      	adds	r0, r6, #0
    59ce:	1c39      	adds	r1, r7, #0
    59d0:	f003 f956 	bl	8c80 <__aeabi_dmul>
    59d4:	1c06      	adds	r6, r0, #0
    59d6:	1c0f      	adds	r7, r1, #0
    59d8:	e7c2      	b.n	5960 <_dtoa_r+0x4a8>
    59da:	6818      	ldr	r0, [r3, #0]
    59dc:	6859      	ldr	r1, [r3, #4]
    59de:	1c22      	adds	r2, r4, #0
    59e0:	1c2b      	adds	r3, r5, #0
    59e2:	f003 f94d 	bl	8c80 <__aeabi_dmul>
    59e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    59e8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    59ea:	9004      	str	r0, [sp, #16]
    59ec:	9105      	str	r1, [sp, #20]
    59ee:	1965      	adds	r5, r4, r5
    59f0:	9517      	str	r5, [sp, #92]	; 0x5c
    59f2:	1c39      	adds	r1, r7, #0
    59f4:	1c30      	adds	r0, r6, #0
    59f6:	f003 ff07 	bl	9808 <__aeabi_d2iz>
    59fa:	1c05      	adds	r5, r0, #0
    59fc:	f003 ff38 	bl	9870 <__aeabi_i2d>
    5a00:	1c02      	adds	r2, r0, #0
    5a02:	1c0b      	adds	r3, r1, #0
    5a04:	1c30      	adds	r0, r6, #0
    5a06:	1c39      	adds	r1, r7, #0
    5a08:	f003 fbca 	bl	91a0 <__aeabi_dsub>
    5a0c:	3530      	adds	r5, #48	; 0x30
    5a0e:	7025      	strb	r5, [r4, #0]
    5a10:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    5a12:	3401      	adds	r4, #1
    5a14:	1c06      	adds	r6, r0, #0
    5a16:	1c0f      	adds	r7, r1, #0
    5a18:	42ac      	cmp	r4, r5
    5a1a:	d126      	bne.n	5a6a <_dtoa_r+0x5b2>
    5a1c:	980e      	ldr	r0, [sp, #56]	; 0x38
    5a1e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5a20:	4a57      	ldr	r2, [pc, #348]	; (5b80 <_dtoa_r+0x6c8>)
    5a22:	4b58      	ldr	r3, [pc, #352]	; (5b84 <_dtoa_r+0x6cc>)
    5a24:	1825      	adds	r5, r4, r0
    5a26:	9804      	ldr	r0, [sp, #16]
    5a28:	9905      	ldr	r1, [sp, #20]
    5a2a:	f002 f99d 	bl	7d68 <__aeabi_dadd>
    5a2e:	1c02      	adds	r2, r0, #0
    5a30:	1c0b      	adds	r3, r1, #0
    5a32:	1c30      	adds	r0, r6, #0
    5a34:	1c39      	adds	r1, r7, #0
    5a36:	f001 fa53 	bl	6ee0 <__aeabi_dcmpgt>
    5a3a:	2800      	cmp	r0, #0
    5a3c:	d000      	beq.n	5a40 <_dtoa_r+0x588>
    5a3e:	e082      	b.n	5b46 <_dtoa_r+0x68e>
    5a40:	9a04      	ldr	r2, [sp, #16]
    5a42:	9b05      	ldr	r3, [sp, #20]
    5a44:	484e      	ldr	r0, [pc, #312]	; (5b80 <_dtoa_r+0x6c8>)
    5a46:	494f      	ldr	r1, [pc, #316]	; (5b84 <_dtoa_r+0x6cc>)
    5a48:	f003 fbaa 	bl	91a0 <__aeabi_dsub>
    5a4c:	1c02      	adds	r2, r0, #0
    5a4e:	1c0b      	adds	r3, r1, #0
    5a50:	1c30      	adds	r0, r6, #0
    5a52:	1c39      	adds	r1, r7, #0
    5a54:	f001 fa30 	bl	6eb8 <__aeabi_dcmplt>
    5a58:	2800      	cmp	r0, #0
    5a5a:	d00d      	beq.n	5a78 <_dtoa_r+0x5c0>
    5a5c:	1e6b      	subs	r3, r5, #1
    5a5e:	781a      	ldrb	r2, [r3, #0]
    5a60:	2a30      	cmp	r2, #48	; 0x30
    5a62:	d000      	beq.n	5a66 <_dtoa_r+0x5ae>
    5a64:	e2ea      	b.n	603c <_dtoa_r+0xb84>
    5a66:	1c1d      	adds	r5, r3, #0
    5a68:	e7f8      	b.n	5a5c <_dtoa_r+0x5a4>
    5a6a:	4a3f      	ldr	r2, [pc, #252]	; (5b68 <_dtoa_r+0x6b0>)
    5a6c:	4b3f      	ldr	r3, [pc, #252]	; (5b6c <_dtoa_r+0x6b4>)
    5a6e:	f003 f907 	bl	8c80 <__aeabi_dmul>
    5a72:	1c06      	adds	r6, r0, #0
    5a74:	1c0f      	adds	r7, r1, #0
    5a76:	e7bc      	b.n	59f2 <_dtoa_r+0x53a>
    5a78:	9c14      	ldr	r4, [sp, #80]	; 0x50
    5a7a:	9d15      	ldr	r5, [sp, #84]	; 0x54
    5a7c:	9404      	str	r4, [sp, #16]
    5a7e:	9505      	str	r5, [sp, #20]
    5a80:	9b19      	ldr	r3, [sp, #100]	; 0x64
    5a82:	2b00      	cmp	r3, #0
    5a84:	da00      	bge.n	5a88 <_dtoa_r+0x5d0>
    5a86:	e09f      	b.n	5bc8 <_dtoa_r+0x710>
    5a88:	9d06      	ldr	r5, [sp, #24]
    5a8a:	2d0e      	cmp	r5, #14
    5a8c:	dd00      	ble.n	5a90 <_dtoa_r+0x5d8>
    5a8e:	e09b      	b.n	5bc8 <_dtoa_r+0x710>
    5a90:	4a3d      	ldr	r2, [pc, #244]	; (5b88 <_dtoa_r+0x6d0>)
    5a92:	00eb      	lsls	r3, r5, #3
    5a94:	18d3      	adds	r3, r2, r3
    5a96:	681c      	ldr	r4, [r3, #0]
    5a98:	685d      	ldr	r5, [r3, #4]
    5a9a:	9402      	str	r4, [sp, #8]
    5a9c:	9503      	str	r5, [sp, #12]
    5a9e:	9d21      	ldr	r5, [sp, #132]	; 0x84
    5aa0:	2d00      	cmp	r5, #0
    5aa2:	da14      	bge.n	5ace <_dtoa_r+0x616>
    5aa4:	9c08      	ldr	r4, [sp, #32]
    5aa6:	2c00      	cmp	r4, #0
    5aa8:	dc11      	bgt.n	5ace <_dtoa_r+0x616>
    5aaa:	d000      	beq.n	5aae <_dtoa_r+0x5f6>
    5aac:	e18c      	b.n	5dc8 <_dtoa_r+0x910>
    5aae:	4a32      	ldr	r2, [pc, #200]	; (5b78 <_dtoa_r+0x6c0>)
    5ab0:	4b32      	ldr	r3, [pc, #200]	; (5b7c <_dtoa_r+0x6c4>)
    5ab2:	9802      	ldr	r0, [sp, #8]
    5ab4:	9903      	ldr	r1, [sp, #12]
    5ab6:	f003 f8e3 	bl	8c80 <__aeabi_dmul>
    5aba:	9a04      	ldr	r2, [sp, #16]
    5abc:	9b05      	ldr	r3, [sp, #20]
    5abe:	f001 fa19 	bl	6ef4 <__aeabi_dcmpge>
    5ac2:	9f08      	ldr	r7, [sp, #32]
    5ac4:	1c3e      	adds	r6, r7, #0
    5ac6:	2800      	cmp	r0, #0
    5ac8:	d000      	beq.n	5acc <_dtoa_r+0x614>
    5aca:	e17f      	b.n	5dcc <_dtoa_r+0x914>
    5acc:	e187      	b.n	5dde <_dtoa_r+0x926>
    5ace:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5ad0:	9e04      	ldr	r6, [sp, #16]
    5ad2:	9f05      	ldr	r7, [sp, #20]
    5ad4:	9a02      	ldr	r2, [sp, #8]
    5ad6:	9b03      	ldr	r3, [sp, #12]
    5ad8:	1c30      	adds	r0, r6, #0
    5ada:	1c39      	adds	r1, r7, #0
    5adc:	f002 fc66 	bl	83ac <__aeabi_ddiv>
    5ae0:	f003 fe92 	bl	9808 <__aeabi_d2iz>
    5ae4:	1c04      	adds	r4, r0, #0
    5ae6:	f003 fec3 	bl	9870 <__aeabi_i2d>
    5aea:	9a02      	ldr	r2, [sp, #8]
    5aec:	9b03      	ldr	r3, [sp, #12]
    5aee:	f003 f8c7 	bl	8c80 <__aeabi_dmul>
    5af2:	1c02      	adds	r2, r0, #0
    5af4:	1c0b      	adds	r3, r1, #0
    5af6:	1c30      	adds	r0, r6, #0
    5af8:	1c39      	adds	r1, r7, #0
    5afa:	f003 fb51 	bl	91a0 <__aeabi_dsub>
    5afe:	3501      	adds	r5, #1
    5b00:	1c02      	adds	r2, r0, #0
    5b02:	1c20      	adds	r0, r4, #0
    5b04:	3030      	adds	r0, #48	; 0x30
    5b06:	1c0b      	adds	r3, r1, #0
    5b08:	1e69      	subs	r1, r5, #1
    5b0a:	7008      	strb	r0, [r1, #0]
    5b0c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b0e:	1a29      	subs	r1, r5, r0
    5b10:	9808      	ldr	r0, [sp, #32]
    5b12:	4281      	cmp	r1, r0
    5b14:	d148      	bne.n	5ba8 <_dtoa_r+0x6f0>
    5b16:	1c10      	adds	r0, r2, #0
    5b18:	1c19      	adds	r1, r3, #0
    5b1a:	f002 f925 	bl	7d68 <__aeabi_dadd>
    5b1e:	9a02      	ldr	r2, [sp, #8]
    5b20:	9b03      	ldr	r3, [sp, #12]
    5b22:	1c06      	adds	r6, r0, #0
    5b24:	1c0f      	adds	r7, r1, #0
    5b26:	f001 f9db 	bl	6ee0 <__aeabi_dcmpgt>
    5b2a:	2800      	cmp	r0, #0
    5b2c:	d10d      	bne.n	5b4a <_dtoa_r+0x692>
    5b2e:	1c30      	adds	r0, r6, #0
    5b30:	1c39      	adds	r1, r7, #0
    5b32:	9a02      	ldr	r2, [sp, #8]
    5b34:	9b03      	ldr	r3, [sp, #12]
    5b36:	f001 f9b9 	bl	6eac <__aeabi_dcmpeq>
    5b3a:	2800      	cmp	r0, #0
    5b3c:	d100      	bne.n	5b40 <_dtoa_r+0x688>
    5b3e:	e27f      	b.n	6040 <_dtoa_r+0xb88>
    5b40:	07e1      	lsls	r1, r4, #31
    5b42:	d402      	bmi.n	5b4a <_dtoa_r+0x692>
    5b44:	e27c      	b.n	6040 <_dtoa_r+0xb88>
    5b46:	9c11      	ldr	r4, [sp, #68]	; 0x44
    5b48:	9406      	str	r4, [sp, #24]
    5b4a:	1e6b      	subs	r3, r5, #1
    5b4c:	781a      	ldrb	r2, [r3, #0]
    5b4e:	2a39      	cmp	r2, #57	; 0x39
    5b50:	d126      	bne.n	5ba0 <_dtoa_r+0x6e8>
    5b52:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b54:	42a3      	cmp	r3, r4
    5b56:	d01d      	beq.n	5b94 <_dtoa_r+0x6dc>
    5b58:	1c1d      	adds	r5, r3, #0
    5b5a:	e7f6      	b.n	5b4a <_dtoa_r+0x692>
    5b5c:	46c0      	nop			; (mov r8, r8)
    5b5e:	46c0      	nop			; (mov r8, r8)
    5b60:	00000000 	.word	0x00000000
    5b64:	3ff00000 	.word	0x3ff00000
    5b68:	00000000 	.word	0x00000000
    5b6c:	40240000 	.word	0x40240000
    5b70:	00000000 	.word	0x00000000
    5b74:	401c0000 	.word	0x401c0000
    5b78:	00000000 	.word	0x00000000
    5b7c:	40140000 	.word	0x40140000
    5b80:	00000000 	.word	0x00000000
    5b84:	3fe00000 	.word	0x3fe00000
    5b88:	0000a168 	.word	0x0000a168
    5b8c:	0000a230 	.word	0x0000a230
    5b90:	fcc00000 	.word	0xfcc00000
    5b94:	9c06      	ldr	r4, [sp, #24]
    5b96:	2230      	movs	r2, #48	; 0x30
    5b98:	3401      	adds	r4, #1
    5b9a:	9406      	str	r4, [sp, #24]
    5b9c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5b9e:	7022      	strb	r2, [r4, #0]
    5ba0:	781a      	ldrb	r2, [r3, #0]
    5ba2:	3201      	adds	r2, #1
    5ba4:	701a      	strb	r2, [r3, #0]
    5ba6:	e24b      	b.n	6040 <_dtoa_r+0xb88>
    5ba8:	1c10      	adds	r0, r2, #0
    5baa:	1c19      	adds	r1, r3, #0
    5bac:	4bc9      	ldr	r3, [pc, #804]	; (5ed4 <_dtoa_r+0xa1c>)
    5bae:	4ac8      	ldr	r2, [pc, #800]	; (5ed0 <_dtoa_r+0xa18>)
    5bb0:	f003 f866 	bl	8c80 <__aeabi_dmul>
    5bb4:	4ac8      	ldr	r2, [pc, #800]	; (5ed8 <_dtoa_r+0xa20>)
    5bb6:	4bc9      	ldr	r3, [pc, #804]	; (5edc <_dtoa_r+0xa24>)
    5bb8:	1c06      	adds	r6, r0, #0
    5bba:	1c0f      	adds	r7, r1, #0
    5bbc:	f001 f976 	bl	6eac <__aeabi_dcmpeq>
    5bc0:	2800      	cmp	r0, #0
    5bc2:	d100      	bne.n	5bc6 <_dtoa_r+0x70e>
    5bc4:	e786      	b.n	5ad4 <_dtoa_r+0x61c>
    5bc6:	e23b      	b.n	6040 <_dtoa_r+0xb88>
    5bc8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5bca:	2d00      	cmp	r5, #0
    5bcc:	d031      	beq.n	5c32 <_dtoa_r+0x77a>
    5bce:	9c20      	ldr	r4, [sp, #128]	; 0x80
    5bd0:	2c01      	cmp	r4, #1
    5bd2:	dc0b      	bgt.n	5bec <_dtoa_r+0x734>
    5bd4:	9d16      	ldr	r5, [sp, #88]	; 0x58
    5bd6:	2d00      	cmp	r5, #0
    5bd8:	d002      	beq.n	5be0 <_dtoa_r+0x728>
    5bda:	48c1      	ldr	r0, [pc, #772]	; (5ee0 <_dtoa_r+0xa28>)
    5bdc:	181b      	adds	r3, r3, r0
    5bde:	e002      	b.n	5be6 <_dtoa_r+0x72e>
    5be0:	9918      	ldr	r1, [sp, #96]	; 0x60
    5be2:	2336      	movs	r3, #54	; 0x36
    5be4:	1a5b      	subs	r3, r3, r1
    5be6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5be8:	9c02      	ldr	r4, [sp, #8]
    5bea:	e016      	b.n	5c1a <_dtoa_r+0x762>
    5bec:	9d08      	ldr	r5, [sp, #32]
    5bee:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5bf0:	3d01      	subs	r5, #1
    5bf2:	42ac      	cmp	r4, r5
    5bf4:	db01      	blt.n	5bfa <_dtoa_r+0x742>
    5bf6:	1b65      	subs	r5, r4, r5
    5bf8:	e006      	b.n	5c08 <_dtoa_r+0x750>
    5bfa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5bfc:	950d      	str	r5, [sp, #52]	; 0x34
    5bfe:	1b2b      	subs	r3, r5, r4
    5c00:	9c12      	ldr	r4, [sp, #72]	; 0x48
    5c02:	2500      	movs	r5, #0
    5c04:	18e4      	adds	r4, r4, r3
    5c06:	9412      	str	r4, [sp, #72]	; 0x48
    5c08:	9c08      	ldr	r4, [sp, #32]
    5c0a:	2c00      	cmp	r4, #0
    5c0c:	da03      	bge.n	5c16 <_dtoa_r+0x75e>
    5c0e:	9802      	ldr	r0, [sp, #8]
    5c10:	2300      	movs	r3, #0
    5c12:	1b04      	subs	r4, r0, r4
    5c14:	e001      	b.n	5c1a <_dtoa_r+0x762>
    5c16:	9c02      	ldr	r4, [sp, #8]
    5c18:	9b08      	ldr	r3, [sp, #32]
    5c1a:	9902      	ldr	r1, [sp, #8]
    5c1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5c1e:	18c9      	adds	r1, r1, r3
    5c20:	9102      	str	r1, [sp, #8]
    5c22:	18d2      	adds	r2, r2, r3
    5c24:	9807      	ldr	r0, [sp, #28]
    5c26:	2101      	movs	r1, #1
    5c28:	9209      	str	r2, [sp, #36]	; 0x24
    5c2a:	f000 fcdc 	bl	65e6 <__i2b>
    5c2e:	1c06      	adds	r6, r0, #0
    5c30:	e002      	b.n	5c38 <_dtoa_r+0x780>
    5c32:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    5c34:	9c02      	ldr	r4, [sp, #8]
    5c36:	9e10      	ldr	r6, [sp, #64]	; 0x40
    5c38:	2c00      	cmp	r4, #0
    5c3a:	d00c      	beq.n	5c56 <_dtoa_r+0x79e>
    5c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5c3e:	2b00      	cmp	r3, #0
    5c40:	dd09      	ble.n	5c56 <_dtoa_r+0x79e>
    5c42:	42a3      	cmp	r3, r4
    5c44:	dd00      	ble.n	5c48 <_dtoa_r+0x790>
    5c46:	1c23      	adds	r3, r4, #0
    5c48:	9802      	ldr	r0, [sp, #8]
    5c4a:	9909      	ldr	r1, [sp, #36]	; 0x24
    5c4c:	1ac0      	subs	r0, r0, r3
    5c4e:	1ac9      	subs	r1, r1, r3
    5c50:	9002      	str	r0, [sp, #8]
    5c52:	1ae4      	subs	r4, r4, r3
    5c54:	9109      	str	r1, [sp, #36]	; 0x24
    5c56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5c58:	2a00      	cmp	r2, #0
    5c5a:	dd21      	ble.n	5ca0 <_dtoa_r+0x7e8>
    5c5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c5e:	2b00      	cmp	r3, #0
    5c60:	d018      	beq.n	5c94 <_dtoa_r+0x7dc>
    5c62:	2d00      	cmp	r5, #0
    5c64:	dd10      	ble.n	5c88 <_dtoa_r+0x7d0>
    5c66:	1c31      	adds	r1, r6, #0
    5c68:	1c2a      	adds	r2, r5, #0
    5c6a:	9807      	ldr	r0, [sp, #28]
    5c6c:	f000 fd54 	bl	6718 <__pow5mult>
    5c70:	1c06      	adds	r6, r0, #0
    5c72:	1c31      	adds	r1, r6, #0
    5c74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5c76:	9807      	ldr	r0, [sp, #28]
    5c78:	f000 fcbe 	bl	65f8 <__multiply>
    5c7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c7e:	1c07      	adds	r7, r0, #0
    5c80:	9807      	ldr	r0, [sp, #28]
    5c82:	f000 fc10 	bl	64a6 <_Bfree>
    5c86:	970a      	str	r7, [sp, #40]	; 0x28
    5c88:	980d      	ldr	r0, [sp, #52]	; 0x34
    5c8a:	1b42      	subs	r2, r0, r5
    5c8c:	d008      	beq.n	5ca0 <_dtoa_r+0x7e8>
    5c8e:	9807      	ldr	r0, [sp, #28]
    5c90:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c92:	e002      	b.n	5c9a <_dtoa_r+0x7e2>
    5c94:	9807      	ldr	r0, [sp, #28]
    5c96:	990a      	ldr	r1, [sp, #40]	; 0x28
    5c98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    5c9a:	f000 fd3d 	bl	6718 <__pow5mult>
    5c9e:	900a      	str	r0, [sp, #40]	; 0x28
    5ca0:	9807      	ldr	r0, [sp, #28]
    5ca2:	2101      	movs	r1, #1
    5ca4:	f000 fc9f 	bl	65e6 <__i2b>
    5ca8:	9d12      	ldr	r5, [sp, #72]	; 0x48
    5caa:	1c07      	adds	r7, r0, #0
    5cac:	2d00      	cmp	r5, #0
    5cae:	dd05      	ble.n	5cbc <_dtoa_r+0x804>
    5cb0:	1c39      	adds	r1, r7, #0
    5cb2:	9807      	ldr	r0, [sp, #28]
    5cb4:	1c2a      	adds	r2, r5, #0
    5cb6:	f000 fd2f 	bl	6718 <__pow5mult>
    5cba:	1c07      	adds	r7, r0, #0
    5cbc:	9820      	ldr	r0, [sp, #128]	; 0x80
    5cbe:	2500      	movs	r5, #0
    5cc0:	2801      	cmp	r0, #1
    5cc2:	dc10      	bgt.n	5ce6 <_dtoa_r+0x82e>
    5cc4:	9904      	ldr	r1, [sp, #16]
    5cc6:	42a9      	cmp	r1, r5
    5cc8:	d10d      	bne.n	5ce6 <_dtoa_r+0x82e>
    5cca:	9a05      	ldr	r2, [sp, #20]
    5ccc:	0313      	lsls	r3, r2, #12
    5cce:	42ab      	cmp	r3, r5
    5cd0:	d109      	bne.n	5ce6 <_dtoa_r+0x82e>
    5cd2:	4b84      	ldr	r3, [pc, #528]	; (5ee4 <_dtoa_r+0xa2c>)
    5cd4:	4213      	tst	r3, r2
    5cd6:	d006      	beq.n	5ce6 <_dtoa_r+0x82e>
    5cd8:	9d02      	ldr	r5, [sp, #8]
    5cda:	3501      	adds	r5, #1
    5cdc:	9502      	str	r5, [sp, #8]
    5cde:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5ce0:	3501      	adds	r5, #1
    5ce2:	9509      	str	r5, [sp, #36]	; 0x24
    5ce4:	2501      	movs	r5, #1
    5ce6:	9912      	ldr	r1, [sp, #72]	; 0x48
    5ce8:	2001      	movs	r0, #1
    5cea:	2900      	cmp	r1, #0
    5cec:	d008      	beq.n	5d00 <_dtoa_r+0x848>
    5cee:	693b      	ldr	r3, [r7, #16]
    5cf0:	3303      	adds	r3, #3
    5cf2:	009b      	lsls	r3, r3, #2
    5cf4:	18fb      	adds	r3, r7, r3
    5cf6:	6858      	ldr	r0, [r3, #4]
    5cf8:	f000 fc2c 	bl	6554 <__hi0bits>
    5cfc:	2320      	movs	r3, #32
    5cfe:	1a18      	subs	r0, r3, r0
    5d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d02:	231f      	movs	r3, #31
    5d04:	1880      	adds	r0, r0, r2
    5d06:	4018      	ands	r0, r3
    5d08:	d00d      	beq.n	5d26 <_dtoa_r+0x86e>
    5d0a:	2320      	movs	r3, #32
    5d0c:	1a1b      	subs	r3, r3, r0
    5d0e:	2b04      	cmp	r3, #4
    5d10:	dd06      	ble.n	5d20 <_dtoa_r+0x868>
    5d12:	231c      	movs	r3, #28
    5d14:	1a18      	subs	r0, r3, r0
    5d16:	9b02      	ldr	r3, [sp, #8]
    5d18:	1824      	adds	r4, r4, r0
    5d1a:	181b      	adds	r3, r3, r0
    5d1c:	9302      	str	r3, [sp, #8]
    5d1e:	e008      	b.n	5d32 <_dtoa_r+0x87a>
    5d20:	2b04      	cmp	r3, #4
    5d22:	d008      	beq.n	5d36 <_dtoa_r+0x87e>
    5d24:	1c18      	adds	r0, r3, #0
    5d26:	9902      	ldr	r1, [sp, #8]
    5d28:	301c      	adds	r0, #28
    5d2a:	1809      	adds	r1, r1, r0
    5d2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d2e:	9102      	str	r1, [sp, #8]
    5d30:	1824      	adds	r4, r4, r0
    5d32:	1812      	adds	r2, r2, r0
    5d34:	9209      	str	r2, [sp, #36]	; 0x24
    5d36:	9b02      	ldr	r3, [sp, #8]
    5d38:	2b00      	cmp	r3, #0
    5d3a:	dd05      	ble.n	5d48 <_dtoa_r+0x890>
    5d3c:	9807      	ldr	r0, [sp, #28]
    5d3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d40:	1c1a      	adds	r2, r3, #0
    5d42:	f000 fd3b 	bl	67bc <__lshift>
    5d46:	900a      	str	r0, [sp, #40]	; 0x28
    5d48:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d4a:	2800      	cmp	r0, #0
    5d4c:	dd05      	ble.n	5d5a <_dtoa_r+0x8a2>
    5d4e:	1c39      	adds	r1, r7, #0
    5d50:	9807      	ldr	r0, [sp, #28]
    5d52:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5d54:	f000 fd32 	bl	67bc <__lshift>
    5d58:	1c07      	adds	r7, r0, #0
    5d5a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5d5c:	2900      	cmp	r1, #0
    5d5e:	d01b      	beq.n	5d98 <_dtoa_r+0x8e0>
    5d60:	980a      	ldr	r0, [sp, #40]	; 0x28
    5d62:	1c39      	adds	r1, r7, #0
    5d64:	f000 fd7c 	bl	6860 <__mcmp>
    5d68:	2800      	cmp	r0, #0
    5d6a:	da15      	bge.n	5d98 <_dtoa_r+0x8e0>
    5d6c:	9a06      	ldr	r2, [sp, #24]
    5d6e:	2300      	movs	r3, #0
    5d70:	3a01      	subs	r2, #1
    5d72:	9206      	str	r2, [sp, #24]
    5d74:	9807      	ldr	r0, [sp, #28]
    5d76:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d78:	220a      	movs	r2, #10
    5d7a:	f000 fbad 	bl	64d8 <__multadd>
    5d7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5d80:	900a      	str	r0, [sp, #40]	; 0x28
    5d82:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d84:	9308      	str	r3, [sp, #32]
    5d86:	2800      	cmp	r0, #0
    5d88:	d006      	beq.n	5d98 <_dtoa_r+0x8e0>
    5d8a:	1c31      	adds	r1, r6, #0
    5d8c:	9807      	ldr	r0, [sp, #28]
    5d8e:	220a      	movs	r2, #10
    5d90:	2300      	movs	r3, #0
    5d92:	f000 fba1 	bl	64d8 <__multadd>
    5d96:	1c06      	adds	r6, r0, #0
    5d98:	9908      	ldr	r1, [sp, #32]
    5d9a:	2900      	cmp	r1, #0
    5d9c:	dc2a      	bgt.n	5df4 <_dtoa_r+0x93c>
    5d9e:	9a20      	ldr	r2, [sp, #128]	; 0x80
    5da0:	2a02      	cmp	r2, #2
    5da2:	dd27      	ble.n	5df4 <_dtoa_r+0x93c>
    5da4:	2900      	cmp	r1, #0
    5da6:	d111      	bne.n	5dcc <_dtoa_r+0x914>
    5da8:	1c39      	adds	r1, r7, #0
    5daa:	9807      	ldr	r0, [sp, #28]
    5dac:	2205      	movs	r2, #5
    5dae:	9b08      	ldr	r3, [sp, #32]
    5db0:	f000 fb92 	bl	64d8 <__multadd>
    5db4:	1c07      	adds	r7, r0, #0
    5db6:	1c39      	adds	r1, r7, #0
    5db8:	980a      	ldr	r0, [sp, #40]	; 0x28
    5dba:	f000 fd51 	bl	6860 <__mcmp>
    5dbe:	2800      	cmp	r0, #0
    5dc0:	dc0d      	bgt.n	5dde <_dtoa_r+0x926>
    5dc2:	e003      	b.n	5dcc <_dtoa_r+0x914>
    5dc4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5dc6:	e000      	b.n	5dca <_dtoa_r+0x912>
    5dc8:	2700      	movs	r7, #0
    5dca:	1c3e      	adds	r6, r7, #0
    5dcc:	9c21      	ldr	r4, [sp, #132]	; 0x84
    5dce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5dd0:	43e4      	mvns	r4, r4
    5dd2:	9406      	str	r4, [sp, #24]
    5dd4:	e00b      	b.n	5dee <_dtoa_r+0x936>
    5dd6:	9d11      	ldr	r5, [sp, #68]	; 0x44
    5dd8:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    5dda:	9506      	str	r5, [sp, #24]
    5ddc:	1c3e      	adds	r6, r7, #0
    5dde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5de0:	2331      	movs	r3, #49	; 0x31
    5de2:	7023      	strb	r3, [r4, #0]
    5de4:	9c06      	ldr	r4, [sp, #24]
    5de6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5de8:	3401      	adds	r4, #1
    5dea:	3501      	adds	r5, #1
    5dec:	9406      	str	r4, [sp, #24]
    5dee:	9602      	str	r6, [sp, #8]
    5df0:	2600      	movs	r6, #0
    5df2:	e10f      	b.n	6014 <_dtoa_r+0xb5c>
    5df4:	9810      	ldr	r0, [sp, #64]	; 0x40
    5df6:	2800      	cmp	r0, #0
    5df8:	d100      	bne.n	5dfc <_dtoa_r+0x944>
    5dfa:	e0c5      	b.n	5f88 <_dtoa_r+0xad0>
    5dfc:	2c00      	cmp	r4, #0
    5dfe:	dd05      	ble.n	5e0c <_dtoa_r+0x954>
    5e00:	1c31      	adds	r1, r6, #0
    5e02:	9807      	ldr	r0, [sp, #28]
    5e04:	1c22      	adds	r2, r4, #0
    5e06:	f000 fcd9 	bl	67bc <__lshift>
    5e0a:	1c06      	adds	r6, r0, #0
    5e0c:	9602      	str	r6, [sp, #8]
    5e0e:	2d00      	cmp	r5, #0
    5e10:	d012      	beq.n	5e38 <_dtoa_r+0x980>
    5e12:	6871      	ldr	r1, [r6, #4]
    5e14:	9807      	ldr	r0, [sp, #28]
    5e16:	f000 fb0e 	bl	6436 <_Balloc>
    5e1a:	6932      	ldr	r2, [r6, #16]
    5e1c:	1c31      	adds	r1, r6, #0
    5e1e:	3202      	adds	r2, #2
    5e20:	1c04      	adds	r4, r0, #0
    5e22:	0092      	lsls	r2, r2, #2
    5e24:	310c      	adds	r1, #12
    5e26:	300c      	adds	r0, #12
    5e28:	f7fe fbae 	bl	4588 <memcpy>
    5e2c:	9807      	ldr	r0, [sp, #28]
    5e2e:	1c21      	adds	r1, r4, #0
    5e30:	2201      	movs	r2, #1
    5e32:	f000 fcc3 	bl	67bc <__lshift>
    5e36:	9002      	str	r0, [sp, #8]
    5e38:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5e3a:	9d08      	ldr	r5, [sp, #32]
    5e3c:	1c23      	adds	r3, r4, #0
    5e3e:	3b01      	subs	r3, #1
    5e40:	195b      	adds	r3, r3, r5
    5e42:	9409      	str	r4, [sp, #36]	; 0x24
    5e44:	9310      	str	r3, [sp, #64]	; 0x40
    5e46:	1c39      	adds	r1, r7, #0
    5e48:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e4a:	f7ff faa9 	bl	53a0 <quorem>
    5e4e:	1c31      	adds	r1, r6, #0
    5e50:	900d      	str	r0, [sp, #52]	; 0x34
    5e52:	1c04      	adds	r4, r0, #0
    5e54:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e56:	f000 fd03 	bl	6860 <__mcmp>
    5e5a:	1c39      	adds	r1, r7, #0
    5e5c:	900c      	str	r0, [sp, #48]	; 0x30
    5e5e:	9a02      	ldr	r2, [sp, #8]
    5e60:	9807      	ldr	r0, [sp, #28]
    5e62:	f000 fd18 	bl	6896 <__mdiff>
    5e66:	1c05      	adds	r5, r0, #0
    5e68:	68c0      	ldr	r0, [r0, #12]
    5e6a:	3430      	adds	r4, #48	; 0x30
    5e6c:	2800      	cmp	r0, #0
    5e6e:	d105      	bne.n	5e7c <_dtoa_r+0x9c4>
    5e70:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e72:	1c29      	adds	r1, r5, #0
    5e74:	f000 fcf4 	bl	6860 <__mcmp>
    5e78:	9008      	str	r0, [sp, #32]
    5e7a:	e001      	b.n	5e80 <_dtoa_r+0x9c8>
    5e7c:	2101      	movs	r1, #1
    5e7e:	9108      	str	r1, [sp, #32]
    5e80:	1c29      	adds	r1, r5, #0
    5e82:	9807      	ldr	r0, [sp, #28]
    5e84:	f000 fb0f 	bl	64a6 <_Bfree>
    5e88:	9b08      	ldr	r3, [sp, #32]
    5e8a:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5e8c:	432b      	orrs	r3, r5
    5e8e:	d10d      	bne.n	5eac <_dtoa_r+0x9f4>
    5e90:	9804      	ldr	r0, [sp, #16]
    5e92:	2301      	movs	r3, #1
    5e94:	4203      	tst	r3, r0
    5e96:	d109      	bne.n	5eac <_dtoa_r+0x9f4>
    5e98:	2c39      	cmp	r4, #57	; 0x39
    5e9a:	d044      	beq.n	5f26 <_dtoa_r+0xa6e>
    5e9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5e9e:	2d00      	cmp	r5, #0
    5ea0:	dd01      	ble.n	5ea6 <_dtoa_r+0x9ee>
    5ea2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5ea4:	3431      	adds	r4, #49	; 0x31
    5ea6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5ea8:	3501      	adds	r5, #1
    5eaa:	e044      	b.n	5f36 <_dtoa_r+0xa7e>
    5eac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5eae:	2d00      	cmp	r5, #0
    5eb0:	da03      	bge.n	5eba <_dtoa_r+0xa02>
    5eb2:	9d08      	ldr	r5, [sp, #32]
    5eb4:	2d00      	cmp	r5, #0
    5eb6:	dc17      	bgt.n	5ee8 <_dtoa_r+0xa30>
    5eb8:	e028      	b.n	5f0c <_dtoa_r+0xa54>
    5eba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5ebc:	9d20      	ldr	r5, [sp, #128]	; 0x80
    5ebe:	432b      	orrs	r3, r5
    5ec0:	d129      	bne.n	5f16 <_dtoa_r+0xa5e>
    5ec2:	9804      	ldr	r0, [sp, #16]
    5ec4:	2301      	movs	r3, #1
    5ec6:	4203      	tst	r3, r0
    5ec8:	d125      	bne.n	5f16 <_dtoa_r+0xa5e>
    5eca:	e7f2      	b.n	5eb2 <_dtoa_r+0x9fa>
    5ecc:	46c0      	nop			; (mov r8, r8)
    5ece:	46c0      	nop			; (mov r8, r8)
    5ed0:	00000000 	.word	0x00000000
    5ed4:	40240000 	.word	0x40240000
	...
    5ee0:	00000433 	.word	0x00000433
    5ee4:	7ff00000 	.word	0x7ff00000
    5ee8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5eea:	9807      	ldr	r0, [sp, #28]
    5eec:	2201      	movs	r2, #1
    5eee:	f000 fc65 	bl	67bc <__lshift>
    5ef2:	1c39      	adds	r1, r7, #0
    5ef4:	900a      	str	r0, [sp, #40]	; 0x28
    5ef6:	f000 fcb3 	bl	6860 <__mcmp>
    5efa:	2800      	cmp	r0, #0
    5efc:	dc02      	bgt.n	5f04 <_dtoa_r+0xa4c>
    5efe:	d105      	bne.n	5f0c <_dtoa_r+0xa54>
    5f00:	07e1      	lsls	r1, r4, #31
    5f02:	d503      	bpl.n	5f0c <_dtoa_r+0xa54>
    5f04:	2c39      	cmp	r4, #57	; 0x39
    5f06:	d00e      	beq.n	5f26 <_dtoa_r+0xa6e>
    5f08:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    5f0a:	3431      	adds	r4, #49	; 0x31
    5f0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5f10:	3501      	adds	r5, #1
    5f12:	7014      	strb	r4, [r2, #0]
    5f14:	e07e      	b.n	6014 <_dtoa_r+0xb5c>
    5f16:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f18:	3501      	adds	r5, #1
    5f1a:	950c      	str	r5, [sp, #48]	; 0x30
    5f1c:	9d08      	ldr	r5, [sp, #32]
    5f1e:	2d00      	cmp	r5, #0
    5f20:	dd0c      	ble.n	5f3c <_dtoa_r+0xa84>
    5f22:	2c39      	cmp	r4, #57	; 0x39
    5f24:	d105      	bne.n	5f32 <_dtoa_r+0xa7a>
    5f26:	9d09      	ldr	r5, [sp, #36]	; 0x24
    5f28:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5f2a:	2339      	movs	r3, #57	; 0x39
    5f2c:	3501      	adds	r5, #1
    5f2e:	7023      	strb	r3, [r4, #0]
    5f30:	e05b      	b.n	5fea <_dtoa_r+0xb32>
    5f32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f34:	3401      	adds	r4, #1
    5f36:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f38:	7004      	strb	r4, [r0, #0]
    5f3a:	e06b      	b.n	6014 <_dtoa_r+0xb5c>
    5f3c:	9909      	ldr	r1, [sp, #36]	; 0x24
    5f3e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5f40:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f42:	700c      	strb	r4, [r1, #0]
    5f44:	4291      	cmp	r1, r2
    5f46:	d03d      	beq.n	5fc4 <_dtoa_r+0xb0c>
    5f48:	990a      	ldr	r1, [sp, #40]	; 0x28
    5f4a:	220a      	movs	r2, #10
    5f4c:	2300      	movs	r3, #0
    5f4e:	9807      	ldr	r0, [sp, #28]
    5f50:	f000 fac2 	bl	64d8 <__multadd>
    5f54:	9c02      	ldr	r4, [sp, #8]
    5f56:	900a      	str	r0, [sp, #40]	; 0x28
    5f58:	1c31      	adds	r1, r6, #0
    5f5a:	9807      	ldr	r0, [sp, #28]
    5f5c:	220a      	movs	r2, #10
    5f5e:	2300      	movs	r3, #0
    5f60:	42a6      	cmp	r6, r4
    5f62:	d104      	bne.n	5f6e <_dtoa_r+0xab6>
    5f64:	f000 fab8 	bl	64d8 <__multadd>
    5f68:	1c06      	adds	r6, r0, #0
    5f6a:	9002      	str	r0, [sp, #8]
    5f6c:	e009      	b.n	5f82 <_dtoa_r+0xaca>
    5f6e:	f000 fab3 	bl	64d8 <__multadd>
    5f72:	9902      	ldr	r1, [sp, #8]
    5f74:	1c06      	adds	r6, r0, #0
    5f76:	220a      	movs	r2, #10
    5f78:	9807      	ldr	r0, [sp, #28]
    5f7a:	2300      	movs	r3, #0
    5f7c:	f000 faac 	bl	64d8 <__multadd>
    5f80:	9002      	str	r0, [sp, #8]
    5f82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5f84:	9509      	str	r5, [sp, #36]	; 0x24
    5f86:	e75e      	b.n	5e46 <_dtoa_r+0x98e>
    5f88:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5f8a:	1c39      	adds	r1, r7, #0
    5f8c:	980a      	ldr	r0, [sp, #40]	; 0x28
    5f8e:	f7ff fa07 	bl	53a0 <quorem>
    5f92:	1c04      	adds	r4, r0, #0
    5f94:	3430      	adds	r4, #48	; 0x30
    5f96:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5f98:	9908      	ldr	r1, [sp, #32]
    5f9a:	702c      	strb	r4, [r5, #0]
    5f9c:	3501      	adds	r5, #1
    5f9e:	1a2b      	subs	r3, r5, r0
    5fa0:	428b      	cmp	r3, r1
    5fa2:	db07      	blt.n	5fb4 <_dtoa_r+0xafc>
    5fa4:	1e0b      	subs	r3, r1, #0
    5fa6:	dc00      	bgt.n	5faa <_dtoa_r+0xaf2>
    5fa8:	2301      	movs	r3, #1
    5faa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5fac:	9602      	str	r6, [sp, #8]
    5fae:	18d5      	adds	r5, r2, r3
    5fb0:	2600      	movs	r6, #0
    5fb2:	e007      	b.n	5fc4 <_dtoa_r+0xb0c>
    5fb4:	9807      	ldr	r0, [sp, #28]
    5fb6:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fb8:	220a      	movs	r2, #10
    5fba:	2300      	movs	r3, #0
    5fbc:	f000 fa8c 	bl	64d8 <__multadd>
    5fc0:	900a      	str	r0, [sp, #40]	; 0x28
    5fc2:	e7e2      	b.n	5f8a <_dtoa_r+0xad2>
    5fc4:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fc6:	9807      	ldr	r0, [sp, #28]
    5fc8:	2201      	movs	r2, #1
    5fca:	f000 fbf7 	bl	67bc <__lshift>
    5fce:	1c39      	adds	r1, r7, #0
    5fd0:	900a      	str	r0, [sp, #40]	; 0x28
    5fd2:	f000 fc45 	bl	6860 <__mcmp>
    5fd6:	2800      	cmp	r0, #0
    5fd8:	dc07      	bgt.n	5fea <_dtoa_r+0xb32>
    5fda:	d115      	bne.n	6008 <_dtoa_r+0xb50>
    5fdc:	07e3      	lsls	r3, r4, #31
    5fde:	d404      	bmi.n	5fea <_dtoa_r+0xb32>
    5fe0:	e012      	b.n	6008 <_dtoa_r+0xb50>
    5fe2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5fe4:	42a3      	cmp	r3, r4
    5fe6:	d005      	beq.n	5ff4 <_dtoa_r+0xb3c>
    5fe8:	1c1d      	adds	r5, r3, #0
    5fea:	1e6b      	subs	r3, r5, #1
    5fec:	781a      	ldrb	r2, [r3, #0]
    5fee:	2a39      	cmp	r2, #57	; 0x39
    5ff0:	d0f7      	beq.n	5fe2 <_dtoa_r+0xb2a>
    5ff2:	e006      	b.n	6002 <_dtoa_r+0xb4a>
    5ff4:	9c06      	ldr	r4, [sp, #24]
    5ff6:	2331      	movs	r3, #49	; 0x31
    5ff8:	3401      	adds	r4, #1
    5ffa:	9406      	str	r4, [sp, #24]
    5ffc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5ffe:	7023      	strb	r3, [r4, #0]
    6000:	e008      	b.n	6014 <_dtoa_r+0xb5c>
    6002:	3201      	adds	r2, #1
    6004:	701a      	strb	r2, [r3, #0]
    6006:	e005      	b.n	6014 <_dtoa_r+0xb5c>
    6008:	1e6b      	subs	r3, r5, #1
    600a:	781a      	ldrb	r2, [r3, #0]
    600c:	2a30      	cmp	r2, #48	; 0x30
    600e:	d101      	bne.n	6014 <_dtoa_r+0xb5c>
    6010:	1c1d      	adds	r5, r3, #0
    6012:	e7f9      	b.n	6008 <_dtoa_r+0xb50>
    6014:	9807      	ldr	r0, [sp, #28]
    6016:	1c39      	adds	r1, r7, #0
    6018:	f000 fa45 	bl	64a6 <_Bfree>
    601c:	9c02      	ldr	r4, [sp, #8]
    601e:	2c00      	cmp	r4, #0
    6020:	d00e      	beq.n	6040 <_dtoa_r+0xb88>
    6022:	2e00      	cmp	r6, #0
    6024:	d005      	beq.n	6032 <_dtoa_r+0xb7a>
    6026:	42a6      	cmp	r6, r4
    6028:	d003      	beq.n	6032 <_dtoa_r+0xb7a>
    602a:	9807      	ldr	r0, [sp, #28]
    602c:	1c31      	adds	r1, r6, #0
    602e:	f000 fa3a 	bl	64a6 <_Bfree>
    6032:	9807      	ldr	r0, [sp, #28]
    6034:	9902      	ldr	r1, [sp, #8]
    6036:	f000 fa36 	bl	64a6 <_Bfree>
    603a:	e001      	b.n	6040 <_dtoa_r+0xb88>
    603c:	9c11      	ldr	r4, [sp, #68]	; 0x44
    603e:	9406      	str	r4, [sp, #24]
    6040:	9807      	ldr	r0, [sp, #28]
    6042:	990a      	ldr	r1, [sp, #40]	; 0x28
    6044:	f000 fa2f 	bl	64a6 <_Bfree>
    6048:	2300      	movs	r3, #0
    604a:	702b      	strb	r3, [r5, #0]
    604c:	9b06      	ldr	r3, [sp, #24]
    604e:	9c22      	ldr	r4, [sp, #136]	; 0x88
    6050:	3301      	adds	r3, #1
    6052:	6023      	str	r3, [r4, #0]
    6054:	9c24      	ldr	r4, [sp, #144]	; 0x90
    6056:	2c00      	cmp	r4, #0
    6058:	d003      	beq.n	6062 <_dtoa_r+0xbaa>
    605a:	6025      	str	r5, [r4, #0]
    605c:	e001      	b.n	6062 <_dtoa_r+0xbaa>
    605e:	4802      	ldr	r0, [pc, #8]	; (6068 <_dtoa_r+0xbb0>)
    6060:	e000      	b.n	6064 <_dtoa_r+0xbac>
    6062:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6064:	b01b      	add	sp, #108	; 0x6c
    6066:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6068:	0000a0c9 	.word	0x0000a0c9
    606c:	46c0      	nop			; (mov r8, r8)
    606e:	46c0      	nop			; (mov r8, r8)

00006070 <__sflush_r>:
    6070:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6072:	898b      	ldrh	r3, [r1, #12]
    6074:	1c05      	adds	r5, r0, #0
    6076:	1c0c      	adds	r4, r1, #0
    6078:	0719      	lsls	r1, r3, #28
    607a:	d45e      	bmi.n	613a <__sflush_r+0xca>
    607c:	6862      	ldr	r2, [r4, #4]
    607e:	2a00      	cmp	r2, #0
    6080:	dc02      	bgt.n	6088 <__sflush_r+0x18>
    6082:	6c27      	ldr	r7, [r4, #64]	; 0x40
    6084:	2f00      	cmp	r7, #0
    6086:	dd1a      	ble.n	60be <__sflush_r+0x4e>
    6088:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    608a:	2f00      	cmp	r7, #0
    608c:	d017      	beq.n	60be <__sflush_r+0x4e>
    608e:	2200      	movs	r2, #0
    6090:	682e      	ldr	r6, [r5, #0]
    6092:	602a      	str	r2, [r5, #0]
    6094:	2280      	movs	r2, #128	; 0x80
    6096:	0152      	lsls	r2, r2, #5
    6098:	401a      	ands	r2, r3
    609a:	d001      	beq.n	60a0 <__sflush_r+0x30>
    609c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    609e:	e015      	b.n	60cc <__sflush_r+0x5c>
    60a0:	1c28      	adds	r0, r5, #0
    60a2:	6a21      	ldr	r1, [r4, #32]
    60a4:	2301      	movs	r3, #1
    60a6:	47b8      	blx	r7
    60a8:	1c02      	adds	r2, r0, #0
    60aa:	1c41      	adds	r1, r0, #1
    60ac:	d10e      	bne.n	60cc <__sflush_r+0x5c>
    60ae:	682b      	ldr	r3, [r5, #0]
    60b0:	2b00      	cmp	r3, #0
    60b2:	d00b      	beq.n	60cc <__sflush_r+0x5c>
    60b4:	2b1d      	cmp	r3, #29
    60b6:	d001      	beq.n	60bc <__sflush_r+0x4c>
    60b8:	2b16      	cmp	r3, #22
    60ba:	d102      	bne.n	60c2 <__sflush_r+0x52>
    60bc:	602e      	str	r6, [r5, #0]
    60be:	2000      	movs	r0, #0
    60c0:	e05e      	b.n	6180 <__sflush_r+0x110>
    60c2:	89a3      	ldrh	r3, [r4, #12]
    60c4:	2140      	movs	r1, #64	; 0x40
    60c6:	430b      	orrs	r3, r1
    60c8:	81a3      	strh	r3, [r4, #12]
    60ca:	e059      	b.n	6180 <__sflush_r+0x110>
    60cc:	89a3      	ldrh	r3, [r4, #12]
    60ce:	075f      	lsls	r7, r3, #29
    60d0:	d506      	bpl.n	60e0 <__sflush_r+0x70>
    60d2:	6861      	ldr	r1, [r4, #4]
    60d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    60d6:	1a52      	subs	r2, r2, r1
    60d8:	2b00      	cmp	r3, #0
    60da:	d001      	beq.n	60e0 <__sflush_r+0x70>
    60dc:	6c27      	ldr	r7, [r4, #64]	; 0x40
    60de:	1bd2      	subs	r2, r2, r7
    60e0:	1c28      	adds	r0, r5, #0
    60e2:	6a21      	ldr	r1, [r4, #32]
    60e4:	2300      	movs	r3, #0
    60e6:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    60e8:	47b8      	blx	r7
    60ea:	89a2      	ldrh	r2, [r4, #12]
    60ec:	1c41      	adds	r1, r0, #1
    60ee:	d106      	bne.n	60fe <__sflush_r+0x8e>
    60f0:	682b      	ldr	r3, [r5, #0]
    60f2:	2b00      	cmp	r3, #0
    60f4:	d003      	beq.n	60fe <__sflush_r+0x8e>
    60f6:	2b1d      	cmp	r3, #29
    60f8:	d001      	beq.n	60fe <__sflush_r+0x8e>
    60fa:	2b16      	cmp	r3, #22
    60fc:	d119      	bne.n	6132 <__sflush_r+0xc2>
    60fe:	2300      	movs	r3, #0
    6100:	6063      	str	r3, [r4, #4]
    6102:	6923      	ldr	r3, [r4, #16]
    6104:	6023      	str	r3, [r4, #0]
    6106:	04d7      	lsls	r7, r2, #19
    6108:	d505      	bpl.n	6116 <__sflush_r+0xa6>
    610a:	1c41      	adds	r1, r0, #1
    610c:	d102      	bne.n	6114 <__sflush_r+0xa4>
    610e:	682a      	ldr	r2, [r5, #0]
    6110:	2a00      	cmp	r2, #0
    6112:	d100      	bne.n	6116 <__sflush_r+0xa6>
    6114:	6560      	str	r0, [r4, #84]	; 0x54
    6116:	6b61      	ldr	r1, [r4, #52]	; 0x34
    6118:	602e      	str	r6, [r5, #0]
    611a:	2900      	cmp	r1, #0
    611c:	d0cf      	beq.n	60be <__sflush_r+0x4e>
    611e:	1c23      	adds	r3, r4, #0
    6120:	3344      	adds	r3, #68	; 0x44
    6122:	4299      	cmp	r1, r3
    6124:	d002      	beq.n	612c <__sflush_r+0xbc>
    6126:	1c28      	adds	r0, r5, #0
    6128:	f000 fc82 	bl	6a30 <_free_r>
    612c:	2000      	movs	r0, #0
    612e:	6360      	str	r0, [r4, #52]	; 0x34
    6130:	e026      	b.n	6180 <__sflush_r+0x110>
    6132:	2340      	movs	r3, #64	; 0x40
    6134:	431a      	orrs	r2, r3
    6136:	81a2      	strh	r2, [r4, #12]
    6138:	e022      	b.n	6180 <__sflush_r+0x110>
    613a:	6926      	ldr	r6, [r4, #16]
    613c:	2e00      	cmp	r6, #0
    613e:	d0be      	beq.n	60be <__sflush_r+0x4e>
    6140:	6827      	ldr	r7, [r4, #0]
    6142:	2200      	movs	r2, #0
    6144:	1bbf      	subs	r7, r7, r6
    6146:	9701      	str	r7, [sp, #4]
    6148:	6026      	str	r6, [r4, #0]
    614a:	0799      	lsls	r1, r3, #30
    614c:	d100      	bne.n	6150 <__sflush_r+0xe0>
    614e:	6962      	ldr	r2, [r4, #20]
    6150:	60a2      	str	r2, [r4, #8]
    6152:	9f01      	ldr	r7, [sp, #4]
    6154:	2f00      	cmp	r7, #0
    6156:	ddb2      	ble.n	60be <__sflush_r+0x4e>
    6158:	1c28      	adds	r0, r5, #0
    615a:	6a21      	ldr	r1, [r4, #32]
    615c:	1c32      	adds	r2, r6, #0
    615e:	9b01      	ldr	r3, [sp, #4]
    6160:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6162:	47b8      	blx	r7
    6164:	2800      	cmp	r0, #0
    6166:	dc06      	bgt.n	6176 <__sflush_r+0x106>
    6168:	89a3      	ldrh	r3, [r4, #12]
    616a:	2240      	movs	r2, #64	; 0x40
    616c:	4313      	orrs	r3, r2
    616e:	2001      	movs	r0, #1
    6170:	81a3      	strh	r3, [r4, #12]
    6172:	4240      	negs	r0, r0
    6174:	e004      	b.n	6180 <__sflush_r+0x110>
    6176:	9f01      	ldr	r7, [sp, #4]
    6178:	1836      	adds	r6, r6, r0
    617a:	1a3f      	subs	r7, r7, r0
    617c:	9701      	str	r7, [sp, #4]
    617e:	e7e8      	b.n	6152 <__sflush_r+0xe2>
    6180:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00006184 <_fflush_r>:
    6184:	690a      	ldr	r2, [r1, #16]
    6186:	b538      	push	{r3, r4, r5, lr}
    6188:	1c05      	adds	r5, r0, #0
    618a:	1c0c      	adds	r4, r1, #0
    618c:	2a00      	cmp	r2, #0
    618e:	d101      	bne.n	6194 <_fflush_r+0x10>
    6190:	2000      	movs	r0, #0
    6192:	e01c      	b.n	61ce <_fflush_r+0x4a>
    6194:	2800      	cmp	r0, #0
    6196:	d004      	beq.n	61a2 <_fflush_r+0x1e>
    6198:	6983      	ldr	r3, [r0, #24]
    619a:	2b00      	cmp	r3, #0
    619c:	d101      	bne.n	61a2 <_fflush_r+0x1e>
    619e:	f000 f871 	bl	6284 <__sinit>
    61a2:	4b0b      	ldr	r3, [pc, #44]	; (61d0 <_fflush_r+0x4c>)
    61a4:	429c      	cmp	r4, r3
    61a6:	d101      	bne.n	61ac <_fflush_r+0x28>
    61a8:	686c      	ldr	r4, [r5, #4]
    61aa:	e008      	b.n	61be <_fflush_r+0x3a>
    61ac:	4b09      	ldr	r3, [pc, #36]	; (61d4 <_fflush_r+0x50>)
    61ae:	429c      	cmp	r4, r3
    61b0:	d101      	bne.n	61b6 <_fflush_r+0x32>
    61b2:	68ac      	ldr	r4, [r5, #8]
    61b4:	e003      	b.n	61be <_fflush_r+0x3a>
    61b6:	4b08      	ldr	r3, [pc, #32]	; (61d8 <_fflush_r+0x54>)
    61b8:	429c      	cmp	r4, r3
    61ba:	d100      	bne.n	61be <_fflush_r+0x3a>
    61bc:	68ec      	ldr	r4, [r5, #12]
    61be:	220c      	movs	r2, #12
    61c0:	5ea3      	ldrsh	r3, [r4, r2]
    61c2:	2b00      	cmp	r3, #0
    61c4:	d0e4      	beq.n	6190 <_fflush_r+0xc>
    61c6:	1c28      	adds	r0, r5, #0
    61c8:	1c21      	adds	r1, r4, #0
    61ca:	f7ff ff51 	bl	6070 <__sflush_r>
    61ce:	bd38      	pop	{r3, r4, r5, pc}
    61d0:	0000a0fc 	.word	0x0000a0fc
    61d4:	0000a11c 	.word	0x0000a11c
    61d8:	0000a13c 	.word	0x0000a13c

000061dc <_cleanup_r>:
    61dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    61de:	1c04      	adds	r4, r0, #0
    61e0:	1c07      	adds	r7, r0, #0
    61e2:	3448      	adds	r4, #72	; 0x48
    61e4:	2c00      	cmp	r4, #0
    61e6:	d012      	beq.n	620e <_cleanup_r+0x32>
    61e8:	68a5      	ldr	r5, [r4, #8]
    61ea:	6866      	ldr	r6, [r4, #4]
    61ec:	3e01      	subs	r6, #1
    61ee:	d40c      	bmi.n	620a <_cleanup_r+0x2e>
    61f0:	89ab      	ldrh	r3, [r5, #12]
    61f2:	2b01      	cmp	r3, #1
    61f4:	d907      	bls.n	6206 <_cleanup_r+0x2a>
    61f6:	220e      	movs	r2, #14
    61f8:	5eab      	ldrsh	r3, [r5, r2]
    61fa:	3301      	adds	r3, #1
    61fc:	d003      	beq.n	6206 <_cleanup_r+0x2a>
    61fe:	1c38      	adds	r0, r7, #0
    6200:	1c29      	adds	r1, r5, #0
    6202:	f7ff ffbf 	bl	6184 <_fflush_r>
    6206:	3568      	adds	r5, #104	; 0x68
    6208:	e7f0      	b.n	61ec <_cleanup_r+0x10>
    620a:	6824      	ldr	r4, [r4, #0]
    620c:	e7ea      	b.n	61e4 <_cleanup_r+0x8>
    620e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006210 <std.isra.0>:
    6210:	2300      	movs	r3, #0
    6212:	b510      	push	{r4, lr}
    6214:	1c04      	adds	r4, r0, #0
    6216:	6003      	str	r3, [r0, #0]
    6218:	6043      	str	r3, [r0, #4]
    621a:	6083      	str	r3, [r0, #8]
    621c:	8181      	strh	r1, [r0, #12]
    621e:	6643      	str	r3, [r0, #100]	; 0x64
    6220:	81c2      	strh	r2, [r0, #14]
    6222:	6103      	str	r3, [r0, #16]
    6224:	6143      	str	r3, [r0, #20]
    6226:	6183      	str	r3, [r0, #24]
    6228:	1c19      	adds	r1, r3, #0
    622a:	2208      	movs	r2, #8
    622c:	305c      	adds	r0, #92	; 0x5c
    622e:	f7fe f9b4 	bl	459a <memset>
    6232:	4b05      	ldr	r3, [pc, #20]	; (6248 <std.isra.0+0x38>)
    6234:	6224      	str	r4, [r4, #32]
    6236:	6263      	str	r3, [r4, #36]	; 0x24
    6238:	4b04      	ldr	r3, [pc, #16]	; (624c <std.isra.0+0x3c>)
    623a:	62a3      	str	r3, [r4, #40]	; 0x28
    623c:	4b04      	ldr	r3, [pc, #16]	; (6250 <std.isra.0+0x40>)
    623e:	62e3      	str	r3, [r4, #44]	; 0x2c
    6240:	4b04      	ldr	r3, [pc, #16]	; (6254 <std.isra.0+0x44>)
    6242:	6323      	str	r3, [r4, #48]	; 0x30
    6244:	bd10      	pop	{r4, pc}
    6246:	46c0      	nop			; (mov r8, r8)
    6248:	00006b8d 	.word	0x00006b8d
    624c:	00006bb5 	.word	0x00006bb5
    6250:	00006bed 	.word	0x00006bed
    6254:	00006c19 	.word	0x00006c19

00006258 <__sfmoreglue>:
    6258:	b570      	push	{r4, r5, r6, lr}
    625a:	1e4b      	subs	r3, r1, #1
    625c:	2568      	movs	r5, #104	; 0x68
    625e:	435d      	muls	r5, r3
    6260:	1c0e      	adds	r6, r1, #0
    6262:	1c29      	adds	r1, r5, #0
    6264:	3174      	adds	r1, #116	; 0x74
    6266:	f000 fc2b 	bl	6ac0 <_malloc_r>
    626a:	1e04      	subs	r4, r0, #0
    626c:	d008      	beq.n	6280 <__sfmoreglue+0x28>
    626e:	2100      	movs	r1, #0
    6270:	6001      	str	r1, [r0, #0]
    6272:	6046      	str	r6, [r0, #4]
    6274:	1c2a      	adds	r2, r5, #0
    6276:	300c      	adds	r0, #12
    6278:	60a0      	str	r0, [r4, #8]
    627a:	3268      	adds	r2, #104	; 0x68
    627c:	f7fe f98d 	bl	459a <memset>
    6280:	1c20      	adds	r0, r4, #0
    6282:	bd70      	pop	{r4, r5, r6, pc}

00006284 <__sinit>:
    6284:	6983      	ldr	r3, [r0, #24]
    6286:	b513      	push	{r0, r1, r4, lr}
    6288:	1c04      	adds	r4, r0, #0
    628a:	2b00      	cmp	r3, #0
    628c:	d127      	bne.n	62de <__sinit+0x5a>
    628e:	6483      	str	r3, [r0, #72]	; 0x48
    6290:	64c3      	str	r3, [r0, #76]	; 0x4c
    6292:	6503      	str	r3, [r0, #80]	; 0x50
    6294:	4b12      	ldr	r3, [pc, #72]	; (62e0 <__sinit+0x5c>)
    6296:	4a13      	ldr	r2, [pc, #76]	; (62e4 <__sinit+0x60>)
    6298:	681b      	ldr	r3, [r3, #0]
    629a:	6282      	str	r2, [r0, #40]	; 0x28
    629c:	4298      	cmp	r0, r3
    629e:	d101      	bne.n	62a4 <__sinit+0x20>
    62a0:	2301      	movs	r3, #1
    62a2:	6183      	str	r3, [r0, #24]
    62a4:	1c20      	adds	r0, r4, #0
    62a6:	f000 f81f 	bl	62e8 <__sfp>
    62aa:	6060      	str	r0, [r4, #4]
    62ac:	1c20      	adds	r0, r4, #0
    62ae:	f000 f81b 	bl	62e8 <__sfp>
    62b2:	60a0      	str	r0, [r4, #8]
    62b4:	1c20      	adds	r0, r4, #0
    62b6:	f000 f817 	bl	62e8 <__sfp>
    62ba:	2104      	movs	r1, #4
    62bc:	60e0      	str	r0, [r4, #12]
    62be:	2200      	movs	r2, #0
    62c0:	6860      	ldr	r0, [r4, #4]
    62c2:	f7ff ffa5 	bl	6210 <std.isra.0>
    62c6:	68a0      	ldr	r0, [r4, #8]
    62c8:	2109      	movs	r1, #9
    62ca:	2201      	movs	r2, #1
    62cc:	f7ff ffa0 	bl	6210 <std.isra.0>
    62d0:	68e0      	ldr	r0, [r4, #12]
    62d2:	2112      	movs	r1, #18
    62d4:	2202      	movs	r2, #2
    62d6:	f7ff ff9b 	bl	6210 <std.isra.0>
    62da:	2301      	movs	r3, #1
    62dc:	61a3      	str	r3, [r4, #24]
    62de:	bd13      	pop	{r0, r1, r4, pc}
    62e0:	0000a0a4 	.word	0x0000a0a4
    62e4:	000061dd 	.word	0x000061dd

000062e8 <__sfp>:
    62e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    62ea:	4b1d      	ldr	r3, [pc, #116]	; (6360 <__sfp+0x78>)
    62ec:	1c07      	adds	r7, r0, #0
    62ee:	681e      	ldr	r6, [r3, #0]
    62f0:	69b2      	ldr	r2, [r6, #24]
    62f2:	2a00      	cmp	r2, #0
    62f4:	d102      	bne.n	62fc <__sfp+0x14>
    62f6:	1c30      	adds	r0, r6, #0
    62f8:	f7ff ffc4 	bl	6284 <__sinit>
    62fc:	3648      	adds	r6, #72	; 0x48
    62fe:	68b4      	ldr	r4, [r6, #8]
    6300:	6873      	ldr	r3, [r6, #4]
    6302:	3b01      	subs	r3, #1
    6304:	d405      	bmi.n	6312 <__sfp+0x2a>
    6306:	220c      	movs	r2, #12
    6308:	5ea5      	ldrsh	r5, [r4, r2]
    630a:	2d00      	cmp	r5, #0
    630c:	d010      	beq.n	6330 <__sfp+0x48>
    630e:	3468      	adds	r4, #104	; 0x68
    6310:	e7f7      	b.n	6302 <__sfp+0x1a>
    6312:	6833      	ldr	r3, [r6, #0]
    6314:	2b00      	cmp	r3, #0
    6316:	d106      	bne.n	6326 <__sfp+0x3e>
    6318:	1c38      	adds	r0, r7, #0
    631a:	2104      	movs	r1, #4
    631c:	f7ff ff9c 	bl	6258 <__sfmoreglue>
    6320:	6030      	str	r0, [r6, #0]
    6322:	2800      	cmp	r0, #0
    6324:	d001      	beq.n	632a <__sfp+0x42>
    6326:	6836      	ldr	r6, [r6, #0]
    6328:	e7e9      	b.n	62fe <__sfp+0x16>
    632a:	230c      	movs	r3, #12
    632c:	603b      	str	r3, [r7, #0]
    632e:	e016      	b.n	635e <__sfp+0x76>
    6330:	2301      	movs	r3, #1
    6332:	425b      	negs	r3, r3
    6334:	81e3      	strh	r3, [r4, #14]
    6336:	1c20      	adds	r0, r4, #0
    6338:	2301      	movs	r3, #1
    633a:	81a3      	strh	r3, [r4, #12]
    633c:	6665      	str	r5, [r4, #100]	; 0x64
    633e:	6025      	str	r5, [r4, #0]
    6340:	60a5      	str	r5, [r4, #8]
    6342:	6065      	str	r5, [r4, #4]
    6344:	6125      	str	r5, [r4, #16]
    6346:	6165      	str	r5, [r4, #20]
    6348:	61a5      	str	r5, [r4, #24]
    634a:	305c      	adds	r0, #92	; 0x5c
    634c:	1c29      	adds	r1, r5, #0
    634e:	2208      	movs	r2, #8
    6350:	f7fe f923 	bl	459a <memset>
    6354:	6365      	str	r5, [r4, #52]	; 0x34
    6356:	63a5      	str	r5, [r4, #56]	; 0x38
    6358:	64a5      	str	r5, [r4, #72]	; 0x48
    635a:	64e5      	str	r5, [r4, #76]	; 0x4c
    635c:	1c20      	adds	r0, r4, #0
    635e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6360:	0000a0a4 	.word	0x0000a0a4

00006364 <_localeconv_r>:
    6364:	4800      	ldr	r0, [pc, #0]	; (6368 <_localeconv_r+0x4>)
    6366:	4770      	bx	lr
    6368:	20000074 	.word	0x20000074

0000636c <__smakebuf_r>:
    636c:	b5f0      	push	{r4, r5, r6, r7, lr}
    636e:	898b      	ldrh	r3, [r1, #12]
    6370:	b091      	sub	sp, #68	; 0x44
    6372:	1c05      	adds	r5, r0, #0
    6374:	1c0c      	adds	r4, r1, #0
    6376:	079a      	lsls	r2, r3, #30
    6378:	d425      	bmi.n	63c6 <__smakebuf_r+0x5a>
    637a:	230e      	movs	r3, #14
    637c:	5ec9      	ldrsh	r1, [r1, r3]
    637e:	2900      	cmp	r1, #0
    6380:	da06      	bge.n	6390 <__smakebuf_r+0x24>
    6382:	89a7      	ldrh	r7, [r4, #12]
    6384:	2380      	movs	r3, #128	; 0x80
    6386:	401f      	ands	r7, r3
    6388:	d00f      	beq.n	63aa <__smakebuf_r+0x3e>
    638a:	2700      	movs	r7, #0
    638c:	2640      	movs	r6, #64	; 0x40
    638e:	e00e      	b.n	63ae <__smakebuf_r+0x42>
    6390:	aa01      	add	r2, sp, #4
    6392:	f000 fc75 	bl	6c80 <_fstat_r>
    6396:	2800      	cmp	r0, #0
    6398:	dbf3      	blt.n	6382 <__smakebuf_r+0x16>
    639a:	9b02      	ldr	r3, [sp, #8]
    639c:	27f0      	movs	r7, #240	; 0xf0
    639e:	023f      	lsls	r7, r7, #8
    63a0:	4a18      	ldr	r2, [pc, #96]	; (6404 <__smakebuf_r+0x98>)
    63a2:	401f      	ands	r7, r3
    63a4:	18bf      	adds	r7, r7, r2
    63a6:	427b      	negs	r3, r7
    63a8:	415f      	adcs	r7, r3
    63aa:	2680      	movs	r6, #128	; 0x80
    63ac:	00f6      	lsls	r6, r6, #3
    63ae:	1c28      	adds	r0, r5, #0
    63b0:	1c31      	adds	r1, r6, #0
    63b2:	f000 fb85 	bl	6ac0 <_malloc_r>
    63b6:	2800      	cmp	r0, #0
    63b8:	d10c      	bne.n	63d4 <__smakebuf_r+0x68>
    63ba:	89a3      	ldrh	r3, [r4, #12]
    63bc:	059a      	lsls	r2, r3, #22
    63be:	d41f      	bmi.n	6400 <__smakebuf_r+0x94>
    63c0:	2202      	movs	r2, #2
    63c2:	4313      	orrs	r3, r2
    63c4:	81a3      	strh	r3, [r4, #12]
    63c6:	1c23      	adds	r3, r4, #0
    63c8:	3347      	adds	r3, #71	; 0x47
    63ca:	6023      	str	r3, [r4, #0]
    63cc:	6123      	str	r3, [r4, #16]
    63ce:	2301      	movs	r3, #1
    63d0:	6163      	str	r3, [r4, #20]
    63d2:	e015      	b.n	6400 <__smakebuf_r+0x94>
    63d4:	4b0c      	ldr	r3, [pc, #48]	; (6408 <__smakebuf_r+0x9c>)
    63d6:	2280      	movs	r2, #128	; 0x80
    63d8:	62ab      	str	r3, [r5, #40]	; 0x28
    63da:	89a3      	ldrh	r3, [r4, #12]
    63dc:	6020      	str	r0, [r4, #0]
    63de:	4313      	orrs	r3, r2
    63e0:	81a3      	strh	r3, [r4, #12]
    63e2:	6120      	str	r0, [r4, #16]
    63e4:	6166      	str	r6, [r4, #20]
    63e6:	2f00      	cmp	r7, #0
    63e8:	d00a      	beq.n	6400 <__smakebuf_r+0x94>
    63ea:	230e      	movs	r3, #14
    63ec:	5ee1      	ldrsh	r1, [r4, r3]
    63ee:	1c28      	adds	r0, r5, #0
    63f0:	f000 fc58 	bl	6ca4 <_isatty_r>
    63f4:	2800      	cmp	r0, #0
    63f6:	d003      	beq.n	6400 <__smakebuf_r+0x94>
    63f8:	89a3      	ldrh	r3, [r4, #12]
    63fa:	2201      	movs	r2, #1
    63fc:	4313      	orrs	r3, r2
    63fe:	81a3      	strh	r3, [r4, #12]
    6400:	b011      	add	sp, #68	; 0x44
    6402:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6404:	ffffe000 	.word	0xffffe000
    6408:	000061dd 	.word	0x000061dd

0000640c <malloc>:
    640c:	b508      	push	{r3, lr}
    640e:	4b03      	ldr	r3, [pc, #12]	; (641c <malloc+0x10>)
    6410:	1c01      	adds	r1, r0, #0
    6412:	6818      	ldr	r0, [r3, #0]
    6414:	f000 fb54 	bl	6ac0 <_malloc_r>
    6418:	bd08      	pop	{r3, pc}
    641a:	46c0      	nop			; (mov r8, r8)
    641c:	20000070 	.word	0x20000070

00006420 <memchr>:
    6420:	b2c9      	uxtb	r1, r1
    6422:	1882      	adds	r2, r0, r2
    6424:	4290      	cmp	r0, r2
    6426:	d004      	beq.n	6432 <memchr+0x12>
    6428:	7803      	ldrb	r3, [r0, #0]
    642a:	428b      	cmp	r3, r1
    642c:	d002      	beq.n	6434 <memchr+0x14>
    642e:	3001      	adds	r0, #1
    6430:	e7f8      	b.n	6424 <memchr+0x4>
    6432:	2000      	movs	r0, #0
    6434:	4770      	bx	lr

00006436 <_Balloc>:
    6436:	b570      	push	{r4, r5, r6, lr}
    6438:	6a45      	ldr	r5, [r0, #36]	; 0x24
    643a:	1c04      	adds	r4, r0, #0
    643c:	1c0e      	adds	r6, r1, #0
    643e:	2d00      	cmp	r5, #0
    6440:	d107      	bne.n	6452 <_Balloc+0x1c>
    6442:	2010      	movs	r0, #16
    6444:	f7ff ffe2 	bl	640c <malloc>
    6448:	6260      	str	r0, [r4, #36]	; 0x24
    644a:	6045      	str	r5, [r0, #4]
    644c:	6085      	str	r5, [r0, #8]
    644e:	6005      	str	r5, [r0, #0]
    6450:	60c5      	str	r5, [r0, #12]
    6452:	6a65      	ldr	r5, [r4, #36]	; 0x24
    6454:	68eb      	ldr	r3, [r5, #12]
    6456:	2b00      	cmp	r3, #0
    6458:	d009      	beq.n	646e <_Balloc+0x38>
    645a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    645c:	00b2      	lsls	r2, r6, #2
    645e:	68db      	ldr	r3, [r3, #12]
    6460:	189a      	adds	r2, r3, r2
    6462:	6810      	ldr	r0, [r2, #0]
    6464:	2800      	cmp	r0, #0
    6466:	d00e      	beq.n	6486 <_Balloc+0x50>
    6468:	6803      	ldr	r3, [r0, #0]
    646a:	6013      	str	r3, [r2, #0]
    646c:	e017      	b.n	649e <_Balloc+0x68>
    646e:	1c20      	adds	r0, r4, #0
    6470:	2104      	movs	r1, #4
    6472:	2221      	movs	r2, #33	; 0x21
    6474:	f000 face 	bl	6a14 <_calloc_r>
    6478:	6a63      	ldr	r3, [r4, #36]	; 0x24
    647a:	60e8      	str	r0, [r5, #12]
    647c:	68db      	ldr	r3, [r3, #12]
    647e:	2b00      	cmp	r3, #0
    6480:	d1eb      	bne.n	645a <_Balloc+0x24>
    6482:	2000      	movs	r0, #0
    6484:	e00e      	b.n	64a4 <_Balloc+0x6e>
    6486:	2101      	movs	r1, #1
    6488:	1c0d      	adds	r5, r1, #0
    648a:	40b5      	lsls	r5, r6
    648c:	1d6a      	adds	r2, r5, #5
    648e:	0092      	lsls	r2, r2, #2
    6490:	1c20      	adds	r0, r4, #0
    6492:	f000 fabf 	bl	6a14 <_calloc_r>
    6496:	2800      	cmp	r0, #0
    6498:	d0f3      	beq.n	6482 <_Balloc+0x4c>
    649a:	6046      	str	r6, [r0, #4]
    649c:	6085      	str	r5, [r0, #8]
    649e:	2200      	movs	r2, #0
    64a0:	6102      	str	r2, [r0, #16]
    64a2:	60c2      	str	r2, [r0, #12]
    64a4:	bd70      	pop	{r4, r5, r6, pc}

000064a6 <_Bfree>:
    64a6:	b570      	push	{r4, r5, r6, lr}
    64a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
    64aa:	1c06      	adds	r6, r0, #0
    64ac:	1c0d      	adds	r5, r1, #0
    64ae:	2c00      	cmp	r4, #0
    64b0:	d107      	bne.n	64c2 <_Bfree+0x1c>
    64b2:	2010      	movs	r0, #16
    64b4:	f7ff ffaa 	bl	640c <malloc>
    64b8:	6270      	str	r0, [r6, #36]	; 0x24
    64ba:	6044      	str	r4, [r0, #4]
    64bc:	6084      	str	r4, [r0, #8]
    64be:	6004      	str	r4, [r0, #0]
    64c0:	60c4      	str	r4, [r0, #12]
    64c2:	2d00      	cmp	r5, #0
    64c4:	d007      	beq.n	64d6 <_Bfree+0x30>
    64c6:	6a72      	ldr	r2, [r6, #36]	; 0x24
    64c8:	6869      	ldr	r1, [r5, #4]
    64ca:	68d2      	ldr	r2, [r2, #12]
    64cc:	008b      	lsls	r3, r1, #2
    64ce:	18d3      	adds	r3, r2, r3
    64d0:	681a      	ldr	r2, [r3, #0]
    64d2:	602a      	str	r2, [r5, #0]
    64d4:	601d      	str	r5, [r3, #0]
    64d6:	bd70      	pop	{r4, r5, r6, pc}

000064d8 <__multadd>:
    64d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    64da:	1c0c      	adds	r4, r1, #0
    64dc:	1c1e      	adds	r6, r3, #0
    64de:	690d      	ldr	r5, [r1, #16]
    64e0:	1c07      	adds	r7, r0, #0
    64e2:	3114      	adds	r1, #20
    64e4:	2300      	movs	r3, #0
    64e6:	6808      	ldr	r0, [r1, #0]
    64e8:	3301      	adds	r3, #1
    64ea:	b280      	uxth	r0, r0
    64ec:	4350      	muls	r0, r2
    64ee:	1980      	adds	r0, r0, r6
    64f0:	4684      	mov	ip, r0
    64f2:	0c06      	lsrs	r6, r0, #16
    64f4:	6808      	ldr	r0, [r1, #0]
    64f6:	0c00      	lsrs	r0, r0, #16
    64f8:	4350      	muls	r0, r2
    64fa:	1830      	adds	r0, r6, r0
    64fc:	0c06      	lsrs	r6, r0, #16
    64fe:	0400      	lsls	r0, r0, #16
    6500:	9001      	str	r0, [sp, #4]
    6502:	4660      	mov	r0, ip
    6504:	b280      	uxth	r0, r0
    6506:	4684      	mov	ip, r0
    6508:	9801      	ldr	r0, [sp, #4]
    650a:	4484      	add	ip, r0
    650c:	4660      	mov	r0, ip
    650e:	c101      	stmia	r1!, {r0}
    6510:	42ab      	cmp	r3, r5
    6512:	dbe8      	blt.n	64e6 <__multadd+0xe>
    6514:	2e00      	cmp	r6, #0
    6516:	d01b      	beq.n	6550 <__multadd+0x78>
    6518:	68a3      	ldr	r3, [r4, #8]
    651a:	429d      	cmp	r5, r3
    651c:	db12      	blt.n	6544 <__multadd+0x6c>
    651e:	6861      	ldr	r1, [r4, #4]
    6520:	1c38      	adds	r0, r7, #0
    6522:	3101      	adds	r1, #1
    6524:	f7ff ff87 	bl	6436 <_Balloc>
    6528:	6922      	ldr	r2, [r4, #16]
    652a:	1c21      	adds	r1, r4, #0
    652c:	3202      	adds	r2, #2
    652e:	9001      	str	r0, [sp, #4]
    6530:	310c      	adds	r1, #12
    6532:	0092      	lsls	r2, r2, #2
    6534:	300c      	adds	r0, #12
    6536:	f7fe f827 	bl	4588 <memcpy>
    653a:	1c21      	adds	r1, r4, #0
    653c:	1c38      	adds	r0, r7, #0
    653e:	f7ff ffb2 	bl	64a6 <_Bfree>
    6542:	9c01      	ldr	r4, [sp, #4]
    6544:	1d2b      	adds	r3, r5, #4
    6546:	009b      	lsls	r3, r3, #2
    6548:	18e3      	adds	r3, r4, r3
    654a:	3501      	adds	r5, #1
    654c:	605e      	str	r6, [r3, #4]
    654e:	6125      	str	r5, [r4, #16]
    6550:	1c20      	adds	r0, r4, #0
    6552:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00006554 <__hi0bits>:
    6554:	2200      	movs	r2, #0
    6556:	1c03      	adds	r3, r0, #0
    6558:	0c01      	lsrs	r1, r0, #16
    655a:	4291      	cmp	r1, r2
    655c:	d101      	bne.n	6562 <__hi0bits+0xe>
    655e:	0403      	lsls	r3, r0, #16
    6560:	2210      	movs	r2, #16
    6562:	0e19      	lsrs	r1, r3, #24
    6564:	d101      	bne.n	656a <__hi0bits+0x16>
    6566:	3208      	adds	r2, #8
    6568:	021b      	lsls	r3, r3, #8
    656a:	0f19      	lsrs	r1, r3, #28
    656c:	d101      	bne.n	6572 <__hi0bits+0x1e>
    656e:	3204      	adds	r2, #4
    6570:	011b      	lsls	r3, r3, #4
    6572:	0f99      	lsrs	r1, r3, #30
    6574:	d101      	bne.n	657a <__hi0bits+0x26>
    6576:	3202      	adds	r2, #2
    6578:	009b      	lsls	r3, r3, #2
    657a:	2b00      	cmp	r3, #0
    657c:	db04      	blt.n	6588 <__hi0bits+0x34>
    657e:	2020      	movs	r0, #32
    6580:	0059      	lsls	r1, r3, #1
    6582:	d502      	bpl.n	658a <__hi0bits+0x36>
    6584:	1c50      	adds	r0, r2, #1
    6586:	e000      	b.n	658a <__hi0bits+0x36>
    6588:	1c10      	adds	r0, r2, #0
    658a:	4770      	bx	lr

0000658c <__lo0bits>:
    658c:	6803      	ldr	r3, [r0, #0]
    658e:	2207      	movs	r2, #7
    6590:	1c01      	adds	r1, r0, #0
    6592:	401a      	ands	r2, r3
    6594:	d00b      	beq.n	65ae <__lo0bits+0x22>
    6596:	2201      	movs	r2, #1
    6598:	2000      	movs	r0, #0
    659a:	4213      	tst	r3, r2
    659c:	d122      	bne.n	65e4 <__lo0bits+0x58>
    659e:	2002      	movs	r0, #2
    65a0:	4203      	tst	r3, r0
    65a2:	d001      	beq.n	65a8 <__lo0bits+0x1c>
    65a4:	40d3      	lsrs	r3, r2
    65a6:	e01b      	b.n	65e0 <__lo0bits+0x54>
    65a8:	089b      	lsrs	r3, r3, #2
    65aa:	600b      	str	r3, [r1, #0]
    65ac:	e01a      	b.n	65e4 <__lo0bits+0x58>
    65ae:	b298      	uxth	r0, r3
    65b0:	2800      	cmp	r0, #0
    65b2:	d101      	bne.n	65b8 <__lo0bits+0x2c>
    65b4:	0c1b      	lsrs	r3, r3, #16
    65b6:	2210      	movs	r2, #16
    65b8:	b2d8      	uxtb	r0, r3
    65ba:	2800      	cmp	r0, #0
    65bc:	d101      	bne.n	65c2 <__lo0bits+0x36>
    65be:	3208      	adds	r2, #8
    65c0:	0a1b      	lsrs	r3, r3, #8
    65c2:	0718      	lsls	r0, r3, #28
    65c4:	d101      	bne.n	65ca <__lo0bits+0x3e>
    65c6:	3204      	adds	r2, #4
    65c8:	091b      	lsrs	r3, r3, #4
    65ca:	0798      	lsls	r0, r3, #30
    65cc:	d101      	bne.n	65d2 <__lo0bits+0x46>
    65ce:	3202      	adds	r2, #2
    65d0:	089b      	lsrs	r3, r3, #2
    65d2:	07d8      	lsls	r0, r3, #31
    65d4:	d404      	bmi.n	65e0 <__lo0bits+0x54>
    65d6:	085b      	lsrs	r3, r3, #1
    65d8:	2020      	movs	r0, #32
    65da:	2b00      	cmp	r3, #0
    65dc:	d002      	beq.n	65e4 <__lo0bits+0x58>
    65de:	3201      	adds	r2, #1
    65e0:	600b      	str	r3, [r1, #0]
    65e2:	1c10      	adds	r0, r2, #0
    65e4:	4770      	bx	lr

000065e6 <__i2b>:
    65e6:	b510      	push	{r4, lr}
    65e8:	1c0c      	adds	r4, r1, #0
    65ea:	2101      	movs	r1, #1
    65ec:	f7ff ff23 	bl	6436 <_Balloc>
    65f0:	2301      	movs	r3, #1
    65f2:	6144      	str	r4, [r0, #20]
    65f4:	6103      	str	r3, [r0, #16]
    65f6:	bd10      	pop	{r4, pc}

000065f8 <__multiply>:
    65f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    65fa:	1c0c      	adds	r4, r1, #0
    65fc:	1c15      	adds	r5, r2, #0
    65fe:	6909      	ldr	r1, [r1, #16]
    6600:	6912      	ldr	r2, [r2, #16]
    6602:	b08b      	sub	sp, #44	; 0x2c
    6604:	4291      	cmp	r1, r2
    6606:	da02      	bge.n	660e <__multiply+0x16>
    6608:	1c23      	adds	r3, r4, #0
    660a:	1c2c      	adds	r4, r5, #0
    660c:	1c1d      	adds	r5, r3, #0
    660e:	6927      	ldr	r7, [r4, #16]
    6610:	692e      	ldr	r6, [r5, #16]
    6612:	68a2      	ldr	r2, [r4, #8]
    6614:	19bb      	adds	r3, r7, r6
    6616:	6861      	ldr	r1, [r4, #4]
    6618:	9302      	str	r3, [sp, #8]
    661a:	4293      	cmp	r3, r2
    661c:	dd00      	ble.n	6620 <__multiply+0x28>
    661e:	3101      	adds	r1, #1
    6620:	f7ff ff09 	bl	6436 <_Balloc>
    6624:	1c03      	adds	r3, r0, #0
    6626:	9003      	str	r0, [sp, #12]
    6628:	9802      	ldr	r0, [sp, #8]
    662a:	3314      	adds	r3, #20
    662c:	0082      	lsls	r2, r0, #2
    662e:	189a      	adds	r2, r3, r2
    6630:	1c19      	adds	r1, r3, #0
    6632:	4291      	cmp	r1, r2
    6634:	d202      	bcs.n	663c <__multiply+0x44>
    6636:	2000      	movs	r0, #0
    6638:	c101      	stmia	r1!, {r0}
    663a:	e7fa      	b.n	6632 <__multiply+0x3a>
    663c:	3514      	adds	r5, #20
    663e:	3414      	adds	r4, #20
    6640:	00bf      	lsls	r7, r7, #2
    6642:	46ac      	mov	ip, r5
    6644:	00b6      	lsls	r6, r6, #2
    6646:	19e7      	adds	r7, r4, r7
    6648:	4466      	add	r6, ip
    664a:	9404      	str	r4, [sp, #16]
    664c:	9707      	str	r7, [sp, #28]
    664e:	9609      	str	r6, [sp, #36]	; 0x24
    6650:	9e09      	ldr	r6, [sp, #36]	; 0x24
    6652:	45b4      	cmp	ip, r6
    6654:	d256      	bcs.n	6704 <__multiply+0x10c>
    6656:	4665      	mov	r5, ip
    6658:	882d      	ldrh	r5, [r5, #0]
    665a:	9505      	str	r5, [sp, #20]
    665c:	2d00      	cmp	r5, #0
    665e:	d01f      	beq.n	66a0 <__multiply+0xa8>
    6660:	9c04      	ldr	r4, [sp, #16]
    6662:	1c19      	adds	r1, r3, #0
    6664:	2000      	movs	r0, #0
    6666:	680f      	ldr	r7, [r1, #0]
    6668:	cc40      	ldmia	r4!, {r6}
    666a:	b2bf      	uxth	r7, r7
    666c:	9d05      	ldr	r5, [sp, #20]
    666e:	9706      	str	r7, [sp, #24]
    6670:	b2b7      	uxth	r7, r6
    6672:	436f      	muls	r7, r5
    6674:	9d06      	ldr	r5, [sp, #24]
    6676:	0c36      	lsrs	r6, r6, #16
    6678:	19ef      	adds	r7, r5, r7
    667a:	183f      	adds	r7, r7, r0
    667c:	6808      	ldr	r0, [r1, #0]
    667e:	9108      	str	r1, [sp, #32]
    6680:	0c05      	lsrs	r5, r0, #16
    6682:	9805      	ldr	r0, [sp, #20]
    6684:	4346      	muls	r6, r0
    6686:	0c38      	lsrs	r0, r7, #16
    6688:	19ad      	adds	r5, r5, r6
    668a:	182d      	adds	r5, r5, r0
    668c:	0c28      	lsrs	r0, r5, #16
    668e:	b2bf      	uxth	r7, r7
    6690:	042d      	lsls	r5, r5, #16
    6692:	433d      	orrs	r5, r7
    6694:	c120      	stmia	r1!, {r5}
    6696:	9d07      	ldr	r5, [sp, #28]
    6698:	42ac      	cmp	r4, r5
    669a:	d3e4      	bcc.n	6666 <__multiply+0x6e>
    669c:	9e08      	ldr	r6, [sp, #32]
    669e:	6070      	str	r0, [r6, #4]
    66a0:	4667      	mov	r7, ip
    66a2:	887d      	ldrh	r5, [r7, #2]
    66a4:	2d00      	cmp	r5, #0
    66a6:	d022      	beq.n	66ee <__multiply+0xf6>
    66a8:	2600      	movs	r6, #0
    66aa:	6818      	ldr	r0, [r3, #0]
    66ac:	9c04      	ldr	r4, [sp, #16]
    66ae:	1c19      	adds	r1, r3, #0
    66b0:	9601      	str	r6, [sp, #4]
    66b2:	8827      	ldrh	r7, [r4, #0]
    66b4:	b280      	uxth	r0, r0
    66b6:	436f      	muls	r7, r5
    66b8:	9706      	str	r7, [sp, #24]
    66ba:	9e06      	ldr	r6, [sp, #24]
    66bc:	884f      	ldrh	r7, [r1, #2]
    66be:	9105      	str	r1, [sp, #20]
    66c0:	19f6      	adds	r6, r6, r7
    66c2:	9f01      	ldr	r7, [sp, #4]
    66c4:	19f7      	adds	r7, r6, r7
    66c6:	9706      	str	r7, [sp, #24]
    66c8:	043f      	lsls	r7, r7, #16
    66ca:	4338      	orrs	r0, r7
    66cc:	6008      	str	r0, [r1, #0]
    66ce:	cc01      	ldmia	r4!, {r0}
    66d0:	888f      	ldrh	r7, [r1, #4]
    66d2:	0c00      	lsrs	r0, r0, #16
    66d4:	4368      	muls	r0, r5
    66d6:	19c0      	adds	r0, r0, r7
    66d8:	9f06      	ldr	r7, [sp, #24]
    66da:	3104      	adds	r1, #4
    66dc:	0c3e      	lsrs	r6, r7, #16
    66de:	1980      	adds	r0, r0, r6
    66e0:	9f07      	ldr	r7, [sp, #28]
    66e2:	0c06      	lsrs	r6, r0, #16
    66e4:	9601      	str	r6, [sp, #4]
    66e6:	42a7      	cmp	r7, r4
    66e8:	d8e3      	bhi.n	66b2 <__multiply+0xba>
    66ea:	9905      	ldr	r1, [sp, #20]
    66ec:	6048      	str	r0, [r1, #4]
    66ee:	2504      	movs	r5, #4
    66f0:	44ac      	add	ip, r5
    66f2:	195b      	adds	r3, r3, r5
    66f4:	e7ac      	b.n	6650 <__multiply+0x58>
    66f6:	3a04      	subs	r2, #4
    66f8:	6810      	ldr	r0, [r2, #0]
    66fa:	2800      	cmp	r0, #0
    66fc:	d105      	bne.n	670a <__multiply+0x112>
    66fe:	9f02      	ldr	r7, [sp, #8]
    6700:	3f01      	subs	r7, #1
    6702:	9702      	str	r7, [sp, #8]
    6704:	9d02      	ldr	r5, [sp, #8]
    6706:	2d00      	cmp	r5, #0
    6708:	dcf5      	bgt.n	66f6 <__multiply+0xfe>
    670a:	9f03      	ldr	r7, [sp, #12]
    670c:	9e02      	ldr	r6, [sp, #8]
    670e:	1c38      	adds	r0, r7, #0
    6710:	613e      	str	r6, [r7, #16]
    6712:	b00b      	add	sp, #44	; 0x2c
    6714:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006718 <__pow5mult>:
    6718:	2303      	movs	r3, #3
    671a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    671c:	4013      	ands	r3, r2
    671e:	1c05      	adds	r5, r0, #0
    6720:	1c0e      	adds	r6, r1, #0
    6722:	1c14      	adds	r4, r2, #0
    6724:	2b00      	cmp	r3, #0
    6726:	d007      	beq.n	6738 <__pow5mult+0x20>
    6728:	4a22      	ldr	r2, [pc, #136]	; (67b4 <__pow5mult+0x9c>)
    672a:	3b01      	subs	r3, #1
    672c:	009b      	lsls	r3, r3, #2
    672e:	589a      	ldr	r2, [r3, r2]
    6730:	2300      	movs	r3, #0
    6732:	f7ff fed1 	bl	64d8 <__multadd>
    6736:	1c06      	adds	r6, r0, #0
    6738:	10a4      	asrs	r4, r4, #2
    673a:	9401      	str	r4, [sp, #4]
    673c:	d037      	beq.n	67ae <__pow5mult+0x96>
    673e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    6740:	2c00      	cmp	r4, #0
    6742:	d107      	bne.n	6754 <__pow5mult+0x3c>
    6744:	2010      	movs	r0, #16
    6746:	f7ff fe61 	bl	640c <malloc>
    674a:	6268      	str	r0, [r5, #36]	; 0x24
    674c:	6044      	str	r4, [r0, #4]
    674e:	6084      	str	r4, [r0, #8]
    6750:	6004      	str	r4, [r0, #0]
    6752:	60c4      	str	r4, [r0, #12]
    6754:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    6756:	68bc      	ldr	r4, [r7, #8]
    6758:	2c00      	cmp	r4, #0
    675a:	d110      	bne.n	677e <__pow5mult+0x66>
    675c:	1c28      	adds	r0, r5, #0
    675e:	4916      	ldr	r1, [pc, #88]	; (67b8 <__pow5mult+0xa0>)
    6760:	f7ff ff41 	bl	65e6 <__i2b>
    6764:	2300      	movs	r3, #0
    6766:	60b8      	str	r0, [r7, #8]
    6768:	1c04      	adds	r4, r0, #0
    676a:	6003      	str	r3, [r0, #0]
    676c:	e007      	b.n	677e <__pow5mult+0x66>
    676e:	9b01      	ldr	r3, [sp, #4]
    6770:	105b      	asrs	r3, r3, #1
    6772:	9301      	str	r3, [sp, #4]
    6774:	d01b      	beq.n	67ae <__pow5mult+0x96>
    6776:	6820      	ldr	r0, [r4, #0]
    6778:	2800      	cmp	r0, #0
    677a:	d00f      	beq.n	679c <__pow5mult+0x84>
    677c:	1c04      	adds	r4, r0, #0
    677e:	9b01      	ldr	r3, [sp, #4]
    6780:	07db      	lsls	r3, r3, #31
    6782:	d5f4      	bpl.n	676e <__pow5mult+0x56>
    6784:	1c31      	adds	r1, r6, #0
    6786:	1c22      	adds	r2, r4, #0
    6788:	1c28      	adds	r0, r5, #0
    678a:	f7ff ff35 	bl	65f8 <__multiply>
    678e:	1c31      	adds	r1, r6, #0
    6790:	1c07      	adds	r7, r0, #0
    6792:	1c28      	adds	r0, r5, #0
    6794:	f7ff fe87 	bl	64a6 <_Bfree>
    6798:	1c3e      	adds	r6, r7, #0
    679a:	e7e8      	b.n	676e <__pow5mult+0x56>
    679c:	1c28      	adds	r0, r5, #0
    679e:	1c21      	adds	r1, r4, #0
    67a0:	1c22      	adds	r2, r4, #0
    67a2:	f7ff ff29 	bl	65f8 <__multiply>
    67a6:	2300      	movs	r3, #0
    67a8:	6020      	str	r0, [r4, #0]
    67aa:	6003      	str	r3, [r0, #0]
    67ac:	e7e6      	b.n	677c <__pow5mult+0x64>
    67ae:	1c30      	adds	r0, r6, #0
    67b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    67b2:	46c0      	nop			; (mov r8, r8)
    67b4:	0000a258 	.word	0x0000a258
    67b8:	00000271 	.word	0x00000271

000067bc <__lshift>:
    67bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    67be:	1c0c      	adds	r4, r1, #0
    67c0:	b085      	sub	sp, #20
    67c2:	9003      	str	r0, [sp, #12]
    67c4:	6920      	ldr	r0, [r4, #16]
    67c6:	1155      	asrs	r5, r2, #5
    67c8:	1828      	adds	r0, r5, r0
    67ca:	9002      	str	r0, [sp, #8]
    67cc:	6849      	ldr	r1, [r1, #4]
    67ce:	3001      	adds	r0, #1
    67d0:	68a3      	ldr	r3, [r4, #8]
    67d2:	1c17      	adds	r7, r2, #0
    67d4:	9000      	str	r0, [sp, #0]
    67d6:	9a00      	ldr	r2, [sp, #0]
    67d8:	429a      	cmp	r2, r3
    67da:	dd02      	ble.n	67e2 <__lshift+0x26>
    67dc:	3101      	adds	r1, #1
    67de:	005b      	lsls	r3, r3, #1
    67e0:	e7f9      	b.n	67d6 <__lshift+0x1a>
    67e2:	9803      	ldr	r0, [sp, #12]
    67e4:	f7ff fe27 	bl	6436 <_Balloc>
    67e8:	1c02      	adds	r2, r0, #0
    67ea:	1c06      	adds	r6, r0, #0
    67ec:	3214      	adds	r2, #20
    67ee:	2300      	movs	r3, #0
    67f0:	42ab      	cmp	r3, r5
    67f2:	da04      	bge.n	67fe <__lshift+0x42>
    67f4:	0099      	lsls	r1, r3, #2
    67f6:	2000      	movs	r0, #0
    67f8:	5050      	str	r0, [r2, r1]
    67fa:	3301      	adds	r3, #1
    67fc:	e7f8      	b.n	67f0 <__lshift+0x34>
    67fe:	43eb      	mvns	r3, r5
    6800:	17db      	asrs	r3, r3, #31
    6802:	401d      	ands	r5, r3
    6804:	00ad      	lsls	r5, r5, #2
    6806:	6920      	ldr	r0, [r4, #16]
    6808:	1955      	adds	r5, r2, r5
    680a:	1c22      	adds	r2, r4, #0
    680c:	3214      	adds	r2, #20
    680e:	0083      	lsls	r3, r0, #2
    6810:	189b      	adds	r3, r3, r2
    6812:	469c      	mov	ip, r3
    6814:	231f      	movs	r3, #31
    6816:	401f      	ands	r7, r3
    6818:	d014      	beq.n	6844 <__lshift+0x88>
    681a:	2320      	movs	r3, #32
    681c:	1bdb      	subs	r3, r3, r7
    681e:	9301      	str	r3, [sp, #4]
    6820:	2300      	movs	r3, #0
    6822:	6810      	ldr	r0, [r2, #0]
    6824:	1c29      	adds	r1, r5, #0
    6826:	40b8      	lsls	r0, r7
    6828:	4303      	orrs	r3, r0
    682a:	c508      	stmia	r5!, {r3}
    682c:	ca08      	ldmia	r2!, {r3}
    682e:	9801      	ldr	r0, [sp, #4]
    6830:	40c3      	lsrs	r3, r0
    6832:	4594      	cmp	ip, r2
    6834:	d8f5      	bhi.n	6822 <__lshift+0x66>
    6836:	604b      	str	r3, [r1, #4]
    6838:	2b00      	cmp	r3, #0
    683a:	d007      	beq.n	684c <__lshift+0x90>
    683c:	9902      	ldr	r1, [sp, #8]
    683e:	3102      	adds	r1, #2
    6840:	9100      	str	r1, [sp, #0]
    6842:	e003      	b.n	684c <__lshift+0x90>
    6844:	ca08      	ldmia	r2!, {r3}
    6846:	c508      	stmia	r5!, {r3}
    6848:	4594      	cmp	ip, r2
    684a:	d8fb      	bhi.n	6844 <__lshift+0x88>
    684c:	9b00      	ldr	r3, [sp, #0]
    684e:	9803      	ldr	r0, [sp, #12]
    6850:	3b01      	subs	r3, #1
    6852:	6133      	str	r3, [r6, #16]
    6854:	1c21      	adds	r1, r4, #0
    6856:	f7ff fe26 	bl	64a6 <_Bfree>
    685a:	1c30      	adds	r0, r6, #0
    685c:	b005      	add	sp, #20
    685e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006860 <__mcmp>:
    6860:	b510      	push	{r4, lr}
    6862:	6902      	ldr	r2, [r0, #16]
    6864:	690c      	ldr	r4, [r1, #16]
    6866:	1c03      	adds	r3, r0, #0
    6868:	1b10      	subs	r0, r2, r4
    686a:	d113      	bne.n	6894 <__mcmp+0x34>
    686c:	1c1a      	adds	r2, r3, #0
    686e:	00a0      	lsls	r0, r4, #2
    6870:	3214      	adds	r2, #20
    6872:	3114      	adds	r1, #20
    6874:	1813      	adds	r3, r2, r0
    6876:	1809      	adds	r1, r1, r0
    6878:	3b04      	subs	r3, #4
    687a:	3904      	subs	r1, #4
    687c:	681c      	ldr	r4, [r3, #0]
    687e:	6808      	ldr	r0, [r1, #0]
    6880:	4284      	cmp	r4, r0
    6882:	d004      	beq.n	688e <__mcmp+0x2e>
    6884:	4284      	cmp	r4, r0
    6886:	4180      	sbcs	r0, r0
    6888:	2301      	movs	r3, #1
    688a:	4318      	orrs	r0, r3
    688c:	e002      	b.n	6894 <__mcmp+0x34>
    688e:	4293      	cmp	r3, r2
    6890:	d8f2      	bhi.n	6878 <__mcmp+0x18>
    6892:	2000      	movs	r0, #0
    6894:	bd10      	pop	{r4, pc}

00006896 <__mdiff>:
    6896:	b5f0      	push	{r4, r5, r6, r7, lr}
    6898:	1c07      	adds	r7, r0, #0
    689a:	b085      	sub	sp, #20
    689c:	1c08      	adds	r0, r1, #0
    689e:	1c0d      	adds	r5, r1, #0
    68a0:	1c11      	adds	r1, r2, #0
    68a2:	1c14      	adds	r4, r2, #0
    68a4:	f7ff ffdc 	bl	6860 <__mcmp>
    68a8:	1e06      	subs	r6, r0, #0
    68aa:	d107      	bne.n	68bc <__mdiff+0x26>
    68ac:	1c38      	adds	r0, r7, #0
    68ae:	1c31      	adds	r1, r6, #0
    68b0:	f7ff fdc1 	bl	6436 <_Balloc>
    68b4:	2301      	movs	r3, #1
    68b6:	6103      	str	r3, [r0, #16]
    68b8:	6146      	str	r6, [r0, #20]
    68ba:	e050      	b.n	695e <__mdiff+0xc8>
    68bc:	2800      	cmp	r0, #0
    68be:	db01      	blt.n	68c4 <__mdiff+0x2e>
    68c0:	2600      	movs	r6, #0
    68c2:	e003      	b.n	68cc <__mdiff+0x36>
    68c4:	1c2b      	adds	r3, r5, #0
    68c6:	2601      	movs	r6, #1
    68c8:	1c25      	adds	r5, r4, #0
    68ca:	1c1c      	adds	r4, r3, #0
    68cc:	6869      	ldr	r1, [r5, #4]
    68ce:	1c38      	adds	r0, r7, #0
    68d0:	f7ff fdb1 	bl	6436 <_Balloc>
    68d4:	692a      	ldr	r2, [r5, #16]
    68d6:	1c2b      	adds	r3, r5, #0
    68d8:	3314      	adds	r3, #20
    68da:	0091      	lsls	r1, r2, #2
    68dc:	1859      	adds	r1, r3, r1
    68de:	9102      	str	r1, [sp, #8]
    68e0:	6921      	ldr	r1, [r4, #16]
    68e2:	1c25      	adds	r5, r4, #0
    68e4:	3514      	adds	r5, #20
    68e6:	0089      	lsls	r1, r1, #2
    68e8:	1869      	adds	r1, r5, r1
    68ea:	1c04      	adds	r4, r0, #0
    68ec:	9103      	str	r1, [sp, #12]
    68ee:	60c6      	str	r6, [r0, #12]
    68f0:	3414      	adds	r4, #20
    68f2:	2100      	movs	r1, #0
    68f4:	cb40      	ldmia	r3!, {r6}
    68f6:	cd80      	ldmia	r5!, {r7}
    68f8:	46b4      	mov	ip, r6
    68fa:	b2b6      	uxth	r6, r6
    68fc:	1871      	adds	r1, r6, r1
    68fe:	b2be      	uxth	r6, r7
    6900:	1b8e      	subs	r6, r1, r6
    6902:	4661      	mov	r1, ip
    6904:	9601      	str	r6, [sp, #4]
    6906:	0c3f      	lsrs	r7, r7, #16
    6908:	0c0e      	lsrs	r6, r1, #16
    690a:	1bf7      	subs	r7, r6, r7
    690c:	9e01      	ldr	r6, [sp, #4]
    690e:	3404      	adds	r4, #4
    6910:	1431      	asrs	r1, r6, #16
    6912:	187f      	adds	r7, r7, r1
    6914:	1439      	asrs	r1, r7, #16
    6916:	043f      	lsls	r7, r7, #16
    6918:	9700      	str	r7, [sp, #0]
    691a:	9f01      	ldr	r7, [sp, #4]
    691c:	1f26      	subs	r6, r4, #4
    691e:	46b4      	mov	ip, r6
    6920:	b2be      	uxth	r6, r7
    6922:	9f00      	ldr	r7, [sp, #0]
    6924:	4337      	orrs	r7, r6
    6926:	4666      	mov	r6, ip
    6928:	6037      	str	r7, [r6, #0]
    692a:	9f03      	ldr	r7, [sp, #12]
    692c:	42bd      	cmp	r5, r7
    692e:	d3e1      	bcc.n	68f4 <__mdiff+0x5e>
    6930:	9e02      	ldr	r6, [sp, #8]
    6932:	1c25      	adds	r5, r4, #0
    6934:	42b3      	cmp	r3, r6
    6936:	d20b      	bcs.n	6950 <__mdiff+0xba>
    6938:	cb80      	ldmia	r3!, {r7}
    693a:	b2bd      	uxth	r5, r7
    693c:	186d      	adds	r5, r5, r1
    693e:	142e      	asrs	r6, r5, #16
    6940:	0c3f      	lsrs	r7, r7, #16
    6942:	19f6      	adds	r6, r6, r7
    6944:	1431      	asrs	r1, r6, #16
    6946:	b2ad      	uxth	r5, r5
    6948:	0436      	lsls	r6, r6, #16
    694a:	4335      	orrs	r5, r6
    694c:	c420      	stmia	r4!, {r5}
    694e:	e7ef      	b.n	6930 <__mdiff+0x9a>
    6950:	3d04      	subs	r5, #4
    6952:	682f      	ldr	r7, [r5, #0]
    6954:	2f00      	cmp	r7, #0
    6956:	d101      	bne.n	695c <__mdiff+0xc6>
    6958:	3a01      	subs	r2, #1
    695a:	e7f9      	b.n	6950 <__mdiff+0xba>
    695c:	6102      	str	r2, [r0, #16]
    695e:	b005      	add	sp, #20
    6960:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00006964 <__d2b>:
    6964:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6966:	2101      	movs	r1, #1
    6968:	1c1d      	adds	r5, r3, #0
    696a:	1c14      	adds	r4, r2, #0
    696c:	f7ff fd63 	bl	6436 <_Balloc>
    6970:	006f      	lsls	r7, r5, #1
    6972:	032b      	lsls	r3, r5, #12
    6974:	1c06      	adds	r6, r0, #0
    6976:	0b1b      	lsrs	r3, r3, #12
    6978:	0d7f      	lsrs	r7, r7, #21
    697a:	d002      	beq.n	6982 <__d2b+0x1e>
    697c:	2280      	movs	r2, #128	; 0x80
    697e:	0352      	lsls	r2, r2, #13
    6980:	4313      	orrs	r3, r2
    6982:	9301      	str	r3, [sp, #4]
    6984:	2c00      	cmp	r4, #0
    6986:	d019      	beq.n	69bc <__d2b+0x58>
    6988:	4668      	mov	r0, sp
    698a:	9400      	str	r4, [sp, #0]
    698c:	f7ff fdfe 	bl	658c <__lo0bits>
    6990:	9a00      	ldr	r2, [sp, #0]
    6992:	2800      	cmp	r0, #0
    6994:	d009      	beq.n	69aa <__d2b+0x46>
    6996:	9b01      	ldr	r3, [sp, #4]
    6998:	2120      	movs	r1, #32
    699a:	1c1c      	adds	r4, r3, #0
    699c:	1a09      	subs	r1, r1, r0
    699e:	408c      	lsls	r4, r1
    69a0:	4322      	orrs	r2, r4
    69a2:	40c3      	lsrs	r3, r0
    69a4:	6172      	str	r2, [r6, #20]
    69a6:	9301      	str	r3, [sp, #4]
    69a8:	e000      	b.n	69ac <__d2b+0x48>
    69aa:	6172      	str	r2, [r6, #20]
    69ac:	9c01      	ldr	r4, [sp, #4]
    69ae:	61b4      	str	r4, [r6, #24]
    69b0:	4263      	negs	r3, r4
    69b2:	4163      	adcs	r3, r4
    69b4:	2402      	movs	r4, #2
    69b6:	1ae4      	subs	r4, r4, r3
    69b8:	6134      	str	r4, [r6, #16]
    69ba:	e007      	b.n	69cc <__d2b+0x68>
    69bc:	a801      	add	r0, sp, #4
    69be:	f7ff fde5 	bl	658c <__lo0bits>
    69c2:	9901      	ldr	r1, [sp, #4]
    69c4:	2401      	movs	r4, #1
    69c6:	6171      	str	r1, [r6, #20]
    69c8:	6134      	str	r4, [r6, #16]
    69ca:	3020      	adds	r0, #32
    69cc:	2f00      	cmp	r7, #0
    69ce:	d009      	beq.n	69e4 <__d2b+0x80>
    69d0:	4a0d      	ldr	r2, [pc, #52]	; (6a08 <__d2b+0xa4>)
    69d2:	9c08      	ldr	r4, [sp, #32]
    69d4:	18bf      	adds	r7, r7, r2
    69d6:	183f      	adds	r7, r7, r0
    69d8:	6027      	str	r7, [r4, #0]
    69da:	2335      	movs	r3, #53	; 0x35
    69dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    69de:	1a18      	subs	r0, r3, r0
    69e0:	6020      	str	r0, [r4, #0]
    69e2:	e00e      	b.n	6a02 <__d2b+0x9e>
    69e4:	4909      	ldr	r1, [pc, #36]	; (6a0c <__d2b+0xa8>)
    69e6:	9a08      	ldr	r2, [sp, #32]
    69e8:	1840      	adds	r0, r0, r1
    69ea:	4909      	ldr	r1, [pc, #36]	; (6a10 <__d2b+0xac>)
    69ec:	6010      	str	r0, [r2, #0]
    69ee:	1863      	adds	r3, r4, r1
    69f0:	009b      	lsls	r3, r3, #2
    69f2:	18f3      	adds	r3, r6, r3
    69f4:	6958      	ldr	r0, [r3, #20]
    69f6:	f7ff fdad 	bl	6554 <__hi0bits>
    69fa:	0164      	lsls	r4, r4, #5
    69fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    69fe:	1a24      	subs	r4, r4, r0
    6a00:	6014      	str	r4, [r2, #0]
    6a02:	1c30      	adds	r0, r6, #0
    6a04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6a06:	46c0      	nop			; (mov r8, r8)
    6a08:	fffffbcd 	.word	0xfffffbcd
    6a0c:	fffffbce 	.word	0xfffffbce
    6a10:	3fffffff 	.word	0x3fffffff

00006a14 <_calloc_r>:
    6a14:	b538      	push	{r3, r4, r5, lr}
    6a16:	1c15      	adds	r5, r2, #0
    6a18:	434d      	muls	r5, r1
    6a1a:	1c29      	adds	r1, r5, #0
    6a1c:	f000 f850 	bl	6ac0 <_malloc_r>
    6a20:	1e04      	subs	r4, r0, #0
    6a22:	d003      	beq.n	6a2c <_calloc_r+0x18>
    6a24:	2100      	movs	r1, #0
    6a26:	1c2a      	adds	r2, r5, #0
    6a28:	f7fd fdb7 	bl	459a <memset>
    6a2c:	1c20      	adds	r0, r4, #0
    6a2e:	bd38      	pop	{r3, r4, r5, pc}

00006a30 <_free_r>:
    6a30:	b530      	push	{r4, r5, lr}
    6a32:	2900      	cmp	r1, #0
    6a34:	d040      	beq.n	6ab8 <_free_r+0x88>
    6a36:	3904      	subs	r1, #4
    6a38:	680b      	ldr	r3, [r1, #0]
    6a3a:	2b00      	cmp	r3, #0
    6a3c:	da00      	bge.n	6a40 <_free_r+0x10>
    6a3e:	18c9      	adds	r1, r1, r3
    6a40:	4a1e      	ldr	r2, [pc, #120]	; (6abc <_free_r+0x8c>)
    6a42:	6813      	ldr	r3, [r2, #0]
    6a44:	1c14      	adds	r4, r2, #0
    6a46:	2b00      	cmp	r3, #0
    6a48:	d102      	bne.n	6a50 <_free_r+0x20>
    6a4a:	604b      	str	r3, [r1, #4]
    6a4c:	6011      	str	r1, [r2, #0]
    6a4e:	e033      	b.n	6ab8 <_free_r+0x88>
    6a50:	4299      	cmp	r1, r3
    6a52:	d20f      	bcs.n	6a74 <_free_r+0x44>
    6a54:	6808      	ldr	r0, [r1, #0]
    6a56:	180a      	adds	r2, r1, r0
    6a58:	429a      	cmp	r2, r3
    6a5a:	d105      	bne.n	6a68 <_free_r+0x38>
    6a5c:	6813      	ldr	r3, [r2, #0]
    6a5e:	6852      	ldr	r2, [r2, #4]
    6a60:	18c0      	adds	r0, r0, r3
    6a62:	6008      	str	r0, [r1, #0]
    6a64:	604a      	str	r2, [r1, #4]
    6a66:	e000      	b.n	6a6a <_free_r+0x3a>
    6a68:	604b      	str	r3, [r1, #4]
    6a6a:	6021      	str	r1, [r4, #0]
    6a6c:	e024      	b.n	6ab8 <_free_r+0x88>
    6a6e:	428a      	cmp	r2, r1
    6a70:	d803      	bhi.n	6a7a <_free_r+0x4a>
    6a72:	1c13      	adds	r3, r2, #0
    6a74:	685a      	ldr	r2, [r3, #4]
    6a76:	2a00      	cmp	r2, #0
    6a78:	d1f9      	bne.n	6a6e <_free_r+0x3e>
    6a7a:	681d      	ldr	r5, [r3, #0]
    6a7c:	195c      	adds	r4, r3, r5
    6a7e:	428c      	cmp	r4, r1
    6a80:	d10b      	bne.n	6a9a <_free_r+0x6a>
    6a82:	6809      	ldr	r1, [r1, #0]
    6a84:	1869      	adds	r1, r5, r1
    6a86:	1858      	adds	r0, r3, r1
    6a88:	6019      	str	r1, [r3, #0]
    6a8a:	4290      	cmp	r0, r2
    6a8c:	d114      	bne.n	6ab8 <_free_r+0x88>
    6a8e:	6814      	ldr	r4, [r2, #0]
    6a90:	6852      	ldr	r2, [r2, #4]
    6a92:	1909      	adds	r1, r1, r4
    6a94:	6019      	str	r1, [r3, #0]
    6a96:	605a      	str	r2, [r3, #4]
    6a98:	e00e      	b.n	6ab8 <_free_r+0x88>
    6a9a:	428c      	cmp	r4, r1
    6a9c:	d902      	bls.n	6aa4 <_free_r+0x74>
    6a9e:	230c      	movs	r3, #12
    6aa0:	6003      	str	r3, [r0, #0]
    6aa2:	e009      	b.n	6ab8 <_free_r+0x88>
    6aa4:	6808      	ldr	r0, [r1, #0]
    6aa6:	180c      	adds	r4, r1, r0
    6aa8:	4294      	cmp	r4, r2
    6aaa:	d103      	bne.n	6ab4 <_free_r+0x84>
    6aac:	6814      	ldr	r4, [r2, #0]
    6aae:	6852      	ldr	r2, [r2, #4]
    6ab0:	1900      	adds	r0, r0, r4
    6ab2:	6008      	str	r0, [r1, #0]
    6ab4:	604a      	str	r2, [r1, #4]
    6ab6:	6059      	str	r1, [r3, #4]
    6ab8:	bd30      	pop	{r4, r5, pc}
    6aba:	46c0      	nop			; (mov r8, r8)
    6abc:	20000210 	.word	0x20000210

00006ac0 <_malloc_r>:
    6ac0:	b570      	push	{r4, r5, r6, lr}
    6ac2:	2303      	movs	r3, #3
    6ac4:	1ccd      	adds	r5, r1, #3
    6ac6:	439d      	bics	r5, r3
    6ac8:	3508      	adds	r5, #8
    6aca:	1c06      	adds	r6, r0, #0
    6acc:	2d0c      	cmp	r5, #12
    6ace:	d201      	bcs.n	6ad4 <_malloc_r+0x14>
    6ad0:	250c      	movs	r5, #12
    6ad2:	e001      	b.n	6ad8 <_malloc_r+0x18>
    6ad4:	2d00      	cmp	r5, #0
    6ad6:	db3f      	blt.n	6b58 <_malloc_r+0x98>
    6ad8:	428d      	cmp	r5, r1
    6ada:	d33d      	bcc.n	6b58 <_malloc_r+0x98>
    6adc:	4b20      	ldr	r3, [pc, #128]	; (6b60 <_malloc_r+0xa0>)
    6ade:	681c      	ldr	r4, [r3, #0]
    6ae0:	1c1a      	adds	r2, r3, #0
    6ae2:	1c21      	adds	r1, r4, #0
    6ae4:	2900      	cmp	r1, #0
    6ae6:	d013      	beq.n	6b10 <_malloc_r+0x50>
    6ae8:	6808      	ldr	r0, [r1, #0]
    6aea:	1b43      	subs	r3, r0, r5
    6aec:	d40d      	bmi.n	6b0a <_malloc_r+0x4a>
    6aee:	2b0b      	cmp	r3, #11
    6af0:	d902      	bls.n	6af8 <_malloc_r+0x38>
    6af2:	600b      	str	r3, [r1, #0]
    6af4:	18cc      	adds	r4, r1, r3
    6af6:	e01e      	b.n	6b36 <_malloc_r+0x76>
    6af8:	428c      	cmp	r4, r1
    6afa:	d102      	bne.n	6b02 <_malloc_r+0x42>
    6afc:	6863      	ldr	r3, [r4, #4]
    6afe:	6013      	str	r3, [r2, #0]
    6b00:	e01a      	b.n	6b38 <_malloc_r+0x78>
    6b02:	6848      	ldr	r0, [r1, #4]
    6b04:	6060      	str	r0, [r4, #4]
    6b06:	1c0c      	adds	r4, r1, #0
    6b08:	e016      	b.n	6b38 <_malloc_r+0x78>
    6b0a:	1c0c      	adds	r4, r1, #0
    6b0c:	6849      	ldr	r1, [r1, #4]
    6b0e:	e7e9      	b.n	6ae4 <_malloc_r+0x24>
    6b10:	4c14      	ldr	r4, [pc, #80]	; (6b64 <_malloc_r+0xa4>)
    6b12:	6820      	ldr	r0, [r4, #0]
    6b14:	2800      	cmp	r0, #0
    6b16:	d103      	bne.n	6b20 <_malloc_r+0x60>
    6b18:	1c30      	adds	r0, r6, #0
    6b1a:	f000 f825 	bl	6b68 <_sbrk_r>
    6b1e:	6020      	str	r0, [r4, #0]
    6b20:	1c30      	adds	r0, r6, #0
    6b22:	1c29      	adds	r1, r5, #0
    6b24:	f000 f820 	bl	6b68 <_sbrk_r>
    6b28:	1c43      	adds	r3, r0, #1
    6b2a:	d015      	beq.n	6b58 <_malloc_r+0x98>
    6b2c:	1cc4      	adds	r4, r0, #3
    6b2e:	2303      	movs	r3, #3
    6b30:	439c      	bics	r4, r3
    6b32:	4284      	cmp	r4, r0
    6b34:	d10a      	bne.n	6b4c <_malloc_r+0x8c>
    6b36:	6025      	str	r5, [r4, #0]
    6b38:	1c20      	adds	r0, r4, #0
    6b3a:	300b      	adds	r0, #11
    6b3c:	2207      	movs	r2, #7
    6b3e:	1d23      	adds	r3, r4, #4
    6b40:	4390      	bics	r0, r2
    6b42:	1ac3      	subs	r3, r0, r3
    6b44:	d00b      	beq.n	6b5e <_malloc_r+0x9e>
    6b46:	425a      	negs	r2, r3
    6b48:	50e2      	str	r2, [r4, r3]
    6b4a:	e008      	b.n	6b5e <_malloc_r+0x9e>
    6b4c:	1a21      	subs	r1, r4, r0
    6b4e:	1c30      	adds	r0, r6, #0
    6b50:	f000 f80a 	bl	6b68 <_sbrk_r>
    6b54:	3001      	adds	r0, #1
    6b56:	d1ee      	bne.n	6b36 <_malloc_r+0x76>
    6b58:	230c      	movs	r3, #12
    6b5a:	6033      	str	r3, [r6, #0]
    6b5c:	2000      	movs	r0, #0
    6b5e:	bd70      	pop	{r4, r5, r6, pc}
    6b60:	20000210 	.word	0x20000210
    6b64:	2000020c 	.word	0x2000020c

00006b68 <_sbrk_r>:
    6b68:	b538      	push	{r3, r4, r5, lr}
    6b6a:	4c07      	ldr	r4, [pc, #28]	; (6b88 <_sbrk_r+0x20>)
    6b6c:	2300      	movs	r3, #0
    6b6e:	1c05      	adds	r5, r0, #0
    6b70:	1c08      	adds	r0, r1, #0
    6b72:	6023      	str	r3, [r4, #0]
    6b74:	f7fd f886 	bl	3c84 <_sbrk>
    6b78:	1c43      	adds	r3, r0, #1
    6b7a:	d103      	bne.n	6b84 <_sbrk_r+0x1c>
    6b7c:	6823      	ldr	r3, [r4, #0]
    6b7e:	2b00      	cmp	r3, #0
    6b80:	d000      	beq.n	6b84 <_sbrk_r+0x1c>
    6b82:	602b      	str	r3, [r5, #0]
    6b84:	bd38      	pop	{r3, r4, r5, pc}
    6b86:	46c0      	nop			; (mov r8, r8)
    6b88:	20000378 	.word	0x20000378

00006b8c <__sread>:
    6b8c:	b538      	push	{r3, r4, r5, lr}
    6b8e:	1c0c      	adds	r4, r1, #0
    6b90:	250e      	movs	r5, #14
    6b92:	5f49      	ldrsh	r1, [r1, r5]
    6b94:	f000 f8ac 	bl	6cf0 <_read_r>
    6b98:	2800      	cmp	r0, #0
    6b9a:	db03      	blt.n	6ba4 <__sread+0x18>
    6b9c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    6b9e:	1813      	adds	r3, r2, r0
    6ba0:	6563      	str	r3, [r4, #84]	; 0x54
    6ba2:	e003      	b.n	6bac <__sread+0x20>
    6ba4:	89a2      	ldrh	r2, [r4, #12]
    6ba6:	4b02      	ldr	r3, [pc, #8]	; (6bb0 <__sread+0x24>)
    6ba8:	4013      	ands	r3, r2
    6baa:	81a3      	strh	r3, [r4, #12]
    6bac:	bd38      	pop	{r3, r4, r5, pc}
    6bae:	46c0      	nop			; (mov r8, r8)
    6bb0:	ffffefff 	.word	0xffffefff

00006bb4 <__swrite>:
    6bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6bb6:	1c1e      	adds	r6, r3, #0
    6bb8:	898b      	ldrh	r3, [r1, #12]
    6bba:	1c05      	adds	r5, r0, #0
    6bbc:	1c0c      	adds	r4, r1, #0
    6bbe:	1c17      	adds	r7, r2, #0
    6bc0:	05da      	lsls	r2, r3, #23
    6bc2:	d505      	bpl.n	6bd0 <__swrite+0x1c>
    6bc4:	230e      	movs	r3, #14
    6bc6:	5ec9      	ldrsh	r1, [r1, r3]
    6bc8:	2200      	movs	r2, #0
    6bca:	2302      	movs	r3, #2
    6bcc:	f000 f87c 	bl	6cc8 <_lseek_r>
    6bd0:	89a2      	ldrh	r2, [r4, #12]
    6bd2:	4b05      	ldr	r3, [pc, #20]	; (6be8 <__swrite+0x34>)
    6bd4:	1c28      	adds	r0, r5, #0
    6bd6:	4013      	ands	r3, r2
    6bd8:	81a3      	strh	r3, [r4, #12]
    6bda:	220e      	movs	r2, #14
    6bdc:	5ea1      	ldrsh	r1, [r4, r2]
    6bde:	1c33      	adds	r3, r6, #0
    6be0:	1c3a      	adds	r2, r7, #0
    6be2:	f000 f827 	bl	6c34 <_write_r>
    6be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6be8:	ffffefff 	.word	0xffffefff

00006bec <__sseek>:
    6bec:	b538      	push	{r3, r4, r5, lr}
    6bee:	1c0c      	adds	r4, r1, #0
    6bf0:	250e      	movs	r5, #14
    6bf2:	5f49      	ldrsh	r1, [r1, r5]
    6bf4:	f000 f868 	bl	6cc8 <_lseek_r>
    6bf8:	89a3      	ldrh	r3, [r4, #12]
    6bfa:	1c42      	adds	r2, r0, #1
    6bfc:	d103      	bne.n	6c06 <__sseek+0x1a>
    6bfe:	4a05      	ldr	r2, [pc, #20]	; (6c14 <__sseek+0x28>)
    6c00:	4013      	ands	r3, r2
    6c02:	81a3      	strh	r3, [r4, #12]
    6c04:	e004      	b.n	6c10 <__sseek+0x24>
    6c06:	2280      	movs	r2, #128	; 0x80
    6c08:	0152      	lsls	r2, r2, #5
    6c0a:	4313      	orrs	r3, r2
    6c0c:	81a3      	strh	r3, [r4, #12]
    6c0e:	6560      	str	r0, [r4, #84]	; 0x54
    6c10:	bd38      	pop	{r3, r4, r5, pc}
    6c12:	46c0      	nop			; (mov r8, r8)
    6c14:	ffffefff 	.word	0xffffefff

00006c18 <__sclose>:
    6c18:	b508      	push	{r3, lr}
    6c1a:	230e      	movs	r3, #14
    6c1c:	5ec9      	ldrsh	r1, [r1, r3]
    6c1e:	f000 f81d 	bl	6c5c <_close_r>
    6c22:	bd08      	pop	{r3, pc}

00006c24 <strlen>:
    6c24:	2300      	movs	r3, #0
    6c26:	5cc2      	ldrb	r2, [r0, r3]
    6c28:	3301      	adds	r3, #1
    6c2a:	2a00      	cmp	r2, #0
    6c2c:	d1fb      	bne.n	6c26 <strlen+0x2>
    6c2e:	1e58      	subs	r0, r3, #1
    6c30:	4770      	bx	lr
	...

00006c34 <_write_r>:
    6c34:	b538      	push	{r3, r4, r5, lr}
    6c36:	4c08      	ldr	r4, [pc, #32]	; (6c58 <_write_r+0x24>)
    6c38:	1c05      	adds	r5, r0, #0
    6c3a:	2000      	movs	r0, #0
    6c3c:	6020      	str	r0, [r4, #0]
    6c3e:	1c08      	adds	r0, r1, #0
    6c40:	1c11      	adds	r1, r2, #0
    6c42:	1c1a      	adds	r2, r3, #0
    6c44:	f7fc fff4 	bl	3c30 <_write>
    6c48:	1c43      	adds	r3, r0, #1
    6c4a:	d103      	bne.n	6c54 <_write_r+0x20>
    6c4c:	6823      	ldr	r3, [r4, #0]
    6c4e:	2b00      	cmp	r3, #0
    6c50:	d000      	beq.n	6c54 <_write_r+0x20>
    6c52:	602b      	str	r3, [r5, #0]
    6c54:	bd38      	pop	{r3, r4, r5, pc}
    6c56:	46c0      	nop			; (mov r8, r8)
    6c58:	20000378 	.word	0x20000378

00006c5c <_close_r>:
    6c5c:	b538      	push	{r3, r4, r5, lr}
    6c5e:	4c07      	ldr	r4, [pc, #28]	; (6c7c <_close_r+0x20>)
    6c60:	2300      	movs	r3, #0
    6c62:	1c05      	adds	r5, r0, #0
    6c64:	1c08      	adds	r0, r1, #0
    6c66:	6023      	str	r3, [r4, #0]
    6c68:	f7fd f81e 	bl	3ca8 <_close>
    6c6c:	1c43      	adds	r3, r0, #1
    6c6e:	d103      	bne.n	6c78 <_close_r+0x1c>
    6c70:	6823      	ldr	r3, [r4, #0]
    6c72:	2b00      	cmp	r3, #0
    6c74:	d000      	beq.n	6c78 <_close_r+0x1c>
    6c76:	602b      	str	r3, [r5, #0]
    6c78:	bd38      	pop	{r3, r4, r5, pc}
    6c7a:	46c0      	nop			; (mov r8, r8)
    6c7c:	20000378 	.word	0x20000378

00006c80 <_fstat_r>:
    6c80:	b538      	push	{r3, r4, r5, lr}
    6c82:	4c07      	ldr	r4, [pc, #28]	; (6ca0 <_fstat_r+0x20>)
    6c84:	2300      	movs	r3, #0
    6c86:	1c05      	adds	r5, r0, #0
    6c88:	1c08      	adds	r0, r1, #0
    6c8a:	1c11      	adds	r1, r2, #0
    6c8c:	6023      	str	r3, [r4, #0]
    6c8e:	f7fd f80f 	bl	3cb0 <_fstat>
    6c92:	1c43      	adds	r3, r0, #1
    6c94:	d103      	bne.n	6c9e <_fstat_r+0x1e>
    6c96:	6823      	ldr	r3, [r4, #0]
    6c98:	2b00      	cmp	r3, #0
    6c9a:	d000      	beq.n	6c9e <_fstat_r+0x1e>
    6c9c:	602b      	str	r3, [r5, #0]
    6c9e:	bd38      	pop	{r3, r4, r5, pc}
    6ca0:	20000378 	.word	0x20000378

00006ca4 <_isatty_r>:
    6ca4:	b538      	push	{r3, r4, r5, lr}
    6ca6:	4c07      	ldr	r4, [pc, #28]	; (6cc4 <_isatty_r+0x20>)
    6ca8:	2300      	movs	r3, #0
    6caa:	1c05      	adds	r5, r0, #0
    6cac:	1c08      	adds	r0, r1, #0
    6cae:	6023      	str	r3, [r4, #0]
    6cb0:	f7fd f804 	bl	3cbc <_isatty>
    6cb4:	1c43      	adds	r3, r0, #1
    6cb6:	d103      	bne.n	6cc0 <_isatty_r+0x1c>
    6cb8:	6823      	ldr	r3, [r4, #0]
    6cba:	2b00      	cmp	r3, #0
    6cbc:	d000      	beq.n	6cc0 <_isatty_r+0x1c>
    6cbe:	602b      	str	r3, [r5, #0]
    6cc0:	bd38      	pop	{r3, r4, r5, pc}
    6cc2:	46c0      	nop			; (mov r8, r8)
    6cc4:	20000378 	.word	0x20000378

00006cc8 <_lseek_r>:
    6cc8:	b538      	push	{r3, r4, r5, lr}
    6cca:	4c08      	ldr	r4, [pc, #32]	; (6cec <_lseek_r+0x24>)
    6ccc:	1c05      	adds	r5, r0, #0
    6cce:	2000      	movs	r0, #0
    6cd0:	6020      	str	r0, [r4, #0]
    6cd2:	1c08      	adds	r0, r1, #0
    6cd4:	1c11      	adds	r1, r2, #0
    6cd6:	1c1a      	adds	r2, r3, #0
    6cd8:	f7fc fff2 	bl	3cc0 <_lseek>
    6cdc:	1c43      	adds	r3, r0, #1
    6cde:	d103      	bne.n	6ce8 <_lseek_r+0x20>
    6ce0:	6823      	ldr	r3, [r4, #0]
    6ce2:	2b00      	cmp	r3, #0
    6ce4:	d000      	beq.n	6ce8 <_lseek_r+0x20>
    6ce6:	602b      	str	r3, [r5, #0]
    6ce8:	bd38      	pop	{r3, r4, r5, pc}
    6cea:	46c0      	nop			; (mov r8, r8)
    6cec:	20000378 	.word	0x20000378

00006cf0 <_read_r>:
    6cf0:	b538      	push	{r3, r4, r5, lr}
    6cf2:	4c08      	ldr	r4, [pc, #32]	; (6d14 <_read_r+0x24>)
    6cf4:	1c05      	adds	r5, r0, #0
    6cf6:	2000      	movs	r0, #0
    6cf8:	6020      	str	r0, [r4, #0]
    6cfa:	1c08      	adds	r0, r1, #0
    6cfc:	1c11      	adds	r1, r2, #0
    6cfe:	1c1a      	adds	r2, r3, #0
    6d00:	f7fc ff74 	bl	3bec <_read>
    6d04:	1c43      	adds	r3, r0, #1
    6d06:	d103      	bne.n	6d10 <_read_r+0x20>
    6d08:	6823      	ldr	r3, [r4, #0]
    6d0a:	2b00      	cmp	r3, #0
    6d0c:	d000      	beq.n	6d10 <_read_r+0x20>
    6d0e:	602b      	str	r3, [r5, #0]
    6d10:	bd38      	pop	{r3, r4, r5, pc}
    6d12:	46c0      	nop			; (mov r8, r8)
    6d14:	20000378 	.word	0x20000378

00006d18 <__gnu_thumb1_case_uqi>:
    6d18:	b402      	push	{r1}
    6d1a:	4671      	mov	r1, lr
    6d1c:	0849      	lsrs	r1, r1, #1
    6d1e:	0049      	lsls	r1, r1, #1
    6d20:	5c09      	ldrb	r1, [r1, r0]
    6d22:	0049      	lsls	r1, r1, #1
    6d24:	448e      	add	lr, r1
    6d26:	bc02      	pop	{r1}
    6d28:	4770      	bx	lr
    6d2a:	46c0      	nop			; (mov r8, r8)

00006d2c <__aeabi_uidiv>:
    6d2c:	2900      	cmp	r1, #0
    6d2e:	d034      	beq.n	6d9a <.udivsi3_skip_div0_test+0x6a>

00006d30 <.udivsi3_skip_div0_test>:
    6d30:	2301      	movs	r3, #1
    6d32:	2200      	movs	r2, #0
    6d34:	b410      	push	{r4}
    6d36:	4288      	cmp	r0, r1
    6d38:	d32c      	bcc.n	6d94 <.udivsi3_skip_div0_test+0x64>
    6d3a:	2401      	movs	r4, #1
    6d3c:	0724      	lsls	r4, r4, #28
    6d3e:	42a1      	cmp	r1, r4
    6d40:	d204      	bcs.n	6d4c <.udivsi3_skip_div0_test+0x1c>
    6d42:	4281      	cmp	r1, r0
    6d44:	d202      	bcs.n	6d4c <.udivsi3_skip_div0_test+0x1c>
    6d46:	0109      	lsls	r1, r1, #4
    6d48:	011b      	lsls	r3, r3, #4
    6d4a:	e7f8      	b.n	6d3e <.udivsi3_skip_div0_test+0xe>
    6d4c:	00e4      	lsls	r4, r4, #3
    6d4e:	42a1      	cmp	r1, r4
    6d50:	d204      	bcs.n	6d5c <.udivsi3_skip_div0_test+0x2c>
    6d52:	4281      	cmp	r1, r0
    6d54:	d202      	bcs.n	6d5c <.udivsi3_skip_div0_test+0x2c>
    6d56:	0049      	lsls	r1, r1, #1
    6d58:	005b      	lsls	r3, r3, #1
    6d5a:	e7f8      	b.n	6d4e <.udivsi3_skip_div0_test+0x1e>
    6d5c:	4288      	cmp	r0, r1
    6d5e:	d301      	bcc.n	6d64 <.udivsi3_skip_div0_test+0x34>
    6d60:	1a40      	subs	r0, r0, r1
    6d62:	431a      	orrs	r2, r3
    6d64:	084c      	lsrs	r4, r1, #1
    6d66:	42a0      	cmp	r0, r4
    6d68:	d302      	bcc.n	6d70 <.udivsi3_skip_div0_test+0x40>
    6d6a:	1b00      	subs	r0, r0, r4
    6d6c:	085c      	lsrs	r4, r3, #1
    6d6e:	4322      	orrs	r2, r4
    6d70:	088c      	lsrs	r4, r1, #2
    6d72:	42a0      	cmp	r0, r4
    6d74:	d302      	bcc.n	6d7c <.udivsi3_skip_div0_test+0x4c>
    6d76:	1b00      	subs	r0, r0, r4
    6d78:	089c      	lsrs	r4, r3, #2
    6d7a:	4322      	orrs	r2, r4
    6d7c:	08cc      	lsrs	r4, r1, #3
    6d7e:	42a0      	cmp	r0, r4
    6d80:	d302      	bcc.n	6d88 <.udivsi3_skip_div0_test+0x58>
    6d82:	1b00      	subs	r0, r0, r4
    6d84:	08dc      	lsrs	r4, r3, #3
    6d86:	4322      	orrs	r2, r4
    6d88:	2800      	cmp	r0, #0
    6d8a:	d003      	beq.n	6d94 <.udivsi3_skip_div0_test+0x64>
    6d8c:	091b      	lsrs	r3, r3, #4
    6d8e:	d001      	beq.n	6d94 <.udivsi3_skip_div0_test+0x64>
    6d90:	0909      	lsrs	r1, r1, #4
    6d92:	e7e3      	b.n	6d5c <.udivsi3_skip_div0_test+0x2c>
    6d94:	1c10      	adds	r0, r2, #0
    6d96:	bc10      	pop	{r4}
    6d98:	4770      	bx	lr
    6d9a:	2800      	cmp	r0, #0
    6d9c:	d001      	beq.n	6da2 <.udivsi3_skip_div0_test+0x72>
    6d9e:	2000      	movs	r0, #0
    6da0:	43c0      	mvns	r0, r0
    6da2:	b407      	push	{r0, r1, r2}
    6da4:	4802      	ldr	r0, [pc, #8]	; (6db0 <.udivsi3_skip_div0_test+0x80>)
    6da6:	a102      	add	r1, pc, #8	; (adr r1, 6db0 <.udivsi3_skip_div0_test+0x80>)
    6da8:	1840      	adds	r0, r0, r1
    6daa:	9002      	str	r0, [sp, #8]
    6dac:	bd03      	pop	{r0, r1, pc}
    6dae:	46c0      	nop			; (mov r8, r8)
    6db0:	000000d9 	.word	0x000000d9

00006db4 <__aeabi_uidivmod>:
    6db4:	2900      	cmp	r1, #0
    6db6:	d0f0      	beq.n	6d9a <.udivsi3_skip_div0_test+0x6a>
    6db8:	b503      	push	{r0, r1, lr}
    6dba:	f7ff ffb9 	bl	6d30 <.udivsi3_skip_div0_test>
    6dbe:	bc0e      	pop	{r1, r2, r3}
    6dc0:	4342      	muls	r2, r0
    6dc2:	1a89      	subs	r1, r1, r2
    6dc4:	4718      	bx	r3
    6dc6:	46c0      	nop			; (mov r8, r8)

00006dc8 <__aeabi_idiv>:
    6dc8:	2900      	cmp	r1, #0
    6dca:	d041      	beq.n	6e50 <.divsi3_skip_div0_test+0x84>

00006dcc <.divsi3_skip_div0_test>:
    6dcc:	b410      	push	{r4}
    6dce:	1c04      	adds	r4, r0, #0
    6dd0:	404c      	eors	r4, r1
    6dd2:	46a4      	mov	ip, r4
    6dd4:	2301      	movs	r3, #1
    6dd6:	2200      	movs	r2, #0
    6dd8:	2900      	cmp	r1, #0
    6dda:	d500      	bpl.n	6dde <.divsi3_skip_div0_test+0x12>
    6ddc:	4249      	negs	r1, r1
    6dde:	2800      	cmp	r0, #0
    6de0:	d500      	bpl.n	6de4 <.divsi3_skip_div0_test+0x18>
    6de2:	4240      	negs	r0, r0
    6de4:	4288      	cmp	r0, r1
    6de6:	d32c      	bcc.n	6e42 <.divsi3_skip_div0_test+0x76>
    6de8:	2401      	movs	r4, #1
    6dea:	0724      	lsls	r4, r4, #28
    6dec:	42a1      	cmp	r1, r4
    6dee:	d204      	bcs.n	6dfa <.divsi3_skip_div0_test+0x2e>
    6df0:	4281      	cmp	r1, r0
    6df2:	d202      	bcs.n	6dfa <.divsi3_skip_div0_test+0x2e>
    6df4:	0109      	lsls	r1, r1, #4
    6df6:	011b      	lsls	r3, r3, #4
    6df8:	e7f8      	b.n	6dec <.divsi3_skip_div0_test+0x20>
    6dfa:	00e4      	lsls	r4, r4, #3
    6dfc:	42a1      	cmp	r1, r4
    6dfe:	d204      	bcs.n	6e0a <.divsi3_skip_div0_test+0x3e>
    6e00:	4281      	cmp	r1, r0
    6e02:	d202      	bcs.n	6e0a <.divsi3_skip_div0_test+0x3e>
    6e04:	0049      	lsls	r1, r1, #1
    6e06:	005b      	lsls	r3, r3, #1
    6e08:	e7f8      	b.n	6dfc <.divsi3_skip_div0_test+0x30>
    6e0a:	4288      	cmp	r0, r1
    6e0c:	d301      	bcc.n	6e12 <.divsi3_skip_div0_test+0x46>
    6e0e:	1a40      	subs	r0, r0, r1
    6e10:	431a      	orrs	r2, r3
    6e12:	084c      	lsrs	r4, r1, #1
    6e14:	42a0      	cmp	r0, r4
    6e16:	d302      	bcc.n	6e1e <.divsi3_skip_div0_test+0x52>
    6e18:	1b00      	subs	r0, r0, r4
    6e1a:	085c      	lsrs	r4, r3, #1
    6e1c:	4322      	orrs	r2, r4
    6e1e:	088c      	lsrs	r4, r1, #2
    6e20:	42a0      	cmp	r0, r4
    6e22:	d302      	bcc.n	6e2a <.divsi3_skip_div0_test+0x5e>
    6e24:	1b00      	subs	r0, r0, r4
    6e26:	089c      	lsrs	r4, r3, #2
    6e28:	4322      	orrs	r2, r4
    6e2a:	08cc      	lsrs	r4, r1, #3
    6e2c:	42a0      	cmp	r0, r4
    6e2e:	d302      	bcc.n	6e36 <.divsi3_skip_div0_test+0x6a>
    6e30:	1b00      	subs	r0, r0, r4
    6e32:	08dc      	lsrs	r4, r3, #3
    6e34:	4322      	orrs	r2, r4
    6e36:	2800      	cmp	r0, #0
    6e38:	d003      	beq.n	6e42 <.divsi3_skip_div0_test+0x76>
    6e3a:	091b      	lsrs	r3, r3, #4
    6e3c:	d001      	beq.n	6e42 <.divsi3_skip_div0_test+0x76>
    6e3e:	0909      	lsrs	r1, r1, #4
    6e40:	e7e3      	b.n	6e0a <.divsi3_skip_div0_test+0x3e>
    6e42:	1c10      	adds	r0, r2, #0
    6e44:	4664      	mov	r4, ip
    6e46:	2c00      	cmp	r4, #0
    6e48:	d500      	bpl.n	6e4c <.divsi3_skip_div0_test+0x80>
    6e4a:	4240      	negs	r0, r0
    6e4c:	bc10      	pop	{r4}
    6e4e:	4770      	bx	lr
    6e50:	2800      	cmp	r0, #0
    6e52:	d006      	beq.n	6e62 <.divsi3_skip_div0_test+0x96>
    6e54:	db03      	blt.n	6e5e <.divsi3_skip_div0_test+0x92>
    6e56:	2000      	movs	r0, #0
    6e58:	43c0      	mvns	r0, r0
    6e5a:	0840      	lsrs	r0, r0, #1
    6e5c:	e001      	b.n	6e62 <.divsi3_skip_div0_test+0x96>
    6e5e:	2080      	movs	r0, #128	; 0x80
    6e60:	0600      	lsls	r0, r0, #24
    6e62:	b407      	push	{r0, r1, r2}
    6e64:	4802      	ldr	r0, [pc, #8]	; (6e70 <.divsi3_skip_div0_test+0xa4>)
    6e66:	a102      	add	r1, pc, #8	; (adr r1, 6e70 <.divsi3_skip_div0_test+0xa4>)
    6e68:	1840      	adds	r0, r0, r1
    6e6a:	9002      	str	r0, [sp, #8]
    6e6c:	bd03      	pop	{r0, r1, pc}
    6e6e:	46c0      	nop			; (mov r8, r8)
    6e70:	00000019 	.word	0x00000019

00006e74 <__aeabi_idivmod>:
    6e74:	2900      	cmp	r1, #0
    6e76:	d0eb      	beq.n	6e50 <.divsi3_skip_div0_test+0x84>
    6e78:	b503      	push	{r0, r1, lr}
    6e7a:	f7ff ffa7 	bl	6dcc <.divsi3_skip_div0_test>
    6e7e:	bc0e      	pop	{r1, r2, r3}
    6e80:	4342      	muls	r2, r0
    6e82:	1a89      	subs	r1, r1, r2
    6e84:	4718      	bx	r3
    6e86:	46c0      	nop			; (mov r8, r8)

00006e88 <__aeabi_idiv0>:
    6e88:	4770      	bx	lr
    6e8a:	46c0      	nop			; (mov r8, r8)

00006e8c <__aeabi_cdrcmple>:
    6e8c:	4684      	mov	ip, r0
    6e8e:	1c10      	adds	r0, r2, #0
    6e90:	4662      	mov	r2, ip
    6e92:	468c      	mov	ip, r1
    6e94:	1c19      	adds	r1, r3, #0
    6e96:	4663      	mov	r3, ip
    6e98:	e000      	b.n	6e9c <__aeabi_cdcmpeq>
    6e9a:	46c0      	nop			; (mov r8, r8)

00006e9c <__aeabi_cdcmpeq>:
    6e9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6e9e:	f001 fe71 	bl	8b84 <__ledf2>
    6ea2:	2800      	cmp	r0, #0
    6ea4:	d401      	bmi.n	6eaa <__aeabi_cdcmpeq+0xe>
    6ea6:	2100      	movs	r1, #0
    6ea8:	42c8      	cmn	r0, r1
    6eaa:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006eac <__aeabi_dcmpeq>:
    6eac:	b510      	push	{r4, lr}
    6eae:	f001 fda1 	bl	89f4 <__eqdf2>
    6eb2:	4240      	negs	r0, r0
    6eb4:	3001      	adds	r0, #1
    6eb6:	bd10      	pop	{r4, pc}

00006eb8 <__aeabi_dcmplt>:
    6eb8:	b510      	push	{r4, lr}
    6eba:	f001 fe63 	bl	8b84 <__ledf2>
    6ebe:	2800      	cmp	r0, #0
    6ec0:	db01      	blt.n	6ec6 <__aeabi_dcmplt+0xe>
    6ec2:	2000      	movs	r0, #0
    6ec4:	bd10      	pop	{r4, pc}
    6ec6:	2001      	movs	r0, #1
    6ec8:	bd10      	pop	{r4, pc}
    6eca:	46c0      	nop			; (mov r8, r8)

00006ecc <__aeabi_dcmple>:
    6ecc:	b510      	push	{r4, lr}
    6ece:	f001 fe59 	bl	8b84 <__ledf2>
    6ed2:	2800      	cmp	r0, #0
    6ed4:	dd01      	ble.n	6eda <__aeabi_dcmple+0xe>
    6ed6:	2000      	movs	r0, #0
    6ed8:	bd10      	pop	{r4, pc}
    6eda:	2001      	movs	r0, #1
    6edc:	bd10      	pop	{r4, pc}
    6ede:	46c0      	nop			; (mov r8, r8)

00006ee0 <__aeabi_dcmpgt>:
    6ee0:	b510      	push	{r4, lr}
    6ee2:	f001 fdd1 	bl	8a88 <__gedf2>
    6ee6:	2800      	cmp	r0, #0
    6ee8:	dc01      	bgt.n	6eee <__aeabi_dcmpgt+0xe>
    6eea:	2000      	movs	r0, #0
    6eec:	bd10      	pop	{r4, pc}
    6eee:	2001      	movs	r0, #1
    6ef0:	bd10      	pop	{r4, pc}
    6ef2:	46c0      	nop			; (mov r8, r8)

00006ef4 <__aeabi_dcmpge>:
    6ef4:	b510      	push	{r4, lr}
    6ef6:	f001 fdc7 	bl	8a88 <__gedf2>
    6efa:	2800      	cmp	r0, #0
    6efc:	da01      	bge.n	6f02 <__aeabi_dcmpge+0xe>
    6efe:	2000      	movs	r0, #0
    6f00:	bd10      	pop	{r4, pc}
    6f02:	2001      	movs	r0, #1
    6f04:	bd10      	pop	{r4, pc}
    6f06:	46c0      	nop			; (mov r8, r8)

00006f08 <__aeabi_cfrcmple>:
    6f08:	4684      	mov	ip, r0
    6f0a:	1c08      	adds	r0, r1, #0
    6f0c:	4661      	mov	r1, ip
    6f0e:	e7ff      	b.n	6f10 <__aeabi_cfcmpeq>

00006f10 <__aeabi_cfcmpeq>:
    6f10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    6f12:	f000 fb71 	bl	75f8 <__lesf2>
    6f16:	2800      	cmp	r0, #0
    6f18:	d401      	bmi.n	6f1e <__aeabi_cfcmpeq+0xe>
    6f1a:	2100      	movs	r1, #0
    6f1c:	42c8      	cmn	r0, r1
    6f1e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006f20 <__aeabi_fcmpeq>:
    6f20:	b510      	push	{r4, lr}
    6f22:	f000 faf7 	bl	7514 <__eqsf2>
    6f26:	4240      	negs	r0, r0
    6f28:	3001      	adds	r0, #1
    6f2a:	bd10      	pop	{r4, pc}

00006f2c <__aeabi_fcmplt>:
    6f2c:	b510      	push	{r4, lr}
    6f2e:	f000 fb63 	bl	75f8 <__lesf2>
    6f32:	2800      	cmp	r0, #0
    6f34:	db01      	blt.n	6f3a <__aeabi_fcmplt+0xe>
    6f36:	2000      	movs	r0, #0
    6f38:	bd10      	pop	{r4, pc}
    6f3a:	2001      	movs	r0, #1
    6f3c:	bd10      	pop	{r4, pc}
    6f3e:	46c0      	nop			; (mov r8, r8)

00006f40 <__aeabi_fcmple>:
    6f40:	b510      	push	{r4, lr}
    6f42:	f000 fb59 	bl	75f8 <__lesf2>
    6f46:	2800      	cmp	r0, #0
    6f48:	dd01      	ble.n	6f4e <__aeabi_fcmple+0xe>
    6f4a:	2000      	movs	r0, #0
    6f4c:	bd10      	pop	{r4, pc}
    6f4e:	2001      	movs	r0, #1
    6f50:	bd10      	pop	{r4, pc}
    6f52:	46c0      	nop			; (mov r8, r8)

00006f54 <__aeabi_fcmpgt>:
    6f54:	b510      	push	{r4, lr}
    6f56:	f000 fb07 	bl	7568 <__gesf2>
    6f5a:	2800      	cmp	r0, #0
    6f5c:	dc01      	bgt.n	6f62 <__aeabi_fcmpgt+0xe>
    6f5e:	2000      	movs	r0, #0
    6f60:	bd10      	pop	{r4, pc}
    6f62:	2001      	movs	r0, #1
    6f64:	bd10      	pop	{r4, pc}
    6f66:	46c0      	nop			; (mov r8, r8)

00006f68 <__aeabi_fcmpge>:
    6f68:	b510      	push	{r4, lr}
    6f6a:	f000 fafd 	bl	7568 <__gesf2>
    6f6e:	2800      	cmp	r0, #0
    6f70:	da01      	bge.n	6f76 <__aeabi_fcmpge+0xe>
    6f72:	2000      	movs	r0, #0
    6f74:	bd10      	pop	{r4, pc}
    6f76:	2001      	movs	r0, #1
    6f78:	bd10      	pop	{r4, pc}
    6f7a:	46c0      	nop			; (mov r8, r8)

00006f7c <__aeabi_lmul>:
    6f7c:	469c      	mov	ip, r3
    6f7e:	0403      	lsls	r3, r0, #16
    6f80:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f82:	0c1b      	lsrs	r3, r3, #16
    6f84:	0417      	lsls	r7, r2, #16
    6f86:	0c3f      	lsrs	r7, r7, #16
    6f88:	0c15      	lsrs	r5, r2, #16
    6f8a:	1c1e      	adds	r6, r3, #0
    6f8c:	1c04      	adds	r4, r0, #0
    6f8e:	0c00      	lsrs	r0, r0, #16
    6f90:	437e      	muls	r6, r7
    6f92:	436b      	muls	r3, r5
    6f94:	4347      	muls	r7, r0
    6f96:	4345      	muls	r5, r0
    6f98:	18fb      	adds	r3, r7, r3
    6f9a:	0c30      	lsrs	r0, r6, #16
    6f9c:	1818      	adds	r0, r3, r0
    6f9e:	4287      	cmp	r7, r0
    6fa0:	d902      	bls.n	6fa8 <__aeabi_lmul+0x2c>
    6fa2:	2380      	movs	r3, #128	; 0x80
    6fa4:	025b      	lsls	r3, r3, #9
    6fa6:	18ed      	adds	r5, r5, r3
    6fa8:	0c03      	lsrs	r3, r0, #16
    6faa:	18ed      	adds	r5, r5, r3
    6fac:	4663      	mov	r3, ip
    6fae:	435c      	muls	r4, r3
    6fb0:	434a      	muls	r2, r1
    6fb2:	0436      	lsls	r6, r6, #16
    6fb4:	0c36      	lsrs	r6, r6, #16
    6fb6:	18a1      	adds	r1, r4, r2
    6fb8:	0400      	lsls	r0, r0, #16
    6fba:	1980      	adds	r0, r0, r6
    6fbc:	1949      	adds	r1, r1, r5
    6fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006fc0 <__aeabi_f2uiz>:
    6fc0:	219e      	movs	r1, #158	; 0x9e
    6fc2:	b510      	push	{r4, lr}
    6fc4:	05c9      	lsls	r1, r1, #23
    6fc6:	1c04      	adds	r4, r0, #0
    6fc8:	f7ff ffce 	bl	6f68 <__aeabi_fcmpge>
    6fcc:	2800      	cmp	r0, #0
    6fce:	d103      	bne.n	6fd8 <__aeabi_f2uiz+0x18>
    6fd0:	1c20      	adds	r0, r4, #0
    6fd2:	f000 fdfd 	bl	7bd0 <__aeabi_f2iz>
    6fd6:	bd10      	pop	{r4, pc}
    6fd8:	219e      	movs	r1, #158	; 0x9e
    6fda:	05c9      	lsls	r1, r1, #23
    6fdc:	1c20      	adds	r0, r4, #0
    6fde:	f000 fc81 	bl	78e4 <__aeabi_fsub>
    6fe2:	f000 fdf5 	bl	7bd0 <__aeabi_f2iz>
    6fe6:	2380      	movs	r3, #128	; 0x80
    6fe8:	061b      	lsls	r3, r3, #24
    6fea:	18c0      	adds	r0, r0, r3
    6fec:	e7f3      	b.n	6fd6 <__aeabi_f2uiz+0x16>
    6fee:	46c0      	nop			; (mov r8, r8)

00006ff0 <__aeabi_fadd>:
    6ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6ff2:	0243      	lsls	r3, r0, #9
    6ff4:	0044      	lsls	r4, r0, #1
    6ff6:	0fc5      	lsrs	r5, r0, #31
    6ff8:	024e      	lsls	r6, r1, #9
    6ffa:	0048      	lsls	r0, r1, #1
    6ffc:	0e24      	lsrs	r4, r4, #24
    6ffe:	1c2a      	adds	r2, r5, #0
    7000:	099b      	lsrs	r3, r3, #6
    7002:	0e00      	lsrs	r0, r0, #24
    7004:	0fc9      	lsrs	r1, r1, #31
    7006:	09b6      	lsrs	r6, r6, #6
    7008:	428d      	cmp	r5, r1
    700a:	d05b      	beq.n	70c4 <__aeabi_fadd+0xd4>
    700c:	1a22      	subs	r2, r4, r0
    700e:	2a00      	cmp	r2, #0
    7010:	dc00      	bgt.n	7014 <__aeabi_fadd+0x24>
    7012:	e089      	b.n	7128 <__aeabi_fadd+0x138>
    7014:	2800      	cmp	r0, #0
    7016:	d11d      	bne.n	7054 <__aeabi_fadd+0x64>
    7018:	2e00      	cmp	r6, #0
    701a:	d000      	beq.n	701e <__aeabi_fadd+0x2e>
    701c:	e075      	b.n	710a <__aeabi_fadd+0x11a>
    701e:	0758      	lsls	r0, r3, #29
    7020:	d004      	beq.n	702c <__aeabi_fadd+0x3c>
    7022:	220f      	movs	r2, #15
    7024:	401a      	ands	r2, r3
    7026:	2a04      	cmp	r2, #4
    7028:	d000      	beq.n	702c <__aeabi_fadd+0x3c>
    702a:	3304      	adds	r3, #4
    702c:	2180      	movs	r1, #128	; 0x80
    702e:	04c9      	lsls	r1, r1, #19
    7030:	4019      	ands	r1, r3
    7032:	1c2a      	adds	r2, r5, #0
    7034:	2900      	cmp	r1, #0
    7036:	d03a      	beq.n	70ae <__aeabi_fadd+0xbe>
    7038:	3401      	adds	r4, #1
    703a:	2cff      	cmp	r4, #255	; 0xff
    703c:	d100      	bne.n	7040 <__aeabi_fadd+0x50>
    703e:	e07f      	b.n	7140 <__aeabi_fadd+0x150>
    7040:	019b      	lsls	r3, r3, #6
    7042:	0a5b      	lsrs	r3, r3, #9
    7044:	025b      	lsls	r3, r3, #9
    7046:	b2e4      	uxtb	r4, r4
    7048:	05e4      	lsls	r4, r4, #23
    704a:	0a58      	lsrs	r0, r3, #9
    704c:	07d2      	lsls	r2, r2, #31
    704e:	4320      	orrs	r0, r4
    7050:	4310      	orrs	r0, r2
    7052:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7054:	2cff      	cmp	r4, #255	; 0xff
    7056:	d0e2      	beq.n	701e <__aeabi_fadd+0x2e>
    7058:	2180      	movs	r1, #128	; 0x80
    705a:	04c9      	lsls	r1, r1, #19
    705c:	430e      	orrs	r6, r1
    705e:	2a1b      	cmp	r2, #27
    7060:	dd00      	ble.n	7064 <__aeabi_fadd+0x74>
    7062:	e12d      	b.n	72c0 <__aeabi_fadd+0x2d0>
    7064:	1c31      	adds	r1, r6, #0
    7066:	2020      	movs	r0, #32
    7068:	40d1      	lsrs	r1, r2
    706a:	1a82      	subs	r2, r0, r2
    706c:	4096      	lsls	r6, r2
    706e:	1e72      	subs	r2, r6, #1
    7070:	4196      	sbcs	r6, r2
    7072:	430e      	orrs	r6, r1
    7074:	1b9b      	subs	r3, r3, r6
    7076:	0158      	lsls	r0, r3, #5
    7078:	d5d1      	bpl.n	701e <__aeabi_fadd+0x2e>
    707a:	019b      	lsls	r3, r3, #6
    707c:	099f      	lsrs	r7, r3, #6
    707e:	1c38      	adds	r0, r7, #0
    7080:	f002 fd46 	bl	9b10 <__clzsi2>
    7084:	1f42      	subs	r2, r0, #5
    7086:	4097      	lsls	r7, r2
    7088:	4294      	cmp	r4, r2
    708a:	dc5b      	bgt.n	7144 <__aeabi_fadd+0x154>
    708c:	1b14      	subs	r4, r2, r4
    708e:	231f      	movs	r3, #31
    7090:	1b1b      	subs	r3, r3, r4
    7092:	1c3a      	adds	r2, r7, #0
    7094:	409f      	lsls	r7, r3
    7096:	1c61      	adds	r1, r4, #1
    7098:	1c3b      	adds	r3, r7, #0
    709a:	40ca      	lsrs	r2, r1
    709c:	1e5f      	subs	r7, r3, #1
    709e:	41bb      	sbcs	r3, r7
    70a0:	4313      	orrs	r3, r2
    70a2:	2400      	movs	r4, #0
    70a4:	e7bb      	b.n	701e <__aeabi_fadd+0x2e>
    70a6:	1e13      	subs	r3, r2, #0
    70a8:	d1b9      	bne.n	701e <__aeabi_fadd+0x2e>
    70aa:	2300      	movs	r3, #0
    70ac:	2200      	movs	r2, #0
    70ae:	08db      	lsrs	r3, r3, #3
    70b0:	2cff      	cmp	r4, #255	; 0xff
    70b2:	d104      	bne.n	70be <__aeabi_fadd+0xce>
    70b4:	2b00      	cmp	r3, #0
    70b6:	d043      	beq.n	7140 <__aeabi_fadd+0x150>
    70b8:	2080      	movs	r0, #128	; 0x80
    70ba:	03c0      	lsls	r0, r0, #15
    70bc:	4303      	orrs	r3, r0
    70be:	025b      	lsls	r3, r3, #9
    70c0:	0a5b      	lsrs	r3, r3, #9
    70c2:	e7bf      	b.n	7044 <__aeabi_fadd+0x54>
    70c4:	1a21      	subs	r1, r4, r0
    70c6:	2900      	cmp	r1, #0
    70c8:	dd40      	ble.n	714c <__aeabi_fadd+0x15c>
    70ca:	2800      	cmp	r0, #0
    70cc:	d023      	beq.n	7116 <__aeabi_fadd+0x126>
    70ce:	2cff      	cmp	r4, #255	; 0xff
    70d0:	d0a5      	beq.n	701e <__aeabi_fadd+0x2e>
    70d2:	2080      	movs	r0, #128	; 0x80
    70d4:	04c0      	lsls	r0, r0, #19
    70d6:	4306      	orrs	r6, r0
    70d8:	291b      	cmp	r1, #27
    70da:	dd00      	ble.n	70de <__aeabi_fadd+0xee>
    70dc:	e0ee      	b.n	72bc <__aeabi_fadd+0x2cc>
    70de:	1c30      	adds	r0, r6, #0
    70e0:	2720      	movs	r7, #32
    70e2:	40c8      	lsrs	r0, r1
    70e4:	1a79      	subs	r1, r7, r1
    70e6:	408e      	lsls	r6, r1
    70e8:	1e71      	subs	r1, r6, #1
    70ea:	418e      	sbcs	r6, r1
    70ec:	4306      	orrs	r6, r0
    70ee:	199b      	adds	r3, r3, r6
    70f0:	0159      	lsls	r1, r3, #5
    70f2:	d400      	bmi.n	70f6 <__aeabi_fadd+0x106>
    70f4:	e793      	b.n	701e <__aeabi_fadd+0x2e>
    70f6:	3401      	adds	r4, #1
    70f8:	2cff      	cmp	r4, #255	; 0xff
    70fa:	d055      	beq.n	71a8 <__aeabi_fadd+0x1b8>
    70fc:	4971      	ldr	r1, [pc, #452]	; (72c4 <__aeabi_fadd+0x2d4>)
    70fe:	2201      	movs	r2, #1
    7100:	401a      	ands	r2, r3
    7102:	400b      	ands	r3, r1
    7104:	085b      	lsrs	r3, r3, #1
    7106:	4313      	orrs	r3, r2
    7108:	e789      	b.n	701e <__aeabi_fadd+0x2e>
    710a:	3a01      	subs	r2, #1
    710c:	2a00      	cmp	r2, #0
    710e:	d0b1      	beq.n	7074 <__aeabi_fadd+0x84>
    7110:	2cff      	cmp	r4, #255	; 0xff
    7112:	d1a4      	bne.n	705e <__aeabi_fadd+0x6e>
    7114:	e783      	b.n	701e <__aeabi_fadd+0x2e>
    7116:	2e00      	cmp	r6, #0
    7118:	d100      	bne.n	711c <__aeabi_fadd+0x12c>
    711a:	e780      	b.n	701e <__aeabi_fadd+0x2e>
    711c:	3901      	subs	r1, #1
    711e:	2900      	cmp	r1, #0
    7120:	d0e5      	beq.n	70ee <__aeabi_fadd+0xfe>
    7122:	2cff      	cmp	r4, #255	; 0xff
    7124:	d1d8      	bne.n	70d8 <__aeabi_fadd+0xe8>
    7126:	e77a      	b.n	701e <__aeabi_fadd+0x2e>
    7128:	2a00      	cmp	r2, #0
    712a:	d11b      	bne.n	7164 <__aeabi_fadd+0x174>
    712c:	1c62      	adds	r2, r4, #1
    712e:	b2d2      	uxtb	r2, r2
    7130:	2a01      	cmp	r2, #1
    7132:	dd4b      	ble.n	71cc <__aeabi_fadd+0x1dc>
    7134:	1b9f      	subs	r7, r3, r6
    7136:	017a      	lsls	r2, r7, #5
    7138:	d523      	bpl.n	7182 <__aeabi_fadd+0x192>
    713a:	1af7      	subs	r7, r6, r3
    713c:	1c0d      	adds	r5, r1, #0
    713e:	e79e      	b.n	707e <__aeabi_fadd+0x8e>
    7140:	2300      	movs	r3, #0
    7142:	e77f      	b.n	7044 <__aeabi_fadd+0x54>
    7144:	4b5f      	ldr	r3, [pc, #380]	; (72c4 <__aeabi_fadd+0x2d4>)
    7146:	1aa4      	subs	r4, r4, r2
    7148:	403b      	ands	r3, r7
    714a:	e768      	b.n	701e <__aeabi_fadd+0x2e>
    714c:	2900      	cmp	r1, #0
    714e:	d146      	bne.n	71de <__aeabi_fadd+0x1ee>
    7150:	1c61      	adds	r1, r4, #1
    7152:	b2c8      	uxtb	r0, r1
    7154:	2801      	cmp	r0, #1
    7156:	dd29      	ble.n	71ac <__aeabi_fadd+0x1bc>
    7158:	29ff      	cmp	r1, #255	; 0xff
    715a:	d024      	beq.n	71a6 <__aeabi_fadd+0x1b6>
    715c:	18f3      	adds	r3, r6, r3
    715e:	085b      	lsrs	r3, r3, #1
    7160:	1c0c      	adds	r4, r1, #0
    7162:	e75c      	b.n	701e <__aeabi_fadd+0x2e>
    7164:	2c00      	cmp	r4, #0
    7166:	d013      	beq.n	7190 <__aeabi_fadd+0x1a0>
    7168:	28ff      	cmp	r0, #255	; 0xff
    716a:	d018      	beq.n	719e <__aeabi_fadd+0x1ae>
    716c:	2480      	movs	r4, #128	; 0x80
    716e:	04e4      	lsls	r4, r4, #19
    7170:	4252      	negs	r2, r2
    7172:	4323      	orrs	r3, r4
    7174:	2a1b      	cmp	r2, #27
    7176:	dd4d      	ble.n	7214 <__aeabi_fadd+0x224>
    7178:	2301      	movs	r3, #1
    717a:	1af3      	subs	r3, r6, r3
    717c:	1c04      	adds	r4, r0, #0
    717e:	1c0d      	adds	r5, r1, #0
    7180:	e779      	b.n	7076 <__aeabi_fadd+0x86>
    7182:	2f00      	cmp	r7, #0
    7184:	d000      	beq.n	7188 <__aeabi_fadd+0x198>
    7186:	e77a      	b.n	707e <__aeabi_fadd+0x8e>
    7188:	2300      	movs	r3, #0
    718a:	2200      	movs	r2, #0
    718c:	2400      	movs	r4, #0
    718e:	e78e      	b.n	70ae <__aeabi_fadd+0xbe>
    7190:	2b00      	cmp	r3, #0
    7192:	d03b      	beq.n	720c <__aeabi_fadd+0x21c>
    7194:	43d2      	mvns	r2, r2
    7196:	2a00      	cmp	r2, #0
    7198:	d0ef      	beq.n	717a <__aeabi_fadd+0x18a>
    719a:	28ff      	cmp	r0, #255	; 0xff
    719c:	d1ea      	bne.n	7174 <__aeabi_fadd+0x184>
    719e:	1c33      	adds	r3, r6, #0
    71a0:	24ff      	movs	r4, #255	; 0xff
    71a2:	1c0d      	adds	r5, r1, #0
    71a4:	e73b      	b.n	701e <__aeabi_fadd+0x2e>
    71a6:	24ff      	movs	r4, #255	; 0xff
    71a8:	2300      	movs	r3, #0
    71aa:	e780      	b.n	70ae <__aeabi_fadd+0xbe>
    71ac:	2c00      	cmp	r4, #0
    71ae:	d15c      	bne.n	726a <__aeabi_fadd+0x27a>
    71b0:	2b00      	cmp	r3, #0
    71b2:	d100      	bne.n	71b6 <__aeabi_fadd+0x1c6>
    71b4:	e080      	b.n	72b8 <__aeabi_fadd+0x2c8>
    71b6:	2e00      	cmp	r6, #0
    71b8:	d100      	bne.n	71bc <__aeabi_fadd+0x1cc>
    71ba:	e730      	b.n	701e <__aeabi_fadd+0x2e>
    71bc:	199b      	adds	r3, r3, r6
    71be:	0158      	lsls	r0, r3, #5
    71c0:	d400      	bmi.n	71c4 <__aeabi_fadd+0x1d4>
    71c2:	e72c      	b.n	701e <__aeabi_fadd+0x2e>
    71c4:	4a3f      	ldr	r2, [pc, #252]	; (72c4 <__aeabi_fadd+0x2d4>)
    71c6:	2401      	movs	r4, #1
    71c8:	4013      	ands	r3, r2
    71ca:	e728      	b.n	701e <__aeabi_fadd+0x2e>
    71cc:	2c00      	cmp	r4, #0
    71ce:	d115      	bne.n	71fc <__aeabi_fadd+0x20c>
    71d0:	2b00      	cmp	r3, #0
    71d2:	d140      	bne.n	7256 <__aeabi_fadd+0x266>
    71d4:	2e00      	cmp	r6, #0
    71d6:	d063      	beq.n	72a0 <__aeabi_fadd+0x2b0>
    71d8:	1c33      	adds	r3, r6, #0
    71da:	1c0d      	adds	r5, r1, #0
    71dc:	e71f      	b.n	701e <__aeabi_fadd+0x2e>
    71de:	2c00      	cmp	r4, #0
    71e0:	d121      	bne.n	7226 <__aeabi_fadd+0x236>
    71e2:	2b00      	cmp	r3, #0
    71e4:	d054      	beq.n	7290 <__aeabi_fadd+0x2a0>
    71e6:	43c9      	mvns	r1, r1
    71e8:	2900      	cmp	r1, #0
    71ea:	d004      	beq.n	71f6 <__aeabi_fadd+0x206>
    71ec:	28ff      	cmp	r0, #255	; 0xff
    71ee:	d04c      	beq.n	728a <__aeabi_fadd+0x29a>
    71f0:	291b      	cmp	r1, #27
    71f2:	dd58      	ble.n	72a6 <__aeabi_fadd+0x2b6>
    71f4:	2301      	movs	r3, #1
    71f6:	199b      	adds	r3, r3, r6
    71f8:	1c04      	adds	r4, r0, #0
    71fa:	e779      	b.n	70f0 <__aeabi_fadd+0x100>
    71fc:	2b00      	cmp	r3, #0
    71fe:	d119      	bne.n	7234 <__aeabi_fadd+0x244>
    7200:	2e00      	cmp	r6, #0
    7202:	d048      	beq.n	7296 <__aeabi_fadd+0x2a6>
    7204:	1c33      	adds	r3, r6, #0
    7206:	1c0d      	adds	r5, r1, #0
    7208:	24ff      	movs	r4, #255	; 0xff
    720a:	e708      	b.n	701e <__aeabi_fadd+0x2e>
    720c:	1c33      	adds	r3, r6, #0
    720e:	1c04      	adds	r4, r0, #0
    7210:	1c0d      	adds	r5, r1, #0
    7212:	e704      	b.n	701e <__aeabi_fadd+0x2e>
    7214:	1c1c      	adds	r4, r3, #0
    7216:	2520      	movs	r5, #32
    7218:	40d4      	lsrs	r4, r2
    721a:	1aaa      	subs	r2, r5, r2
    721c:	4093      	lsls	r3, r2
    721e:	1e5a      	subs	r2, r3, #1
    7220:	4193      	sbcs	r3, r2
    7222:	4323      	orrs	r3, r4
    7224:	e7a9      	b.n	717a <__aeabi_fadd+0x18a>
    7226:	28ff      	cmp	r0, #255	; 0xff
    7228:	d02f      	beq.n	728a <__aeabi_fadd+0x29a>
    722a:	2480      	movs	r4, #128	; 0x80
    722c:	04e4      	lsls	r4, r4, #19
    722e:	4249      	negs	r1, r1
    7230:	4323      	orrs	r3, r4
    7232:	e7dd      	b.n	71f0 <__aeabi_fadd+0x200>
    7234:	24ff      	movs	r4, #255	; 0xff
    7236:	2e00      	cmp	r6, #0
    7238:	d100      	bne.n	723c <__aeabi_fadd+0x24c>
    723a:	e6f0      	b.n	701e <__aeabi_fadd+0x2e>
    723c:	2280      	movs	r2, #128	; 0x80
    723e:	08db      	lsrs	r3, r3, #3
    7240:	03d2      	lsls	r2, r2, #15
    7242:	4213      	tst	r3, r2
    7244:	d004      	beq.n	7250 <__aeabi_fadd+0x260>
    7246:	08f6      	lsrs	r6, r6, #3
    7248:	4216      	tst	r6, r2
    724a:	d101      	bne.n	7250 <__aeabi_fadd+0x260>
    724c:	1c33      	adds	r3, r6, #0
    724e:	1c0d      	adds	r5, r1, #0
    7250:	00db      	lsls	r3, r3, #3
    7252:	24ff      	movs	r4, #255	; 0xff
    7254:	e6e3      	b.n	701e <__aeabi_fadd+0x2e>
    7256:	2e00      	cmp	r6, #0
    7258:	d100      	bne.n	725c <__aeabi_fadd+0x26c>
    725a:	e6e0      	b.n	701e <__aeabi_fadd+0x2e>
    725c:	1b9a      	subs	r2, r3, r6
    725e:	0150      	lsls	r0, r2, #5
    7260:	d400      	bmi.n	7264 <__aeabi_fadd+0x274>
    7262:	e720      	b.n	70a6 <__aeabi_fadd+0xb6>
    7264:	1af3      	subs	r3, r6, r3
    7266:	1c0d      	adds	r5, r1, #0
    7268:	e6d9      	b.n	701e <__aeabi_fadd+0x2e>
    726a:	2b00      	cmp	r3, #0
    726c:	d00d      	beq.n	728a <__aeabi_fadd+0x29a>
    726e:	24ff      	movs	r4, #255	; 0xff
    7270:	2e00      	cmp	r6, #0
    7272:	d100      	bne.n	7276 <__aeabi_fadd+0x286>
    7274:	e6d3      	b.n	701e <__aeabi_fadd+0x2e>
    7276:	2280      	movs	r2, #128	; 0x80
    7278:	08db      	lsrs	r3, r3, #3
    727a:	03d2      	lsls	r2, r2, #15
    727c:	4213      	tst	r3, r2
    727e:	d0e7      	beq.n	7250 <__aeabi_fadd+0x260>
    7280:	08f6      	lsrs	r6, r6, #3
    7282:	4216      	tst	r6, r2
    7284:	d1e4      	bne.n	7250 <__aeabi_fadd+0x260>
    7286:	1c33      	adds	r3, r6, #0
    7288:	e7e2      	b.n	7250 <__aeabi_fadd+0x260>
    728a:	1c33      	adds	r3, r6, #0
    728c:	24ff      	movs	r4, #255	; 0xff
    728e:	e6c6      	b.n	701e <__aeabi_fadd+0x2e>
    7290:	1c33      	adds	r3, r6, #0
    7292:	1c04      	adds	r4, r0, #0
    7294:	e6c3      	b.n	701e <__aeabi_fadd+0x2e>
    7296:	2380      	movs	r3, #128	; 0x80
    7298:	2200      	movs	r2, #0
    729a:	049b      	lsls	r3, r3, #18
    729c:	24ff      	movs	r4, #255	; 0xff
    729e:	e706      	b.n	70ae <__aeabi_fadd+0xbe>
    72a0:	1c23      	adds	r3, r4, #0
    72a2:	2200      	movs	r2, #0
    72a4:	e703      	b.n	70ae <__aeabi_fadd+0xbe>
    72a6:	1c1c      	adds	r4, r3, #0
    72a8:	2720      	movs	r7, #32
    72aa:	40cc      	lsrs	r4, r1
    72ac:	1a79      	subs	r1, r7, r1
    72ae:	408b      	lsls	r3, r1
    72b0:	1e59      	subs	r1, r3, #1
    72b2:	418b      	sbcs	r3, r1
    72b4:	4323      	orrs	r3, r4
    72b6:	e79e      	b.n	71f6 <__aeabi_fadd+0x206>
    72b8:	1c33      	adds	r3, r6, #0
    72ba:	e6b0      	b.n	701e <__aeabi_fadd+0x2e>
    72bc:	2601      	movs	r6, #1
    72be:	e716      	b.n	70ee <__aeabi_fadd+0xfe>
    72c0:	2601      	movs	r6, #1
    72c2:	e6d7      	b.n	7074 <__aeabi_fadd+0x84>
    72c4:	fbffffff 	.word	0xfbffffff

000072c8 <__aeabi_fdiv>:
    72c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    72ca:	465f      	mov	r7, fp
    72cc:	4656      	mov	r6, sl
    72ce:	464d      	mov	r5, r9
    72d0:	4644      	mov	r4, r8
    72d2:	b4f0      	push	{r4, r5, r6, r7}
    72d4:	0246      	lsls	r6, r0, #9
    72d6:	0045      	lsls	r5, r0, #1
    72d8:	0fc0      	lsrs	r0, r0, #31
    72da:	b085      	sub	sp, #20
    72dc:	1c0f      	adds	r7, r1, #0
    72de:	0a76      	lsrs	r6, r6, #9
    72e0:	0e2d      	lsrs	r5, r5, #24
    72e2:	4680      	mov	r8, r0
    72e4:	d041      	beq.n	736a <__aeabi_fdiv+0xa2>
    72e6:	2dff      	cmp	r5, #255	; 0xff
    72e8:	d026      	beq.n	7338 <__aeabi_fdiv+0x70>
    72ea:	2480      	movs	r4, #128	; 0x80
    72ec:	0424      	lsls	r4, r4, #16
    72ee:	2100      	movs	r1, #0
    72f0:	4326      	orrs	r6, r4
    72f2:	00f6      	lsls	r6, r6, #3
    72f4:	3d7f      	subs	r5, #127	; 0x7f
    72f6:	4689      	mov	r9, r1
    72f8:	468b      	mov	fp, r1
    72fa:	0ff9      	lsrs	r1, r7, #31
    72fc:	027c      	lsls	r4, r7, #9
    72fe:	0078      	lsls	r0, r7, #1
    7300:	0a64      	lsrs	r4, r4, #9
    7302:	0e00      	lsrs	r0, r0, #24
    7304:	9100      	str	r1, [sp, #0]
    7306:	468a      	mov	sl, r1
    7308:	d03c      	beq.n	7384 <__aeabi_fdiv+0xbc>
    730a:	28ff      	cmp	r0, #255	; 0xff
    730c:	d034      	beq.n	7378 <__aeabi_fdiv+0xb0>
    730e:	2380      	movs	r3, #128	; 0x80
    7310:	041b      	lsls	r3, r3, #16
    7312:	431c      	orrs	r4, r3
    7314:	2300      	movs	r3, #0
    7316:	00e4      	lsls	r4, r4, #3
    7318:	387f      	subs	r0, #127	; 0x7f
    731a:	9301      	str	r3, [sp, #4]
    731c:	9f00      	ldr	r7, [sp, #0]
    731e:	4643      	mov	r3, r8
    7320:	9a01      	ldr	r2, [sp, #4]
    7322:	407b      	eors	r3, r7
    7324:	4649      	mov	r1, r9
    7326:	469c      	mov	ip, r3
    7328:	4311      	orrs	r1, r2
    732a:	290f      	cmp	r1, #15
    732c:	d900      	bls.n	7330 <__aeabi_fdiv+0x68>
    732e:	e071      	b.n	7414 <__aeabi_fdiv+0x14c>
    7330:	4f76      	ldr	r7, [pc, #472]	; (750c <__aeabi_fdiv+0x244>)
    7332:	0089      	lsls	r1, r1, #2
    7334:	587f      	ldr	r7, [r7, r1]
    7336:	46bf      	mov	pc, r7
    7338:	2e00      	cmp	r6, #0
    733a:	d13e      	bne.n	73ba <__aeabi_fdiv+0xf2>
    733c:	2208      	movs	r2, #8
    733e:	2302      	movs	r3, #2
    7340:	4691      	mov	r9, r2
    7342:	469b      	mov	fp, r3
    7344:	e7d9      	b.n	72fa <__aeabi_fdiv+0x32>
    7346:	465a      	mov	r2, fp
    7348:	1c34      	adds	r4, r6, #0
    734a:	46c2      	mov	sl, r8
    734c:	9201      	str	r2, [sp, #4]
    734e:	9901      	ldr	r1, [sp, #4]
    7350:	2902      	cmp	r1, #2
    7352:	d037      	beq.n	73c4 <__aeabi_fdiv+0xfc>
    7354:	2903      	cmp	r1, #3
    7356:	d100      	bne.n	735a <__aeabi_fdiv+0x92>
    7358:	e0cf      	b.n	74fa <__aeabi_fdiv+0x232>
    735a:	2901      	cmp	r1, #1
    735c:	d000      	beq.n	7360 <__aeabi_fdiv+0x98>
    735e:	e0ab      	b.n	74b8 <__aeabi_fdiv+0x1f0>
    7360:	4653      	mov	r3, sl
    7362:	400b      	ands	r3, r1
    7364:	2200      	movs	r2, #0
    7366:	2600      	movs	r6, #0
    7368:	e032      	b.n	73d0 <__aeabi_fdiv+0x108>
    736a:	2e00      	cmp	r6, #0
    736c:	d119      	bne.n	73a2 <__aeabi_fdiv+0xda>
    736e:	2104      	movs	r1, #4
    7370:	2201      	movs	r2, #1
    7372:	4689      	mov	r9, r1
    7374:	4693      	mov	fp, r2
    7376:	e7c0      	b.n	72fa <__aeabi_fdiv+0x32>
    7378:	1c22      	adds	r2, r4, #0
    737a:	1e53      	subs	r3, r2, #1
    737c:	419a      	sbcs	r2, r3
    737e:	3202      	adds	r2, #2
    7380:	9201      	str	r2, [sp, #4]
    7382:	e7cb      	b.n	731c <__aeabi_fdiv+0x54>
    7384:	2701      	movs	r7, #1
    7386:	9701      	str	r7, [sp, #4]
    7388:	2c00      	cmp	r4, #0
    738a:	d0c7      	beq.n	731c <__aeabi_fdiv+0x54>
    738c:	1c20      	adds	r0, r4, #0
    738e:	f002 fbbf 	bl	9b10 <__clzsi2>
    7392:	1f43      	subs	r3, r0, #5
    7394:	409c      	lsls	r4, r3
    7396:	2376      	movs	r3, #118	; 0x76
    7398:	425b      	negs	r3, r3
    739a:	2100      	movs	r1, #0
    739c:	1a18      	subs	r0, r3, r0
    739e:	9101      	str	r1, [sp, #4]
    73a0:	e7bc      	b.n	731c <__aeabi_fdiv+0x54>
    73a2:	1c30      	adds	r0, r6, #0
    73a4:	f002 fbb4 	bl	9b10 <__clzsi2>
    73a8:	2576      	movs	r5, #118	; 0x76
    73aa:	1f43      	subs	r3, r0, #5
    73ac:	409e      	lsls	r6, r3
    73ae:	426d      	negs	r5, r5
    73b0:	2300      	movs	r3, #0
    73b2:	1a2d      	subs	r5, r5, r0
    73b4:	4699      	mov	r9, r3
    73b6:	469b      	mov	fp, r3
    73b8:	e79f      	b.n	72fa <__aeabi_fdiv+0x32>
    73ba:	230c      	movs	r3, #12
    73bc:	2103      	movs	r1, #3
    73be:	4699      	mov	r9, r3
    73c0:	468b      	mov	fp, r1
    73c2:	e79a      	b.n	72fa <__aeabi_fdiv+0x32>
    73c4:	46d4      	mov	ip, sl
    73c6:	2301      	movs	r3, #1
    73c8:	4667      	mov	r7, ip
    73ca:	403b      	ands	r3, r7
    73cc:	22ff      	movs	r2, #255	; 0xff
    73ce:	2600      	movs	r6, #0
    73d0:	0276      	lsls	r6, r6, #9
    73d2:	05d2      	lsls	r2, r2, #23
    73d4:	0a70      	lsrs	r0, r6, #9
    73d6:	07db      	lsls	r3, r3, #31
    73d8:	4310      	orrs	r0, r2
    73da:	4318      	orrs	r0, r3
    73dc:	b005      	add	sp, #20
    73de:	bc3c      	pop	{r2, r3, r4, r5}
    73e0:	4690      	mov	r8, r2
    73e2:	4699      	mov	r9, r3
    73e4:	46a2      	mov	sl, r4
    73e6:	46ab      	mov	fp, r5
    73e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73ea:	2680      	movs	r6, #128	; 0x80
    73ec:	2300      	movs	r3, #0
    73ee:	03f6      	lsls	r6, r6, #15
    73f0:	22ff      	movs	r2, #255	; 0xff
    73f2:	e7ed      	b.n	73d0 <__aeabi_fdiv+0x108>
    73f4:	2200      	movs	r2, #0
    73f6:	2600      	movs	r6, #0
    73f8:	e7ea      	b.n	73d0 <__aeabi_fdiv+0x108>
    73fa:	2080      	movs	r0, #128	; 0x80
    73fc:	03c0      	lsls	r0, r0, #15
    73fe:	4206      	tst	r6, r0
    7400:	d03b      	beq.n	747a <__aeabi_fdiv+0x1b2>
    7402:	4204      	tst	r4, r0
    7404:	d139      	bne.n	747a <__aeabi_fdiv+0x1b2>
    7406:	1c06      	adds	r6, r0, #0
    7408:	4326      	orrs	r6, r4
    740a:	0276      	lsls	r6, r6, #9
    740c:	0a76      	lsrs	r6, r6, #9
    740e:	9b00      	ldr	r3, [sp, #0]
    7410:	22ff      	movs	r2, #255	; 0xff
    7412:	e7dd      	b.n	73d0 <__aeabi_fdiv+0x108>
    7414:	1a28      	subs	r0, r5, r0
    7416:	9003      	str	r0, [sp, #12]
    7418:	0176      	lsls	r6, r6, #5
    741a:	0164      	lsls	r4, r4, #5
    741c:	42a6      	cmp	r6, r4
    741e:	d339      	bcc.n	7494 <__aeabi_fdiv+0x1cc>
    7420:	1b36      	subs	r6, r6, r4
    7422:	221a      	movs	r2, #26
    7424:	2301      	movs	r3, #1
    7426:	2001      	movs	r0, #1
    7428:	1c31      	adds	r1, r6, #0
    742a:	005b      	lsls	r3, r3, #1
    742c:	0076      	lsls	r6, r6, #1
    742e:	2900      	cmp	r1, #0
    7430:	db01      	blt.n	7436 <__aeabi_fdiv+0x16e>
    7432:	42b4      	cmp	r4, r6
    7434:	d801      	bhi.n	743a <__aeabi_fdiv+0x172>
    7436:	1b36      	subs	r6, r6, r4
    7438:	4303      	orrs	r3, r0
    743a:	3a01      	subs	r2, #1
    743c:	2a00      	cmp	r2, #0
    743e:	dcf3      	bgt.n	7428 <__aeabi_fdiv+0x160>
    7440:	1e74      	subs	r4, r6, #1
    7442:	41a6      	sbcs	r6, r4
    7444:	1c34      	adds	r4, r6, #0
    7446:	431c      	orrs	r4, r3
    7448:	9a03      	ldr	r2, [sp, #12]
    744a:	327f      	adds	r2, #127	; 0x7f
    744c:	2a00      	cmp	r2, #0
    744e:	dd27      	ble.n	74a0 <__aeabi_fdiv+0x1d8>
    7450:	0763      	lsls	r3, r4, #29
    7452:	d004      	beq.n	745e <__aeabi_fdiv+0x196>
    7454:	230f      	movs	r3, #15
    7456:	4023      	ands	r3, r4
    7458:	2b04      	cmp	r3, #4
    745a:	d000      	beq.n	745e <__aeabi_fdiv+0x196>
    745c:	3404      	adds	r4, #4
    745e:	0127      	lsls	r7, r4, #4
    7460:	d503      	bpl.n	746a <__aeabi_fdiv+0x1a2>
    7462:	4b2b      	ldr	r3, [pc, #172]	; (7510 <__aeabi_fdiv+0x248>)
    7464:	9a03      	ldr	r2, [sp, #12]
    7466:	401c      	ands	r4, r3
    7468:	3280      	adds	r2, #128	; 0x80
    746a:	2afe      	cmp	r2, #254	; 0xfe
    746c:	dd0b      	ble.n	7486 <__aeabi_fdiv+0x1be>
    746e:	2301      	movs	r3, #1
    7470:	4661      	mov	r1, ip
    7472:	400b      	ands	r3, r1
    7474:	22ff      	movs	r2, #255	; 0xff
    7476:	2600      	movs	r6, #0
    7478:	e7aa      	b.n	73d0 <__aeabi_fdiv+0x108>
    747a:	4306      	orrs	r6, r0
    747c:	0276      	lsls	r6, r6, #9
    747e:	0a76      	lsrs	r6, r6, #9
    7480:	4643      	mov	r3, r8
    7482:	22ff      	movs	r2, #255	; 0xff
    7484:	e7a4      	b.n	73d0 <__aeabi_fdiv+0x108>
    7486:	01a4      	lsls	r4, r4, #6
    7488:	2301      	movs	r3, #1
    748a:	4667      	mov	r7, ip
    748c:	0a66      	lsrs	r6, r4, #9
    748e:	b2d2      	uxtb	r2, r2
    7490:	403b      	ands	r3, r7
    7492:	e79d      	b.n	73d0 <__aeabi_fdiv+0x108>
    7494:	9f03      	ldr	r7, [sp, #12]
    7496:	221b      	movs	r2, #27
    7498:	3f01      	subs	r7, #1
    749a:	9703      	str	r7, [sp, #12]
    749c:	2300      	movs	r3, #0
    749e:	e7c2      	b.n	7426 <__aeabi_fdiv+0x15e>
    74a0:	237e      	movs	r3, #126	; 0x7e
    74a2:	9f03      	ldr	r7, [sp, #12]
    74a4:	425b      	negs	r3, r3
    74a6:	1bdb      	subs	r3, r3, r7
    74a8:	2b1b      	cmp	r3, #27
    74aa:	dd07      	ble.n	74bc <__aeabi_fdiv+0x1f4>
    74ac:	2301      	movs	r3, #1
    74ae:	4661      	mov	r1, ip
    74b0:	400b      	ands	r3, r1
    74b2:	2200      	movs	r2, #0
    74b4:	2600      	movs	r6, #0
    74b6:	e78b      	b.n	73d0 <__aeabi_fdiv+0x108>
    74b8:	46d4      	mov	ip, sl
    74ba:	e7c5      	b.n	7448 <__aeabi_fdiv+0x180>
    74bc:	1c22      	adds	r2, r4, #0
    74be:	40da      	lsrs	r2, r3
    74c0:	9b03      	ldr	r3, [sp, #12]
    74c2:	339e      	adds	r3, #158	; 0x9e
    74c4:	409c      	lsls	r4, r3
    74c6:	1c23      	adds	r3, r4, #0
    74c8:	1e5c      	subs	r4, r3, #1
    74ca:	41a3      	sbcs	r3, r4
    74cc:	4313      	orrs	r3, r2
    74ce:	075a      	lsls	r2, r3, #29
    74d0:	d004      	beq.n	74dc <__aeabi_fdiv+0x214>
    74d2:	220f      	movs	r2, #15
    74d4:	401a      	ands	r2, r3
    74d6:	2a04      	cmp	r2, #4
    74d8:	d000      	beq.n	74dc <__aeabi_fdiv+0x214>
    74da:	3304      	adds	r3, #4
    74dc:	015f      	lsls	r7, r3, #5
    74de:	d505      	bpl.n	74ec <__aeabi_fdiv+0x224>
    74e0:	2301      	movs	r3, #1
    74e2:	4661      	mov	r1, ip
    74e4:	400b      	ands	r3, r1
    74e6:	2201      	movs	r2, #1
    74e8:	2600      	movs	r6, #0
    74ea:	e771      	b.n	73d0 <__aeabi_fdiv+0x108>
    74ec:	019e      	lsls	r6, r3, #6
    74ee:	4662      	mov	r2, ip
    74f0:	2301      	movs	r3, #1
    74f2:	4013      	ands	r3, r2
    74f4:	0a76      	lsrs	r6, r6, #9
    74f6:	2200      	movs	r2, #0
    74f8:	e76a      	b.n	73d0 <__aeabi_fdiv+0x108>
    74fa:	2680      	movs	r6, #128	; 0x80
    74fc:	03f6      	lsls	r6, r6, #15
    74fe:	4326      	orrs	r6, r4
    7500:	0276      	lsls	r6, r6, #9
    7502:	0a76      	lsrs	r6, r6, #9
    7504:	4653      	mov	r3, sl
    7506:	22ff      	movs	r2, #255	; 0xff
    7508:	e762      	b.n	73d0 <__aeabi_fdiv+0x108>
    750a:	46c0      	nop			; (mov r8, r8)
    750c:	0000a264 	.word	0x0000a264
    7510:	f7ffffff 	.word	0xf7ffffff

00007514 <__eqsf2>:
    7514:	024a      	lsls	r2, r1, #9
    7516:	0243      	lsls	r3, r0, #9
    7518:	b570      	push	{r4, r5, r6, lr}
    751a:	0a5c      	lsrs	r4, r3, #9
    751c:	0a55      	lsrs	r5, r2, #9
    751e:	0043      	lsls	r3, r0, #1
    7520:	004a      	lsls	r2, r1, #1
    7522:	0e1b      	lsrs	r3, r3, #24
    7524:	0fc6      	lsrs	r6, r0, #31
    7526:	0e12      	lsrs	r2, r2, #24
    7528:	0fc9      	lsrs	r1, r1, #31
    752a:	2bff      	cmp	r3, #255	; 0xff
    752c:	d005      	beq.n	753a <__eqsf2+0x26>
    752e:	2aff      	cmp	r2, #255	; 0xff
    7530:	d008      	beq.n	7544 <__eqsf2+0x30>
    7532:	2001      	movs	r0, #1
    7534:	4293      	cmp	r3, r2
    7536:	d00b      	beq.n	7550 <__eqsf2+0x3c>
    7538:	bd70      	pop	{r4, r5, r6, pc}
    753a:	2001      	movs	r0, #1
    753c:	2c00      	cmp	r4, #0
    753e:	d1fb      	bne.n	7538 <__eqsf2+0x24>
    7540:	2aff      	cmp	r2, #255	; 0xff
    7542:	d1f6      	bne.n	7532 <__eqsf2+0x1e>
    7544:	2001      	movs	r0, #1
    7546:	2d00      	cmp	r5, #0
    7548:	d1f6      	bne.n	7538 <__eqsf2+0x24>
    754a:	2001      	movs	r0, #1
    754c:	4293      	cmp	r3, r2
    754e:	d1f3      	bne.n	7538 <__eqsf2+0x24>
    7550:	42ac      	cmp	r4, r5
    7552:	d1f1      	bne.n	7538 <__eqsf2+0x24>
    7554:	428e      	cmp	r6, r1
    7556:	d005      	beq.n	7564 <__eqsf2+0x50>
    7558:	2b00      	cmp	r3, #0
    755a:	d1ed      	bne.n	7538 <__eqsf2+0x24>
    755c:	1c20      	adds	r0, r4, #0
    755e:	1e44      	subs	r4, r0, #1
    7560:	41a0      	sbcs	r0, r4
    7562:	e7e9      	b.n	7538 <__eqsf2+0x24>
    7564:	2000      	movs	r0, #0
    7566:	e7e7      	b.n	7538 <__eqsf2+0x24>

00007568 <__gesf2>:
    7568:	024a      	lsls	r2, r1, #9
    756a:	0243      	lsls	r3, r0, #9
    756c:	b5f0      	push	{r4, r5, r6, r7, lr}
    756e:	0a5c      	lsrs	r4, r3, #9
    7570:	0a55      	lsrs	r5, r2, #9
    7572:	0043      	lsls	r3, r0, #1
    7574:	004a      	lsls	r2, r1, #1
    7576:	0e1b      	lsrs	r3, r3, #24
    7578:	0fc6      	lsrs	r6, r0, #31
    757a:	0e12      	lsrs	r2, r2, #24
    757c:	0fc9      	lsrs	r1, r1, #31
    757e:	2bff      	cmp	r3, #255	; 0xff
    7580:	d031      	beq.n	75e6 <__gesf2+0x7e>
    7582:	2aff      	cmp	r2, #255	; 0xff
    7584:	d034      	beq.n	75f0 <__gesf2+0x88>
    7586:	2b00      	cmp	r3, #0
    7588:	d116      	bne.n	75b8 <__gesf2+0x50>
    758a:	4260      	negs	r0, r4
    758c:	4160      	adcs	r0, r4
    758e:	4684      	mov	ip, r0
    7590:	2a00      	cmp	r2, #0
    7592:	d014      	beq.n	75be <__gesf2+0x56>
    7594:	2800      	cmp	r0, #0
    7596:	d120      	bne.n	75da <__gesf2+0x72>
    7598:	428e      	cmp	r6, r1
    759a:	d117      	bne.n	75cc <__gesf2+0x64>
    759c:	4293      	cmp	r3, r2
    759e:	dc15      	bgt.n	75cc <__gesf2+0x64>
    75a0:	db04      	blt.n	75ac <__gesf2+0x44>
    75a2:	42ac      	cmp	r4, r5
    75a4:	d812      	bhi.n	75cc <__gesf2+0x64>
    75a6:	2000      	movs	r0, #0
    75a8:	42ac      	cmp	r4, r5
    75aa:	d212      	bcs.n	75d2 <__gesf2+0x6a>
    75ac:	4270      	negs	r0, r6
    75ae:	4170      	adcs	r0, r6
    75b0:	4240      	negs	r0, r0
    75b2:	2301      	movs	r3, #1
    75b4:	4318      	orrs	r0, r3
    75b6:	e00c      	b.n	75d2 <__gesf2+0x6a>
    75b8:	2a00      	cmp	r2, #0
    75ba:	d1ed      	bne.n	7598 <__gesf2+0x30>
    75bc:	4694      	mov	ip, r2
    75be:	426f      	negs	r7, r5
    75c0:	416f      	adcs	r7, r5
    75c2:	4660      	mov	r0, ip
    75c4:	2800      	cmp	r0, #0
    75c6:	d105      	bne.n	75d4 <__gesf2+0x6c>
    75c8:	2f00      	cmp	r7, #0
    75ca:	d0e5      	beq.n	7598 <__gesf2+0x30>
    75cc:	4270      	negs	r0, r6
    75ce:	2301      	movs	r3, #1
    75d0:	4318      	orrs	r0, r3
    75d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    75d4:	2000      	movs	r0, #0
    75d6:	2f00      	cmp	r7, #0
    75d8:	d1fb      	bne.n	75d2 <__gesf2+0x6a>
    75da:	4248      	negs	r0, r1
    75dc:	4148      	adcs	r0, r1
    75de:	4240      	negs	r0, r0
    75e0:	2301      	movs	r3, #1
    75e2:	4318      	orrs	r0, r3
    75e4:	e7f5      	b.n	75d2 <__gesf2+0x6a>
    75e6:	2c00      	cmp	r4, #0
    75e8:	d0cb      	beq.n	7582 <__gesf2+0x1a>
    75ea:	2002      	movs	r0, #2
    75ec:	4240      	negs	r0, r0
    75ee:	e7f0      	b.n	75d2 <__gesf2+0x6a>
    75f0:	2d00      	cmp	r5, #0
    75f2:	d0c8      	beq.n	7586 <__gesf2+0x1e>
    75f4:	e7f9      	b.n	75ea <__gesf2+0x82>
    75f6:	46c0      	nop			; (mov r8, r8)

000075f8 <__lesf2>:
    75f8:	024a      	lsls	r2, r1, #9
    75fa:	0243      	lsls	r3, r0, #9
    75fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    75fe:	0a5c      	lsrs	r4, r3, #9
    7600:	0a55      	lsrs	r5, r2, #9
    7602:	0043      	lsls	r3, r0, #1
    7604:	004a      	lsls	r2, r1, #1
    7606:	0e1b      	lsrs	r3, r3, #24
    7608:	0fc6      	lsrs	r6, r0, #31
    760a:	0e12      	lsrs	r2, r2, #24
    760c:	0fc9      	lsrs	r1, r1, #31
    760e:	2bff      	cmp	r3, #255	; 0xff
    7610:	d027      	beq.n	7662 <__lesf2+0x6a>
    7612:	2aff      	cmp	r2, #255	; 0xff
    7614:	d029      	beq.n	766a <__lesf2+0x72>
    7616:	2b00      	cmp	r3, #0
    7618:	d010      	beq.n	763c <__lesf2+0x44>
    761a:	2a00      	cmp	r2, #0
    761c:	d115      	bne.n	764a <__lesf2+0x52>
    761e:	4694      	mov	ip, r2
    7620:	426f      	negs	r7, r5
    7622:	416f      	adcs	r7, r5
    7624:	4660      	mov	r0, ip
    7626:	2800      	cmp	r0, #0
    7628:	d015      	beq.n	7656 <__lesf2+0x5e>
    762a:	2000      	movs	r0, #0
    762c:	2f00      	cmp	r7, #0
    762e:	d104      	bne.n	763a <__lesf2+0x42>
    7630:	4248      	negs	r0, r1
    7632:	4148      	adcs	r0, r1
    7634:	4240      	negs	r0, r0
    7636:	2301      	movs	r3, #1
    7638:	4318      	orrs	r0, r3
    763a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    763c:	4260      	negs	r0, r4
    763e:	4160      	adcs	r0, r4
    7640:	4684      	mov	ip, r0
    7642:	2a00      	cmp	r2, #0
    7644:	d0ec      	beq.n	7620 <__lesf2+0x28>
    7646:	2800      	cmp	r0, #0
    7648:	d1f2      	bne.n	7630 <__lesf2+0x38>
    764a:	428e      	cmp	r6, r1
    764c:	d011      	beq.n	7672 <__lesf2+0x7a>
    764e:	4270      	negs	r0, r6
    7650:	2301      	movs	r3, #1
    7652:	4318      	orrs	r0, r3
    7654:	e7f1      	b.n	763a <__lesf2+0x42>
    7656:	2f00      	cmp	r7, #0
    7658:	d0f7      	beq.n	764a <__lesf2+0x52>
    765a:	4270      	negs	r0, r6
    765c:	2301      	movs	r3, #1
    765e:	4318      	orrs	r0, r3
    7660:	e7eb      	b.n	763a <__lesf2+0x42>
    7662:	2002      	movs	r0, #2
    7664:	2c00      	cmp	r4, #0
    7666:	d1e8      	bne.n	763a <__lesf2+0x42>
    7668:	e7d3      	b.n	7612 <__lesf2+0x1a>
    766a:	2002      	movs	r0, #2
    766c:	2d00      	cmp	r5, #0
    766e:	d1e4      	bne.n	763a <__lesf2+0x42>
    7670:	e7d1      	b.n	7616 <__lesf2+0x1e>
    7672:	4293      	cmp	r3, r2
    7674:	dceb      	bgt.n	764e <__lesf2+0x56>
    7676:	db04      	blt.n	7682 <__lesf2+0x8a>
    7678:	42ac      	cmp	r4, r5
    767a:	d8e8      	bhi.n	764e <__lesf2+0x56>
    767c:	2000      	movs	r0, #0
    767e:	42ac      	cmp	r4, r5
    7680:	d2db      	bcs.n	763a <__lesf2+0x42>
    7682:	4270      	negs	r0, r6
    7684:	4170      	adcs	r0, r6
    7686:	4240      	negs	r0, r0
    7688:	2301      	movs	r3, #1
    768a:	4318      	orrs	r0, r3
    768c:	e7d5      	b.n	763a <__lesf2+0x42>
    768e:	46c0      	nop			; (mov r8, r8)

00007690 <__aeabi_fmul>:
    7690:	b5f0      	push	{r4, r5, r6, r7, lr}
    7692:	465f      	mov	r7, fp
    7694:	4656      	mov	r6, sl
    7696:	464d      	mov	r5, r9
    7698:	4644      	mov	r4, r8
    769a:	b4f0      	push	{r4, r5, r6, r7}
    769c:	0244      	lsls	r4, r0, #9
    769e:	0046      	lsls	r6, r0, #1
    76a0:	b083      	sub	sp, #12
    76a2:	1c0f      	adds	r7, r1, #0
    76a4:	0a64      	lsrs	r4, r4, #9
    76a6:	0e36      	lsrs	r6, r6, #24
    76a8:	0fc5      	lsrs	r5, r0, #31
    76aa:	2e00      	cmp	r6, #0
    76ac:	d041      	beq.n	7732 <__aeabi_fmul+0xa2>
    76ae:	2eff      	cmp	r6, #255	; 0xff
    76b0:	d022      	beq.n	76f8 <__aeabi_fmul+0x68>
    76b2:	2380      	movs	r3, #128	; 0x80
    76b4:	041b      	lsls	r3, r3, #16
    76b6:	2000      	movs	r0, #0
    76b8:	431c      	orrs	r4, r3
    76ba:	00e4      	lsls	r4, r4, #3
    76bc:	3e7f      	subs	r6, #127	; 0x7f
    76be:	4682      	mov	sl, r0
    76c0:	4680      	mov	r8, r0
    76c2:	1c39      	adds	r1, r7, #0
    76c4:	004b      	lsls	r3, r1, #1
    76c6:	027f      	lsls	r7, r7, #9
    76c8:	0fc9      	lsrs	r1, r1, #31
    76ca:	0a7f      	lsrs	r7, r7, #9
    76cc:	0e1b      	lsrs	r3, r3, #24
    76ce:	468b      	mov	fp, r1
    76d0:	d03b      	beq.n	774a <__aeabi_fmul+0xba>
    76d2:	2bff      	cmp	r3, #255	; 0xff
    76d4:	d034      	beq.n	7740 <__aeabi_fmul+0xb0>
    76d6:	2280      	movs	r2, #128	; 0x80
    76d8:	0412      	lsls	r2, r2, #16
    76da:	4317      	orrs	r7, r2
    76dc:	00ff      	lsls	r7, r7, #3
    76de:	3b7f      	subs	r3, #127	; 0x7f
    76e0:	2100      	movs	r1, #0
    76e2:	465a      	mov	r2, fp
    76e4:	406a      	eors	r2, r5
    76e6:	9201      	str	r2, [sp, #4]
    76e8:	4652      	mov	r2, sl
    76ea:	430a      	orrs	r2, r1
    76ec:	2a0f      	cmp	r2, #15
    76ee:	d863      	bhi.n	77b8 <__aeabi_fmul+0x128>
    76f0:	487a      	ldr	r0, [pc, #488]	; (78dc <__aeabi_fmul+0x24c>)
    76f2:	0092      	lsls	r2, r2, #2
    76f4:	5882      	ldr	r2, [r0, r2]
    76f6:	4697      	mov	pc, r2
    76f8:	2c00      	cmp	r4, #0
    76fa:	d13f      	bne.n	777c <__aeabi_fmul+0xec>
    76fc:	2208      	movs	r2, #8
    76fe:	2302      	movs	r3, #2
    7700:	4692      	mov	sl, r2
    7702:	4698      	mov	r8, r3
    7704:	e7dd      	b.n	76c2 <__aeabi_fmul+0x32>
    7706:	9501      	str	r5, [sp, #4]
    7708:	4640      	mov	r0, r8
    770a:	2802      	cmp	r0, #2
    770c:	d12a      	bne.n	7764 <__aeabi_fmul+0xd4>
    770e:	9a01      	ldr	r2, [sp, #4]
    7710:	2501      	movs	r5, #1
    7712:	4015      	ands	r5, r2
    7714:	23ff      	movs	r3, #255	; 0xff
    7716:	2400      	movs	r4, #0
    7718:	0264      	lsls	r4, r4, #9
    771a:	05db      	lsls	r3, r3, #23
    771c:	0a60      	lsrs	r0, r4, #9
    771e:	07ed      	lsls	r5, r5, #31
    7720:	4318      	orrs	r0, r3
    7722:	4328      	orrs	r0, r5
    7724:	b003      	add	sp, #12
    7726:	bc3c      	pop	{r2, r3, r4, r5}
    7728:	4690      	mov	r8, r2
    772a:	4699      	mov	r9, r3
    772c:	46a2      	mov	sl, r4
    772e:	46ab      	mov	fp, r5
    7730:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7732:	2c00      	cmp	r4, #0
    7734:	d127      	bne.n	7786 <__aeabi_fmul+0xf6>
    7736:	2004      	movs	r0, #4
    7738:	2201      	movs	r2, #1
    773a:	4682      	mov	sl, r0
    773c:	4690      	mov	r8, r2
    773e:	e7c0      	b.n	76c2 <__aeabi_fmul+0x32>
    7740:	1c39      	adds	r1, r7, #0
    7742:	1e4a      	subs	r2, r1, #1
    7744:	4191      	sbcs	r1, r2
    7746:	3102      	adds	r1, #2
    7748:	e7cb      	b.n	76e2 <__aeabi_fmul+0x52>
    774a:	2101      	movs	r1, #1
    774c:	2f00      	cmp	r7, #0
    774e:	d0c8      	beq.n	76e2 <__aeabi_fmul+0x52>
    7750:	1c38      	adds	r0, r7, #0
    7752:	f002 f9dd 	bl	9b10 <__clzsi2>
    7756:	1f43      	subs	r3, r0, #5
    7758:	409f      	lsls	r7, r3
    775a:	2376      	movs	r3, #118	; 0x76
    775c:	425b      	negs	r3, r3
    775e:	1a1b      	subs	r3, r3, r0
    7760:	2100      	movs	r1, #0
    7762:	e7be      	b.n	76e2 <__aeabi_fmul+0x52>
    7764:	2803      	cmp	r0, #3
    7766:	d100      	bne.n	776a <__aeabi_fmul+0xda>
    7768:	e0ae      	b.n	78c8 <__aeabi_fmul+0x238>
    776a:	2801      	cmp	r0, #1
    776c:	d14f      	bne.n	780e <__aeabi_fmul+0x17e>
    776e:	9801      	ldr	r0, [sp, #4]
    7770:	4642      	mov	r2, r8
    7772:	4010      	ands	r0, r2
    7774:	b2c5      	uxtb	r5, r0
    7776:	2300      	movs	r3, #0
    7778:	2400      	movs	r4, #0
    777a:	e7cd      	b.n	7718 <__aeabi_fmul+0x88>
    777c:	230c      	movs	r3, #12
    777e:	2003      	movs	r0, #3
    7780:	469a      	mov	sl, r3
    7782:	4680      	mov	r8, r0
    7784:	e79d      	b.n	76c2 <__aeabi_fmul+0x32>
    7786:	1c20      	adds	r0, r4, #0
    7788:	f002 f9c2 	bl	9b10 <__clzsi2>
    778c:	2676      	movs	r6, #118	; 0x76
    778e:	1f43      	subs	r3, r0, #5
    7790:	409c      	lsls	r4, r3
    7792:	4276      	negs	r6, r6
    7794:	2300      	movs	r3, #0
    7796:	1a36      	subs	r6, r6, r0
    7798:	469a      	mov	sl, r3
    779a:	4698      	mov	r8, r3
    779c:	e791      	b.n	76c2 <__aeabi_fmul+0x32>
    779e:	2480      	movs	r4, #128	; 0x80
    77a0:	2500      	movs	r5, #0
    77a2:	03e4      	lsls	r4, r4, #15
    77a4:	23ff      	movs	r3, #255	; 0xff
    77a6:	e7b7      	b.n	7718 <__aeabi_fmul+0x88>
    77a8:	465b      	mov	r3, fp
    77aa:	1c3c      	adds	r4, r7, #0
    77ac:	9301      	str	r3, [sp, #4]
    77ae:	4688      	mov	r8, r1
    77b0:	e7aa      	b.n	7708 <__aeabi_fmul+0x78>
    77b2:	1c3c      	adds	r4, r7, #0
    77b4:	4688      	mov	r8, r1
    77b6:	e7a7      	b.n	7708 <__aeabi_fmul+0x78>
    77b8:	0c25      	lsrs	r5, r4, #16
    77ba:	0424      	lsls	r4, r4, #16
    77bc:	0c3a      	lsrs	r2, r7, #16
    77be:	0c24      	lsrs	r4, r4, #16
    77c0:	043f      	lsls	r7, r7, #16
    77c2:	18f6      	adds	r6, r6, r3
    77c4:	0c3f      	lsrs	r7, r7, #16
    77c6:	1c21      	adds	r1, r4, #0
    77c8:	1c23      	adds	r3, r4, #0
    77ca:	4379      	muls	r1, r7
    77cc:	4353      	muls	r3, r2
    77ce:	436f      	muls	r7, r5
    77d0:	4355      	muls	r5, r2
    77d2:	18fb      	adds	r3, r7, r3
    77d4:	0c0a      	lsrs	r2, r1, #16
    77d6:	189b      	adds	r3, r3, r2
    77d8:	46b1      	mov	r9, r6
    77da:	429f      	cmp	r7, r3
    77dc:	d902      	bls.n	77e4 <__aeabi_fmul+0x154>
    77de:	2280      	movs	r2, #128	; 0x80
    77e0:	0252      	lsls	r2, r2, #9
    77e2:	18ad      	adds	r5, r5, r2
    77e4:	0409      	lsls	r1, r1, #16
    77e6:	041a      	lsls	r2, r3, #16
    77e8:	0c09      	lsrs	r1, r1, #16
    77ea:	1852      	adds	r2, r2, r1
    77ec:	0194      	lsls	r4, r2, #6
    77ee:	0c1b      	lsrs	r3, r3, #16
    77f0:	1e61      	subs	r1, r4, #1
    77f2:	418c      	sbcs	r4, r1
    77f4:	0e92      	lsrs	r2, r2, #26
    77f6:	18ed      	adds	r5, r5, r3
    77f8:	4314      	orrs	r4, r2
    77fa:	01ad      	lsls	r5, r5, #6
    77fc:	432c      	orrs	r4, r5
    77fe:	0123      	lsls	r3, r4, #4
    7800:	d505      	bpl.n	780e <__aeabi_fmul+0x17e>
    7802:	2201      	movs	r2, #1
    7804:	0863      	lsrs	r3, r4, #1
    7806:	2001      	movs	r0, #1
    7808:	4014      	ands	r4, r2
    780a:	4481      	add	r9, r0
    780c:	431c      	orrs	r4, r3
    780e:	464b      	mov	r3, r9
    7810:	337f      	adds	r3, #127	; 0x7f
    7812:	2b00      	cmp	r3, #0
    7814:	dd2d      	ble.n	7872 <__aeabi_fmul+0x1e2>
    7816:	0760      	lsls	r0, r4, #29
    7818:	d004      	beq.n	7824 <__aeabi_fmul+0x194>
    781a:	220f      	movs	r2, #15
    781c:	4022      	ands	r2, r4
    781e:	2a04      	cmp	r2, #4
    7820:	d000      	beq.n	7824 <__aeabi_fmul+0x194>
    7822:	3404      	adds	r4, #4
    7824:	0122      	lsls	r2, r4, #4
    7826:	d503      	bpl.n	7830 <__aeabi_fmul+0x1a0>
    7828:	4b2d      	ldr	r3, [pc, #180]	; (78e0 <__aeabi_fmul+0x250>)
    782a:	401c      	ands	r4, r3
    782c:	464b      	mov	r3, r9
    782e:	3380      	adds	r3, #128	; 0x80
    7830:	2bfe      	cmp	r3, #254	; 0xfe
    7832:	dd17      	ble.n	7864 <__aeabi_fmul+0x1d4>
    7834:	9b01      	ldr	r3, [sp, #4]
    7836:	2501      	movs	r5, #1
    7838:	401d      	ands	r5, r3
    783a:	2400      	movs	r4, #0
    783c:	23ff      	movs	r3, #255	; 0xff
    783e:	e76b      	b.n	7718 <__aeabi_fmul+0x88>
    7840:	2080      	movs	r0, #128	; 0x80
    7842:	03c0      	lsls	r0, r0, #15
    7844:	4204      	tst	r4, r0
    7846:	d008      	beq.n	785a <__aeabi_fmul+0x1ca>
    7848:	4207      	tst	r7, r0
    784a:	d106      	bne.n	785a <__aeabi_fmul+0x1ca>
    784c:	1c04      	adds	r4, r0, #0
    784e:	433c      	orrs	r4, r7
    7850:	0264      	lsls	r4, r4, #9
    7852:	0a64      	lsrs	r4, r4, #9
    7854:	465d      	mov	r5, fp
    7856:	23ff      	movs	r3, #255	; 0xff
    7858:	e75e      	b.n	7718 <__aeabi_fmul+0x88>
    785a:	4304      	orrs	r4, r0
    785c:	0264      	lsls	r4, r4, #9
    785e:	0a64      	lsrs	r4, r4, #9
    7860:	23ff      	movs	r3, #255	; 0xff
    7862:	e759      	b.n	7718 <__aeabi_fmul+0x88>
    7864:	9801      	ldr	r0, [sp, #4]
    7866:	01a4      	lsls	r4, r4, #6
    7868:	2501      	movs	r5, #1
    786a:	0a64      	lsrs	r4, r4, #9
    786c:	b2db      	uxtb	r3, r3
    786e:	4005      	ands	r5, r0
    7870:	e752      	b.n	7718 <__aeabi_fmul+0x88>
    7872:	237e      	movs	r3, #126	; 0x7e
    7874:	425b      	negs	r3, r3
    7876:	464a      	mov	r2, r9
    7878:	1a9b      	subs	r3, r3, r2
    787a:	2b1b      	cmp	r3, #27
    787c:	dd05      	ble.n	788a <__aeabi_fmul+0x1fa>
    787e:	9b01      	ldr	r3, [sp, #4]
    7880:	2501      	movs	r5, #1
    7882:	401d      	ands	r5, r3
    7884:	2400      	movs	r4, #0
    7886:	2300      	movs	r3, #0
    7888:	e746      	b.n	7718 <__aeabi_fmul+0x88>
    788a:	1c22      	adds	r2, r4, #0
    788c:	40da      	lsrs	r2, r3
    788e:	464b      	mov	r3, r9
    7890:	339e      	adds	r3, #158	; 0x9e
    7892:	409c      	lsls	r4, r3
    7894:	1c23      	adds	r3, r4, #0
    7896:	1e5c      	subs	r4, r3, #1
    7898:	41a3      	sbcs	r3, r4
    789a:	4313      	orrs	r3, r2
    789c:	0758      	lsls	r0, r3, #29
    789e:	d004      	beq.n	78aa <__aeabi_fmul+0x21a>
    78a0:	220f      	movs	r2, #15
    78a2:	401a      	ands	r2, r3
    78a4:	2a04      	cmp	r2, #4
    78a6:	d000      	beq.n	78aa <__aeabi_fmul+0x21a>
    78a8:	3304      	adds	r3, #4
    78aa:	015a      	lsls	r2, r3, #5
    78ac:	d505      	bpl.n	78ba <__aeabi_fmul+0x22a>
    78ae:	9b01      	ldr	r3, [sp, #4]
    78b0:	2501      	movs	r5, #1
    78b2:	401d      	ands	r5, r3
    78b4:	2400      	movs	r4, #0
    78b6:	2301      	movs	r3, #1
    78b8:	e72e      	b.n	7718 <__aeabi_fmul+0x88>
    78ba:	9801      	ldr	r0, [sp, #4]
    78bc:	019c      	lsls	r4, r3, #6
    78be:	2501      	movs	r5, #1
    78c0:	0a64      	lsrs	r4, r4, #9
    78c2:	4005      	ands	r5, r0
    78c4:	2300      	movs	r3, #0
    78c6:	e727      	b.n	7718 <__aeabi_fmul+0x88>
    78c8:	2780      	movs	r7, #128	; 0x80
    78ca:	03ff      	lsls	r7, r7, #15
    78cc:	9b01      	ldr	r3, [sp, #4]
    78ce:	433c      	orrs	r4, r7
    78d0:	0264      	lsls	r4, r4, #9
    78d2:	2501      	movs	r5, #1
    78d4:	401d      	ands	r5, r3
    78d6:	0a64      	lsrs	r4, r4, #9
    78d8:	23ff      	movs	r3, #255	; 0xff
    78da:	e71d      	b.n	7718 <__aeabi_fmul+0x88>
    78dc:	0000a2a4 	.word	0x0000a2a4
    78e0:	f7ffffff 	.word	0xf7ffffff

000078e4 <__aeabi_fsub>:
    78e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    78e6:	0fc2      	lsrs	r2, r0, #31
    78e8:	0243      	lsls	r3, r0, #9
    78ea:	0044      	lsls	r4, r0, #1
    78ec:	024d      	lsls	r5, r1, #9
    78ee:	0048      	lsls	r0, r1, #1
    78f0:	0e24      	lsrs	r4, r4, #24
    78f2:	1c16      	adds	r6, r2, #0
    78f4:	099b      	lsrs	r3, r3, #6
    78f6:	0e00      	lsrs	r0, r0, #24
    78f8:	0fc9      	lsrs	r1, r1, #31
    78fa:	09ad      	lsrs	r5, r5, #6
    78fc:	28ff      	cmp	r0, #255	; 0xff
    78fe:	d100      	bne.n	7902 <__aeabi_fsub+0x1e>
    7900:	e083      	b.n	7a0a <__aeabi_fsub+0x126>
    7902:	2701      	movs	r7, #1
    7904:	4079      	eors	r1, r7
    7906:	428a      	cmp	r2, r1
    7908:	d05c      	beq.n	79c4 <__aeabi_fsub+0xe0>
    790a:	1a22      	subs	r2, r4, r0
    790c:	2a00      	cmp	r2, #0
    790e:	dc00      	bgt.n	7912 <__aeabi_fsub+0x2e>
    7910:	e08e      	b.n	7a30 <__aeabi_fsub+0x14c>
    7912:	2800      	cmp	r0, #0
    7914:	d11e      	bne.n	7954 <__aeabi_fsub+0x70>
    7916:	2d00      	cmp	r5, #0
    7918:	d000      	beq.n	791c <__aeabi_fsub+0x38>
    791a:	e07a      	b.n	7a12 <__aeabi_fsub+0x12e>
    791c:	0758      	lsls	r0, r3, #29
    791e:	d004      	beq.n	792a <__aeabi_fsub+0x46>
    7920:	220f      	movs	r2, #15
    7922:	401a      	ands	r2, r3
    7924:	2a04      	cmp	r2, #4
    7926:	d000      	beq.n	792a <__aeabi_fsub+0x46>
    7928:	3304      	adds	r3, #4
    792a:	2180      	movs	r1, #128	; 0x80
    792c:	04c9      	lsls	r1, r1, #19
    792e:	2201      	movs	r2, #1
    7930:	4019      	ands	r1, r3
    7932:	4032      	ands	r2, r6
    7934:	2900      	cmp	r1, #0
    7936:	d03a      	beq.n	79ae <__aeabi_fsub+0xca>
    7938:	3401      	adds	r4, #1
    793a:	2cff      	cmp	r4, #255	; 0xff
    793c:	d100      	bne.n	7940 <__aeabi_fsub+0x5c>
    793e:	e083      	b.n	7a48 <__aeabi_fsub+0x164>
    7940:	019b      	lsls	r3, r3, #6
    7942:	0a5b      	lsrs	r3, r3, #9
    7944:	025b      	lsls	r3, r3, #9
    7946:	b2e4      	uxtb	r4, r4
    7948:	05e4      	lsls	r4, r4, #23
    794a:	0a58      	lsrs	r0, r3, #9
    794c:	07d2      	lsls	r2, r2, #31
    794e:	4320      	orrs	r0, r4
    7950:	4310      	orrs	r0, r2
    7952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7954:	2cff      	cmp	r4, #255	; 0xff
    7956:	d0e1      	beq.n	791c <__aeabi_fsub+0x38>
    7958:	2180      	movs	r1, #128	; 0x80
    795a:	04c9      	lsls	r1, r1, #19
    795c:	430d      	orrs	r5, r1
    795e:	2a1b      	cmp	r2, #27
    7960:	dd00      	ble.n	7964 <__aeabi_fsub+0x80>
    7962:	e131      	b.n	7bc8 <__aeabi_fsub+0x2e4>
    7964:	1c29      	adds	r1, r5, #0
    7966:	2020      	movs	r0, #32
    7968:	40d1      	lsrs	r1, r2
    796a:	1a82      	subs	r2, r0, r2
    796c:	4095      	lsls	r5, r2
    796e:	1e6a      	subs	r2, r5, #1
    7970:	4195      	sbcs	r5, r2
    7972:	430d      	orrs	r5, r1
    7974:	1b5b      	subs	r3, r3, r5
    7976:	0158      	lsls	r0, r3, #5
    7978:	d5d0      	bpl.n	791c <__aeabi_fsub+0x38>
    797a:	019b      	lsls	r3, r3, #6
    797c:	099f      	lsrs	r7, r3, #6
    797e:	1c38      	adds	r0, r7, #0
    7980:	f002 f8c6 	bl	9b10 <__clzsi2>
    7984:	1f42      	subs	r2, r0, #5
    7986:	4097      	lsls	r7, r2
    7988:	4294      	cmp	r4, r2
    798a:	dc5f      	bgt.n	7a4c <__aeabi_fsub+0x168>
    798c:	1b14      	subs	r4, r2, r4
    798e:	231f      	movs	r3, #31
    7990:	1b1b      	subs	r3, r3, r4
    7992:	1c3a      	adds	r2, r7, #0
    7994:	409f      	lsls	r7, r3
    7996:	1c61      	adds	r1, r4, #1
    7998:	1c3b      	adds	r3, r7, #0
    799a:	40ca      	lsrs	r2, r1
    799c:	1e5f      	subs	r7, r3, #1
    799e:	41bb      	sbcs	r3, r7
    79a0:	4313      	orrs	r3, r2
    79a2:	2400      	movs	r4, #0
    79a4:	e7ba      	b.n	791c <__aeabi_fsub+0x38>
    79a6:	1e13      	subs	r3, r2, #0
    79a8:	d1b8      	bne.n	791c <__aeabi_fsub+0x38>
    79aa:	2300      	movs	r3, #0
    79ac:	2200      	movs	r2, #0
    79ae:	08db      	lsrs	r3, r3, #3
    79b0:	2cff      	cmp	r4, #255	; 0xff
    79b2:	d104      	bne.n	79be <__aeabi_fsub+0xda>
    79b4:	2b00      	cmp	r3, #0
    79b6:	d047      	beq.n	7a48 <__aeabi_fsub+0x164>
    79b8:	2080      	movs	r0, #128	; 0x80
    79ba:	03c0      	lsls	r0, r0, #15
    79bc:	4303      	orrs	r3, r0
    79be:	025b      	lsls	r3, r3, #9
    79c0:	0a5b      	lsrs	r3, r3, #9
    79c2:	e7bf      	b.n	7944 <__aeabi_fsub+0x60>
    79c4:	1a21      	subs	r1, r4, r0
    79c6:	2900      	cmp	r1, #0
    79c8:	dd44      	ble.n	7a54 <__aeabi_fsub+0x170>
    79ca:	2800      	cmp	r0, #0
    79cc:	d027      	beq.n	7a1e <__aeabi_fsub+0x13a>
    79ce:	2cff      	cmp	r4, #255	; 0xff
    79d0:	d0a4      	beq.n	791c <__aeabi_fsub+0x38>
    79d2:	2080      	movs	r0, #128	; 0x80
    79d4:	04c0      	lsls	r0, r0, #19
    79d6:	4305      	orrs	r5, r0
    79d8:	291b      	cmp	r1, #27
    79da:	dd00      	ble.n	79de <__aeabi_fsub+0xfa>
    79dc:	e0f2      	b.n	7bc4 <__aeabi_fsub+0x2e0>
    79de:	1c28      	adds	r0, r5, #0
    79e0:	2720      	movs	r7, #32
    79e2:	40c8      	lsrs	r0, r1
    79e4:	1a79      	subs	r1, r7, r1
    79e6:	408d      	lsls	r5, r1
    79e8:	1e69      	subs	r1, r5, #1
    79ea:	418d      	sbcs	r5, r1
    79ec:	4305      	orrs	r5, r0
    79ee:	195b      	adds	r3, r3, r5
    79f0:	0159      	lsls	r1, r3, #5
    79f2:	d400      	bmi.n	79f6 <__aeabi_fsub+0x112>
    79f4:	e792      	b.n	791c <__aeabi_fsub+0x38>
    79f6:	3401      	adds	r4, #1
    79f8:	2cff      	cmp	r4, #255	; 0xff
    79fa:	d059      	beq.n	7ab0 <__aeabi_fsub+0x1cc>
    79fc:	4973      	ldr	r1, [pc, #460]	; (7bcc <__aeabi_fsub+0x2e8>)
    79fe:	2201      	movs	r2, #1
    7a00:	401a      	ands	r2, r3
    7a02:	400b      	ands	r3, r1
    7a04:	085b      	lsrs	r3, r3, #1
    7a06:	4313      	orrs	r3, r2
    7a08:	e788      	b.n	791c <__aeabi_fsub+0x38>
    7a0a:	2d00      	cmp	r5, #0
    7a0c:	d000      	beq.n	7a10 <__aeabi_fsub+0x12c>
    7a0e:	e77a      	b.n	7906 <__aeabi_fsub+0x22>
    7a10:	e777      	b.n	7902 <__aeabi_fsub+0x1e>
    7a12:	3a01      	subs	r2, #1
    7a14:	2a00      	cmp	r2, #0
    7a16:	d0ad      	beq.n	7974 <__aeabi_fsub+0x90>
    7a18:	2cff      	cmp	r4, #255	; 0xff
    7a1a:	d1a0      	bne.n	795e <__aeabi_fsub+0x7a>
    7a1c:	e77e      	b.n	791c <__aeabi_fsub+0x38>
    7a1e:	2d00      	cmp	r5, #0
    7a20:	d100      	bne.n	7a24 <__aeabi_fsub+0x140>
    7a22:	e77b      	b.n	791c <__aeabi_fsub+0x38>
    7a24:	3901      	subs	r1, #1
    7a26:	2900      	cmp	r1, #0
    7a28:	d0e1      	beq.n	79ee <__aeabi_fsub+0x10a>
    7a2a:	2cff      	cmp	r4, #255	; 0xff
    7a2c:	d1d4      	bne.n	79d8 <__aeabi_fsub+0xf4>
    7a2e:	e775      	b.n	791c <__aeabi_fsub+0x38>
    7a30:	2a00      	cmp	r2, #0
    7a32:	d11b      	bne.n	7a6c <__aeabi_fsub+0x188>
    7a34:	1c62      	adds	r2, r4, #1
    7a36:	b2d2      	uxtb	r2, r2
    7a38:	2a01      	cmp	r2, #1
    7a3a:	dd4b      	ble.n	7ad4 <__aeabi_fsub+0x1f0>
    7a3c:	1b5f      	subs	r7, r3, r5
    7a3e:	017a      	lsls	r2, r7, #5
    7a40:	d523      	bpl.n	7a8a <__aeabi_fsub+0x1a6>
    7a42:	1aef      	subs	r7, r5, r3
    7a44:	1c0e      	adds	r6, r1, #0
    7a46:	e79a      	b.n	797e <__aeabi_fsub+0x9a>
    7a48:	2300      	movs	r3, #0
    7a4a:	e77b      	b.n	7944 <__aeabi_fsub+0x60>
    7a4c:	4b5f      	ldr	r3, [pc, #380]	; (7bcc <__aeabi_fsub+0x2e8>)
    7a4e:	1aa4      	subs	r4, r4, r2
    7a50:	403b      	ands	r3, r7
    7a52:	e763      	b.n	791c <__aeabi_fsub+0x38>
    7a54:	2900      	cmp	r1, #0
    7a56:	d146      	bne.n	7ae6 <__aeabi_fsub+0x202>
    7a58:	1c61      	adds	r1, r4, #1
    7a5a:	b2c8      	uxtb	r0, r1
    7a5c:	2801      	cmp	r0, #1
    7a5e:	dd29      	ble.n	7ab4 <__aeabi_fsub+0x1d0>
    7a60:	29ff      	cmp	r1, #255	; 0xff
    7a62:	d024      	beq.n	7aae <__aeabi_fsub+0x1ca>
    7a64:	18eb      	adds	r3, r5, r3
    7a66:	085b      	lsrs	r3, r3, #1
    7a68:	1c0c      	adds	r4, r1, #0
    7a6a:	e757      	b.n	791c <__aeabi_fsub+0x38>
    7a6c:	2c00      	cmp	r4, #0
    7a6e:	d013      	beq.n	7a98 <__aeabi_fsub+0x1b4>
    7a70:	28ff      	cmp	r0, #255	; 0xff
    7a72:	d018      	beq.n	7aa6 <__aeabi_fsub+0x1c2>
    7a74:	2480      	movs	r4, #128	; 0x80
    7a76:	04e4      	lsls	r4, r4, #19
    7a78:	4252      	negs	r2, r2
    7a7a:	4323      	orrs	r3, r4
    7a7c:	2a1b      	cmp	r2, #27
    7a7e:	dd4d      	ble.n	7b1c <__aeabi_fsub+0x238>
    7a80:	2301      	movs	r3, #1
    7a82:	1aeb      	subs	r3, r5, r3
    7a84:	1c04      	adds	r4, r0, #0
    7a86:	1c0e      	adds	r6, r1, #0
    7a88:	e775      	b.n	7976 <__aeabi_fsub+0x92>
    7a8a:	2f00      	cmp	r7, #0
    7a8c:	d000      	beq.n	7a90 <__aeabi_fsub+0x1ac>
    7a8e:	e776      	b.n	797e <__aeabi_fsub+0x9a>
    7a90:	2300      	movs	r3, #0
    7a92:	2200      	movs	r2, #0
    7a94:	2400      	movs	r4, #0
    7a96:	e78a      	b.n	79ae <__aeabi_fsub+0xca>
    7a98:	2b00      	cmp	r3, #0
    7a9a:	d03b      	beq.n	7b14 <__aeabi_fsub+0x230>
    7a9c:	43d2      	mvns	r2, r2
    7a9e:	2a00      	cmp	r2, #0
    7aa0:	d0ef      	beq.n	7a82 <__aeabi_fsub+0x19e>
    7aa2:	28ff      	cmp	r0, #255	; 0xff
    7aa4:	d1ea      	bne.n	7a7c <__aeabi_fsub+0x198>
    7aa6:	1c2b      	adds	r3, r5, #0
    7aa8:	24ff      	movs	r4, #255	; 0xff
    7aaa:	1c0e      	adds	r6, r1, #0
    7aac:	e736      	b.n	791c <__aeabi_fsub+0x38>
    7aae:	24ff      	movs	r4, #255	; 0xff
    7ab0:	2300      	movs	r3, #0
    7ab2:	e77c      	b.n	79ae <__aeabi_fsub+0xca>
    7ab4:	2c00      	cmp	r4, #0
    7ab6:	d15c      	bne.n	7b72 <__aeabi_fsub+0x28e>
    7ab8:	2b00      	cmp	r3, #0
    7aba:	d100      	bne.n	7abe <__aeabi_fsub+0x1da>
    7abc:	e080      	b.n	7bc0 <__aeabi_fsub+0x2dc>
    7abe:	2d00      	cmp	r5, #0
    7ac0:	d100      	bne.n	7ac4 <__aeabi_fsub+0x1e0>
    7ac2:	e72b      	b.n	791c <__aeabi_fsub+0x38>
    7ac4:	195b      	adds	r3, r3, r5
    7ac6:	0158      	lsls	r0, r3, #5
    7ac8:	d400      	bmi.n	7acc <__aeabi_fsub+0x1e8>
    7aca:	e727      	b.n	791c <__aeabi_fsub+0x38>
    7acc:	4a3f      	ldr	r2, [pc, #252]	; (7bcc <__aeabi_fsub+0x2e8>)
    7ace:	2401      	movs	r4, #1
    7ad0:	4013      	ands	r3, r2
    7ad2:	e723      	b.n	791c <__aeabi_fsub+0x38>
    7ad4:	2c00      	cmp	r4, #0
    7ad6:	d115      	bne.n	7b04 <__aeabi_fsub+0x220>
    7ad8:	2b00      	cmp	r3, #0
    7ada:	d140      	bne.n	7b5e <__aeabi_fsub+0x27a>
    7adc:	2d00      	cmp	r5, #0
    7ade:	d063      	beq.n	7ba8 <__aeabi_fsub+0x2c4>
    7ae0:	1c2b      	adds	r3, r5, #0
    7ae2:	1c0e      	adds	r6, r1, #0
    7ae4:	e71a      	b.n	791c <__aeabi_fsub+0x38>
    7ae6:	2c00      	cmp	r4, #0
    7ae8:	d121      	bne.n	7b2e <__aeabi_fsub+0x24a>
    7aea:	2b00      	cmp	r3, #0
    7aec:	d054      	beq.n	7b98 <__aeabi_fsub+0x2b4>
    7aee:	43c9      	mvns	r1, r1
    7af0:	2900      	cmp	r1, #0
    7af2:	d004      	beq.n	7afe <__aeabi_fsub+0x21a>
    7af4:	28ff      	cmp	r0, #255	; 0xff
    7af6:	d04c      	beq.n	7b92 <__aeabi_fsub+0x2ae>
    7af8:	291b      	cmp	r1, #27
    7afa:	dd58      	ble.n	7bae <__aeabi_fsub+0x2ca>
    7afc:	2301      	movs	r3, #1
    7afe:	195b      	adds	r3, r3, r5
    7b00:	1c04      	adds	r4, r0, #0
    7b02:	e775      	b.n	79f0 <__aeabi_fsub+0x10c>
    7b04:	2b00      	cmp	r3, #0
    7b06:	d119      	bne.n	7b3c <__aeabi_fsub+0x258>
    7b08:	2d00      	cmp	r5, #0
    7b0a:	d048      	beq.n	7b9e <__aeabi_fsub+0x2ba>
    7b0c:	1c2b      	adds	r3, r5, #0
    7b0e:	1c0e      	adds	r6, r1, #0
    7b10:	24ff      	movs	r4, #255	; 0xff
    7b12:	e703      	b.n	791c <__aeabi_fsub+0x38>
    7b14:	1c2b      	adds	r3, r5, #0
    7b16:	1c04      	adds	r4, r0, #0
    7b18:	1c0e      	adds	r6, r1, #0
    7b1a:	e6ff      	b.n	791c <__aeabi_fsub+0x38>
    7b1c:	1c1c      	adds	r4, r3, #0
    7b1e:	2620      	movs	r6, #32
    7b20:	40d4      	lsrs	r4, r2
    7b22:	1ab2      	subs	r2, r6, r2
    7b24:	4093      	lsls	r3, r2
    7b26:	1e5a      	subs	r2, r3, #1
    7b28:	4193      	sbcs	r3, r2
    7b2a:	4323      	orrs	r3, r4
    7b2c:	e7a9      	b.n	7a82 <__aeabi_fsub+0x19e>
    7b2e:	28ff      	cmp	r0, #255	; 0xff
    7b30:	d02f      	beq.n	7b92 <__aeabi_fsub+0x2ae>
    7b32:	2480      	movs	r4, #128	; 0x80
    7b34:	04e4      	lsls	r4, r4, #19
    7b36:	4249      	negs	r1, r1
    7b38:	4323      	orrs	r3, r4
    7b3a:	e7dd      	b.n	7af8 <__aeabi_fsub+0x214>
    7b3c:	24ff      	movs	r4, #255	; 0xff
    7b3e:	2d00      	cmp	r5, #0
    7b40:	d100      	bne.n	7b44 <__aeabi_fsub+0x260>
    7b42:	e6eb      	b.n	791c <__aeabi_fsub+0x38>
    7b44:	2280      	movs	r2, #128	; 0x80
    7b46:	08db      	lsrs	r3, r3, #3
    7b48:	03d2      	lsls	r2, r2, #15
    7b4a:	4213      	tst	r3, r2
    7b4c:	d004      	beq.n	7b58 <__aeabi_fsub+0x274>
    7b4e:	08ed      	lsrs	r5, r5, #3
    7b50:	4215      	tst	r5, r2
    7b52:	d101      	bne.n	7b58 <__aeabi_fsub+0x274>
    7b54:	1c2b      	adds	r3, r5, #0
    7b56:	1c0e      	adds	r6, r1, #0
    7b58:	00db      	lsls	r3, r3, #3
    7b5a:	24ff      	movs	r4, #255	; 0xff
    7b5c:	e6de      	b.n	791c <__aeabi_fsub+0x38>
    7b5e:	2d00      	cmp	r5, #0
    7b60:	d100      	bne.n	7b64 <__aeabi_fsub+0x280>
    7b62:	e6db      	b.n	791c <__aeabi_fsub+0x38>
    7b64:	1b5a      	subs	r2, r3, r5
    7b66:	0150      	lsls	r0, r2, #5
    7b68:	d400      	bmi.n	7b6c <__aeabi_fsub+0x288>
    7b6a:	e71c      	b.n	79a6 <__aeabi_fsub+0xc2>
    7b6c:	1aeb      	subs	r3, r5, r3
    7b6e:	1c0e      	adds	r6, r1, #0
    7b70:	e6d4      	b.n	791c <__aeabi_fsub+0x38>
    7b72:	2b00      	cmp	r3, #0
    7b74:	d00d      	beq.n	7b92 <__aeabi_fsub+0x2ae>
    7b76:	24ff      	movs	r4, #255	; 0xff
    7b78:	2d00      	cmp	r5, #0
    7b7a:	d100      	bne.n	7b7e <__aeabi_fsub+0x29a>
    7b7c:	e6ce      	b.n	791c <__aeabi_fsub+0x38>
    7b7e:	2280      	movs	r2, #128	; 0x80
    7b80:	08db      	lsrs	r3, r3, #3
    7b82:	03d2      	lsls	r2, r2, #15
    7b84:	4213      	tst	r3, r2
    7b86:	d0e7      	beq.n	7b58 <__aeabi_fsub+0x274>
    7b88:	08ed      	lsrs	r5, r5, #3
    7b8a:	4215      	tst	r5, r2
    7b8c:	d1e4      	bne.n	7b58 <__aeabi_fsub+0x274>
    7b8e:	1c2b      	adds	r3, r5, #0
    7b90:	e7e2      	b.n	7b58 <__aeabi_fsub+0x274>
    7b92:	1c2b      	adds	r3, r5, #0
    7b94:	24ff      	movs	r4, #255	; 0xff
    7b96:	e6c1      	b.n	791c <__aeabi_fsub+0x38>
    7b98:	1c2b      	adds	r3, r5, #0
    7b9a:	1c04      	adds	r4, r0, #0
    7b9c:	e6be      	b.n	791c <__aeabi_fsub+0x38>
    7b9e:	2380      	movs	r3, #128	; 0x80
    7ba0:	2200      	movs	r2, #0
    7ba2:	049b      	lsls	r3, r3, #18
    7ba4:	24ff      	movs	r4, #255	; 0xff
    7ba6:	e702      	b.n	79ae <__aeabi_fsub+0xca>
    7ba8:	1c23      	adds	r3, r4, #0
    7baa:	2200      	movs	r2, #0
    7bac:	e6ff      	b.n	79ae <__aeabi_fsub+0xca>
    7bae:	1c1c      	adds	r4, r3, #0
    7bb0:	2720      	movs	r7, #32
    7bb2:	40cc      	lsrs	r4, r1
    7bb4:	1a79      	subs	r1, r7, r1
    7bb6:	408b      	lsls	r3, r1
    7bb8:	1e59      	subs	r1, r3, #1
    7bba:	418b      	sbcs	r3, r1
    7bbc:	4323      	orrs	r3, r4
    7bbe:	e79e      	b.n	7afe <__aeabi_fsub+0x21a>
    7bc0:	1c2b      	adds	r3, r5, #0
    7bc2:	e6ab      	b.n	791c <__aeabi_fsub+0x38>
    7bc4:	2501      	movs	r5, #1
    7bc6:	e712      	b.n	79ee <__aeabi_fsub+0x10a>
    7bc8:	2501      	movs	r5, #1
    7bca:	e6d3      	b.n	7974 <__aeabi_fsub+0x90>
    7bcc:	fbffffff 	.word	0xfbffffff

00007bd0 <__aeabi_f2iz>:
    7bd0:	0243      	lsls	r3, r0, #9
    7bd2:	0a59      	lsrs	r1, r3, #9
    7bd4:	0043      	lsls	r3, r0, #1
    7bd6:	0fc2      	lsrs	r2, r0, #31
    7bd8:	0e1b      	lsrs	r3, r3, #24
    7bda:	2000      	movs	r0, #0
    7bdc:	2b7e      	cmp	r3, #126	; 0x7e
    7bde:	dd0d      	ble.n	7bfc <__aeabi_f2iz+0x2c>
    7be0:	2b9d      	cmp	r3, #157	; 0x9d
    7be2:	dc0c      	bgt.n	7bfe <__aeabi_f2iz+0x2e>
    7be4:	2080      	movs	r0, #128	; 0x80
    7be6:	0400      	lsls	r0, r0, #16
    7be8:	4301      	orrs	r1, r0
    7bea:	2b95      	cmp	r3, #149	; 0x95
    7bec:	dc0a      	bgt.n	7c04 <__aeabi_f2iz+0x34>
    7bee:	2096      	movs	r0, #150	; 0x96
    7bf0:	1ac3      	subs	r3, r0, r3
    7bf2:	40d9      	lsrs	r1, r3
    7bf4:	4248      	negs	r0, r1
    7bf6:	2a00      	cmp	r2, #0
    7bf8:	d100      	bne.n	7bfc <__aeabi_f2iz+0x2c>
    7bfa:	1c08      	adds	r0, r1, #0
    7bfc:	4770      	bx	lr
    7bfe:	4b03      	ldr	r3, [pc, #12]	; (7c0c <__aeabi_f2iz+0x3c>)
    7c00:	18d0      	adds	r0, r2, r3
    7c02:	e7fb      	b.n	7bfc <__aeabi_f2iz+0x2c>
    7c04:	3b96      	subs	r3, #150	; 0x96
    7c06:	4099      	lsls	r1, r3
    7c08:	e7f4      	b.n	7bf4 <__aeabi_f2iz+0x24>
    7c0a:	46c0      	nop			; (mov r8, r8)
    7c0c:	7fffffff 	.word	0x7fffffff

00007c10 <__aeabi_i2f>:
    7c10:	b570      	push	{r4, r5, r6, lr}
    7c12:	1e04      	subs	r4, r0, #0
    7c14:	d03c      	beq.n	7c90 <__aeabi_i2f+0x80>
    7c16:	0fc6      	lsrs	r6, r0, #31
    7c18:	d000      	beq.n	7c1c <__aeabi_i2f+0xc>
    7c1a:	4244      	negs	r4, r0
    7c1c:	1c20      	adds	r0, r4, #0
    7c1e:	f001 ff77 	bl	9b10 <__clzsi2>
    7c22:	239e      	movs	r3, #158	; 0x9e
    7c24:	1c25      	adds	r5, r4, #0
    7c26:	1a1b      	subs	r3, r3, r0
    7c28:	2b96      	cmp	r3, #150	; 0x96
    7c2a:	dc0c      	bgt.n	7c46 <__aeabi_i2f+0x36>
    7c2c:	3808      	subs	r0, #8
    7c2e:	4084      	lsls	r4, r0
    7c30:	0264      	lsls	r4, r4, #9
    7c32:	0a64      	lsrs	r4, r4, #9
    7c34:	b2db      	uxtb	r3, r3
    7c36:	1c32      	adds	r2, r6, #0
    7c38:	0264      	lsls	r4, r4, #9
    7c3a:	05db      	lsls	r3, r3, #23
    7c3c:	0a60      	lsrs	r0, r4, #9
    7c3e:	07d2      	lsls	r2, r2, #31
    7c40:	4318      	orrs	r0, r3
    7c42:	4310      	orrs	r0, r2
    7c44:	bd70      	pop	{r4, r5, r6, pc}
    7c46:	2b99      	cmp	r3, #153	; 0x99
    7c48:	dd0a      	ble.n	7c60 <__aeabi_i2f+0x50>
    7c4a:	2205      	movs	r2, #5
    7c4c:	1a12      	subs	r2, r2, r0
    7c4e:	1c21      	adds	r1, r4, #0
    7c50:	40d1      	lsrs	r1, r2
    7c52:	1c0a      	adds	r2, r1, #0
    7c54:	1c01      	adds	r1, r0, #0
    7c56:	311b      	adds	r1, #27
    7c58:	408d      	lsls	r5, r1
    7c5a:	1e69      	subs	r1, r5, #1
    7c5c:	418d      	sbcs	r5, r1
    7c5e:	4315      	orrs	r5, r2
    7c60:	2805      	cmp	r0, #5
    7c62:	dd01      	ble.n	7c68 <__aeabi_i2f+0x58>
    7c64:	1f42      	subs	r2, r0, #5
    7c66:	4095      	lsls	r5, r2
    7c68:	4c16      	ldr	r4, [pc, #88]	; (7cc4 <__aeabi_i2f+0xb4>)
    7c6a:	402c      	ands	r4, r5
    7c6c:	076a      	lsls	r2, r5, #29
    7c6e:	d004      	beq.n	7c7a <__aeabi_i2f+0x6a>
    7c70:	220f      	movs	r2, #15
    7c72:	4015      	ands	r5, r2
    7c74:	2d04      	cmp	r5, #4
    7c76:	d000      	beq.n	7c7a <__aeabi_i2f+0x6a>
    7c78:	3404      	adds	r4, #4
    7c7a:	0161      	lsls	r1, r4, #5
    7c7c:	d50c      	bpl.n	7c98 <__aeabi_i2f+0x88>
    7c7e:	239f      	movs	r3, #159	; 0x9f
    7c80:	1a18      	subs	r0, r3, r0
    7c82:	28ff      	cmp	r0, #255	; 0xff
    7c84:	d01a      	beq.n	7cbc <__aeabi_i2f+0xac>
    7c86:	01a4      	lsls	r4, r4, #6
    7c88:	0a64      	lsrs	r4, r4, #9
    7c8a:	b2c3      	uxtb	r3, r0
    7c8c:	1c32      	adds	r2, r6, #0
    7c8e:	e7d3      	b.n	7c38 <__aeabi_i2f+0x28>
    7c90:	2200      	movs	r2, #0
    7c92:	2300      	movs	r3, #0
    7c94:	2400      	movs	r4, #0
    7c96:	e7cf      	b.n	7c38 <__aeabi_i2f+0x28>
    7c98:	08e4      	lsrs	r4, r4, #3
    7c9a:	2bff      	cmp	r3, #255	; 0xff
    7c9c:	d004      	beq.n	7ca8 <__aeabi_i2f+0x98>
    7c9e:	0264      	lsls	r4, r4, #9
    7ca0:	0a64      	lsrs	r4, r4, #9
    7ca2:	b2db      	uxtb	r3, r3
    7ca4:	1c32      	adds	r2, r6, #0
    7ca6:	e7c7      	b.n	7c38 <__aeabi_i2f+0x28>
    7ca8:	2c00      	cmp	r4, #0
    7caa:	d004      	beq.n	7cb6 <__aeabi_i2f+0xa6>
    7cac:	2080      	movs	r0, #128	; 0x80
    7cae:	03c0      	lsls	r0, r0, #15
    7cb0:	4304      	orrs	r4, r0
    7cb2:	0264      	lsls	r4, r4, #9
    7cb4:	0a64      	lsrs	r4, r4, #9
    7cb6:	1c32      	adds	r2, r6, #0
    7cb8:	23ff      	movs	r3, #255	; 0xff
    7cba:	e7bd      	b.n	7c38 <__aeabi_i2f+0x28>
    7cbc:	1c32      	adds	r2, r6, #0
    7cbe:	23ff      	movs	r3, #255	; 0xff
    7cc0:	2400      	movs	r4, #0
    7cc2:	e7b9      	b.n	7c38 <__aeabi_i2f+0x28>
    7cc4:	fbffffff 	.word	0xfbffffff

00007cc8 <__aeabi_ui2f>:
    7cc8:	b510      	push	{r4, lr}
    7cca:	1e04      	subs	r4, r0, #0
    7ccc:	d033      	beq.n	7d36 <__aeabi_ui2f+0x6e>
    7cce:	f001 ff1f 	bl	9b10 <__clzsi2>
    7cd2:	239e      	movs	r3, #158	; 0x9e
    7cd4:	1a1b      	subs	r3, r3, r0
    7cd6:	2b96      	cmp	r3, #150	; 0x96
    7cd8:	dc09      	bgt.n	7cee <__aeabi_ui2f+0x26>
    7cda:	3808      	subs	r0, #8
    7cdc:	4084      	lsls	r4, r0
    7cde:	0264      	lsls	r4, r4, #9
    7ce0:	0a64      	lsrs	r4, r4, #9
    7ce2:	b2db      	uxtb	r3, r3
    7ce4:	0264      	lsls	r4, r4, #9
    7ce6:	05db      	lsls	r3, r3, #23
    7ce8:	0a60      	lsrs	r0, r4, #9
    7cea:	4318      	orrs	r0, r3
    7cec:	bd10      	pop	{r4, pc}
    7cee:	2b99      	cmp	r3, #153	; 0x99
    7cf0:	dd0a      	ble.n	7d08 <__aeabi_ui2f+0x40>
    7cf2:	2205      	movs	r2, #5
    7cf4:	1a12      	subs	r2, r2, r0
    7cf6:	1c21      	adds	r1, r4, #0
    7cf8:	40d1      	lsrs	r1, r2
    7cfa:	1c0a      	adds	r2, r1, #0
    7cfc:	1c01      	adds	r1, r0, #0
    7cfe:	311b      	adds	r1, #27
    7d00:	408c      	lsls	r4, r1
    7d02:	1e61      	subs	r1, r4, #1
    7d04:	418c      	sbcs	r4, r1
    7d06:	4314      	orrs	r4, r2
    7d08:	2805      	cmp	r0, #5
    7d0a:	dd01      	ble.n	7d10 <__aeabi_ui2f+0x48>
    7d0c:	1f42      	subs	r2, r0, #5
    7d0e:	4094      	lsls	r4, r2
    7d10:	4a14      	ldr	r2, [pc, #80]	; (7d64 <__aeabi_ui2f+0x9c>)
    7d12:	4022      	ands	r2, r4
    7d14:	0761      	lsls	r1, r4, #29
    7d16:	d004      	beq.n	7d22 <__aeabi_ui2f+0x5a>
    7d18:	210f      	movs	r1, #15
    7d1a:	400c      	ands	r4, r1
    7d1c:	2c04      	cmp	r4, #4
    7d1e:	d000      	beq.n	7d22 <__aeabi_ui2f+0x5a>
    7d20:	3204      	adds	r2, #4
    7d22:	0151      	lsls	r1, r2, #5
    7d24:	d50a      	bpl.n	7d3c <__aeabi_ui2f+0x74>
    7d26:	239f      	movs	r3, #159	; 0x9f
    7d28:	1a18      	subs	r0, r3, r0
    7d2a:	28ff      	cmp	r0, #255	; 0xff
    7d2c:	d016      	beq.n	7d5c <__aeabi_ui2f+0x94>
    7d2e:	0194      	lsls	r4, r2, #6
    7d30:	0a64      	lsrs	r4, r4, #9
    7d32:	b2c3      	uxtb	r3, r0
    7d34:	e7d6      	b.n	7ce4 <__aeabi_ui2f+0x1c>
    7d36:	2300      	movs	r3, #0
    7d38:	2400      	movs	r4, #0
    7d3a:	e7d3      	b.n	7ce4 <__aeabi_ui2f+0x1c>
    7d3c:	08d2      	lsrs	r2, r2, #3
    7d3e:	2bff      	cmp	r3, #255	; 0xff
    7d40:	d003      	beq.n	7d4a <__aeabi_ui2f+0x82>
    7d42:	0254      	lsls	r4, r2, #9
    7d44:	0a64      	lsrs	r4, r4, #9
    7d46:	b2db      	uxtb	r3, r3
    7d48:	e7cc      	b.n	7ce4 <__aeabi_ui2f+0x1c>
    7d4a:	2a00      	cmp	r2, #0
    7d4c:	d006      	beq.n	7d5c <__aeabi_ui2f+0x94>
    7d4e:	2480      	movs	r4, #128	; 0x80
    7d50:	03e4      	lsls	r4, r4, #15
    7d52:	4314      	orrs	r4, r2
    7d54:	0264      	lsls	r4, r4, #9
    7d56:	0a64      	lsrs	r4, r4, #9
    7d58:	23ff      	movs	r3, #255	; 0xff
    7d5a:	e7c3      	b.n	7ce4 <__aeabi_ui2f+0x1c>
    7d5c:	23ff      	movs	r3, #255	; 0xff
    7d5e:	2400      	movs	r4, #0
    7d60:	e7c0      	b.n	7ce4 <__aeabi_ui2f+0x1c>
    7d62:	46c0      	nop			; (mov r8, r8)
    7d64:	fbffffff 	.word	0xfbffffff

00007d68 <__aeabi_dadd>:
    7d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d6a:	465f      	mov	r7, fp
    7d6c:	4656      	mov	r6, sl
    7d6e:	4644      	mov	r4, r8
    7d70:	464d      	mov	r5, r9
    7d72:	b4f0      	push	{r4, r5, r6, r7}
    7d74:	030c      	lsls	r4, r1, #12
    7d76:	004d      	lsls	r5, r1, #1
    7d78:	0fce      	lsrs	r6, r1, #31
    7d7a:	0a61      	lsrs	r1, r4, #9
    7d7c:	0f44      	lsrs	r4, r0, #29
    7d7e:	4321      	orrs	r1, r4
    7d80:	00c4      	lsls	r4, r0, #3
    7d82:	0318      	lsls	r0, r3, #12
    7d84:	4680      	mov	r8, r0
    7d86:	0058      	lsls	r0, r3, #1
    7d88:	0d40      	lsrs	r0, r0, #21
    7d8a:	4682      	mov	sl, r0
    7d8c:	0fd8      	lsrs	r0, r3, #31
    7d8e:	4684      	mov	ip, r0
    7d90:	4640      	mov	r0, r8
    7d92:	0a40      	lsrs	r0, r0, #9
    7d94:	0f53      	lsrs	r3, r2, #29
    7d96:	4303      	orrs	r3, r0
    7d98:	00d0      	lsls	r0, r2, #3
    7d9a:	0d6d      	lsrs	r5, r5, #21
    7d9c:	1c37      	adds	r7, r6, #0
    7d9e:	4683      	mov	fp, r0
    7da0:	4652      	mov	r2, sl
    7da2:	4566      	cmp	r6, ip
    7da4:	d100      	bne.n	7da8 <__aeabi_dadd+0x40>
    7da6:	e0a4      	b.n	7ef2 <__aeabi_dadd+0x18a>
    7da8:	1aaf      	subs	r7, r5, r2
    7daa:	2f00      	cmp	r7, #0
    7dac:	dc00      	bgt.n	7db0 <__aeabi_dadd+0x48>
    7dae:	e109      	b.n	7fc4 <__aeabi_dadd+0x25c>
    7db0:	2a00      	cmp	r2, #0
    7db2:	d13b      	bne.n	7e2c <__aeabi_dadd+0xc4>
    7db4:	4318      	orrs	r0, r3
    7db6:	d000      	beq.n	7dba <__aeabi_dadd+0x52>
    7db8:	e0ea      	b.n	7f90 <__aeabi_dadd+0x228>
    7dba:	0763      	lsls	r3, r4, #29
    7dbc:	d100      	bne.n	7dc0 <__aeabi_dadd+0x58>
    7dbe:	e087      	b.n	7ed0 <__aeabi_dadd+0x168>
    7dc0:	230f      	movs	r3, #15
    7dc2:	4023      	ands	r3, r4
    7dc4:	2b04      	cmp	r3, #4
    7dc6:	d100      	bne.n	7dca <__aeabi_dadd+0x62>
    7dc8:	e082      	b.n	7ed0 <__aeabi_dadd+0x168>
    7dca:	1d22      	adds	r2, r4, #4
    7dcc:	42a2      	cmp	r2, r4
    7dce:	41a4      	sbcs	r4, r4
    7dd0:	4264      	negs	r4, r4
    7dd2:	2380      	movs	r3, #128	; 0x80
    7dd4:	1909      	adds	r1, r1, r4
    7dd6:	041b      	lsls	r3, r3, #16
    7dd8:	400b      	ands	r3, r1
    7dda:	1c37      	adds	r7, r6, #0
    7ddc:	1c14      	adds	r4, r2, #0
    7dde:	2b00      	cmp	r3, #0
    7de0:	d100      	bne.n	7de4 <__aeabi_dadd+0x7c>
    7de2:	e07c      	b.n	7ede <__aeabi_dadd+0x176>
    7de4:	4bce      	ldr	r3, [pc, #824]	; (8120 <__aeabi_dadd+0x3b8>)
    7de6:	3501      	adds	r5, #1
    7de8:	429d      	cmp	r5, r3
    7dea:	d100      	bne.n	7dee <__aeabi_dadd+0x86>
    7dec:	e105      	b.n	7ffa <__aeabi_dadd+0x292>
    7dee:	4bcd      	ldr	r3, [pc, #820]	; (8124 <__aeabi_dadd+0x3bc>)
    7df0:	08e4      	lsrs	r4, r4, #3
    7df2:	4019      	ands	r1, r3
    7df4:	0748      	lsls	r0, r1, #29
    7df6:	0249      	lsls	r1, r1, #9
    7df8:	4304      	orrs	r4, r0
    7dfa:	0b0b      	lsrs	r3, r1, #12
    7dfc:	2000      	movs	r0, #0
    7dfe:	2100      	movs	r1, #0
    7e00:	031b      	lsls	r3, r3, #12
    7e02:	0b1a      	lsrs	r2, r3, #12
    7e04:	0d0b      	lsrs	r3, r1, #20
    7e06:	056d      	lsls	r5, r5, #21
    7e08:	051b      	lsls	r3, r3, #20
    7e0a:	4313      	orrs	r3, r2
    7e0c:	086a      	lsrs	r2, r5, #1
    7e0e:	4dc6      	ldr	r5, [pc, #792]	; (8128 <__aeabi_dadd+0x3c0>)
    7e10:	07ff      	lsls	r7, r7, #31
    7e12:	401d      	ands	r5, r3
    7e14:	4315      	orrs	r5, r2
    7e16:	006d      	lsls	r5, r5, #1
    7e18:	086d      	lsrs	r5, r5, #1
    7e1a:	1c29      	adds	r1, r5, #0
    7e1c:	4339      	orrs	r1, r7
    7e1e:	1c20      	adds	r0, r4, #0
    7e20:	bc3c      	pop	{r2, r3, r4, r5}
    7e22:	4690      	mov	r8, r2
    7e24:	4699      	mov	r9, r3
    7e26:	46a2      	mov	sl, r4
    7e28:	46ab      	mov	fp, r5
    7e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7e2c:	48bc      	ldr	r0, [pc, #752]	; (8120 <__aeabi_dadd+0x3b8>)
    7e2e:	4285      	cmp	r5, r0
    7e30:	d0c3      	beq.n	7dba <__aeabi_dadd+0x52>
    7e32:	2080      	movs	r0, #128	; 0x80
    7e34:	0400      	lsls	r0, r0, #16
    7e36:	4303      	orrs	r3, r0
    7e38:	2f38      	cmp	r7, #56	; 0x38
    7e3a:	dd00      	ble.n	7e3e <__aeabi_dadd+0xd6>
    7e3c:	e0f0      	b.n	8020 <__aeabi_dadd+0x2b8>
    7e3e:	2f1f      	cmp	r7, #31
    7e40:	dd00      	ble.n	7e44 <__aeabi_dadd+0xdc>
    7e42:	e124      	b.n	808e <__aeabi_dadd+0x326>
    7e44:	2020      	movs	r0, #32
    7e46:	1bc0      	subs	r0, r0, r7
    7e48:	1c1a      	adds	r2, r3, #0
    7e4a:	4681      	mov	r9, r0
    7e4c:	4082      	lsls	r2, r0
    7e4e:	4658      	mov	r0, fp
    7e50:	40f8      	lsrs	r0, r7
    7e52:	4302      	orrs	r2, r0
    7e54:	4694      	mov	ip, r2
    7e56:	4658      	mov	r0, fp
    7e58:	464a      	mov	r2, r9
    7e5a:	4090      	lsls	r0, r2
    7e5c:	1e42      	subs	r2, r0, #1
    7e5e:	4190      	sbcs	r0, r2
    7e60:	40fb      	lsrs	r3, r7
    7e62:	4662      	mov	r2, ip
    7e64:	4302      	orrs	r2, r0
    7e66:	1c1f      	adds	r7, r3, #0
    7e68:	1aa2      	subs	r2, r4, r2
    7e6a:	4294      	cmp	r4, r2
    7e6c:	41a4      	sbcs	r4, r4
    7e6e:	4264      	negs	r4, r4
    7e70:	1bc9      	subs	r1, r1, r7
    7e72:	1b09      	subs	r1, r1, r4
    7e74:	1c14      	adds	r4, r2, #0
    7e76:	020b      	lsls	r3, r1, #8
    7e78:	d59f      	bpl.n	7dba <__aeabi_dadd+0x52>
    7e7a:	0249      	lsls	r1, r1, #9
    7e7c:	0a4f      	lsrs	r7, r1, #9
    7e7e:	2f00      	cmp	r7, #0
    7e80:	d100      	bne.n	7e84 <__aeabi_dadd+0x11c>
    7e82:	e0c8      	b.n	8016 <__aeabi_dadd+0x2ae>
    7e84:	1c38      	adds	r0, r7, #0
    7e86:	f001 fe43 	bl	9b10 <__clzsi2>
    7e8a:	1c02      	adds	r2, r0, #0
    7e8c:	3a08      	subs	r2, #8
    7e8e:	2a1f      	cmp	r2, #31
    7e90:	dd00      	ble.n	7e94 <__aeabi_dadd+0x12c>
    7e92:	e0b5      	b.n	8000 <__aeabi_dadd+0x298>
    7e94:	2128      	movs	r1, #40	; 0x28
    7e96:	1a09      	subs	r1, r1, r0
    7e98:	1c20      	adds	r0, r4, #0
    7e9a:	4097      	lsls	r7, r2
    7e9c:	40c8      	lsrs	r0, r1
    7e9e:	4307      	orrs	r7, r0
    7ea0:	4094      	lsls	r4, r2
    7ea2:	4295      	cmp	r5, r2
    7ea4:	dd00      	ble.n	7ea8 <__aeabi_dadd+0x140>
    7ea6:	e0b2      	b.n	800e <__aeabi_dadd+0x2a6>
    7ea8:	1b55      	subs	r5, r2, r5
    7eaa:	1c69      	adds	r1, r5, #1
    7eac:	291f      	cmp	r1, #31
    7eae:	dd00      	ble.n	7eb2 <__aeabi_dadd+0x14a>
    7eb0:	e0dc      	b.n	806c <__aeabi_dadd+0x304>
    7eb2:	221f      	movs	r2, #31
    7eb4:	1b55      	subs	r5, r2, r5
    7eb6:	1c3b      	adds	r3, r7, #0
    7eb8:	1c22      	adds	r2, r4, #0
    7eba:	40ab      	lsls	r3, r5
    7ebc:	40ca      	lsrs	r2, r1
    7ebe:	40ac      	lsls	r4, r5
    7ec0:	1e65      	subs	r5, r4, #1
    7ec2:	41ac      	sbcs	r4, r5
    7ec4:	4313      	orrs	r3, r2
    7ec6:	40cf      	lsrs	r7, r1
    7ec8:	431c      	orrs	r4, r3
    7eca:	1c39      	adds	r1, r7, #0
    7ecc:	2500      	movs	r5, #0
    7ece:	e774      	b.n	7dba <__aeabi_dadd+0x52>
    7ed0:	2380      	movs	r3, #128	; 0x80
    7ed2:	041b      	lsls	r3, r3, #16
    7ed4:	400b      	ands	r3, r1
    7ed6:	1c37      	adds	r7, r6, #0
    7ed8:	2b00      	cmp	r3, #0
    7eda:	d000      	beq.n	7ede <__aeabi_dadd+0x176>
    7edc:	e782      	b.n	7de4 <__aeabi_dadd+0x7c>
    7ede:	4b90      	ldr	r3, [pc, #576]	; (8120 <__aeabi_dadd+0x3b8>)
    7ee0:	0748      	lsls	r0, r1, #29
    7ee2:	08e4      	lsrs	r4, r4, #3
    7ee4:	4304      	orrs	r4, r0
    7ee6:	08c9      	lsrs	r1, r1, #3
    7ee8:	429d      	cmp	r5, r3
    7eea:	d048      	beq.n	7f7e <__aeabi_dadd+0x216>
    7eec:	0309      	lsls	r1, r1, #12
    7eee:	0b0b      	lsrs	r3, r1, #12
    7ef0:	e784      	b.n	7dfc <__aeabi_dadd+0x94>
    7ef2:	1aaa      	subs	r2, r5, r2
    7ef4:	4694      	mov	ip, r2
    7ef6:	2a00      	cmp	r2, #0
    7ef8:	dc00      	bgt.n	7efc <__aeabi_dadd+0x194>
    7efa:	e098      	b.n	802e <__aeabi_dadd+0x2c6>
    7efc:	4650      	mov	r0, sl
    7efe:	2800      	cmp	r0, #0
    7f00:	d052      	beq.n	7fa8 <__aeabi_dadd+0x240>
    7f02:	4887      	ldr	r0, [pc, #540]	; (8120 <__aeabi_dadd+0x3b8>)
    7f04:	4285      	cmp	r5, r0
    7f06:	d100      	bne.n	7f0a <__aeabi_dadd+0x1a2>
    7f08:	e757      	b.n	7dba <__aeabi_dadd+0x52>
    7f0a:	2080      	movs	r0, #128	; 0x80
    7f0c:	0400      	lsls	r0, r0, #16
    7f0e:	4303      	orrs	r3, r0
    7f10:	4662      	mov	r2, ip
    7f12:	2a38      	cmp	r2, #56	; 0x38
    7f14:	dd00      	ble.n	7f18 <__aeabi_dadd+0x1b0>
    7f16:	e0fc      	b.n	8112 <__aeabi_dadd+0x3aa>
    7f18:	2a1f      	cmp	r2, #31
    7f1a:	dd00      	ble.n	7f1e <__aeabi_dadd+0x1b6>
    7f1c:	e14a      	b.n	81b4 <__aeabi_dadd+0x44c>
    7f1e:	2220      	movs	r2, #32
    7f20:	4660      	mov	r0, ip
    7f22:	1a10      	subs	r0, r2, r0
    7f24:	1c1a      	adds	r2, r3, #0
    7f26:	4082      	lsls	r2, r0
    7f28:	4682      	mov	sl, r0
    7f2a:	4691      	mov	r9, r2
    7f2c:	4658      	mov	r0, fp
    7f2e:	4662      	mov	r2, ip
    7f30:	40d0      	lsrs	r0, r2
    7f32:	464a      	mov	r2, r9
    7f34:	4302      	orrs	r2, r0
    7f36:	4690      	mov	r8, r2
    7f38:	4658      	mov	r0, fp
    7f3a:	4652      	mov	r2, sl
    7f3c:	4090      	lsls	r0, r2
    7f3e:	1e42      	subs	r2, r0, #1
    7f40:	4190      	sbcs	r0, r2
    7f42:	4642      	mov	r2, r8
    7f44:	4302      	orrs	r2, r0
    7f46:	4660      	mov	r0, ip
    7f48:	40c3      	lsrs	r3, r0
    7f4a:	1912      	adds	r2, r2, r4
    7f4c:	42a2      	cmp	r2, r4
    7f4e:	41a4      	sbcs	r4, r4
    7f50:	4264      	negs	r4, r4
    7f52:	1859      	adds	r1, r3, r1
    7f54:	1909      	adds	r1, r1, r4
    7f56:	1c14      	adds	r4, r2, #0
    7f58:	0208      	lsls	r0, r1, #8
    7f5a:	d400      	bmi.n	7f5e <__aeabi_dadd+0x1f6>
    7f5c:	e72d      	b.n	7dba <__aeabi_dadd+0x52>
    7f5e:	4b70      	ldr	r3, [pc, #448]	; (8120 <__aeabi_dadd+0x3b8>)
    7f60:	3501      	adds	r5, #1
    7f62:	429d      	cmp	r5, r3
    7f64:	d100      	bne.n	7f68 <__aeabi_dadd+0x200>
    7f66:	e122      	b.n	81ae <__aeabi_dadd+0x446>
    7f68:	4b6e      	ldr	r3, [pc, #440]	; (8124 <__aeabi_dadd+0x3bc>)
    7f6a:	0860      	lsrs	r0, r4, #1
    7f6c:	4019      	ands	r1, r3
    7f6e:	2301      	movs	r3, #1
    7f70:	4023      	ands	r3, r4
    7f72:	1c1c      	adds	r4, r3, #0
    7f74:	4304      	orrs	r4, r0
    7f76:	07cb      	lsls	r3, r1, #31
    7f78:	431c      	orrs	r4, r3
    7f7a:	0849      	lsrs	r1, r1, #1
    7f7c:	e71d      	b.n	7dba <__aeabi_dadd+0x52>
    7f7e:	1c23      	adds	r3, r4, #0
    7f80:	430b      	orrs	r3, r1
    7f82:	d03a      	beq.n	7ffa <__aeabi_dadd+0x292>
    7f84:	2380      	movs	r3, #128	; 0x80
    7f86:	031b      	lsls	r3, r3, #12
    7f88:	430b      	orrs	r3, r1
    7f8a:	031b      	lsls	r3, r3, #12
    7f8c:	0b1b      	lsrs	r3, r3, #12
    7f8e:	e735      	b.n	7dfc <__aeabi_dadd+0x94>
    7f90:	3f01      	subs	r7, #1
    7f92:	2f00      	cmp	r7, #0
    7f94:	d165      	bne.n	8062 <__aeabi_dadd+0x2fa>
    7f96:	4658      	mov	r0, fp
    7f98:	1a22      	subs	r2, r4, r0
    7f9a:	4294      	cmp	r4, r2
    7f9c:	41a4      	sbcs	r4, r4
    7f9e:	4264      	negs	r4, r4
    7fa0:	1ac9      	subs	r1, r1, r3
    7fa2:	1b09      	subs	r1, r1, r4
    7fa4:	1c14      	adds	r4, r2, #0
    7fa6:	e766      	b.n	7e76 <__aeabi_dadd+0x10e>
    7fa8:	4658      	mov	r0, fp
    7faa:	4318      	orrs	r0, r3
    7fac:	d100      	bne.n	7fb0 <__aeabi_dadd+0x248>
    7fae:	e704      	b.n	7dba <__aeabi_dadd+0x52>
    7fb0:	2201      	movs	r2, #1
    7fb2:	4252      	negs	r2, r2
    7fb4:	4494      	add	ip, r2
    7fb6:	4660      	mov	r0, ip
    7fb8:	2800      	cmp	r0, #0
    7fba:	d000      	beq.n	7fbe <__aeabi_dadd+0x256>
    7fbc:	e0c5      	b.n	814a <__aeabi_dadd+0x3e2>
    7fbe:	4658      	mov	r0, fp
    7fc0:	1902      	adds	r2, r0, r4
    7fc2:	e7c3      	b.n	7f4c <__aeabi_dadd+0x1e4>
    7fc4:	2f00      	cmp	r7, #0
    7fc6:	d173      	bne.n	80b0 <__aeabi_dadd+0x348>
    7fc8:	1c68      	adds	r0, r5, #1
    7fca:	0540      	lsls	r0, r0, #21
    7fcc:	0d40      	lsrs	r0, r0, #21
    7fce:	2801      	cmp	r0, #1
    7fd0:	dc00      	bgt.n	7fd4 <__aeabi_dadd+0x26c>
    7fd2:	e0de      	b.n	8192 <__aeabi_dadd+0x42a>
    7fd4:	465a      	mov	r2, fp
    7fd6:	1aa2      	subs	r2, r4, r2
    7fd8:	4294      	cmp	r4, r2
    7fda:	41bf      	sbcs	r7, r7
    7fdc:	1ac8      	subs	r0, r1, r3
    7fde:	427f      	negs	r7, r7
    7fe0:	1bc7      	subs	r7, r0, r7
    7fe2:	0238      	lsls	r0, r7, #8
    7fe4:	d400      	bmi.n	7fe8 <__aeabi_dadd+0x280>
    7fe6:	e089      	b.n	80fc <__aeabi_dadd+0x394>
    7fe8:	465a      	mov	r2, fp
    7fea:	1b14      	subs	r4, r2, r4
    7fec:	45a3      	cmp	fp, r4
    7fee:	4192      	sbcs	r2, r2
    7ff0:	1a59      	subs	r1, r3, r1
    7ff2:	4252      	negs	r2, r2
    7ff4:	1a8f      	subs	r7, r1, r2
    7ff6:	4666      	mov	r6, ip
    7ff8:	e741      	b.n	7e7e <__aeabi_dadd+0x116>
    7ffa:	2300      	movs	r3, #0
    7ffc:	2400      	movs	r4, #0
    7ffe:	e6fd      	b.n	7dfc <__aeabi_dadd+0x94>
    8000:	1c27      	adds	r7, r4, #0
    8002:	3828      	subs	r0, #40	; 0x28
    8004:	4087      	lsls	r7, r0
    8006:	2400      	movs	r4, #0
    8008:	4295      	cmp	r5, r2
    800a:	dc00      	bgt.n	800e <__aeabi_dadd+0x2a6>
    800c:	e74c      	b.n	7ea8 <__aeabi_dadd+0x140>
    800e:	4945      	ldr	r1, [pc, #276]	; (8124 <__aeabi_dadd+0x3bc>)
    8010:	1aad      	subs	r5, r5, r2
    8012:	4039      	ands	r1, r7
    8014:	e6d1      	b.n	7dba <__aeabi_dadd+0x52>
    8016:	1c20      	adds	r0, r4, #0
    8018:	f001 fd7a 	bl	9b10 <__clzsi2>
    801c:	3020      	adds	r0, #32
    801e:	e734      	b.n	7e8a <__aeabi_dadd+0x122>
    8020:	465a      	mov	r2, fp
    8022:	431a      	orrs	r2, r3
    8024:	1e53      	subs	r3, r2, #1
    8026:	419a      	sbcs	r2, r3
    8028:	b2d2      	uxtb	r2, r2
    802a:	2700      	movs	r7, #0
    802c:	e71c      	b.n	7e68 <__aeabi_dadd+0x100>
    802e:	2a00      	cmp	r2, #0
    8030:	d000      	beq.n	8034 <__aeabi_dadd+0x2cc>
    8032:	e0dc      	b.n	81ee <__aeabi_dadd+0x486>
    8034:	1c68      	adds	r0, r5, #1
    8036:	0542      	lsls	r2, r0, #21
    8038:	0d52      	lsrs	r2, r2, #21
    803a:	2a01      	cmp	r2, #1
    803c:	dc00      	bgt.n	8040 <__aeabi_dadd+0x2d8>
    803e:	e08d      	b.n	815c <__aeabi_dadd+0x3f4>
    8040:	4d37      	ldr	r5, [pc, #220]	; (8120 <__aeabi_dadd+0x3b8>)
    8042:	42a8      	cmp	r0, r5
    8044:	d100      	bne.n	8048 <__aeabi_dadd+0x2e0>
    8046:	e0f3      	b.n	8230 <__aeabi_dadd+0x4c8>
    8048:	465d      	mov	r5, fp
    804a:	192a      	adds	r2, r5, r4
    804c:	42a2      	cmp	r2, r4
    804e:	41a4      	sbcs	r4, r4
    8050:	4264      	negs	r4, r4
    8052:	1859      	adds	r1, r3, r1
    8054:	1909      	adds	r1, r1, r4
    8056:	07cc      	lsls	r4, r1, #31
    8058:	0852      	lsrs	r2, r2, #1
    805a:	4314      	orrs	r4, r2
    805c:	0849      	lsrs	r1, r1, #1
    805e:	1c05      	adds	r5, r0, #0
    8060:	e6ab      	b.n	7dba <__aeabi_dadd+0x52>
    8062:	482f      	ldr	r0, [pc, #188]	; (8120 <__aeabi_dadd+0x3b8>)
    8064:	4285      	cmp	r5, r0
    8066:	d000      	beq.n	806a <__aeabi_dadd+0x302>
    8068:	e6e6      	b.n	7e38 <__aeabi_dadd+0xd0>
    806a:	e6a6      	b.n	7dba <__aeabi_dadd+0x52>
    806c:	1c2b      	adds	r3, r5, #0
    806e:	3b1f      	subs	r3, #31
    8070:	1c3a      	adds	r2, r7, #0
    8072:	40da      	lsrs	r2, r3
    8074:	1c13      	adds	r3, r2, #0
    8076:	2920      	cmp	r1, #32
    8078:	d06c      	beq.n	8154 <__aeabi_dadd+0x3ec>
    807a:	223f      	movs	r2, #63	; 0x3f
    807c:	1b55      	subs	r5, r2, r5
    807e:	40af      	lsls	r7, r5
    8080:	433c      	orrs	r4, r7
    8082:	1e60      	subs	r0, r4, #1
    8084:	4184      	sbcs	r4, r0
    8086:	431c      	orrs	r4, r3
    8088:	2100      	movs	r1, #0
    808a:	2500      	movs	r5, #0
    808c:	e695      	b.n	7dba <__aeabi_dadd+0x52>
    808e:	1c38      	adds	r0, r7, #0
    8090:	3820      	subs	r0, #32
    8092:	1c1a      	adds	r2, r3, #0
    8094:	40c2      	lsrs	r2, r0
    8096:	1c10      	adds	r0, r2, #0
    8098:	2f20      	cmp	r7, #32
    809a:	d05d      	beq.n	8158 <__aeabi_dadd+0x3f0>
    809c:	2240      	movs	r2, #64	; 0x40
    809e:	1bd7      	subs	r7, r2, r7
    80a0:	40bb      	lsls	r3, r7
    80a2:	465a      	mov	r2, fp
    80a4:	431a      	orrs	r2, r3
    80a6:	1e53      	subs	r3, r2, #1
    80a8:	419a      	sbcs	r2, r3
    80aa:	4302      	orrs	r2, r0
    80ac:	2700      	movs	r7, #0
    80ae:	e6db      	b.n	7e68 <__aeabi_dadd+0x100>
    80b0:	2d00      	cmp	r5, #0
    80b2:	d03b      	beq.n	812c <__aeabi_dadd+0x3c4>
    80b4:	4d1a      	ldr	r5, [pc, #104]	; (8120 <__aeabi_dadd+0x3b8>)
    80b6:	45aa      	cmp	sl, r5
    80b8:	d100      	bne.n	80bc <__aeabi_dadd+0x354>
    80ba:	e093      	b.n	81e4 <__aeabi_dadd+0x47c>
    80bc:	2580      	movs	r5, #128	; 0x80
    80be:	042d      	lsls	r5, r5, #16
    80c0:	427f      	negs	r7, r7
    80c2:	4329      	orrs	r1, r5
    80c4:	2f38      	cmp	r7, #56	; 0x38
    80c6:	dd00      	ble.n	80ca <__aeabi_dadd+0x362>
    80c8:	e0ac      	b.n	8224 <__aeabi_dadd+0x4bc>
    80ca:	2f1f      	cmp	r7, #31
    80cc:	dd00      	ble.n	80d0 <__aeabi_dadd+0x368>
    80ce:	e129      	b.n	8324 <__aeabi_dadd+0x5bc>
    80d0:	2520      	movs	r5, #32
    80d2:	1bed      	subs	r5, r5, r7
    80d4:	1c08      	adds	r0, r1, #0
    80d6:	1c26      	adds	r6, r4, #0
    80d8:	40a8      	lsls	r0, r5
    80da:	40fe      	lsrs	r6, r7
    80dc:	40ac      	lsls	r4, r5
    80de:	4306      	orrs	r6, r0
    80e0:	1e65      	subs	r5, r4, #1
    80e2:	41ac      	sbcs	r4, r5
    80e4:	4334      	orrs	r4, r6
    80e6:	40f9      	lsrs	r1, r7
    80e8:	465d      	mov	r5, fp
    80ea:	1b2c      	subs	r4, r5, r4
    80ec:	45a3      	cmp	fp, r4
    80ee:	4192      	sbcs	r2, r2
    80f0:	1a5b      	subs	r3, r3, r1
    80f2:	4252      	negs	r2, r2
    80f4:	1a99      	subs	r1, r3, r2
    80f6:	4655      	mov	r5, sl
    80f8:	4666      	mov	r6, ip
    80fa:	e6bc      	b.n	7e76 <__aeabi_dadd+0x10e>
    80fc:	1c13      	adds	r3, r2, #0
    80fe:	433b      	orrs	r3, r7
    8100:	1c14      	adds	r4, r2, #0
    8102:	2b00      	cmp	r3, #0
    8104:	d000      	beq.n	8108 <__aeabi_dadd+0x3a0>
    8106:	e6ba      	b.n	7e7e <__aeabi_dadd+0x116>
    8108:	2700      	movs	r7, #0
    810a:	2100      	movs	r1, #0
    810c:	2500      	movs	r5, #0
    810e:	2400      	movs	r4, #0
    8110:	e6e5      	b.n	7ede <__aeabi_dadd+0x176>
    8112:	465a      	mov	r2, fp
    8114:	431a      	orrs	r2, r3
    8116:	1e53      	subs	r3, r2, #1
    8118:	419a      	sbcs	r2, r3
    811a:	b2d2      	uxtb	r2, r2
    811c:	2300      	movs	r3, #0
    811e:	e714      	b.n	7f4a <__aeabi_dadd+0x1e2>
    8120:	000007ff 	.word	0x000007ff
    8124:	ff7fffff 	.word	0xff7fffff
    8128:	800fffff 	.word	0x800fffff
    812c:	1c0d      	adds	r5, r1, #0
    812e:	4325      	orrs	r5, r4
    8130:	d058      	beq.n	81e4 <__aeabi_dadd+0x47c>
    8132:	43ff      	mvns	r7, r7
    8134:	2f00      	cmp	r7, #0
    8136:	d151      	bne.n	81dc <__aeabi_dadd+0x474>
    8138:	1b04      	subs	r4, r0, r4
    813a:	45a3      	cmp	fp, r4
    813c:	4192      	sbcs	r2, r2
    813e:	1a59      	subs	r1, r3, r1
    8140:	4252      	negs	r2, r2
    8142:	1a89      	subs	r1, r1, r2
    8144:	4655      	mov	r5, sl
    8146:	4666      	mov	r6, ip
    8148:	e695      	b.n	7e76 <__aeabi_dadd+0x10e>
    814a:	4896      	ldr	r0, [pc, #600]	; (83a4 <__aeabi_dadd+0x63c>)
    814c:	4285      	cmp	r5, r0
    814e:	d000      	beq.n	8152 <__aeabi_dadd+0x3ea>
    8150:	e6de      	b.n	7f10 <__aeabi_dadd+0x1a8>
    8152:	e632      	b.n	7dba <__aeabi_dadd+0x52>
    8154:	2700      	movs	r7, #0
    8156:	e793      	b.n	8080 <__aeabi_dadd+0x318>
    8158:	2300      	movs	r3, #0
    815a:	e7a2      	b.n	80a2 <__aeabi_dadd+0x33a>
    815c:	1c08      	adds	r0, r1, #0
    815e:	4320      	orrs	r0, r4
    8160:	2d00      	cmp	r5, #0
    8162:	d000      	beq.n	8166 <__aeabi_dadd+0x3fe>
    8164:	e0c4      	b.n	82f0 <__aeabi_dadd+0x588>
    8166:	2800      	cmp	r0, #0
    8168:	d100      	bne.n	816c <__aeabi_dadd+0x404>
    816a:	e0f7      	b.n	835c <__aeabi_dadd+0x5f4>
    816c:	4658      	mov	r0, fp
    816e:	4318      	orrs	r0, r3
    8170:	d100      	bne.n	8174 <__aeabi_dadd+0x40c>
    8172:	e622      	b.n	7dba <__aeabi_dadd+0x52>
    8174:	4658      	mov	r0, fp
    8176:	1902      	adds	r2, r0, r4
    8178:	42a2      	cmp	r2, r4
    817a:	41a4      	sbcs	r4, r4
    817c:	4264      	negs	r4, r4
    817e:	1859      	adds	r1, r3, r1
    8180:	1909      	adds	r1, r1, r4
    8182:	1c14      	adds	r4, r2, #0
    8184:	020a      	lsls	r2, r1, #8
    8186:	d400      	bmi.n	818a <__aeabi_dadd+0x422>
    8188:	e617      	b.n	7dba <__aeabi_dadd+0x52>
    818a:	4b87      	ldr	r3, [pc, #540]	; (83a8 <__aeabi_dadd+0x640>)
    818c:	2501      	movs	r5, #1
    818e:	4019      	ands	r1, r3
    8190:	e613      	b.n	7dba <__aeabi_dadd+0x52>
    8192:	1c08      	adds	r0, r1, #0
    8194:	4320      	orrs	r0, r4
    8196:	2d00      	cmp	r5, #0
    8198:	d139      	bne.n	820e <__aeabi_dadd+0x4a6>
    819a:	2800      	cmp	r0, #0
    819c:	d171      	bne.n	8282 <__aeabi_dadd+0x51a>
    819e:	4659      	mov	r1, fp
    81a0:	4319      	orrs	r1, r3
    81a2:	d003      	beq.n	81ac <__aeabi_dadd+0x444>
    81a4:	1c19      	adds	r1, r3, #0
    81a6:	465c      	mov	r4, fp
    81a8:	4666      	mov	r6, ip
    81aa:	e606      	b.n	7dba <__aeabi_dadd+0x52>
    81ac:	2700      	movs	r7, #0
    81ae:	2100      	movs	r1, #0
    81b0:	2400      	movs	r4, #0
    81b2:	e694      	b.n	7ede <__aeabi_dadd+0x176>
    81b4:	4660      	mov	r0, ip
    81b6:	3820      	subs	r0, #32
    81b8:	1c1a      	adds	r2, r3, #0
    81ba:	40c2      	lsrs	r2, r0
    81bc:	4660      	mov	r0, ip
    81be:	4691      	mov	r9, r2
    81c0:	2820      	cmp	r0, #32
    81c2:	d100      	bne.n	81c6 <__aeabi_dadd+0x45e>
    81c4:	e0ac      	b.n	8320 <__aeabi_dadd+0x5b8>
    81c6:	2240      	movs	r2, #64	; 0x40
    81c8:	1a12      	subs	r2, r2, r0
    81ca:	4093      	lsls	r3, r2
    81cc:	465a      	mov	r2, fp
    81ce:	431a      	orrs	r2, r3
    81d0:	1e53      	subs	r3, r2, #1
    81d2:	419a      	sbcs	r2, r3
    81d4:	464b      	mov	r3, r9
    81d6:	431a      	orrs	r2, r3
    81d8:	2300      	movs	r3, #0
    81da:	e6b6      	b.n	7f4a <__aeabi_dadd+0x1e2>
    81dc:	4d71      	ldr	r5, [pc, #452]	; (83a4 <__aeabi_dadd+0x63c>)
    81de:	45aa      	cmp	sl, r5
    81e0:	d000      	beq.n	81e4 <__aeabi_dadd+0x47c>
    81e2:	e76f      	b.n	80c4 <__aeabi_dadd+0x35c>
    81e4:	1c19      	adds	r1, r3, #0
    81e6:	465c      	mov	r4, fp
    81e8:	4655      	mov	r5, sl
    81ea:	4666      	mov	r6, ip
    81ec:	e5e5      	b.n	7dba <__aeabi_dadd+0x52>
    81ee:	2d00      	cmp	r5, #0
    81f0:	d122      	bne.n	8238 <__aeabi_dadd+0x4d0>
    81f2:	1c0d      	adds	r5, r1, #0
    81f4:	4325      	orrs	r5, r4
    81f6:	d077      	beq.n	82e8 <__aeabi_dadd+0x580>
    81f8:	43d5      	mvns	r5, r2
    81fa:	2d00      	cmp	r5, #0
    81fc:	d171      	bne.n	82e2 <__aeabi_dadd+0x57a>
    81fe:	445c      	add	r4, fp
    8200:	455c      	cmp	r4, fp
    8202:	4192      	sbcs	r2, r2
    8204:	1859      	adds	r1, r3, r1
    8206:	4252      	negs	r2, r2
    8208:	1889      	adds	r1, r1, r2
    820a:	4655      	mov	r5, sl
    820c:	e6a4      	b.n	7f58 <__aeabi_dadd+0x1f0>
    820e:	2800      	cmp	r0, #0
    8210:	d14d      	bne.n	82ae <__aeabi_dadd+0x546>
    8212:	4659      	mov	r1, fp
    8214:	4319      	orrs	r1, r3
    8216:	d100      	bne.n	821a <__aeabi_dadd+0x4b2>
    8218:	e094      	b.n	8344 <__aeabi_dadd+0x5dc>
    821a:	1c19      	adds	r1, r3, #0
    821c:	465c      	mov	r4, fp
    821e:	4666      	mov	r6, ip
    8220:	4d60      	ldr	r5, [pc, #384]	; (83a4 <__aeabi_dadd+0x63c>)
    8222:	e5ca      	b.n	7dba <__aeabi_dadd+0x52>
    8224:	430c      	orrs	r4, r1
    8226:	1e61      	subs	r1, r4, #1
    8228:	418c      	sbcs	r4, r1
    822a:	b2e4      	uxtb	r4, r4
    822c:	2100      	movs	r1, #0
    822e:	e75b      	b.n	80e8 <__aeabi_dadd+0x380>
    8230:	1c05      	adds	r5, r0, #0
    8232:	2100      	movs	r1, #0
    8234:	2400      	movs	r4, #0
    8236:	e652      	b.n	7ede <__aeabi_dadd+0x176>
    8238:	4d5a      	ldr	r5, [pc, #360]	; (83a4 <__aeabi_dadd+0x63c>)
    823a:	45aa      	cmp	sl, r5
    823c:	d054      	beq.n	82e8 <__aeabi_dadd+0x580>
    823e:	4255      	negs	r5, r2
    8240:	2280      	movs	r2, #128	; 0x80
    8242:	0410      	lsls	r0, r2, #16
    8244:	4301      	orrs	r1, r0
    8246:	2d38      	cmp	r5, #56	; 0x38
    8248:	dd00      	ble.n	824c <__aeabi_dadd+0x4e4>
    824a:	e081      	b.n	8350 <__aeabi_dadd+0x5e8>
    824c:	2d1f      	cmp	r5, #31
    824e:	dd00      	ble.n	8252 <__aeabi_dadd+0x4ea>
    8250:	e092      	b.n	8378 <__aeabi_dadd+0x610>
    8252:	2220      	movs	r2, #32
    8254:	1b50      	subs	r0, r2, r5
    8256:	1c0a      	adds	r2, r1, #0
    8258:	4684      	mov	ip, r0
    825a:	4082      	lsls	r2, r0
    825c:	1c20      	adds	r0, r4, #0
    825e:	40e8      	lsrs	r0, r5
    8260:	4302      	orrs	r2, r0
    8262:	4690      	mov	r8, r2
    8264:	4662      	mov	r2, ip
    8266:	4094      	lsls	r4, r2
    8268:	1e60      	subs	r0, r4, #1
    826a:	4184      	sbcs	r4, r0
    826c:	4642      	mov	r2, r8
    826e:	4314      	orrs	r4, r2
    8270:	40e9      	lsrs	r1, r5
    8272:	445c      	add	r4, fp
    8274:	455c      	cmp	r4, fp
    8276:	4192      	sbcs	r2, r2
    8278:	18cb      	adds	r3, r1, r3
    827a:	4252      	negs	r2, r2
    827c:	1899      	adds	r1, r3, r2
    827e:	4655      	mov	r5, sl
    8280:	e66a      	b.n	7f58 <__aeabi_dadd+0x1f0>
    8282:	4658      	mov	r0, fp
    8284:	4318      	orrs	r0, r3
    8286:	d100      	bne.n	828a <__aeabi_dadd+0x522>
    8288:	e597      	b.n	7dba <__aeabi_dadd+0x52>
    828a:	4658      	mov	r0, fp
    828c:	1a27      	subs	r7, r4, r0
    828e:	42bc      	cmp	r4, r7
    8290:	4192      	sbcs	r2, r2
    8292:	1ac8      	subs	r0, r1, r3
    8294:	4252      	negs	r2, r2
    8296:	1a80      	subs	r0, r0, r2
    8298:	0202      	lsls	r2, r0, #8
    829a:	d566      	bpl.n	836a <__aeabi_dadd+0x602>
    829c:	4658      	mov	r0, fp
    829e:	1b04      	subs	r4, r0, r4
    82a0:	45a3      	cmp	fp, r4
    82a2:	4192      	sbcs	r2, r2
    82a4:	1a59      	subs	r1, r3, r1
    82a6:	4252      	negs	r2, r2
    82a8:	1a89      	subs	r1, r1, r2
    82aa:	4666      	mov	r6, ip
    82ac:	e585      	b.n	7dba <__aeabi_dadd+0x52>
    82ae:	4658      	mov	r0, fp
    82b0:	4318      	orrs	r0, r3
    82b2:	d033      	beq.n	831c <__aeabi_dadd+0x5b4>
    82b4:	0748      	lsls	r0, r1, #29
    82b6:	08e4      	lsrs	r4, r4, #3
    82b8:	4304      	orrs	r4, r0
    82ba:	2080      	movs	r0, #128	; 0x80
    82bc:	08c9      	lsrs	r1, r1, #3
    82be:	0300      	lsls	r0, r0, #12
    82c0:	4201      	tst	r1, r0
    82c2:	d008      	beq.n	82d6 <__aeabi_dadd+0x56e>
    82c4:	08dd      	lsrs	r5, r3, #3
    82c6:	4205      	tst	r5, r0
    82c8:	d105      	bne.n	82d6 <__aeabi_dadd+0x56e>
    82ca:	4659      	mov	r1, fp
    82cc:	08ca      	lsrs	r2, r1, #3
    82ce:	075c      	lsls	r4, r3, #29
    82d0:	4314      	orrs	r4, r2
    82d2:	1c29      	adds	r1, r5, #0
    82d4:	4666      	mov	r6, ip
    82d6:	0f63      	lsrs	r3, r4, #29
    82d8:	00c9      	lsls	r1, r1, #3
    82da:	4319      	orrs	r1, r3
    82dc:	00e4      	lsls	r4, r4, #3
    82de:	4d31      	ldr	r5, [pc, #196]	; (83a4 <__aeabi_dadd+0x63c>)
    82e0:	e56b      	b.n	7dba <__aeabi_dadd+0x52>
    82e2:	4a30      	ldr	r2, [pc, #192]	; (83a4 <__aeabi_dadd+0x63c>)
    82e4:	4592      	cmp	sl, r2
    82e6:	d1ae      	bne.n	8246 <__aeabi_dadd+0x4de>
    82e8:	1c19      	adds	r1, r3, #0
    82ea:	465c      	mov	r4, fp
    82ec:	4655      	mov	r5, sl
    82ee:	e564      	b.n	7dba <__aeabi_dadd+0x52>
    82f0:	2800      	cmp	r0, #0
    82f2:	d036      	beq.n	8362 <__aeabi_dadd+0x5fa>
    82f4:	4658      	mov	r0, fp
    82f6:	4318      	orrs	r0, r3
    82f8:	d010      	beq.n	831c <__aeabi_dadd+0x5b4>
    82fa:	2580      	movs	r5, #128	; 0x80
    82fc:	0748      	lsls	r0, r1, #29
    82fe:	08e4      	lsrs	r4, r4, #3
    8300:	08c9      	lsrs	r1, r1, #3
    8302:	032d      	lsls	r5, r5, #12
    8304:	4304      	orrs	r4, r0
    8306:	4229      	tst	r1, r5
    8308:	d0e5      	beq.n	82d6 <__aeabi_dadd+0x56e>
    830a:	08d8      	lsrs	r0, r3, #3
    830c:	4228      	tst	r0, r5
    830e:	d1e2      	bne.n	82d6 <__aeabi_dadd+0x56e>
    8310:	465d      	mov	r5, fp
    8312:	08ea      	lsrs	r2, r5, #3
    8314:	075c      	lsls	r4, r3, #29
    8316:	4314      	orrs	r4, r2
    8318:	1c01      	adds	r1, r0, #0
    831a:	e7dc      	b.n	82d6 <__aeabi_dadd+0x56e>
    831c:	4d21      	ldr	r5, [pc, #132]	; (83a4 <__aeabi_dadd+0x63c>)
    831e:	e54c      	b.n	7dba <__aeabi_dadd+0x52>
    8320:	2300      	movs	r3, #0
    8322:	e753      	b.n	81cc <__aeabi_dadd+0x464>
    8324:	1c3d      	adds	r5, r7, #0
    8326:	3d20      	subs	r5, #32
    8328:	1c0a      	adds	r2, r1, #0
    832a:	40ea      	lsrs	r2, r5
    832c:	1c15      	adds	r5, r2, #0
    832e:	2f20      	cmp	r7, #32
    8330:	d034      	beq.n	839c <__aeabi_dadd+0x634>
    8332:	2640      	movs	r6, #64	; 0x40
    8334:	1bf7      	subs	r7, r6, r7
    8336:	40b9      	lsls	r1, r7
    8338:	430c      	orrs	r4, r1
    833a:	1e61      	subs	r1, r4, #1
    833c:	418c      	sbcs	r4, r1
    833e:	432c      	orrs	r4, r5
    8340:	2100      	movs	r1, #0
    8342:	e6d1      	b.n	80e8 <__aeabi_dadd+0x380>
    8344:	2180      	movs	r1, #128	; 0x80
    8346:	2700      	movs	r7, #0
    8348:	03c9      	lsls	r1, r1, #15
    834a:	4d16      	ldr	r5, [pc, #88]	; (83a4 <__aeabi_dadd+0x63c>)
    834c:	2400      	movs	r4, #0
    834e:	e5c6      	b.n	7ede <__aeabi_dadd+0x176>
    8350:	430c      	orrs	r4, r1
    8352:	1e61      	subs	r1, r4, #1
    8354:	418c      	sbcs	r4, r1
    8356:	b2e4      	uxtb	r4, r4
    8358:	2100      	movs	r1, #0
    835a:	e78a      	b.n	8272 <__aeabi_dadd+0x50a>
    835c:	1c19      	adds	r1, r3, #0
    835e:	465c      	mov	r4, fp
    8360:	e52b      	b.n	7dba <__aeabi_dadd+0x52>
    8362:	1c19      	adds	r1, r3, #0
    8364:	465c      	mov	r4, fp
    8366:	4d0f      	ldr	r5, [pc, #60]	; (83a4 <__aeabi_dadd+0x63c>)
    8368:	e527      	b.n	7dba <__aeabi_dadd+0x52>
    836a:	1c03      	adds	r3, r0, #0
    836c:	433b      	orrs	r3, r7
    836e:	d100      	bne.n	8372 <__aeabi_dadd+0x60a>
    8370:	e71c      	b.n	81ac <__aeabi_dadd+0x444>
    8372:	1c01      	adds	r1, r0, #0
    8374:	1c3c      	adds	r4, r7, #0
    8376:	e520      	b.n	7dba <__aeabi_dadd+0x52>
    8378:	2020      	movs	r0, #32
    837a:	4240      	negs	r0, r0
    837c:	1940      	adds	r0, r0, r5
    837e:	1c0a      	adds	r2, r1, #0
    8380:	40c2      	lsrs	r2, r0
    8382:	4690      	mov	r8, r2
    8384:	2d20      	cmp	r5, #32
    8386:	d00b      	beq.n	83a0 <__aeabi_dadd+0x638>
    8388:	2040      	movs	r0, #64	; 0x40
    838a:	1b45      	subs	r5, r0, r5
    838c:	40a9      	lsls	r1, r5
    838e:	430c      	orrs	r4, r1
    8390:	1e61      	subs	r1, r4, #1
    8392:	418c      	sbcs	r4, r1
    8394:	4645      	mov	r5, r8
    8396:	432c      	orrs	r4, r5
    8398:	2100      	movs	r1, #0
    839a:	e76a      	b.n	8272 <__aeabi_dadd+0x50a>
    839c:	2100      	movs	r1, #0
    839e:	e7cb      	b.n	8338 <__aeabi_dadd+0x5d0>
    83a0:	2100      	movs	r1, #0
    83a2:	e7f4      	b.n	838e <__aeabi_dadd+0x626>
    83a4:	000007ff 	.word	0x000007ff
    83a8:	ff7fffff 	.word	0xff7fffff

000083ac <__aeabi_ddiv>:
    83ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    83ae:	4656      	mov	r6, sl
    83b0:	4644      	mov	r4, r8
    83b2:	465f      	mov	r7, fp
    83b4:	464d      	mov	r5, r9
    83b6:	b4f0      	push	{r4, r5, r6, r7}
    83b8:	1c1f      	adds	r7, r3, #0
    83ba:	030b      	lsls	r3, r1, #12
    83bc:	0b1b      	lsrs	r3, r3, #12
    83be:	4698      	mov	r8, r3
    83c0:	004b      	lsls	r3, r1, #1
    83c2:	b087      	sub	sp, #28
    83c4:	1c04      	adds	r4, r0, #0
    83c6:	4681      	mov	r9, r0
    83c8:	0d5b      	lsrs	r3, r3, #21
    83ca:	0fc8      	lsrs	r0, r1, #31
    83cc:	1c16      	adds	r6, r2, #0
    83ce:	469a      	mov	sl, r3
    83d0:	9000      	str	r0, [sp, #0]
    83d2:	2b00      	cmp	r3, #0
    83d4:	d051      	beq.n	847a <__aeabi_ddiv+0xce>
    83d6:	4b6a      	ldr	r3, [pc, #424]	; (8580 <__aeabi_ddiv+0x1d4>)
    83d8:	459a      	cmp	sl, r3
    83da:	d031      	beq.n	8440 <__aeabi_ddiv+0x94>
    83dc:	2280      	movs	r2, #128	; 0x80
    83de:	4641      	mov	r1, r8
    83e0:	0352      	lsls	r2, r2, #13
    83e2:	430a      	orrs	r2, r1
    83e4:	0f63      	lsrs	r3, r4, #29
    83e6:	00d2      	lsls	r2, r2, #3
    83e8:	431a      	orrs	r2, r3
    83ea:	4b66      	ldr	r3, [pc, #408]	; (8584 <__aeabi_ddiv+0x1d8>)
    83ec:	4690      	mov	r8, r2
    83ee:	2500      	movs	r5, #0
    83f0:	00e2      	lsls	r2, r4, #3
    83f2:	4691      	mov	r9, r2
    83f4:	449a      	add	sl, r3
    83f6:	2400      	movs	r4, #0
    83f8:	9502      	str	r5, [sp, #8]
    83fa:	033b      	lsls	r3, r7, #12
    83fc:	0b1b      	lsrs	r3, r3, #12
    83fe:	469b      	mov	fp, r3
    8400:	0ffd      	lsrs	r5, r7, #31
    8402:	007b      	lsls	r3, r7, #1
    8404:	1c31      	adds	r1, r6, #0
    8406:	0d5b      	lsrs	r3, r3, #21
    8408:	9501      	str	r5, [sp, #4]
    840a:	d060      	beq.n	84ce <__aeabi_ddiv+0x122>
    840c:	4a5c      	ldr	r2, [pc, #368]	; (8580 <__aeabi_ddiv+0x1d4>)
    840e:	4293      	cmp	r3, r2
    8410:	d054      	beq.n	84bc <__aeabi_ddiv+0x110>
    8412:	2180      	movs	r1, #128	; 0x80
    8414:	4658      	mov	r0, fp
    8416:	0349      	lsls	r1, r1, #13
    8418:	4301      	orrs	r1, r0
    841a:	0f72      	lsrs	r2, r6, #29
    841c:	00c9      	lsls	r1, r1, #3
    841e:	4311      	orrs	r1, r2
    8420:	4a58      	ldr	r2, [pc, #352]	; (8584 <__aeabi_ddiv+0x1d8>)
    8422:	468b      	mov	fp, r1
    8424:	189b      	adds	r3, r3, r2
    8426:	00f1      	lsls	r1, r6, #3
    8428:	2000      	movs	r0, #0
    842a:	9a00      	ldr	r2, [sp, #0]
    842c:	4304      	orrs	r4, r0
    842e:	406a      	eors	r2, r5
    8430:	9203      	str	r2, [sp, #12]
    8432:	2c0f      	cmp	r4, #15
    8434:	d900      	bls.n	8438 <__aeabi_ddiv+0x8c>
    8436:	e0ad      	b.n	8594 <__aeabi_ddiv+0x1e8>
    8438:	4e53      	ldr	r6, [pc, #332]	; (8588 <__aeabi_ddiv+0x1dc>)
    843a:	00a4      	lsls	r4, r4, #2
    843c:	5934      	ldr	r4, [r6, r4]
    843e:	46a7      	mov	pc, r4
    8440:	4640      	mov	r0, r8
    8442:	4304      	orrs	r4, r0
    8444:	d16e      	bne.n	8524 <__aeabi_ddiv+0x178>
    8446:	2100      	movs	r1, #0
    8448:	2502      	movs	r5, #2
    844a:	2408      	movs	r4, #8
    844c:	4688      	mov	r8, r1
    844e:	4689      	mov	r9, r1
    8450:	9502      	str	r5, [sp, #8]
    8452:	e7d2      	b.n	83fa <__aeabi_ddiv+0x4e>
    8454:	9c00      	ldr	r4, [sp, #0]
    8456:	9802      	ldr	r0, [sp, #8]
    8458:	46c3      	mov	fp, r8
    845a:	4649      	mov	r1, r9
    845c:	9401      	str	r4, [sp, #4]
    845e:	2802      	cmp	r0, #2
    8460:	d064      	beq.n	852c <__aeabi_ddiv+0x180>
    8462:	2803      	cmp	r0, #3
    8464:	d100      	bne.n	8468 <__aeabi_ddiv+0xbc>
    8466:	e2ab      	b.n	89c0 <__aeabi_ddiv+0x614>
    8468:	2801      	cmp	r0, #1
    846a:	d000      	beq.n	846e <__aeabi_ddiv+0xc2>
    846c:	e238      	b.n	88e0 <__aeabi_ddiv+0x534>
    846e:	9a01      	ldr	r2, [sp, #4]
    8470:	2400      	movs	r4, #0
    8472:	4002      	ands	r2, r0
    8474:	2500      	movs	r5, #0
    8476:	46a1      	mov	r9, r4
    8478:	e060      	b.n	853c <__aeabi_ddiv+0x190>
    847a:	4643      	mov	r3, r8
    847c:	4323      	orrs	r3, r4
    847e:	d04a      	beq.n	8516 <__aeabi_ddiv+0x16a>
    8480:	4640      	mov	r0, r8
    8482:	2800      	cmp	r0, #0
    8484:	d100      	bne.n	8488 <__aeabi_ddiv+0xdc>
    8486:	e1c0      	b.n	880a <__aeabi_ddiv+0x45e>
    8488:	f001 fb42 	bl	9b10 <__clzsi2>
    848c:	1e03      	subs	r3, r0, #0
    848e:	2b27      	cmp	r3, #39	; 0x27
    8490:	dd00      	ble.n	8494 <__aeabi_ddiv+0xe8>
    8492:	e1b3      	b.n	87fc <__aeabi_ddiv+0x450>
    8494:	2128      	movs	r1, #40	; 0x28
    8496:	1a0d      	subs	r5, r1, r0
    8498:	1c21      	adds	r1, r4, #0
    849a:	3b08      	subs	r3, #8
    849c:	4642      	mov	r2, r8
    849e:	40e9      	lsrs	r1, r5
    84a0:	409a      	lsls	r2, r3
    84a2:	1c0d      	adds	r5, r1, #0
    84a4:	4315      	orrs	r5, r2
    84a6:	1c22      	adds	r2, r4, #0
    84a8:	409a      	lsls	r2, r3
    84aa:	46a8      	mov	r8, r5
    84ac:	4691      	mov	r9, r2
    84ae:	4b37      	ldr	r3, [pc, #220]	; (858c <__aeabi_ddiv+0x1e0>)
    84b0:	2500      	movs	r5, #0
    84b2:	1a1b      	subs	r3, r3, r0
    84b4:	469a      	mov	sl, r3
    84b6:	2400      	movs	r4, #0
    84b8:	9502      	str	r5, [sp, #8]
    84ba:	e79e      	b.n	83fa <__aeabi_ddiv+0x4e>
    84bc:	465a      	mov	r2, fp
    84be:	4316      	orrs	r6, r2
    84c0:	2003      	movs	r0, #3
    84c2:	2e00      	cmp	r6, #0
    84c4:	d1b1      	bne.n	842a <__aeabi_ddiv+0x7e>
    84c6:	46b3      	mov	fp, r6
    84c8:	2100      	movs	r1, #0
    84ca:	2002      	movs	r0, #2
    84cc:	e7ad      	b.n	842a <__aeabi_ddiv+0x7e>
    84ce:	465a      	mov	r2, fp
    84d0:	4332      	orrs	r2, r6
    84d2:	d01b      	beq.n	850c <__aeabi_ddiv+0x160>
    84d4:	465b      	mov	r3, fp
    84d6:	2b00      	cmp	r3, #0
    84d8:	d100      	bne.n	84dc <__aeabi_ddiv+0x130>
    84da:	e18a      	b.n	87f2 <__aeabi_ddiv+0x446>
    84dc:	4658      	mov	r0, fp
    84de:	f001 fb17 	bl	9b10 <__clzsi2>
    84e2:	2827      	cmp	r0, #39	; 0x27
    84e4:	dd00      	ble.n	84e8 <__aeabi_ddiv+0x13c>
    84e6:	e17d      	b.n	87e4 <__aeabi_ddiv+0x438>
    84e8:	2228      	movs	r2, #40	; 0x28
    84ea:	1a17      	subs	r7, r2, r0
    84ec:	1c01      	adds	r1, r0, #0
    84ee:	1c32      	adds	r2, r6, #0
    84f0:	3908      	subs	r1, #8
    84f2:	465b      	mov	r3, fp
    84f4:	40fa      	lsrs	r2, r7
    84f6:	408b      	lsls	r3, r1
    84f8:	1c17      	adds	r7, r2, #0
    84fa:	431f      	orrs	r7, r3
    84fc:	1c33      	adds	r3, r6, #0
    84fe:	408b      	lsls	r3, r1
    8500:	46bb      	mov	fp, r7
    8502:	1c19      	adds	r1, r3, #0
    8504:	4b21      	ldr	r3, [pc, #132]	; (858c <__aeabi_ddiv+0x1e0>)
    8506:	1a1b      	subs	r3, r3, r0
    8508:	2000      	movs	r0, #0
    850a:	e78e      	b.n	842a <__aeabi_ddiv+0x7e>
    850c:	2700      	movs	r7, #0
    850e:	46bb      	mov	fp, r7
    8510:	2100      	movs	r1, #0
    8512:	2001      	movs	r0, #1
    8514:	e789      	b.n	842a <__aeabi_ddiv+0x7e>
    8516:	2000      	movs	r0, #0
    8518:	2501      	movs	r5, #1
    851a:	2404      	movs	r4, #4
    851c:	4680      	mov	r8, r0
    851e:	4681      	mov	r9, r0
    8520:	9502      	str	r5, [sp, #8]
    8522:	e76a      	b.n	83fa <__aeabi_ddiv+0x4e>
    8524:	2503      	movs	r5, #3
    8526:	240c      	movs	r4, #12
    8528:	9502      	str	r5, [sp, #8]
    852a:	e766      	b.n	83fa <__aeabi_ddiv+0x4e>
    852c:	9c01      	ldr	r4, [sp, #4]
    852e:	9403      	str	r4, [sp, #12]
    8530:	9d03      	ldr	r5, [sp, #12]
    8532:	2201      	movs	r2, #1
    8534:	402a      	ands	r2, r5
    8536:	2400      	movs	r4, #0
    8538:	4d11      	ldr	r5, [pc, #68]	; (8580 <__aeabi_ddiv+0x1d4>)
    853a:	46a1      	mov	r9, r4
    853c:	2000      	movs	r0, #0
    853e:	2100      	movs	r1, #0
    8540:	0324      	lsls	r4, r4, #12
    8542:	0b26      	lsrs	r6, r4, #12
    8544:	0d0c      	lsrs	r4, r1, #20
    8546:	0524      	lsls	r4, r4, #20
    8548:	4b11      	ldr	r3, [pc, #68]	; (8590 <__aeabi_ddiv+0x1e4>)
    854a:	4334      	orrs	r4, r6
    854c:	052d      	lsls	r5, r5, #20
    854e:	4023      	ands	r3, r4
    8550:	432b      	orrs	r3, r5
    8552:	005b      	lsls	r3, r3, #1
    8554:	085b      	lsrs	r3, r3, #1
    8556:	07d2      	lsls	r2, r2, #31
    8558:	1c19      	adds	r1, r3, #0
    855a:	4648      	mov	r0, r9
    855c:	4311      	orrs	r1, r2
    855e:	b007      	add	sp, #28
    8560:	bc3c      	pop	{r2, r3, r4, r5}
    8562:	4690      	mov	r8, r2
    8564:	4699      	mov	r9, r3
    8566:	46a2      	mov	sl, r4
    8568:	46ab      	mov	fp, r5
    856a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    856c:	2200      	movs	r2, #0
    856e:	2480      	movs	r4, #128	; 0x80
    8570:	0324      	lsls	r4, r4, #12
    8572:	4691      	mov	r9, r2
    8574:	4d02      	ldr	r5, [pc, #8]	; (8580 <__aeabi_ddiv+0x1d4>)
    8576:	e7e1      	b.n	853c <__aeabi_ddiv+0x190>
    8578:	2400      	movs	r4, #0
    857a:	2500      	movs	r5, #0
    857c:	46a1      	mov	r9, r4
    857e:	e7dd      	b.n	853c <__aeabi_ddiv+0x190>
    8580:	000007ff 	.word	0x000007ff
    8584:	fffffc01 	.word	0xfffffc01
    8588:	0000a2e4 	.word	0x0000a2e4
    858c:	fffffc0d 	.word	0xfffffc0d
    8590:	800fffff 	.word	0x800fffff
    8594:	4655      	mov	r5, sl
    8596:	1aed      	subs	r5, r5, r3
    8598:	9504      	str	r5, [sp, #16]
    859a:	45d8      	cmp	r8, fp
    859c:	d900      	bls.n	85a0 <__aeabi_ddiv+0x1f4>
    859e:	e153      	b.n	8848 <__aeabi_ddiv+0x49c>
    85a0:	d100      	bne.n	85a4 <__aeabi_ddiv+0x1f8>
    85a2:	e14e      	b.n	8842 <__aeabi_ddiv+0x496>
    85a4:	9c04      	ldr	r4, [sp, #16]
    85a6:	2500      	movs	r5, #0
    85a8:	3c01      	subs	r4, #1
    85aa:	464e      	mov	r6, r9
    85ac:	9404      	str	r4, [sp, #16]
    85ae:	4647      	mov	r7, r8
    85b0:	46a9      	mov	r9, r5
    85b2:	4658      	mov	r0, fp
    85b4:	0203      	lsls	r3, r0, #8
    85b6:	0e0c      	lsrs	r4, r1, #24
    85b8:	431c      	orrs	r4, r3
    85ba:	0209      	lsls	r1, r1, #8
    85bc:	0c25      	lsrs	r5, r4, #16
    85be:	0423      	lsls	r3, r4, #16
    85c0:	0c1b      	lsrs	r3, r3, #16
    85c2:	9100      	str	r1, [sp, #0]
    85c4:	1c38      	adds	r0, r7, #0
    85c6:	1c29      	adds	r1, r5, #0
    85c8:	9301      	str	r3, [sp, #4]
    85ca:	f7fe fbaf 	bl	6d2c <__aeabi_uidiv>
    85ce:	9901      	ldr	r1, [sp, #4]
    85d0:	4683      	mov	fp, r0
    85d2:	4341      	muls	r1, r0
    85d4:	1c38      	adds	r0, r7, #0
    85d6:	468a      	mov	sl, r1
    85d8:	1c29      	adds	r1, r5, #0
    85da:	f7fe fbeb 	bl	6db4 <__aeabi_uidivmod>
    85de:	0c33      	lsrs	r3, r6, #16
    85e0:	0409      	lsls	r1, r1, #16
    85e2:	4319      	orrs	r1, r3
    85e4:	458a      	cmp	sl, r1
    85e6:	d90c      	bls.n	8602 <__aeabi_ddiv+0x256>
    85e8:	465b      	mov	r3, fp
    85ea:	1909      	adds	r1, r1, r4
    85ec:	3b01      	subs	r3, #1
    85ee:	428c      	cmp	r4, r1
    85f0:	d900      	bls.n	85f4 <__aeabi_ddiv+0x248>
    85f2:	e147      	b.n	8884 <__aeabi_ddiv+0x4d8>
    85f4:	458a      	cmp	sl, r1
    85f6:	d800      	bhi.n	85fa <__aeabi_ddiv+0x24e>
    85f8:	e144      	b.n	8884 <__aeabi_ddiv+0x4d8>
    85fa:	2202      	movs	r2, #2
    85fc:	4252      	negs	r2, r2
    85fe:	4493      	add	fp, r2
    8600:	1909      	adds	r1, r1, r4
    8602:	4653      	mov	r3, sl
    8604:	1acb      	subs	r3, r1, r3
    8606:	1c18      	adds	r0, r3, #0
    8608:	1c29      	adds	r1, r5, #0
    860a:	4698      	mov	r8, r3
    860c:	f7fe fb8e 	bl	6d2c <__aeabi_uidiv>
    8610:	1c07      	adds	r7, r0, #0
    8612:	9801      	ldr	r0, [sp, #4]
    8614:	1c29      	adds	r1, r5, #0
    8616:	4378      	muls	r0, r7
    8618:	4682      	mov	sl, r0
    861a:	4640      	mov	r0, r8
    861c:	f7fe fbca 	bl	6db4 <__aeabi_uidivmod>
    8620:	0436      	lsls	r6, r6, #16
    8622:	040b      	lsls	r3, r1, #16
    8624:	0c36      	lsrs	r6, r6, #16
    8626:	4333      	orrs	r3, r6
    8628:	459a      	cmp	sl, r3
    862a:	d909      	bls.n	8640 <__aeabi_ddiv+0x294>
    862c:	191b      	adds	r3, r3, r4
    862e:	1e7a      	subs	r2, r7, #1
    8630:	429c      	cmp	r4, r3
    8632:	d900      	bls.n	8636 <__aeabi_ddiv+0x28a>
    8634:	e124      	b.n	8880 <__aeabi_ddiv+0x4d4>
    8636:	459a      	cmp	sl, r3
    8638:	d800      	bhi.n	863c <__aeabi_ddiv+0x290>
    863a:	e121      	b.n	8880 <__aeabi_ddiv+0x4d4>
    863c:	3f02      	subs	r7, #2
    863e:	191b      	adds	r3, r3, r4
    8640:	465e      	mov	r6, fp
    8642:	0432      	lsls	r2, r6, #16
    8644:	4317      	orrs	r7, r2
    8646:	0c38      	lsrs	r0, r7, #16
    8648:	46bb      	mov	fp, r7
    864a:	9e00      	ldr	r6, [sp, #0]
    864c:	9f00      	ldr	r7, [sp, #0]
    864e:	4651      	mov	r1, sl
    8650:	0c3f      	lsrs	r7, r7, #16
    8652:	0432      	lsls	r2, r6, #16
    8654:	1a5b      	subs	r3, r3, r1
    8656:	4659      	mov	r1, fp
    8658:	46ba      	mov	sl, r7
    865a:	0c12      	lsrs	r2, r2, #16
    865c:	040f      	lsls	r7, r1, #16
    865e:	0c3f      	lsrs	r7, r7, #16
    8660:	4690      	mov	r8, r2
    8662:	4651      	mov	r1, sl
    8664:	437a      	muls	r2, r7
    8666:	434f      	muls	r7, r1
    8668:	4641      	mov	r1, r8
    866a:	4341      	muls	r1, r0
    866c:	4656      	mov	r6, sl
    866e:	4370      	muls	r0, r6
    8670:	19cf      	adds	r7, r1, r7
    8672:	0c16      	lsrs	r6, r2, #16
    8674:	19be      	adds	r6, r7, r6
    8676:	42b1      	cmp	r1, r6
    8678:	d902      	bls.n	8680 <__aeabi_ddiv+0x2d4>
    867a:	2780      	movs	r7, #128	; 0x80
    867c:	027f      	lsls	r7, r7, #9
    867e:	19c0      	adds	r0, r0, r7
    8680:	0c31      	lsrs	r1, r6, #16
    8682:	0412      	lsls	r2, r2, #16
    8684:	0436      	lsls	r6, r6, #16
    8686:	0c12      	lsrs	r2, r2, #16
    8688:	1840      	adds	r0, r0, r1
    868a:	18b6      	adds	r6, r6, r2
    868c:	4283      	cmp	r3, r0
    868e:	d200      	bcs.n	8692 <__aeabi_ddiv+0x2e6>
    8690:	e0c4      	b.n	881c <__aeabi_ddiv+0x470>
    8692:	d100      	bne.n	8696 <__aeabi_ddiv+0x2ea>
    8694:	e0be      	b.n	8814 <__aeabi_ddiv+0x468>
    8696:	1a19      	subs	r1, r3, r0
    8698:	4648      	mov	r0, r9
    869a:	1b86      	subs	r6, r0, r6
    869c:	45b1      	cmp	r9, r6
    869e:	41bf      	sbcs	r7, r7
    86a0:	427f      	negs	r7, r7
    86a2:	1bcf      	subs	r7, r1, r7
    86a4:	42a7      	cmp	r7, r4
    86a6:	d100      	bne.n	86aa <__aeabi_ddiv+0x2fe>
    86a8:	e113      	b.n	88d2 <__aeabi_ddiv+0x526>
    86aa:	1c29      	adds	r1, r5, #0
    86ac:	1c38      	adds	r0, r7, #0
    86ae:	f7fe fb3d 	bl	6d2c <__aeabi_uidiv>
    86b2:	9901      	ldr	r1, [sp, #4]
    86b4:	9002      	str	r0, [sp, #8]
    86b6:	4341      	muls	r1, r0
    86b8:	1c38      	adds	r0, r7, #0
    86ba:	4689      	mov	r9, r1
    86bc:	1c29      	adds	r1, r5, #0
    86be:	f7fe fb79 	bl	6db4 <__aeabi_uidivmod>
    86c2:	0c33      	lsrs	r3, r6, #16
    86c4:	0409      	lsls	r1, r1, #16
    86c6:	4319      	orrs	r1, r3
    86c8:	4589      	cmp	r9, r1
    86ca:	d90c      	bls.n	86e6 <__aeabi_ddiv+0x33a>
    86cc:	9b02      	ldr	r3, [sp, #8]
    86ce:	1909      	adds	r1, r1, r4
    86d0:	3b01      	subs	r3, #1
    86d2:	428c      	cmp	r4, r1
    86d4:	d900      	bls.n	86d8 <__aeabi_ddiv+0x32c>
    86d6:	e0ff      	b.n	88d8 <__aeabi_ddiv+0x52c>
    86d8:	4589      	cmp	r9, r1
    86da:	d800      	bhi.n	86de <__aeabi_ddiv+0x332>
    86dc:	e0fc      	b.n	88d8 <__aeabi_ddiv+0x52c>
    86de:	9f02      	ldr	r7, [sp, #8]
    86e0:	1909      	adds	r1, r1, r4
    86e2:	3f02      	subs	r7, #2
    86e4:	9702      	str	r7, [sp, #8]
    86e6:	464f      	mov	r7, r9
    86e8:	1bcf      	subs	r7, r1, r7
    86ea:	1c38      	adds	r0, r7, #0
    86ec:	1c29      	adds	r1, r5, #0
    86ee:	9705      	str	r7, [sp, #20]
    86f0:	f7fe fb1c 	bl	6d2c <__aeabi_uidiv>
    86f4:	1c07      	adds	r7, r0, #0
    86f6:	9801      	ldr	r0, [sp, #4]
    86f8:	1c29      	adds	r1, r5, #0
    86fa:	4378      	muls	r0, r7
    86fc:	4681      	mov	r9, r0
    86fe:	9805      	ldr	r0, [sp, #20]
    8700:	f7fe fb58 	bl	6db4 <__aeabi_uidivmod>
    8704:	0436      	lsls	r6, r6, #16
    8706:	0409      	lsls	r1, r1, #16
    8708:	0c36      	lsrs	r6, r6, #16
    870a:	430e      	orrs	r6, r1
    870c:	45b1      	cmp	r9, r6
    870e:	d909      	bls.n	8724 <__aeabi_ddiv+0x378>
    8710:	1936      	adds	r6, r6, r4
    8712:	1e7b      	subs	r3, r7, #1
    8714:	42b4      	cmp	r4, r6
    8716:	d900      	bls.n	871a <__aeabi_ddiv+0x36e>
    8718:	e0e0      	b.n	88dc <__aeabi_ddiv+0x530>
    871a:	45b1      	cmp	r9, r6
    871c:	d800      	bhi.n	8720 <__aeabi_ddiv+0x374>
    871e:	e0dd      	b.n	88dc <__aeabi_ddiv+0x530>
    8720:	3f02      	subs	r7, #2
    8722:	1936      	adds	r6, r6, r4
    8724:	9d02      	ldr	r5, [sp, #8]
    8726:	4649      	mov	r1, r9
    8728:	1a76      	subs	r6, r6, r1
    872a:	0429      	lsls	r1, r5, #16
    872c:	4339      	orrs	r1, r7
    872e:	040b      	lsls	r3, r1, #16
    8730:	4657      	mov	r7, sl
    8732:	0c0a      	lsrs	r2, r1, #16
    8734:	0c1b      	lsrs	r3, r3, #16
    8736:	4640      	mov	r0, r8
    8738:	4645      	mov	r5, r8
    873a:	4358      	muls	r0, r3
    873c:	4355      	muls	r5, r2
    873e:	437b      	muls	r3, r7
    8740:	437a      	muls	r2, r7
    8742:	18eb      	adds	r3, r5, r3
    8744:	0c07      	lsrs	r7, r0, #16
    8746:	19db      	adds	r3, r3, r7
    8748:	429d      	cmp	r5, r3
    874a:	d902      	bls.n	8752 <__aeabi_ddiv+0x3a6>
    874c:	2580      	movs	r5, #128	; 0x80
    874e:	026d      	lsls	r5, r5, #9
    8750:	1952      	adds	r2, r2, r5
    8752:	0c1d      	lsrs	r5, r3, #16
    8754:	0400      	lsls	r0, r0, #16
    8756:	041b      	lsls	r3, r3, #16
    8758:	0c00      	lsrs	r0, r0, #16
    875a:	1952      	adds	r2, r2, r5
    875c:	181b      	adds	r3, r3, r0
    875e:	4296      	cmp	r6, r2
    8760:	d335      	bcc.n	87ce <__aeabi_ddiv+0x422>
    8762:	d100      	bne.n	8766 <__aeabi_ddiv+0x3ba>
    8764:	e0fc      	b.n	8960 <__aeabi_ddiv+0x5b4>
    8766:	2301      	movs	r3, #1
    8768:	4319      	orrs	r1, r3
    876a:	9e04      	ldr	r6, [sp, #16]
    876c:	4f99      	ldr	r7, [pc, #612]	; (89d4 <__aeabi_ddiv+0x628>)
    876e:	19f5      	adds	r5, r6, r7
    8770:	2d00      	cmp	r5, #0
    8772:	dc00      	bgt.n	8776 <__aeabi_ddiv+0x3ca>
    8774:	e0a1      	b.n	88ba <__aeabi_ddiv+0x50e>
    8776:	0748      	lsls	r0, r1, #29
    8778:	d009      	beq.n	878e <__aeabi_ddiv+0x3e2>
    877a:	230f      	movs	r3, #15
    877c:	400b      	ands	r3, r1
    877e:	2b04      	cmp	r3, #4
    8780:	d005      	beq.n	878e <__aeabi_ddiv+0x3e2>
    8782:	1d0b      	adds	r3, r1, #4
    8784:	428b      	cmp	r3, r1
    8786:	4189      	sbcs	r1, r1
    8788:	4249      	negs	r1, r1
    878a:	448b      	add	fp, r1
    878c:	1c19      	adds	r1, r3, #0
    878e:	465a      	mov	r2, fp
    8790:	01d2      	lsls	r2, r2, #7
    8792:	d507      	bpl.n	87a4 <__aeabi_ddiv+0x3f8>
    8794:	4b90      	ldr	r3, [pc, #576]	; (89d8 <__aeabi_ddiv+0x62c>)
    8796:	465c      	mov	r4, fp
    8798:	9e04      	ldr	r6, [sp, #16]
    879a:	2780      	movs	r7, #128	; 0x80
    879c:	401c      	ands	r4, r3
    879e:	00ff      	lsls	r7, r7, #3
    87a0:	46a3      	mov	fp, r4
    87a2:	19f5      	adds	r5, r6, r7
    87a4:	4b8d      	ldr	r3, [pc, #564]	; (89dc <__aeabi_ddiv+0x630>)
    87a6:	429d      	cmp	r5, r3
    87a8:	dd7a      	ble.n	88a0 <__aeabi_ddiv+0x4f4>
    87aa:	9c03      	ldr	r4, [sp, #12]
    87ac:	2201      	movs	r2, #1
    87ae:	4022      	ands	r2, r4
    87b0:	2400      	movs	r4, #0
    87b2:	4d8b      	ldr	r5, [pc, #556]	; (89e0 <__aeabi_ddiv+0x634>)
    87b4:	46a1      	mov	r9, r4
    87b6:	e6c1      	b.n	853c <__aeabi_ddiv+0x190>
    87b8:	2480      	movs	r4, #128	; 0x80
    87ba:	0324      	lsls	r4, r4, #12
    87bc:	4647      	mov	r7, r8
    87be:	4227      	tst	r7, r4
    87c0:	d14c      	bne.n	885c <__aeabi_ddiv+0x4b0>
    87c2:	433c      	orrs	r4, r7
    87c4:	0324      	lsls	r4, r4, #12
    87c6:	0b24      	lsrs	r4, r4, #12
    87c8:	9a00      	ldr	r2, [sp, #0]
    87ca:	4d85      	ldr	r5, [pc, #532]	; (89e0 <__aeabi_ddiv+0x634>)
    87cc:	e6b6      	b.n	853c <__aeabi_ddiv+0x190>
    87ce:	1936      	adds	r6, r6, r4
    87d0:	1e48      	subs	r0, r1, #1
    87d2:	42b4      	cmp	r4, r6
    87d4:	d95e      	bls.n	8894 <__aeabi_ddiv+0x4e8>
    87d6:	1c01      	adds	r1, r0, #0
    87d8:	4296      	cmp	r6, r2
    87da:	d1c4      	bne.n	8766 <__aeabi_ddiv+0x3ba>
    87dc:	9e00      	ldr	r6, [sp, #0]
    87de:	429e      	cmp	r6, r3
    87e0:	d1c1      	bne.n	8766 <__aeabi_ddiv+0x3ba>
    87e2:	e7c2      	b.n	876a <__aeabi_ddiv+0x3be>
    87e4:	1c03      	adds	r3, r0, #0
    87e6:	3b28      	subs	r3, #40	; 0x28
    87e8:	1c31      	adds	r1, r6, #0
    87ea:	4099      	lsls	r1, r3
    87ec:	468b      	mov	fp, r1
    87ee:	2100      	movs	r1, #0
    87f0:	e688      	b.n	8504 <__aeabi_ddiv+0x158>
    87f2:	1c30      	adds	r0, r6, #0
    87f4:	f001 f98c 	bl	9b10 <__clzsi2>
    87f8:	3020      	adds	r0, #32
    87fa:	e672      	b.n	84e2 <__aeabi_ddiv+0x136>
    87fc:	3b28      	subs	r3, #40	; 0x28
    87fe:	1c21      	adds	r1, r4, #0
    8800:	4099      	lsls	r1, r3
    8802:	2200      	movs	r2, #0
    8804:	4688      	mov	r8, r1
    8806:	4691      	mov	r9, r2
    8808:	e651      	b.n	84ae <__aeabi_ddiv+0x102>
    880a:	1c20      	adds	r0, r4, #0
    880c:	f001 f980 	bl	9b10 <__clzsi2>
    8810:	3020      	adds	r0, #32
    8812:	e63b      	b.n	848c <__aeabi_ddiv+0xe0>
    8814:	2100      	movs	r1, #0
    8816:	45b1      	cmp	r9, r6
    8818:	d300      	bcc.n	881c <__aeabi_ddiv+0x470>
    881a:	e73d      	b.n	8698 <__aeabi_ddiv+0x2ec>
    881c:	9f00      	ldr	r7, [sp, #0]
    881e:	465a      	mov	r2, fp
    8820:	44b9      	add	r9, r7
    8822:	45b9      	cmp	r9, r7
    8824:	41bf      	sbcs	r7, r7
    8826:	427f      	negs	r7, r7
    8828:	193f      	adds	r7, r7, r4
    882a:	18fb      	adds	r3, r7, r3
    882c:	3a01      	subs	r2, #1
    882e:	429c      	cmp	r4, r3
    8830:	d21e      	bcs.n	8870 <__aeabi_ddiv+0x4c4>
    8832:	4298      	cmp	r0, r3
    8834:	d900      	bls.n	8838 <__aeabi_ddiv+0x48c>
    8836:	e07e      	b.n	8936 <__aeabi_ddiv+0x58a>
    8838:	d100      	bne.n	883c <__aeabi_ddiv+0x490>
    883a:	e0b5      	b.n	89a8 <__aeabi_ddiv+0x5fc>
    883c:	1a19      	subs	r1, r3, r0
    883e:	4693      	mov	fp, r2
    8840:	e72a      	b.n	8698 <__aeabi_ddiv+0x2ec>
    8842:	4589      	cmp	r9, r1
    8844:	d800      	bhi.n	8848 <__aeabi_ddiv+0x49c>
    8846:	e6ad      	b.n	85a4 <__aeabi_ddiv+0x1f8>
    8848:	4648      	mov	r0, r9
    884a:	4646      	mov	r6, r8
    884c:	4642      	mov	r2, r8
    884e:	0877      	lsrs	r7, r6, #1
    8850:	07d3      	lsls	r3, r2, #31
    8852:	0846      	lsrs	r6, r0, #1
    8854:	07c0      	lsls	r0, r0, #31
    8856:	431e      	orrs	r6, r3
    8858:	4681      	mov	r9, r0
    885a:	e6aa      	b.n	85b2 <__aeabi_ddiv+0x206>
    885c:	4658      	mov	r0, fp
    885e:	4220      	tst	r0, r4
    8860:	d112      	bne.n	8888 <__aeabi_ddiv+0x4dc>
    8862:	4304      	orrs	r4, r0
    8864:	0324      	lsls	r4, r4, #12
    8866:	1c2a      	adds	r2, r5, #0
    8868:	0b24      	lsrs	r4, r4, #12
    886a:	4689      	mov	r9, r1
    886c:	4d5c      	ldr	r5, [pc, #368]	; (89e0 <__aeabi_ddiv+0x634>)
    886e:	e665      	b.n	853c <__aeabi_ddiv+0x190>
    8870:	42a3      	cmp	r3, r4
    8872:	d1e3      	bne.n	883c <__aeabi_ddiv+0x490>
    8874:	9f00      	ldr	r7, [sp, #0]
    8876:	454f      	cmp	r7, r9
    8878:	d9db      	bls.n	8832 <__aeabi_ddiv+0x486>
    887a:	1a21      	subs	r1, r4, r0
    887c:	4693      	mov	fp, r2
    887e:	e70b      	b.n	8698 <__aeabi_ddiv+0x2ec>
    8880:	1c17      	adds	r7, r2, #0
    8882:	e6dd      	b.n	8640 <__aeabi_ddiv+0x294>
    8884:	469b      	mov	fp, r3
    8886:	e6bc      	b.n	8602 <__aeabi_ddiv+0x256>
    8888:	433c      	orrs	r4, r7
    888a:	0324      	lsls	r4, r4, #12
    888c:	0b24      	lsrs	r4, r4, #12
    888e:	9a00      	ldr	r2, [sp, #0]
    8890:	4d53      	ldr	r5, [pc, #332]	; (89e0 <__aeabi_ddiv+0x634>)
    8892:	e653      	b.n	853c <__aeabi_ddiv+0x190>
    8894:	42b2      	cmp	r2, r6
    8896:	d859      	bhi.n	894c <__aeabi_ddiv+0x5a0>
    8898:	d100      	bne.n	889c <__aeabi_ddiv+0x4f0>
    889a:	e08a      	b.n	89b2 <__aeabi_ddiv+0x606>
    889c:	1c01      	adds	r1, r0, #0
    889e:	e762      	b.n	8766 <__aeabi_ddiv+0x3ba>
    88a0:	465f      	mov	r7, fp
    88a2:	08c9      	lsrs	r1, r1, #3
    88a4:	077b      	lsls	r3, r7, #29
    88a6:	9e03      	ldr	r6, [sp, #12]
    88a8:	430b      	orrs	r3, r1
    88aa:	027c      	lsls	r4, r7, #9
    88ac:	056d      	lsls	r5, r5, #21
    88ae:	2201      	movs	r2, #1
    88b0:	4699      	mov	r9, r3
    88b2:	0b24      	lsrs	r4, r4, #12
    88b4:	0d6d      	lsrs	r5, r5, #21
    88b6:	4032      	ands	r2, r6
    88b8:	e640      	b.n	853c <__aeabi_ddiv+0x190>
    88ba:	4b4a      	ldr	r3, [pc, #296]	; (89e4 <__aeabi_ddiv+0x638>)
    88bc:	9f04      	ldr	r7, [sp, #16]
    88be:	1bdb      	subs	r3, r3, r7
    88c0:	2b38      	cmp	r3, #56	; 0x38
    88c2:	dd10      	ble.n	88e6 <__aeabi_ddiv+0x53a>
    88c4:	9c03      	ldr	r4, [sp, #12]
    88c6:	2201      	movs	r2, #1
    88c8:	4022      	ands	r2, r4
    88ca:	2400      	movs	r4, #0
    88cc:	2500      	movs	r5, #0
    88ce:	46a1      	mov	r9, r4
    88d0:	e634      	b.n	853c <__aeabi_ddiv+0x190>
    88d2:	2101      	movs	r1, #1
    88d4:	4249      	negs	r1, r1
    88d6:	e748      	b.n	876a <__aeabi_ddiv+0x3be>
    88d8:	9302      	str	r3, [sp, #8]
    88da:	e704      	b.n	86e6 <__aeabi_ddiv+0x33a>
    88dc:	1c1f      	adds	r7, r3, #0
    88de:	e721      	b.n	8724 <__aeabi_ddiv+0x378>
    88e0:	9c01      	ldr	r4, [sp, #4]
    88e2:	9403      	str	r4, [sp, #12]
    88e4:	e741      	b.n	876a <__aeabi_ddiv+0x3be>
    88e6:	2b1f      	cmp	r3, #31
    88e8:	dc40      	bgt.n	896c <__aeabi_ddiv+0x5c0>
    88ea:	483f      	ldr	r0, [pc, #252]	; (89e8 <__aeabi_ddiv+0x63c>)
    88ec:	9f04      	ldr	r7, [sp, #16]
    88ee:	1c0c      	adds	r4, r1, #0
    88f0:	183a      	adds	r2, r7, r0
    88f2:	4658      	mov	r0, fp
    88f4:	4091      	lsls	r1, r2
    88f6:	40dc      	lsrs	r4, r3
    88f8:	4090      	lsls	r0, r2
    88fa:	4320      	orrs	r0, r4
    88fc:	1c0a      	adds	r2, r1, #0
    88fe:	1e51      	subs	r1, r2, #1
    8900:	418a      	sbcs	r2, r1
    8902:	1c01      	adds	r1, r0, #0
    8904:	4311      	orrs	r1, r2
    8906:	465a      	mov	r2, fp
    8908:	40da      	lsrs	r2, r3
    890a:	1c13      	adds	r3, r2, #0
    890c:	0748      	lsls	r0, r1, #29
    890e:	d009      	beq.n	8924 <__aeabi_ddiv+0x578>
    8910:	220f      	movs	r2, #15
    8912:	400a      	ands	r2, r1
    8914:	2a04      	cmp	r2, #4
    8916:	d005      	beq.n	8924 <__aeabi_ddiv+0x578>
    8918:	1d0a      	adds	r2, r1, #4
    891a:	428a      	cmp	r2, r1
    891c:	4189      	sbcs	r1, r1
    891e:	4249      	negs	r1, r1
    8920:	185b      	adds	r3, r3, r1
    8922:	1c11      	adds	r1, r2, #0
    8924:	021a      	lsls	r2, r3, #8
    8926:	d534      	bpl.n	8992 <__aeabi_ddiv+0x5e6>
    8928:	9c03      	ldr	r4, [sp, #12]
    892a:	2201      	movs	r2, #1
    892c:	4022      	ands	r2, r4
    892e:	2400      	movs	r4, #0
    8930:	2501      	movs	r5, #1
    8932:	46a1      	mov	r9, r4
    8934:	e602      	b.n	853c <__aeabi_ddiv+0x190>
    8936:	9f00      	ldr	r7, [sp, #0]
    8938:	2102      	movs	r1, #2
    893a:	4249      	negs	r1, r1
    893c:	44b9      	add	r9, r7
    893e:	448b      	add	fp, r1
    8940:	45b9      	cmp	r9, r7
    8942:	4189      	sbcs	r1, r1
    8944:	4249      	negs	r1, r1
    8946:	1909      	adds	r1, r1, r4
    8948:	18cb      	adds	r3, r1, r3
    894a:	e6a4      	b.n	8696 <__aeabi_ddiv+0x2ea>
    894c:	9d00      	ldr	r5, [sp, #0]
    894e:	1e88      	subs	r0, r1, #2
    8950:	0069      	lsls	r1, r5, #1
    8952:	42a9      	cmp	r1, r5
    8954:	41ad      	sbcs	r5, r5
    8956:	426d      	negs	r5, r5
    8958:	192c      	adds	r4, r5, r4
    895a:	1936      	adds	r6, r6, r4
    895c:	9100      	str	r1, [sp, #0]
    895e:	e73a      	b.n	87d6 <__aeabi_ddiv+0x42a>
    8960:	2b00      	cmp	r3, #0
    8962:	d000      	beq.n	8966 <__aeabi_ddiv+0x5ba>
    8964:	e733      	b.n	87ce <__aeabi_ddiv+0x422>
    8966:	2400      	movs	r4, #0
    8968:	9400      	str	r4, [sp, #0]
    896a:	e737      	b.n	87dc <__aeabi_ddiv+0x430>
    896c:	4a1f      	ldr	r2, [pc, #124]	; (89ec <__aeabi_ddiv+0x640>)
    896e:	9c04      	ldr	r4, [sp, #16]
    8970:	465d      	mov	r5, fp
    8972:	1b12      	subs	r2, r2, r4
    8974:	40d5      	lsrs	r5, r2
    8976:	1c2a      	adds	r2, r5, #0
    8978:	2b20      	cmp	r3, #32
    897a:	d01f      	beq.n	89bc <__aeabi_ddiv+0x610>
    897c:	4e1c      	ldr	r6, [pc, #112]	; (89f0 <__aeabi_ddiv+0x644>)
    897e:	465f      	mov	r7, fp
    8980:	19a3      	adds	r3, r4, r6
    8982:	409f      	lsls	r7, r3
    8984:	1c3b      	adds	r3, r7, #0
    8986:	4319      	orrs	r1, r3
    8988:	1e4b      	subs	r3, r1, #1
    898a:	4199      	sbcs	r1, r3
    898c:	4311      	orrs	r1, r2
    898e:	2300      	movs	r3, #0
    8990:	e7bc      	b.n	890c <__aeabi_ddiv+0x560>
    8992:	075a      	lsls	r2, r3, #29
    8994:	08c9      	lsrs	r1, r1, #3
    8996:	430a      	orrs	r2, r1
    8998:	9f03      	ldr	r7, [sp, #12]
    899a:	4691      	mov	r9, r2
    899c:	025b      	lsls	r3, r3, #9
    899e:	2201      	movs	r2, #1
    89a0:	0b1c      	lsrs	r4, r3, #12
    89a2:	403a      	ands	r2, r7
    89a4:	2500      	movs	r5, #0
    89a6:	e5c9      	b.n	853c <__aeabi_ddiv+0x190>
    89a8:	454e      	cmp	r6, r9
    89aa:	d8c4      	bhi.n	8936 <__aeabi_ddiv+0x58a>
    89ac:	4693      	mov	fp, r2
    89ae:	2100      	movs	r1, #0
    89b0:	e672      	b.n	8698 <__aeabi_ddiv+0x2ec>
    89b2:	9f00      	ldr	r7, [sp, #0]
    89b4:	429f      	cmp	r7, r3
    89b6:	d3c9      	bcc.n	894c <__aeabi_ddiv+0x5a0>
    89b8:	1c01      	adds	r1, r0, #0
    89ba:	e70f      	b.n	87dc <__aeabi_ddiv+0x430>
    89bc:	2300      	movs	r3, #0
    89be:	e7e2      	b.n	8986 <__aeabi_ddiv+0x5da>
    89c0:	2480      	movs	r4, #128	; 0x80
    89c2:	0324      	lsls	r4, r4, #12
    89c4:	465f      	mov	r7, fp
    89c6:	433c      	orrs	r4, r7
    89c8:	0324      	lsls	r4, r4, #12
    89ca:	0b24      	lsrs	r4, r4, #12
    89cc:	9a01      	ldr	r2, [sp, #4]
    89ce:	4689      	mov	r9, r1
    89d0:	4d03      	ldr	r5, [pc, #12]	; (89e0 <__aeabi_ddiv+0x634>)
    89d2:	e5b3      	b.n	853c <__aeabi_ddiv+0x190>
    89d4:	000003ff 	.word	0x000003ff
    89d8:	feffffff 	.word	0xfeffffff
    89dc:	000007fe 	.word	0x000007fe
    89e0:	000007ff 	.word	0x000007ff
    89e4:	fffffc02 	.word	0xfffffc02
    89e8:	0000041e 	.word	0x0000041e
    89ec:	fffffbe2 	.word	0xfffffbe2
    89f0:	0000043e 	.word	0x0000043e

000089f4 <__eqdf2>:
    89f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    89f6:	465f      	mov	r7, fp
    89f8:	4656      	mov	r6, sl
    89fa:	464d      	mov	r5, r9
    89fc:	4644      	mov	r4, r8
    89fe:	b4f0      	push	{r4, r5, r6, r7}
    8a00:	1c0d      	adds	r5, r1, #0
    8a02:	1c04      	adds	r4, r0, #0
    8a04:	4680      	mov	r8, r0
    8a06:	0fe8      	lsrs	r0, r5, #31
    8a08:	4681      	mov	r9, r0
    8a0a:	0318      	lsls	r0, r3, #12
    8a0c:	030f      	lsls	r7, r1, #12
    8a0e:	0b00      	lsrs	r0, r0, #12
    8a10:	0b3f      	lsrs	r7, r7, #12
    8a12:	b083      	sub	sp, #12
    8a14:	4684      	mov	ip, r0
    8a16:	481b      	ldr	r0, [pc, #108]	; (8a84 <__eqdf2+0x90>)
    8a18:	9700      	str	r7, [sp, #0]
    8a1a:	0049      	lsls	r1, r1, #1
    8a1c:	005e      	lsls	r6, r3, #1
    8a1e:	0fdf      	lsrs	r7, r3, #31
    8a20:	0d49      	lsrs	r1, r1, #21
    8a22:	4692      	mov	sl, r2
    8a24:	0d76      	lsrs	r6, r6, #21
    8a26:	46bb      	mov	fp, r7
    8a28:	4281      	cmp	r1, r0
    8a2a:	d00c      	beq.n	8a46 <__eqdf2+0x52>
    8a2c:	4815      	ldr	r0, [pc, #84]	; (8a84 <__eqdf2+0x90>)
    8a2e:	4286      	cmp	r6, r0
    8a30:	d010      	beq.n	8a54 <__eqdf2+0x60>
    8a32:	2001      	movs	r0, #1
    8a34:	42b1      	cmp	r1, r6
    8a36:	d015      	beq.n	8a64 <__eqdf2+0x70>
    8a38:	b003      	add	sp, #12
    8a3a:	bc3c      	pop	{r2, r3, r4, r5}
    8a3c:	4690      	mov	r8, r2
    8a3e:	4699      	mov	r9, r3
    8a40:	46a2      	mov	sl, r4
    8a42:	46ab      	mov	fp, r5
    8a44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a46:	9f00      	ldr	r7, [sp, #0]
    8a48:	2001      	movs	r0, #1
    8a4a:	4327      	orrs	r7, r4
    8a4c:	d1f4      	bne.n	8a38 <__eqdf2+0x44>
    8a4e:	480d      	ldr	r0, [pc, #52]	; (8a84 <__eqdf2+0x90>)
    8a50:	4286      	cmp	r6, r0
    8a52:	d1ee      	bne.n	8a32 <__eqdf2+0x3e>
    8a54:	4660      	mov	r0, ip
    8a56:	4302      	orrs	r2, r0
    8a58:	2001      	movs	r0, #1
    8a5a:	2a00      	cmp	r2, #0
    8a5c:	d1ec      	bne.n	8a38 <__eqdf2+0x44>
    8a5e:	2001      	movs	r0, #1
    8a60:	42b1      	cmp	r1, r6
    8a62:	d1e9      	bne.n	8a38 <__eqdf2+0x44>
    8a64:	9b00      	ldr	r3, [sp, #0]
    8a66:	4563      	cmp	r3, ip
    8a68:	d1e6      	bne.n	8a38 <__eqdf2+0x44>
    8a6a:	45d0      	cmp	r8, sl
    8a6c:	d1e4      	bne.n	8a38 <__eqdf2+0x44>
    8a6e:	45d9      	cmp	r9, fp
    8a70:	d006      	beq.n	8a80 <__eqdf2+0x8c>
    8a72:	2900      	cmp	r1, #0
    8a74:	d1e0      	bne.n	8a38 <__eqdf2+0x44>
    8a76:	431c      	orrs	r4, r3
    8a78:	1c20      	adds	r0, r4, #0
    8a7a:	1e44      	subs	r4, r0, #1
    8a7c:	41a0      	sbcs	r0, r4
    8a7e:	e7db      	b.n	8a38 <__eqdf2+0x44>
    8a80:	2000      	movs	r0, #0
    8a82:	e7d9      	b.n	8a38 <__eqdf2+0x44>
    8a84:	000007ff 	.word	0x000007ff

00008a88 <__gedf2>:
    8a88:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a8a:	465f      	mov	r7, fp
    8a8c:	4656      	mov	r6, sl
    8a8e:	464d      	mov	r5, r9
    8a90:	4644      	mov	r4, r8
    8a92:	b4f0      	push	{r4, r5, r6, r7}
    8a94:	0fcd      	lsrs	r5, r1, #31
    8a96:	0fde      	lsrs	r6, r3, #31
    8a98:	46ac      	mov	ip, r5
    8a9a:	031d      	lsls	r5, r3, #12
    8a9c:	0b2d      	lsrs	r5, r5, #12
    8a9e:	46b1      	mov	r9, r6
    8aa0:	4e37      	ldr	r6, [pc, #220]	; (8b80 <__gedf2+0xf8>)
    8aa2:	030f      	lsls	r7, r1, #12
    8aa4:	004c      	lsls	r4, r1, #1
    8aa6:	46ab      	mov	fp, r5
    8aa8:	005d      	lsls	r5, r3, #1
    8aaa:	4680      	mov	r8, r0
    8aac:	0b3f      	lsrs	r7, r7, #12
    8aae:	0d64      	lsrs	r4, r4, #21
    8ab0:	4692      	mov	sl, r2
    8ab2:	0d6d      	lsrs	r5, r5, #21
    8ab4:	42b4      	cmp	r4, r6
    8ab6:	d032      	beq.n	8b1e <__gedf2+0x96>
    8ab8:	4e31      	ldr	r6, [pc, #196]	; (8b80 <__gedf2+0xf8>)
    8aba:	42b5      	cmp	r5, r6
    8abc:	d035      	beq.n	8b2a <__gedf2+0xa2>
    8abe:	2c00      	cmp	r4, #0
    8ac0:	d10e      	bne.n	8ae0 <__gedf2+0x58>
    8ac2:	4338      	orrs	r0, r7
    8ac4:	4241      	negs	r1, r0
    8ac6:	4141      	adcs	r1, r0
    8ac8:	1c08      	adds	r0, r1, #0
    8aca:	2d00      	cmp	r5, #0
    8acc:	d00b      	beq.n	8ae6 <__gedf2+0x5e>
    8ace:	2900      	cmp	r1, #0
    8ad0:	d119      	bne.n	8b06 <__gedf2+0x7e>
    8ad2:	45cc      	cmp	ip, r9
    8ad4:	d02d      	beq.n	8b32 <__gedf2+0xaa>
    8ad6:	4665      	mov	r5, ip
    8ad8:	4268      	negs	r0, r5
    8ada:	2301      	movs	r3, #1
    8adc:	4318      	orrs	r0, r3
    8ade:	e018      	b.n	8b12 <__gedf2+0x8a>
    8ae0:	2d00      	cmp	r5, #0
    8ae2:	d1f6      	bne.n	8ad2 <__gedf2+0x4a>
    8ae4:	1c28      	adds	r0, r5, #0
    8ae6:	4659      	mov	r1, fp
    8ae8:	430a      	orrs	r2, r1
    8aea:	4253      	negs	r3, r2
    8aec:	4153      	adcs	r3, r2
    8aee:	2800      	cmp	r0, #0
    8af0:	d106      	bne.n	8b00 <__gedf2+0x78>
    8af2:	2b00      	cmp	r3, #0
    8af4:	d0ed      	beq.n	8ad2 <__gedf2+0x4a>
    8af6:	4663      	mov	r3, ip
    8af8:	4258      	negs	r0, r3
    8afa:	2301      	movs	r3, #1
    8afc:	4318      	orrs	r0, r3
    8afe:	e008      	b.n	8b12 <__gedf2+0x8a>
    8b00:	2000      	movs	r0, #0
    8b02:	2b00      	cmp	r3, #0
    8b04:	d105      	bne.n	8b12 <__gedf2+0x8a>
    8b06:	464a      	mov	r2, r9
    8b08:	4250      	negs	r0, r2
    8b0a:	4150      	adcs	r0, r2
    8b0c:	4240      	negs	r0, r0
    8b0e:	2301      	movs	r3, #1
    8b10:	4318      	orrs	r0, r3
    8b12:	bc3c      	pop	{r2, r3, r4, r5}
    8b14:	4690      	mov	r8, r2
    8b16:	4699      	mov	r9, r3
    8b18:	46a2      	mov	sl, r4
    8b1a:	46ab      	mov	fp, r5
    8b1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b1e:	1c3e      	adds	r6, r7, #0
    8b20:	4306      	orrs	r6, r0
    8b22:	d0c9      	beq.n	8ab8 <__gedf2+0x30>
    8b24:	2002      	movs	r0, #2
    8b26:	4240      	negs	r0, r0
    8b28:	e7f3      	b.n	8b12 <__gedf2+0x8a>
    8b2a:	465e      	mov	r6, fp
    8b2c:	4316      	orrs	r6, r2
    8b2e:	d0c6      	beq.n	8abe <__gedf2+0x36>
    8b30:	e7f8      	b.n	8b24 <__gedf2+0x9c>
    8b32:	42ac      	cmp	r4, r5
    8b34:	dc07      	bgt.n	8b46 <__gedf2+0xbe>
    8b36:	da0b      	bge.n	8b50 <__gedf2+0xc8>
    8b38:	4661      	mov	r1, ip
    8b3a:	4248      	negs	r0, r1
    8b3c:	4148      	adcs	r0, r1
    8b3e:	4240      	negs	r0, r0
    8b40:	2301      	movs	r3, #1
    8b42:	4318      	orrs	r0, r3
    8b44:	e7e5      	b.n	8b12 <__gedf2+0x8a>
    8b46:	4666      	mov	r6, ip
    8b48:	4270      	negs	r0, r6
    8b4a:	2301      	movs	r3, #1
    8b4c:	4318      	orrs	r0, r3
    8b4e:	e7e0      	b.n	8b12 <__gedf2+0x8a>
    8b50:	455f      	cmp	r7, fp
    8b52:	d80a      	bhi.n	8b6a <__gedf2+0xe2>
    8b54:	d00e      	beq.n	8b74 <__gedf2+0xec>
    8b56:	2000      	movs	r0, #0
    8b58:	455f      	cmp	r7, fp
    8b5a:	d2da      	bcs.n	8b12 <__gedf2+0x8a>
    8b5c:	4665      	mov	r5, ip
    8b5e:	4268      	negs	r0, r5
    8b60:	4168      	adcs	r0, r5
    8b62:	4240      	negs	r0, r0
    8b64:	2301      	movs	r3, #1
    8b66:	4318      	orrs	r0, r3
    8b68:	e7d3      	b.n	8b12 <__gedf2+0x8a>
    8b6a:	4662      	mov	r2, ip
    8b6c:	4250      	negs	r0, r2
    8b6e:	2301      	movs	r3, #1
    8b70:	4318      	orrs	r0, r3
    8b72:	e7ce      	b.n	8b12 <__gedf2+0x8a>
    8b74:	45d0      	cmp	r8, sl
    8b76:	d8f8      	bhi.n	8b6a <__gedf2+0xe2>
    8b78:	2000      	movs	r0, #0
    8b7a:	45d0      	cmp	r8, sl
    8b7c:	d3ee      	bcc.n	8b5c <__gedf2+0xd4>
    8b7e:	e7c8      	b.n	8b12 <__gedf2+0x8a>
    8b80:	000007ff 	.word	0x000007ff

00008b84 <__ledf2>:
    8b84:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b86:	4656      	mov	r6, sl
    8b88:	464d      	mov	r5, r9
    8b8a:	4644      	mov	r4, r8
    8b8c:	465f      	mov	r7, fp
    8b8e:	b4f0      	push	{r4, r5, r6, r7}
    8b90:	1c0d      	adds	r5, r1, #0
    8b92:	b083      	sub	sp, #12
    8b94:	1c04      	adds	r4, r0, #0
    8b96:	9001      	str	r0, [sp, #4]
    8b98:	0fe8      	lsrs	r0, r5, #31
    8b9a:	4681      	mov	r9, r0
    8b9c:	0318      	lsls	r0, r3, #12
    8b9e:	030f      	lsls	r7, r1, #12
    8ba0:	0b00      	lsrs	r0, r0, #12
    8ba2:	0b3f      	lsrs	r7, r7, #12
    8ba4:	4684      	mov	ip, r0
    8ba6:	4835      	ldr	r0, [pc, #212]	; (8c7c <__ledf2+0xf8>)
    8ba8:	9700      	str	r7, [sp, #0]
    8baa:	0049      	lsls	r1, r1, #1
    8bac:	005e      	lsls	r6, r3, #1
    8bae:	0fdf      	lsrs	r7, r3, #31
    8bb0:	0d49      	lsrs	r1, r1, #21
    8bb2:	4692      	mov	sl, r2
    8bb4:	0d76      	lsrs	r6, r6, #21
    8bb6:	46b8      	mov	r8, r7
    8bb8:	4281      	cmp	r1, r0
    8bba:	d034      	beq.n	8c26 <__ledf2+0xa2>
    8bbc:	482f      	ldr	r0, [pc, #188]	; (8c7c <__ledf2+0xf8>)
    8bbe:	4286      	cmp	r6, r0
    8bc0:	d036      	beq.n	8c30 <__ledf2+0xac>
    8bc2:	2900      	cmp	r1, #0
    8bc4:	d018      	beq.n	8bf8 <__ledf2+0x74>
    8bc6:	2e00      	cmp	r6, #0
    8bc8:	d11f      	bne.n	8c0a <__ledf2+0x86>
    8bca:	1c34      	adds	r4, r6, #0
    8bcc:	4667      	mov	r7, ip
    8bce:	433a      	orrs	r2, r7
    8bd0:	4253      	negs	r3, r2
    8bd2:	4153      	adcs	r3, r2
    8bd4:	2c00      	cmp	r4, #0
    8bd6:	d01f      	beq.n	8c18 <__ledf2+0x94>
    8bd8:	2000      	movs	r0, #0
    8bda:	2b00      	cmp	r3, #0
    8bdc:	d105      	bne.n	8bea <__ledf2+0x66>
    8bde:	4642      	mov	r2, r8
    8be0:	4250      	negs	r0, r2
    8be2:	4150      	adcs	r0, r2
    8be4:	4240      	negs	r0, r0
    8be6:	2301      	movs	r3, #1
    8be8:	4318      	orrs	r0, r3
    8bea:	b003      	add	sp, #12
    8bec:	bc3c      	pop	{r2, r3, r4, r5}
    8bee:	4690      	mov	r8, r2
    8bf0:	4699      	mov	r9, r3
    8bf2:	46a2      	mov	sl, r4
    8bf4:	46ab      	mov	fp, r5
    8bf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8bf8:	9800      	ldr	r0, [sp, #0]
    8bfa:	4304      	orrs	r4, r0
    8bfc:	4260      	negs	r0, r4
    8bfe:	4160      	adcs	r0, r4
    8c00:	1c04      	adds	r4, r0, #0
    8c02:	2e00      	cmp	r6, #0
    8c04:	d0e2      	beq.n	8bcc <__ledf2+0x48>
    8c06:	2800      	cmp	r0, #0
    8c08:	d1e9      	bne.n	8bde <__ledf2+0x5a>
    8c0a:	45c1      	cmp	r9, r8
    8c0c:	d015      	beq.n	8c3a <__ledf2+0xb6>
    8c0e:	464f      	mov	r7, r9
    8c10:	4278      	negs	r0, r7
    8c12:	2301      	movs	r3, #1
    8c14:	4318      	orrs	r0, r3
    8c16:	e7e8      	b.n	8bea <__ledf2+0x66>
    8c18:	2b00      	cmp	r3, #0
    8c1a:	d0f6      	beq.n	8c0a <__ledf2+0x86>
    8c1c:	464b      	mov	r3, r9
    8c1e:	4258      	negs	r0, r3
    8c20:	2301      	movs	r3, #1
    8c22:	4318      	orrs	r0, r3
    8c24:	e7e1      	b.n	8bea <__ledf2+0x66>
    8c26:	9f00      	ldr	r7, [sp, #0]
    8c28:	2002      	movs	r0, #2
    8c2a:	4327      	orrs	r7, r4
    8c2c:	d1dd      	bne.n	8bea <__ledf2+0x66>
    8c2e:	e7c5      	b.n	8bbc <__ledf2+0x38>
    8c30:	4667      	mov	r7, ip
    8c32:	2002      	movs	r0, #2
    8c34:	4317      	orrs	r7, r2
    8c36:	d1d8      	bne.n	8bea <__ledf2+0x66>
    8c38:	e7c3      	b.n	8bc2 <__ledf2+0x3e>
    8c3a:	42b1      	cmp	r1, r6
    8c3c:	dd04      	ble.n	8c48 <__ledf2+0xc4>
    8c3e:	464a      	mov	r2, r9
    8c40:	4250      	negs	r0, r2
    8c42:	2301      	movs	r3, #1
    8c44:	4318      	orrs	r0, r3
    8c46:	e7d0      	b.n	8bea <__ledf2+0x66>
    8c48:	42b1      	cmp	r1, r6
    8c4a:	db07      	blt.n	8c5c <__ledf2+0xd8>
    8c4c:	9800      	ldr	r0, [sp, #0]
    8c4e:	4560      	cmp	r0, ip
    8c50:	d8e4      	bhi.n	8c1c <__ledf2+0x98>
    8c52:	d00a      	beq.n	8c6a <__ledf2+0xe6>
    8c54:	9f00      	ldr	r7, [sp, #0]
    8c56:	2000      	movs	r0, #0
    8c58:	4567      	cmp	r7, ip
    8c5a:	d2c6      	bcs.n	8bea <__ledf2+0x66>
    8c5c:	464f      	mov	r7, r9
    8c5e:	4278      	negs	r0, r7
    8c60:	4178      	adcs	r0, r7
    8c62:	4240      	negs	r0, r0
    8c64:	2301      	movs	r3, #1
    8c66:	4318      	orrs	r0, r3
    8c68:	e7bf      	b.n	8bea <__ledf2+0x66>
    8c6a:	9a01      	ldr	r2, [sp, #4]
    8c6c:	4552      	cmp	r2, sl
    8c6e:	d8d5      	bhi.n	8c1c <__ledf2+0x98>
    8c70:	9a01      	ldr	r2, [sp, #4]
    8c72:	2000      	movs	r0, #0
    8c74:	4552      	cmp	r2, sl
    8c76:	d3f1      	bcc.n	8c5c <__ledf2+0xd8>
    8c78:	e7b7      	b.n	8bea <__ledf2+0x66>
    8c7a:	46c0      	nop			; (mov r8, r8)
    8c7c:	000007ff 	.word	0x000007ff

00008c80 <__aeabi_dmul>:
    8c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    8c82:	4656      	mov	r6, sl
    8c84:	4644      	mov	r4, r8
    8c86:	465f      	mov	r7, fp
    8c88:	464d      	mov	r5, r9
    8c8a:	b4f0      	push	{r4, r5, r6, r7}
    8c8c:	1c1f      	adds	r7, r3, #0
    8c8e:	030b      	lsls	r3, r1, #12
    8c90:	0b1b      	lsrs	r3, r3, #12
    8c92:	469a      	mov	sl, r3
    8c94:	004b      	lsls	r3, r1, #1
    8c96:	b087      	sub	sp, #28
    8c98:	1c04      	adds	r4, r0, #0
    8c9a:	4680      	mov	r8, r0
    8c9c:	0d5b      	lsrs	r3, r3, #21
    8c9e:	0fc8      	lsrs	r0, r1, #31
    8ca0:	1c16      	adds	r6, r2, #0
    8ca2:	9302      	str	r3, [sp, #8]
    8ca4:	4681      	mov	r9, r0
    8ca6:	2b00      	cmp	r3, #0
    8ca8:	d068      	beq.n	8d7c <__aeabi_dmul+0xfc>
    8caa:	4b69      	ldr	r3, [pc, #420]	; (8e50 <__aeabi_dmul+0x1d0>)
    8cac:	9902      	ldr	r1, [sp, #8]
    8cae:	4299      	cmp	r1, r3
    8cb0:	d032      	beq.n	8d18 <__aeabi_dmul+0x98>
    8cb2:	2280      	movs	r2, #128	; 0x80
    8cb4:	4653      	mov	r3, sl
    8cb6:	0352      	lsls	r2, r2, #13
    8cb8:	431a      	orrs	r2, r3
    8cba:	00d2      	lsls	r2, r2, #3
    8cbc:	0f63      	lsrs	r3, r4, #29
    8cbe:	431a      	orrs	r2, r3
    8cc0:	4692      	mov	sl, r2
    8cc2:	4a64      	ldr	r2, [pc, #400]	; (8e54 <__aeabi_dmul+0x1d4>)
    8cc4:	00e0      	lsls	r0, r4, #3
    8cc6:	1889      	adds	r1, r1, r2
    8cc8:	4680      	mov	r8, r0
    8cca:	9102      	str	r1, [sp, #8]
    8ccc:	2400      	movs	r4, #0
    8cce:	2500      	movs	r5, #0
    8cd0:	033b      	lsls	r3, r7, #12
    8cd2:	0b1b      	lsrs	r3, r3, #12
    8cd4:	469b      	mov	fp, r3
    8cd6:	0078      	lsls	r0, r7, #1
    8cd8:	0ffb      	lsrs	r3, r7, #31
    8cda:	1c32      	adds	r2, r6, #0
    8cdc:	0d40      	lsrs	r0, r0, #21
    8cde:	9303      	str	r3, [sp, #12]
    8ce0:	d100      	bne.n	8ce4 <__aeabi_dmul+0x64>
    8ce2:	e075      	b.n	8dd0 <__aeabi_dmul+0x150>
    8ce4:	4b5a      	ldr	r3, [pc, #360]	; (8e50 <__aeabi_dmul+0x1d0>)
    8ce6:	4298      	cmp	r0, r3
    8ce8:	d069      	beq.n	8dbe <__aeabi_dmul+0x13e>
    8cea:	2280      	movs	r2, #128	; 0x80
    8cec:	4659      	mov	r1, fp
    8cee:	0352      	lsls	r2, r2, #13
    8cf0:	430a      	orrs	r2, r1
    8cf2:	0f73      	lsrs	r3, r6, #29
    8cf4:	00d2      	lsls	r2, r2, #3
    8cf6:	431a      	orrs	r2, r3
    8cf8:	4b56      	ldr	r3, [pc, #344]	; (8e54 <__aeabi_dmul+0x1d4>)
    8cfa:	4693      	mov	fp, r2
    8cfc:	18c0      	adds	r0, r0, r3
    8cfe:	00f2      	lsls	r2, r6, #3
    8d00:	2300      	movs	r3, #0
    8d02:	9903      	ldr	r1, [sp, #12]
    8d04:	464e      	mov	r6, r9
    8d06:	4071      	eors	r1, r6
    8d08:	431c      	orrs	r4, r3
    8d0a:	2c0f      	cmp	r4, #15
    8d0c:	d900      	bls.n	8d10 <__aeabi_dmul+0x90>
    8d0e:	e0a9      	b.n	8e64 <__aeabi_dmul+0x1e4>
    8d10:	4e51      	ldr	r6, [pc, #324]	; (8e58 <__aeabi_dmul+0x1d8>)
    8d12:	00a4      	lsls	r4, r4, #2
    8d14:	5934      	ldr	r4, [r6, r4]
    8d16:	46a7      	mov	pc, r4
    8d18:	4653      	mov	r3, sl
    8d1a:	431c      	orrs	r4, r3
    8d1c:	d000      	beq.n	8d20 <__aeabi_dmul+0xa0>
    8d1e:	e087      	b.n	8e30 <__aeabi_dmul+0x1b0>
    8d20:	2500      	movs	r5, #0
    8d22:	46aa      	mov	sl, r5
    8d24:	46a8      	mov	r8, r5
    8d26:	2408      	movs	r4, #8
    8d28:	2502      	movs	r5, #2
    8d2a:	e7d1      	b.n	8cd0 <__aeabi_dmul+0x50>
    8d2c:	4649      	mov	r1, r9
    8d2e:	2d02      	cmp	r5, #2
    8d30:	d06c      	beq.n	8e0c <__aeabi_dmul+0x18c>
    8d32:	2d03      	cmp	r5, #3
    8d34:	d100      	bne.n	8d38 <__aeabi_dmul+0xb8>
    8d36:	e217      	b.n	9168 <__aeabi_dmul+0x4e8>
    8d38:	2d01      	cmp	r5, #1
    8d3a:	d000      	beq.n	8d3e <__aeabi_dmul+0xbe>
    8d3c:	e158      	b.n	8ff0 <__aeabi_dmul+0x370>
    8d3e:	400d      	ands	r5, r1
    8d40:	b2ed      	uxtb	r5, r5
    8d42:	2400      	movs	r4, #0
    8d44:	46a9      	mov	r9, r5
    8d46:	2300      	movs	r3, #0
    8d48:	46a0      	mov	r8, r4
    8d4a:	2000      	movs	r0, #0
    8d4c:	2100      	movs	r1, #0
    8d4e:	0325      	lsls	r5, r4, #12
    8d50:	0d0a      	lsrs	r2, r1, #20
    8d52:	051c      	lsls	r4, r3, #20
    8d54:	0b2d      	lsrs	r5, r5, #12
    8d56:	0512      	lsls	r2, r2, #20
    8d58:	4b40      	ldr	r3, [pc, #256]	; (8e5c <__aeabi_dmul+0x1dc>)
    8d5a:	432a      	orrs	r2, r5
    8d5c:	4013      	ands	r3, r2
    8d5e:	4323      	orrs	r3, r4
    8d60:	005b      	lsls	r3, r3, #1
    8d62:	464c      	mov	r4, r9
    8d64:	085b      	lsrs	r3, r3, #1
    8d66:	07e2      	lsls	r2, r4, #31
    8d68:	1c19      	adds	r1, r3, #0
    8d6a:	4640      	mov	r0, r8
    8d6c:	4311      	orrs	r1, r2
    8d6e:	b007      	add	sp, #28
    8d70:	bc3c      	pop	{r2, r3, r4, r5}
    8d72:	4690      	mov	r8, r2
    8d74:	4699      	mov	r9, r3
    8d76:	46a2      	mov	sl, r4
    8d78:	46ab      	mov	fp, r5
    8d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8d7c:	4653      	mov	r3, sl
    8d7e:	4323      	orrs	r3, r4
    8d80:	d050      	beq.n	8e24 <__aeabi_dmul+0x1a4>
    8d82:	4653      	mov	r3, sl
    8d84:	2b00      	cmp	r3, #0
    8d86:	d100      	bne.n	8d8a <__aeabi_dmul+0x10a>
    8d88:	e184      	b.n	9094 <__aeabi_dmul+0x414>
    8d8a:	4650      	mov	r0, sl
    8d8c:	f000 fec0 	bl	9b10 <__clzsi2>
    8d90:	1e03      	subs	r3, r0, #0
    8d92:	2b27      	cmp	r3, #39	; 0x27
    8d94:	dd00      	ble.n	8d98 <__aeabi_dmul+0x118>
    8d96:	e176      	b.n	9086 <__aeabi_dmul+0x406>
    8d98:	2128      	movs	r1, #40	; 0x28
    8d9a:	1a0d      	subs	r5, r1, r0
    8d9c:	1c21      	adds	r1, r4, #0
    8d9e:	3b08      	subs	r3, #8
    8da0:	4652      	mov	r2, sl
    8da2:	40e9      	lsrs	r1, r5
    8da4:	409a      	lsls	r2, r3
    8da6:	1c0d      	adds	r5, r1, #0
    8da8:	4315      	orrs	r5, r2
    8daa:	1c22      	adds	r2, r4, #0
    8dac:	409a      	lsls	r2, r3
    8dae:	46aa      	mov	sl, r5
    8db0:	4690      	mov	r8, r2
    8db2:	4b2b      	ldr	r3, [pc, #172]	; (8e60 <__aeabi_dmul+0x1e0>)
    8db4:	2400      	movs	r4, #0
    8db6:	1a1b      	subs	r3, r3, r0
    8db8:	9302      	str	r3, [sp, #8]
    8dba:	2500      	movs	r5, #0
    8dbc:	e788      	b.n	8cd0 <__aeabi_dmul+0x50>
    8dbe:	465b      	mov	r3, fp
    8dc0:	431e      	orrs	r6, r3
    8dc2:	2303      	movs	r3, #3
    8dc4:	2e00      	cmp	r6, #0
    8dc6:	d19c      	bne.n	8d02 <__aeabi_dmul+0x82>
    8dc8:	46b3      	mov	fp, r6
    8dca:	2200      	movs	r2, #0
    8dcc:	2302      	movs	r3, #2
    8dce:	e798      	b.n	8d02 <__aeabi_dmul+0x82>
    8dd0:	465b      	mov	r3, fp
    8dd2:	4333      	orrs	r3, r6
    8dd4:	d021      	beq.n	8e1a <__aeabi_dmul+0x19a>
    8dd6:	4658      	mov	r0, fp
    8dd8:	2800      	cmp	r0, #0
    8dda:	d100      	bne.n	8dde <__aeabi_dmul+0x15e>
    8ddc:	e14e      	b.n	907c <__aeabi_dmul+0x3fc>
    8dde:	f000 fe97 	bl	9b10 <__clzsi2>
    8de2:	2827      	cmp	r0, #39	; 0x27
    8de4:	dd00      	ble.n	8de8 <__aeabi_dmul+0x168>
    8de6:	e142      	b.n	906e <__aeabi_dmul+0x3ee>
    8de8:	2128      	movs	r1, #40	; 0x28
    8dea:	1a0f      	subs	r7, r1, r0
    8dec:	1c02      	adds	r2, r0, #0
    8dee:	1c31      	adds	r1, r6, #0
    8df0:	3a08      	subs	r2, #8
    8df2:	465b      	mov	r3, fp
    8df4:	40f9      	lsrs	r1, r7
    8df6:	4093      	lsls	r3, r2
    8df8:	1c0f      	adds	r7, r1, #0
    8dfa:	431f      	orrs	r7, r3
    8dfc:	1c33      	adds	r3, r6, #0
    8dfe:	4093      	lsls	r3, r2
    8e00:	46bb      	mov	fp, r7
    8e02:	1c1a      	adds	r2, r3, #0
    8e04:	4b16      	ldr	r3, [pc, #88]	; (8e60 <__aeabi_dmul+0x1e0>)
    8e06:	1a18      	subs	r0, r3, r0
    8e08:	2300      	movs	r3, #0
    8e0a:	e77a      	b.n	8d02 <__aeabi_dmul+0x82>
    8e0c:	2301      	movs	r3, #1
    8e0e:	400b      	ands	r3, r1
    8e10:	2400      	movs	r4, #0
    8e12:	4699      	mov	r9, r3
    8e14:	46a0      	mov	r8, r4
    8e16:	4b0e      	ldr	r3, [pc, #56]	; (8e50 <__aeabi_dmul+0x1d0>)
    8e18:	e797      	b.n	8d4a <__aeabi_dmul+0xca>
    8e1a:	2700      	movs	r7, #0
    8e1c:	46bb      	mov	fp, r7
    8e1e:	2200      	movs	r2, #0
    8e20:	2301      	movs	r3, #1
    8e22:	e76e      	b.n	8d02 <__aeabi_dmul+0x82>
    8e24:	2100      	movs	r1, #0
    8e26:	2404      	movs	r4, #4
    8e28:	468a      	mov	sl, r1
    8e2a:	4688      	mov	r8, r1
    8e2c:	2501      	movs	r5, #1
    8e2e:	e74f      	b.n	8cd0 <__aeabi_dmul+0x50>
    8e30:	240c      	movs	r4, #12
    8e32:	2503      	movs	r5, #3
    8e34:	e74c      	b.n	8cd0 <__aeabi_dmul+0x50>
    8e36:	2500      	movs	r5, #0
    8e38:	2480      	movs	r4, #128	; 0x80
    8e3a:	46a9      	mov	r9, r5
    8e3c:	0324      	lsls	r4, r4, #12
    8e3e:	46a8      	mov	r8, r5
    8e40:	4b03      	ldr	r3, [pc, #12]	; (8e50 <__aeabi_dmul+0x1d0>)
    8e42:	e782      	b.n	8d4a <__aeabi_dmul+0xca>
    8e44:	46da      	mov	sl, fp
    8e46:	4690      	mov	r8, r2
    8e48:	9903      	ldr	r1, [sp, #12]
    8e4a:	1c1d      	adds	r5, r3, #0
    8e4c:	e76f      	b.n	8d2e <__aeabi_dmul+0xae>
    8e4e:	46c0      	nop			; (mov r8, r8)
    8e50:	000007ff 	.word	0x000007ff
    8e54:	fffffc01 	.word	0xfffffc01
    8e58:	0000a324 	.word	0x0000a324
    8e5c:	800fffff 	.word	0x800fffff
    8e60:	fffffc0d 	.word	0xfffffc0d
    8e64:	9f02      	ldr	r7, [sp, #8]
    8e66:	0c16      	lsrs	r6, r2, #16
    8e68:	1838      	adds	r0, r7, r0
    8e6a:	9004      	str	r0, [sp, #16]
    8e6c:	4640      	mov	r0, r8
    8e6e:	0c07      	lsrs	r7, r0, #16
    8e70:	0400      	lsls	r0, r0, #16
    8e72:	0c00      	lsrs	r0, r0, #16
    8e74:	0412      	lsls	r2, r2, #16
    8e76:	0c12      	lsrs	r2, r2, #16
    8e78:	1c03      	adds	r3, r0, #0
    8e7a:	4353      	muls	r3, r2
    8e7c:	1c04      	adds	r4, r0, #0
    8e7e:	1c3d      	adds	r5, r7, #0
    8e80:	4374      	muls	r4, r6
    8e82:	4355      	muls	r5, r2
    8e84:	4698      	mov	r8, r3
    8e86:	1c3b      	adds	r3, r7, #0
    8e88:	4373      	muls	r3, r6
    8e8a:	1964      	adds	r4, r4, r5
    8e8c:	46a4      	mov	ip, r4
    8e8e:	4644      	mov	r4, r8
    8e90:	9302      	str	r3, [sp, #8]
    8e92:	0c23      	lsrs	r3, r4, #16
    8e94:	4463      	add	r3, ip
    8e96:	429d      	cmp	r5, r3
    8e98:	d904      	bls.n	8ea4 <__aeabi_dmul+0x224>
    8e9a:	9d02      	ldr	r5, [sp, #8]
    8e9c:	2480      	movs	r4, #128	; 0x80
    8e9e:	0264      	lsls	r4, r4, #9
    8ea0:	192d      	adds	r5, r5, r4
    8ea2:	9502      	str	r5, [sp, #8]
    8ea4:	0c1d      	lsrs	r5, r3, #16
    8ea6:	9503      	str	r5, [sp, #12]
    8ea8:	4645      	mov	r5, r8
    8eaa:	042c      	lsls	r4, r5, #16
    8eac:	041b      	lsls	r3, r3, #16
    8eae:	0c24      	lsrs	r4, r4, #16
    8eb0:	191c      	adds	r4, r3, r4
    8eb2:	9405      	str	r4, [sp, #20]
    8eb4:	465c      	mov	r4, fp
    8eb6:	0c23      	lsrs	r3, r4, #16
    8eb8:	1c05      	adds	r5, r0, #0
    8eba:	4358      	muls	r0, r3
    8ebc:	0424      	lsls	r4, r4, #16
    8ebe:	0c24      	lsrs	r4, r4, #16
    8ec0:	4684      	mov	ip, r0
    8ec2:	1c38      	adds	r0, r7, #0
    8ec4:	4360      	muls	r0, r4
    8ec6:	4365      	muls	r5, r4
    8ec8:	435f      	muls	r7, r3
    8eca:	4681      	mov	r9, r0
    8ecc:	44cc      	add	ip, r9
    8ece:	0c28      	lsrs	r0, r5, #16
    8ed0:	4460      	add	r0, ip
    8ed2:	46bb      	mov	fp, r7
    8ed4:	4581      	cmp	r9, r0
    8ed6:	d902      	bls.n	8ede <__aeabi_dmul+0x25e>
    8ed8:	2780      	movs	r7, #128	; 0x80
    8eda:	027f      	lsls	r7, r7, #9
    8edc:	44bb      	add	fp, r7
    8ede:	042d      	lsls	r5, r5, #16
    8ee0:	0c07      	lsrs	r7, r0, #16
    8ee2:	0c2d      	lsrs	r5, r5, #16
    8ee4:	0400      	lsls	r0, r0, #16
    8ee6:	1940      	adds	r0, r0, r5
    8ee8:	4655      	mov	r5, sl
    8eea:	46bc      	mov	ip, r7
    8eec:	042f      	lsls	r7, r5, #16
    8eee:	44e3      	add	fp, ip
    8ef0:	4684      	mov	ip, r0
    8ef2:	0c28      	lsrs	r0, r5, #16
    8ef4:	0c3d      	lsrs	r5, r7, #16
    8ef6:	1c2f      	adds	r7, r5, #0
    8ef8:	4357      	muls	r7, r2
    8efa:	46b8      	mov	r8, r7
    8efc:	1c2f      	adds	r7, r5, #0
    8efe:	4377      	muls	r7, r6
    8f00:	4342      	muls	r2, r0
    8f02:	46b9      	mov	r9, r7
    8f04:	4647      	mov	r7, r8
    8f06:	0c3f      	lsrs	r7, r7, #16
    8f08:	4491      	add	r9, r2
    8f0a:	46ba      	mov	sl, r7
    8f0c:	44d1      	add	r9, sl
    8f0e:	4346      	muls	r6, r0
    8f10:	454a      	cmp	r2, r9
    8f12:	d902      	bls.n	8f1a <__aeabi_dmul+0x29a>
    8f14:	2280      	movs	r2, #128	; 0x80
    8f16:	0252      	lsls	r2, r2, #9
    8f18:	18b6      	adds	r6, r6, r2
    8f1a:	464f      	mov	r7, r9
    8f1c:	0c3a      	lsrs	r2, r7, #16
    8f1e:	18b6      	adds	r6, r6, r2
    8f20:	043a      	lsls	r2, r7, #16
    8f22:	4647      	mov	r7, r8
    8f24:	043f      	lsls	r7, r7, #16
    8f26:	0c3f      	lsrs	r7, r7, #16
    8f28:	46b8      	mov	r8, r7
    8f2a:	1c2f      	adds	r7, r5, #0
    8f2c:	4367      	muls	r7, r4
    8f2e:	435d      	muls	r5, r3
    8f30:	4344      	muls	r4, r0
    8f32:	4358      	muls	r0, r3
    8f34:	1965      	adds	r5, r4, r5
    8f36:	9001      	str	r0, [sp, #4]
    8f38:	0c38      	lsrs	r0, r7, #16
    8f3a:	182d      	adds	r5, r5, r0
    8f3c:	4442      	add	r2, r8
    8f3e:	46b8      	mov	r8, r7
    8f40:	42ac      	cmp	r4, r5
    8f42:	d904      	bls.n	8f4e <__aeabi_dmul+0x2ce>
    8f44:	9801      	ldr	r0, [sp, #4]
    8f46:	2380      	movs	r3, #128	; 0x80
    8f48:	025b      	lsls	r3, r3, #9
    8f4a:	18c0      	adds	r0, r0, r3
    8f4c:	9001      	str	r0, [sp, #4]
    8f4e:	9c03      	ldr	r4, [sp, #12]
    8f50:	9f02      	ldr	r7, [sp, #8]
    8f52:	1c20      	adds	r0, r4, #0
    8f54:	4460      	add	r0, ip
    8f56:	19c0      	adds	r0, r0, r7
    8f58:	4560      	cmp	r0, ip
    8f5a:	41a4      	sbcs	r4, r4
    8f5c:	4647      	mov	r7, r8
    8f5e:	4264      	negs	r4, r4
    8f60:	46a4      	mov	ip, r4
    8f62:	042b      	lsls	r3, r5, #16
    8f64:	043c      	lsls	r4, r7, #16
    8f66:	4699      	mov	r9, r3
    8f68:	0c24      	lsrs	r4, r4, #16
    8f6a:	444c      	add	r4, r9
    8f6c:	46a0      	mov	r8, r4
    8f6e:	44d8      	add	r8, fp
    8f70:	1880      	adds	r0, r0, r2
    8f72:	46c2      	mov	sl, r8
    8f74:	44e2      	add	sl, ip
    8f76:	4290      	cmp	r0, r2
    8f78:	4192      	sbcs	r2, r2
    8f7a:	4657      	mov	r7, sl
    8f7c:	4252      	negs	r2, r2
    8f7e:	4691      	mov	r9, r2
    8f80:	19f2      	adds	r2, r6, r7
    8f82:	45e2      	cmp	sl, ip
    8f84:	41bf      	sbcs	r7, r7
    8f86:	427f      	negs	r7, r7
    8f88:	464b      	mov	r3, r9
    8f8a:	46bc      	mov	ip, r7
    8f8c:	45d8      	cmp	r8, fp
    8f8e:	41bf      	sbcs	r7, r7
    8f90:	18d4      	adds	r4, r2, r3
    8f92:	427f      	negs	r7, r7
    8f94:	4663      	mov	r3, ip
    8f96:	431f      	orrs	r7, r3
    8f98:	0c2d      	lsrs	r5, r5, #16
    8f9a:	197f      	adds	r7, r7, r5
    8f9c:	42b2      	cmp	r2, r6
    8f9e:	4192      	sbcs	r2, r2
    8fa0:	454c      	cmp	r4, r9
    8fa2:	41ad      	sbcs	r5, r5
    8fa4:	4252      	negs	r2, r2
    8fa6:	426d      	negs	r5, r5
    8fa8:	4315      	orrs	r5, r2
    8faa:	9e01      	ldr	r6, [sp, #4]
    8fac:	197d      	adds	r5, r7, r5
    8fae:	19ab      	adds	r3, r5, r6
    8fb0:	0de2      	lsrs	r2, r4, #23
    8fb2:	025b      	lsls	r3, r3, #9
    8fb4:	9f05      	ldr	r7, [sp, #20]
    8fb6:	4313      	orrs	r3, r2
    8fb8:	0242      	lsls	r2, r0, #9
    8fba:	433a      	orrs	r2, r7
    8fbc:	469a      	mov	sl, r3
    8fbe:	1e53      	subs	r3, r2, #1
    8fc0:	419a      	sbcs	r2, r3
    8fc2:	0dc3      	lsrs	r3, r0, #23
    8fc4:	1c10      	adds	r0, r2, #0
    8fc6:	4318      	orrs	r0, r3
    8fc8:	0264      	lsls	r4, r4, #9
    8fca:	4320      	orrs	r0, r4
    8fcc:	4680      	mov	r8, r0
    8fce:	4650      	mov	r0, sl
    8fd0:	01c0      	lsls	r0, r0, #7
    8fd2:	d50d      	bpl.n	8ff0 <__aeabi_dmul+0x370>
    8fd4:	4645      	mov	r5, r8
    8fd6:	2201      	movs	r2, #1
    8fd8:	4656      	mov	r6, sl
    8fda:	9c04      	ldr	r4, [sp, #16]
    8fdc:	086b      	lsrs	r3, r5, #1
    8fde:	402a      	ands	r2, r5
    8fe0:	431a      	orrs	r2, r3
    8fe2:	07f3      	lsls	r3, r6, #31
    8fe4:	3401      	adds	r4, #1
    8fe6:	431a      	orrs	r2, r3
    8fe8:	0876      	lsrs	r6, r6, #1
    8fea:	9404      	str	r4, [sp, #16]
    8fec:	4690      	mov	r8, r2
    8fee:	46b2      	mov	sl, r6
    8ff0:	9e04      	ldr	r6, [sp, #16]
    8ff2:	4f63      	ldr	r7, [pc, #396]	; (9180 <__aeabi_dmul+0x500>)
    8ff4:	19f3      	adds	r3, r6, r7
    8ff6:	2b00      	cmp	r3, #0
    8ff8:	dd61      	ble.n	90be <__aeabi_dmul+0x43e>
    8ffa:	4640      	mov	r0, r8
    8ffc:	0740      	lsls	r0, r0, #29
    8ffe:	d00b      	beq.n	9018 <__aeabi_dmul+0x398>
    9000:	220f      	movs	r2, #15
    9002:	4644      	mov	r4, r8
    9004:	4022      	ands	r2, r4
    9006:	2a04      	cmp	r2, #4
    9008:	d006      	beq.n	9018 <__aeabi_dmul+0x398>
    900a:	4642      	mov	r2, r8
    900c:	3204      	adds	r2, #4
    900e:	4542      	cmp	r2, r8
    9010:	4180      	sbcs	r0, r0
    9012:	4240      	negs	r0, r0
    9014:	4482      	add	sl, r0
    9016:	4690      	mov	r8, r2
    9018:	4655      	mov	r5, sl
    901a:	01ed      	lsls	r5, r5, #7
    901c:	d507      	bpl.n	902e <__aeabi_dmul+0x3ae>
    901e:	4b59      	ldr	r3, [pc, #356]	; (9184 <__aeabi_dmul+0x504>)
    9020:	4656      	mov	r6, sl
    9022:	9f04      	ldr	r7, [sp, #16]
    9024:	2080      	movs	r0, #128	; 0x80
    9026:	401e      	ands	r6, r3
    9028:	00c0      	lsls	r0, r0, #3
    902a:	46b2      	mov	sl, r6
    902c:	183b      	adds	r3, r7, r0
    902e:	4a56      	ldr	r2, [pc, #344]	; (9188 <__aeabi_dmul+0x508>)
    9030:	4293      	cmp	r3, r2
    9032:	dd00      	ble.n	9036 <__aeabi_dmul+0x3b6>
    9034:	e6ea      	b.n	8e0c <__aeabi_dmul+0x18c>
    9036:	4644      	mov	r4, r8
    9038:	4655      	mov	r5, sl
    903a:	08e2      	lsrs	r2, r4, #3
    903c:	0768      	lsls	r0, r5, #29
    903e:	4310      	orrs	r0, r2
    9040:	2201      	movs	r2, #1
    9042:	026c      	lsls	r4, r5, #9
    9044:	055b      	lsls	r3, r3, #21
    9046:	400a      	ands	r2, r1
    9048:	4680      	mov	r8, r0
    904a:	0b24      	lsrs	r4, r4, #12
    904c:	0d5b      	lsrs	r3, r3, #21
    904e:	4691      	mov	r9, r2
    9050:	e67b      	b.n	8d4a <__aeabi_dmul+0xca>
    9052:	46da      	mov	sl, fp
    9054:	4690      	mov	r8, r2
    9056:	1c1d      	adds	r5, r3, #0
    9058:	e669      	b.n	8d2e <__aeabi_dmul+0xae>
    905a:	2480      	movs	r4, #128	; 0x80
    905c:	0324      	lsls	r4, r4, #12
    905e:	4657      	mov	r7, sl
    9060:	4227      	tst	r7, r4
    9062:	d11c      	bne.n	909e <__aeabi_dmul+0x41e>
    9064:	433c      	orrs	r4, r7
    9066:	0324      	lsls	r4, r4, #12
    9068:	0b24      	lsrs	r4, r4, #12
    906a:	4b48      	ldr	r3, [pc, #288]	; (918c <__aeabi_dmul+0x50c>)
    906c:	e66d      	b.n	8d4a <__aeabi_dmul+0xca>
    906e:	1c03      	adds	r3, r0, #0
    9070:	3b28      	subs	r3, #40	; 0x28
    9072:	1c31      	adds	r1, r6, #0
    9074:	4099      	lsls	r1, r3
    9076:	468b      	mov	fp, r1
    9078:	2200      	movs	r2, #0
    907a:	e6c3      	b.n	8e04 <__aeabi_dmul+0x184>
    907c:	1c30      	adds	r0, r6, #0
    907e:	f000 fd47 	bl	9b10 <__clzsi2>
    9082:	3020      	adds	r0, #32
    9084:	e6ad      	b.n	8de2 <__aeabi_dmul+0x162>
    9086:	3b28      	subs	r3, #40	; 0x28
    9088:	1c21      	adds	r1, r4, #0
    908a:	4099      	lsls	r1, r3
    908c:	2200      	movs	r2, #0
    908e:	468a      	mov	sl, r1
    9090:	4690      	mov	r8, r2
    9092:	e68e      	b.n	8db2 <__aeabi_dmul+0x132>
    9094:	1c20      	adds	r0, r4, #0
    9096:	f000 fd3b 	bl	9b10 <__clzsi2>
    909a:	3020      	adds	r0, #32
    909c:	e678      	b.n	8d90 <__aeabi_dmul+0x110>
    909e:	4658      	mov	r0, fp
    90a0:	4220      	tst	r0, r4
    90a2:	d107      	bne.n	90b4 <__aeabi_dmul+0x434>
    90a4:	4304      	orrs	r4, r0
    90a6:	9903      	ldr	r1, [sp, #12]
    90a8:	0324      	lsls	r4, r4, #12
    90aa:	0b24      	lsrs	r4, r4, #12
    90ac:	4689      	mov	r9, r1
    90ae:	4690      	mov	r8, r2
    90b0:	4b36      	ldr	r3, [pc, #216]	; (918c <__aeabi_dmul+0x50c>)
    90b2:	e64a      	b.n	8d4a <__aeabi_dmul+0xca>
    90b4:	433c      	orrs	r4, r7
    90b6:	0324      	lsls	r4, r4, #12
    90b8:	0b24      	lsrs	r4, r4, #12
    90ba:	4b34      	ldr	r3, [pc, #208]	; (918c <__aeabi_dmul+0x50c>)
    90bc:	e645      	b.n	8d4a <__aeabi_dmul+0xca>
    90be:	4b34      	ldr	r3, [pc, #208]	; (9190 <__aeabi_dmul+0x510>)
    90c0:	9e04      	ldr	r6, [sp, #16]
    90c2:	1b9b      	subs	r3, r3, r6
    90c4:	2b38      	cmp	r3, #56	; 0x38
    90c6:	dd06      	ble.n	90d6 <__aeabi_dmul+0x456>
    90c8:	2301      	movs	r3, #1
    90ca:	400b      	ands	r3, r1
    90cc:	2400      	movs	r4, #0
    90ce:	4699      	mov	r9, r3
    90d0:	46a0      	mov	r8, r4
    90d2:	2300      	movs	r3, #0
    90d4:	e639      	b.n	8d4a <__aeabi_dmul+0xca>
    90d6:	2b1f      	cmp	r3, #31
    90d8:	dc25      	bgt.n	9126 <__aeabi_dmul+0x4a6>
    90da:	9c04      	ldr	r4, [sp, #16]
    90dc:	4d2d      	ldr	r5, [pc, #180]	; (9194 <__aeabi_dmul+0x514>)
    90de:	4646      	mov	r6, r8
    90e0:	1960      	adds	r0, r4, r5
    90e2:	4652      	mov	r2, sl
    90e4:	4644      	mov	r4, r8
    90e6:	4086      	lsls	r6, r0
    90e8:	40dc      	lsrs	r4, r3
    90ea:	4082      	lsls	r2, r0
    90ec:	4657      	mov	r7, sl
    90ee:	1c30      	adds	r0, r6, #0
    90f0:	4322      	orrs	r2, r4
    90f2:	40df      	lsrs	r7, r3
    90f4:	1e44      	subs	r4, r0, #1
    90f6:	41a0      	sbcs	r0, r4
    90f8:	4302      	orrs	r2, r0
    90fa:	1c3b      	adds	r3, r7, #0
    90fc:	0754      	lsls	r4, r2, #29
    90fe:	d009      	beq.n	9114 <__aeabi_dmul+0x494>
    9100:	200f      	movs	r0, #15
    9102:	4010      	ands	r0, r2
    9104:	2804      	cmp	r0, #4
    9106:	d005      	beq.n	9114 <__aeabi_dmul+0x494>
    9108:	1d10      	adds	r0, r2, #4
    910a:	4290      	cmp	r0, r2
    910c:	4192      	sbcs	r2, r2
    910e:	4252      	negs	r2, r2
    9110:	189b      	adds	r3, r3, r2
    9112:	1c02      	adds	r2, r0, #0
    9114:	021d      	lsls	r5, r3, #8
    9116:	d51a      	bpl.n	914e <__aeabi_dmul+0x4ce>
    9118:	2301      	movs	r3, #1
    911a:	400b      	ands	r3, r1
    911c:	2400      	movs	r4, #0
    911e:	4699      	mov	r9, r3
    9120:	46a0      	mov	r8, r4
    9122:	2301      	movs	r3, #1
    9124:	e611      	b.n	8d4a <__aeabi_dmul+0xca>
    9126:	481c      	ldr	r0, [pc, #112]	; (9198 <__aeabi_dmul+0x518>)
    9128:	9c04      	ldr	r4, [sp, #16]
    912a:	4655      	mov	r5, sl
    912c:	1b00      	subs	r0, r0, r4
    912e:	40c5      	lsrs	r5, r0
    9130:	1c28      	adds	r0, r5, #0
    9132:	2b20      	cmp	r3, #32
    9134:	d016      	beq.n	9164 <__aeabi_dmul+0x4e4>
    9136:	4e19      	ldr	r6, [pc, #100]	; (919c <__aeabi_dmul+0x51c>)
    9138:	4657      	mov	r7, sl
    913a:	19a2      	adds	r2, r4, r6
    913c:	4097      	lsls	r7, r2
    913e:	1c3a      	adds	r2, r7, #0
    9140:	4643      	mov	r3, r8
    9142:	431a      	orrs	r2, r3
    9144:	1e53      	subs	r3, r2, #1
    9146:	419a      	sbcs	r2, r3
    9148:	4302      	orrs	r2, r0
    914a:	2300      	movs	r3, #0
    914c:	e7d6      	b.n	90fc <__aeabi_dmul+0x47c>
    914e:	0758      	lsls	r0, r3, #29
    9150:	025b      	lsls	r3, r3, #9
    9152:	08d2      	lsrs	r2, r2, #3
    9154:	0b1c      	lsrs	r4, r3, #12
    9156:	2301      	movs	r3, #1
    9158:	400b      	ands	r3, r1
    915a:	4310      	orrs	r0, r2
    915c:	4699      	mov	r9, r3
    915e:	4680      	mov	r8, r0
    9160:	2300      	movs	r3, #0
    9162:	e5f2      	b.n	8d4a <__aeabi_dmul+0xca>
    9164:	2200      	movs	r2, #0
    9166:	e7eb      	b.n	9140 <__aeabi_dmul+0x4c0>
    9168:	2480      	movs	r4, #128	; 0x80
    916a:	0324      	lsls	r4, r4, #12
    916c:	4650      	mov	r0, sl
    916e:	2301      	movs	r3, #1
    9170:	4304      	orrs	r4, r0
    9172:	4019      	ands	r1, r3
    9174:	0324      	lsls	r4, r4, #12
    9176:	0b24      	lsrs	r4, r4, #12
    9178:	4689      	mov	r9, r1
    917a:	4b04      	ldr	r3, [pc, #16]	; (918c <__aeabi_dmul+0x50c>)
    917c:	e5e5      	b.n	8d4a <__aeabi_dmul+0xca>
    917e:	46c0      	nop			; (mov r8, r8)
    9180:	000003ff 	.word	0x000003ff
    9184:	feffffff 	.word	0xfeffffff
    9188:	000007fe 	.word	0x000007fe
    918c:	000007ff 	.word	0x000007ff
    9190:	fffffc02 	.word	0xfffffc02
    9194:	0000041e 	.word	0x0000041e
    9198:	fffffbe2 	.word	0xfffffbe2
    919c:	0000043e 	.word	0x0000043e

000091a0 <__aeabi_dsub>:
    91a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    91a2:	465f      	mov	r7, fp
    91a4:	4656      	mov	r6, sl
    91a6:	4644      	mov	r4, r8
    91a8:	464d      	mov	r5, r9
    91aa:	b4f0      	push	{r4, r5, r6, r7}
    91ac:	030c      	lsls	r4, r1, #12
    91ae:	004d      	lsls	r5, r1, #1
    91b0:	0fcf      	lsrs	r7, r1, #31
    91b2:	0a61      	lsrs	r1, r4, #9
    91b4:	0f44      	lsrs	r4, r0, #29
    91b6:	4321      	orrs	r1, r4
    91b8:	00c4      	lsls	r4, r0, #3
    91ba:	0318      	lsls	r0, r3, #12
    91bc:	0fde      	lsrs	r6, r3, #31
    91be:	4680      	mov	r8, r0
    91c0:	46b4      	mov	ip, r6
    91c2:	4646      	mov	r6, r8
    91c4:	0058      	lsls	r0, r3, #1
    91c6:	0a76      	lsrs	r6, r6, #9
    91c8:	0f53      	lsrs	r3, r2, #29
    91ca:	4333      	orrs	r3, r6
    91cc:	00d6      	lsls	r6, r2, #3
    91ce:	4ad1      	ldr	r2, [pc, #836]	; (9514 <__aeabi_dsub+0x374>)
    91d0:	0d6d      	lsrs	r5, r5, #21
    91d2:	46ba      	mov	sl, r7
    91d4:	0d40      	lsrs	r0, r0, #21
    91d6:	46b3      	mov	fp, r6
    91d8:	4290      	cmp	r0, r2
    91da:	d100      	bne.n	91de <__aeabi_dsub+0x3e>
    91dc:	e0f5      	b.n	93ca <__aeabi_dsub+0x22a>
    91de:	4662      	mov	r2, ip
    91e0:	2601      	movs	r6, #1
    91e2:	4072      	eors	r2, r6
    91e4:	4694      	mov	ip, r2
    91e6:	4567      	cmp	r7, ip
    91e8:	d100      	bne.n	91ec <__aeabi_dsub+0x4c>
    91ea:	e0ab      	b.n	9344 <__aeabi_dsub+0x1a4>
    91ec:	1a2f      	subs	r7, r5, r0
    91ee:	2f00      	cmp	r7, #0
    91f0:	dc00      	bgt.n	91f4 <__aeabi_dsub+0x54>
    91f2:	e111      	b.n	9418 <__aeabi_dsub+0x278>
    91f4:	2800      	cmp	r0, #0
    91f6:	d13e      	bne.n	9276 <__aeabi_dsub+0xd6>
    91f8:	4658      	mov	r0, fp
    91fa:	4318      	orrs	r0, r3
    91fc:	d000      	beq.n	9200 <__aeabi_dsub+0x60>
    91fe:	e0f1      	b.n	93e4 <__aeabi_dsub+0x244>
    9200:	0760      	lsls	r0, r4, #29
    9202:	d100      	bne.n	9206 <__aeabi_dsub+0x66>
    9204:	e097      	b.n	9336 <__aeabi_dsub+0x196>
    9206:	230f      	movs	r3, #15
    9208:	4023      	ands	r3, r4
    920a:	2b04      	cmp	r3, #4
    920c:	d100      	bne.n	9210 <__aeabi_dsub+0x70>
    920e:	e122      	b.n	9456 <__aeabi_dsub+0x2b6>
    9210:	1d22      	adds	r2, r4, #4
    9212:	42a2      	cmp	r2, r4
    9214:	41a4      	sbcs	r4, r4
    9216:	4264      	negs	r4, r4
    9218:	2380      	movs	r3, #128	; 0x80
    921a:	1909      	adds	r1, r1, r4
    921c:	041b      	lsls	r3, r3, #16
    921e:	2701      	movs	r7, #1
    9220:	4650      	mov	r0, sl
    9222:	400b      	ands	r3, r1
    9224:	4007      	ands	r7, r0
    9226:	1c14      	adds	r4, r2, #0
    9228:	2b00      	cmp	r3, #0
    922a:	d100      	bne.n	922e <__aeabi_dsub+0x8e>
    922c:	e079      	b.n	9322 <__aeabi_dsub+0x182>
    922e:	4bb9      	ldr	r3, [pc, #740]	; (9514 <__aeabi_dsub+0x374>)
    9230:	3501      	adds	r5, #1
    9232:	429d      	cmp	r5, r3
    9234:	d100      	bne.n	9238 <__aeabi_dsub+0x98>
    9236:	e10b      	b.n	9450 <__aeabi_dsub+0x2b0>
    9238:	4bb7      	ldr	r3, [pc, #732]	; (9518 <__aeabi_dsub+0x378>)
    923a:	08e4      	lsrs	r4, r4, #3
    923c:	4019      	ands	r1, r3
    923e:	0748      	lsls	r0, r1, #29
    9240:	0249      	lsls	r1, r1, #9
    9242:	4304      	orrs	r4, r0
    9244:	0b0b      	lsrs	r3, r1, #12
    9246:	2000      	movs	r0, #0
    9248:	2100      	movs	r1, #0
    924a:	031b      	lsls	r3, r3, #12
    924c:	0b1a      	lsrs	r2, r3, #12
    924e:	0d0b      	lsrs	r3, r1, #20
    9250:	056d      	lsls	r5, r5, #21
    9252:	051b      	lsls	r3, r3, #20
    9254:	4313      	orrs	r3, r2
    9256:	086a      	lsrs	r2, r5, #1
    9258:	4db0      	ldr	r5, [pc, #704]	; (951c <__aeabi_dsub+0x37c>)
    925a:	07ff      	lsls	r7, r7, #31
    925c:	401d      	ands	r5, r3
    925e:	4315      	orrs	r5, r2
    9260:	006d      	lsls	r5, r5, #1
    9262:	086d      	lsrs	r5, r5, #1
    9264:	1c29      	adds	r1, r5, #0
    9266:	4339      	orrs	r1, r7
    9268:	1c20      	adds	r0, r4, #0
    926a:	bc3c      	pop	{r2, r3, r4, r5}
    926c:	4690      	mov	r8, r2
    926e:	4699      	mov	r9, r3
    9270:	46a2      	mov	sl, r4
    9272:	46ab      	mov	fp, r5
    9274:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9276:	48a7      	ldr	r0, [pc, #668]	; (9514 <__aeabi_dsub+0x374>)
    9278:	4285      	cmp	r5, r0
    927a:	d0c1      	beq.n	9200 <__aeabi_dsub+0x60>
    927c:	2080      	movs	r0, #128	; 0x80
    927e:	0400      	lsls	r0, r0, #16
    9280:	4303      	orrs	r3, r0
    9282:	2f38      	cmp	r7, #56	; 0x38
    9284:	dd00      	ble.n	9288 <__aeabi_dsub+0xe8>
    9286:	e0fd      	b.n	9484 <__aeabi_dsub+0x2e4>
    9288:	2f1f      	cmp	r7, #31
    928a:	dd00      	ble.n	928e <__aeabi_dsub+0xee>
    928c:	e131      	b.n	94f2 <__aeabi_dsub+0x352>
    928e:	2020      	movs	r0, #32
    9290:	1bc0      	subs	r0, r0, r7
    9292:	1c1a      	adds	r2, r3, #0
    9294:	465e      	mov	r6, fp
    9296:	4082      	lsls	r2, r0
    9298:	40fe      	lsrs	r6, r7
    929a:	4332      	orrs	r2, r6
    929c:	4694      	mov	ip, r2
    929e:	465a      	mov	r2, fp
    92a0:	4082      	lsls	r2, r0
    92a2:	1c10      	adds	r0, r2, #0
    92a4:	1e42      	subs	r2, r0, #1
    92a6:	4190      	sbcs	r0, r2
    92a8:	40fb      	lsrs	r3, r7
    92aa:	4662      	mov	r2, ip
    92ac:	4302      	orrs	r2, r0
    92ae:	1c1f      	adds	r7, r3, #0
    92b0:	1aa2      	subs	r2, r4, r2
    92b2:	4294      	cmp	r4, r2
    92b4:	41a4      	sbcs	r4, r4
    92b6:	4264      	negs	r4, r4
    92b8:	1bc9      	subs	r1, r1, r7
    92ba:	1b09      	subs	r1, r1, r4
    92bc:	1c14      	adds	r4, r2, #0
    92be:	020a      	lsls	r2, r1, #8
    92c0:	d59e      	bpl.n	9200 <__aeabi_dsub+0x60>
    92c2:	0249      	lsls	r1, r1, #9
    92c4:	0a4f      	lsrs	r7, r1, #9
    92c6:	2f00      	cmp	r7, #0
    92c8:	d100      	bne.n	92cc <__aeabi_dsub+0x12c>
    92ca:	e0d6      	b.n	947a <__aeabi_dsub+0x2da>
    92cc:	1c38      	adds	r0, r7, #0
    92ce:	f000 fc1f 	bl	9b10 <__clzsi2>
    92d2:	1c02      	adds	r2, r0, #0
    92d4:	3a08      	subs	r2, #8
    92d6:	2a1f      	cmp	r2, #31
    92d8:	dd00      	ble.n	92dc <__aeabi_dsub+0x13c>
    92da:	e0c3      	b.n	9464 <__aeabi_dsub+0x2c4>
    92dc:	2128      	movs	r1, #40	; 0x28
    92de:	1c23      	adds	r3, r4, #0
    92e0:	1a09      	subs	r1, r1, r0
    92e2:	4097      	lsls	r7, r2
    92e4:	40cb      	lsrs	r3, r1
    92e6:	431f      	orrs	r7, r3
    92e8:	4094      	lsls	r4, r2
    92ea:	4295      	cmp	r5, r2
    92ec:	dd00      	ble.n	92f0 <__aeabi_dsub+0x150>
    92ee:	e0c0      	b.n	9472 <__aeabi_dsub+0x2d2>
    92f0:	1b55      	subs	r5, r2, r5
    92f2:	1c69      	adds	r1, r5, #1
    92f4:	291f      	cmp	r1, #31
    92f6:	dd00      	ble.n	92fa <__aeabi_dsub+0x15a>
    92f8:	e0ea      	b.n	94d0 <__aeabi_dsub+0x330>
    92fa:	221f      	movs	r2, #31
    92fc:	1b55      	subs	r5, r2, r5
    92fe:	1c3b      	adds	r3, r7, #0
    9300:	1c22      	adds	r2, r4, #0
    9302:	40ab      	lsls	r3, r5
    9304:	40ca      	lsrs	r2, r1
    9306:	40ac      	lsls	r4, r5
    9308:	1e65      	subs	r5, r4, #1
    930a:	41ac      	sbcs	r4, r5
    930c:	4313      	orrs	r3, r2
    930e:	40cf      	lsrs	r7, r1
    9310:	431c      	orrs	r4, r3
    9312:	1c39      	adds	r1, r7, #0
    9314:	2500      	movs	r5, #0
    9316:	e773      	b.n	9200 <__aeabi_dsub+0x60>
    9318:	2180      	movs	r1, #128	; 0x80
    931a:	4d7e      	ldr	r5, [pc, #504]	; (9514 <__aeabi_dsub+0x374>)
    931c:	2700      	movs	r7, #0
    931e:	03c9      	lsls	r1, r1, #15
    9320:	2400      	movs	r4, #0
    9322:	4b7c      	ldr	r3, [pc, #496]	; (9514 <__aeabi_dsub+0x374>)
    9324:	0748      	lsls	r0, r1, #29
    9326:	08e4      	lsrs	r4, r4, #3
    9328:	4304      	orrs	r4, r0
    932a:	08c9      	lsrs	r1, r1, #3
    932c:	429d      	cmp	r5, r3
    932e:	d050      	beq.n	93d2 <__aeabi_dsub+0x232>
    9330:	0309      	lsls	r1, r1, #12
    9332:	0b0b      	lsrs	r3, r1, #12
    9334:	e787      	b.n	9246 <__aeabi_dsub+0xa6>
    9336:	2380      	movs	r3, #128	; 0x80
    9338:	041b      	lsls	r3, r3, #16
    933a:	2701      	movs	r7, #1
    933c:	4652      	mov	r2, sl
    933e:	400b      	ands	r3, r1
    9340:	4017      	ands	r7, r2
    9342:	e771      	b.n	9228 <__aeabi_dsub+0x88>
    9344:	1a2a      	subs	r2, r5, r0
    9346:	4694      	mov	ip, r2
    9348:	2a00      	cmp	r2, #0
    934a:	dc00      	bgt.n	934e <__aeabi_dsub+0x1ae>
    934c:	e0a1      	b.n	9492 <__aeabi_dsub+0x2f2>
    934e:	2800      	cmp	r0, #0
    9350:	d054      	beq.n	93fc <__aeabi_dsub+0x25c>
    9352:	4870      	ldr	r0, [pc, #448]	; (9514 <__aeabi_dsub+0x374>)
    9354:	4285      	cmp	r5, r0
    9356:	d100      	bne.n	935a <__aeabi_dsub+0x1ba>
    9358:	e752      	b.n	9200 <__aeabi_dsub+0x60>
    935a:	2080      	movs	r0, #128	; 0x80
    935c:	0400      	lsls	r0, r0, #16
    935e:	4303      	orrs	r3, r0
    9360:	4660      	mov	r0, ip
    9362:	2838      	cmp	r0, #56	; 0x38
    9364:	dd00      	ble.n	9368 <__aeabi_dsub+0x1c8>
    9366:	e10e      	b.n	9586 <__aeabi_dsub+0x3e6>
    9368:	281f      	cmp	r0, #31
    936a:	dd00      	ble.n	936e <__aeabi_dsub+0x1ce>
    936c:	e157      	b.n	961e <__aeabi_dsub+0x47e>
    936e:	4662      	mov	r2, ip
    9370:	2020      	movs	r0, #32
    9372:	1a80      	subs	r0, r0, r2
    9374:	1c1e      	adds	r6, r3, #0
    9376:	4086      	lsls	r6, r0
    9378:	46b1      	mov	r9, r6
    937a:	465e      	mov	r6, fp
    937c:	40d6      	lsrs	r6, r2
    937e:	464a      	mov	r2, r9
    9380:	4332      	orrs	r2, r6
    9382:	465e      	mov	r6, fp
    9384:	4086      	lsls	r6, r0
    9386:	4690      	mov	r8, r2
    9388:	1c30      	adds	r0, r6, #0
    938a:	1e42      	subs	r2, r0, #1
    938c:	4190      	sbcs	r0, r2
    938e:	4642      	mov	r2, r8
    9390:	4302      	orrs	r2, r0
    9392:	4660      	mov	r0, ip
    9394:	40c3      	lsrs	r3, r0
    9396:	1912      	adds	r2, r2, r4
    9398:	42a2      	cmp	r2, r4
    939a:	41a4      	sbcs	r4, r4
    939c:	4264      	negs	r4, r4
    939e:	1859      	adds	r1, r3, r1
    93a0:	1909      	adds	r1, r1, r4
    93a2:	1c14      	adds	r4, r2, #0
    93a4:	0208      	lsls	r0, r1, #8
    93a6:	d400      	bmi.n	93aa <__aeabi_dsub+0x20a>
    93a8:	e72a      	b.n	9200 <__aeabi_dsub+0x60>
    93aa:	4b5a      	ldr	r3, [pc, #360]	; (9514 <__aeabi_dsub+0x374>)
    93ac:	3501      	adds	r5, #1
    93ae:	429d      	cmp	r5, r3
    93b0:	d100      	bne.n	93b4 <__aeabi_dsub+0x214>
    93b2:	e131      	b.n	9618 <__aeabi_dsub+0x478>
    93b4:	4b58      	ldr	r3, [pc, #352]	; (9518 <__aeabi_dsub+0x378>)
    93b6:	0860      	lsrs	r0, r4, #1
    93b8:	4019      	ands	r1, r3
    93ba:	2301      	movs	r3, #1
    93bc:	4023      	ands	r3, r4
    93be:	1c1c      	adds	r4, r3, #0
    93c0:	4304      	orrs	r4, r0
    93c2:	07cb      	lsls	r3, r1, #31
    93c4:	431c      	orrs	r4, r3
    93c6:	0849      	lsrs	r1, r1, #1
    93c8:	e71a      	b.n	9200 <__aeabi_dsub+0x60>
    93ca:	431e      	orrs	r6, r3
    93cc:	d000      	beq.n	93d0 <__aeabi_dsub+0x230>
    93ce:	e70a      	b.n	91e6 <__aeabi_dsub+0x46>
    93d0:	e705      	b.n	91de <__aeabi_dsub+0x3e>
    93d2:	1c23      	adds	r3, r4, #0
    93d4:	430b      	orrs	r3, r1
    93d6:	d03b      	beq.n	9450 <__aeabi_dsub+0x2b0>
    93d8:	2380      	movs	r3, #128	; 0x80
    93da:	031b      	lsls	r3, r3, #12
    93dc:	430b      	orrs	r3, r1
    93de:	031b      	lsls	r3, r3, #12
    93e0:	0b1b      	lsrs	r3, r3, #12
    93e2:	e730      	b.n	9246 <__aeabi_dsub+0xa6>
    93e4:	3f01      	subs	r7, #1
    93e6:	2f00      	cmp	r7, #0
    93e8:	d16d      	bne.n	94c6 <__aeabi_dsub+0x326>
    93ea:	465e      	mov	r6, fp
    93ec:	1ba2      	subs	r2, r4, r6
    93ee:	4294      	cmp	r4, r2
    93f0:	41a4      	sbcs	r4, r4
    93f2:	4264      	negs	r4, r4
    93f4:	1ac9      	subs	r1, r1, r3
    93f6:	1b09      	subs	r1, r1, r4
    93f8:	1c14      	adds	r4, r2, #0
    93fa:	e760      	b.n	92be <__aeabi_dsub+0x11e>
    93fc:	4658      	mov	r0, fp
    93fe:	4318      	orrs	r0, r3
    9400:	d100      	bne.n	9404 <__aeabi_dsub+0x264>
    9402:	e6fd      	b.n	9200 <__aeabi_dsub+0x60>
    9404:	2601      	movs	r6, #1
    9406:	4276      	negs	r6, r6
    9408:	44b4      	add	ip, r6
    940a:	4660      	mov	r0, ip
    940c:	2800      	cmp	r0, #0
    940e:	d000      	beq.n	9412 <__aeabi_dsub+0x272>
    9410:	e0d0      	b.n	95b4 <__aeabi_dsub+0x414>
    9412:	465e      	mov	r6, fp
    9414:	1932      	adds	r2, r6, r4
    9416:	e7bf      	b.n	9398 <__aeabi_dsub+0x1f8>
    9418:	2f00      	cmp	r7, #0
    941a:	d000      	beq.n	941e <__aeabi_dsub+0x27e>
    941c:	e080      	b.n	9520 <__aeabi_dsub+0x380>
    941e:	1c68      	adds	r0, r5, #1
    9420:	0540      	lsls	r0, r0, #21
    9422:	0d40      	lsrs	r0, r0, #21
    9424:	2801      	cmp	r0, #1
    9426:	dc00      	bgt.n	942a <__aeabi_dsub+0x28a>
    9428:	e0e8      	b.n	95fc <__aeabi_dsub+0x45c>
    942a:	465a      	mov	r2, fp
    942c:	1aa2      	subs	r2, r4, r2
    942e:	4294      	cmp	r4, r2
    9430:	41bf      	sbcs	r7, r7
    9432:	1ac8      	subs	r0, r1, r3
    9434:	427f      	negs	r7, r7
    9436:	1bc7      	subs	r7, r0, r7
    9438:	023e      	lsls	r6, r7, #8
    943a:	d400      	bmi.n	943e <__aeabi_dsub+0x29e>
    943c:	e098      	b.n	9570 <__aeabi_dsub+0x3d0>
    943e:	4658      	mov	r0, fp
    9440:	1b04      	subs	r4, r0, r4
    9442:	45a3      	cmp	fp, r4
    9444:	4192      	sbcs	r2, r2
    9446:	1a59      	subs	r1, r3, r1
    9448:	4252      	negs	r2, r2
    944a:	1a8f      	subs	r7, r1, r2
    944c:	46e2      	mov	sl, ip
    944e:	e73a      	b.n	92c6 <__aeabi_dsub+0x126>
    9450:	2300      	movs	r3, #0
    9452:	2400      	movs	r4, #0
    9454:	e6f7      	b.n	9246 <__aeabi_dsub+0xa6>
    9456:	2380      	movs	r3, #128	; 0x80
    9458:	041b      	lsls	r3, r3, #16
    945a:	2701      	movs	r7, #1
    945c:	4656      	mov	r6, sl
    945e:	400b      	ands	r3, r1
    9460:	4037      	ands	r7, r6
    9462:	e6e1      	b.n	9228 <__aeabi_dsub+0x88>
    9464:	1c27      	adds	r7, r4, #0
    9466:	3828      	subs	r0, #40	; 0x28
    9468:	4087      	lsls	r7, r0
    946a:	2400      	movs	r4, #0
    946c:	4295      	cmp	r5, r2
    946e:	dc00      	bgt.n	9472 <__aeabi_dsub+0x2d2>
    9470:	e73e      	b.n	92f0 <__aeabi_dsub+0x150>
    9472:	4929      	ldr	r1, [pc, #164]	; (9518 <__aeabi_dsub+0x378>)
    9474:	1aad      	subs	r5, r5, r2
    9476:	4039      	ands	r1, r7
    9478:	e6c2      	b.n	9200 <__aeabi_dsub+0x60>
    947a:	1c20      	adds	r0, r4, #0
    947c:	f000 fb48 	bl	9b10 <__clzsi2>
    9480:	3020      	adds	r0, #32
    9482:	e726      	b.n	92d2 <__aeabi_dsub+0x132>
    9484:	465a      	mov	r2, fp
    9486:	431a      	orrs	r2, r3
    9488:	1e53      	subs	r3, r2, #1
    948a:	419a      	sbcs	r2, r3
    948c:	b2d2      	uxtb	r2, r2
    948e:	2700      	movs	r7, #0
    9490:	e70e      	b.n	92b0 <__aeabi_dsub+0x110>
    9492:	2a00      	cmp	r2, #0
    9494:	d000      	beq.n	9498 <__aeabi_dsub+0x2f8>
    9496:	e0de      	b.n	9656 <__aeabi_dsub+0x4b6>
    9498:	1c68      	adds	r0, r5, #1
    949a:	0546      	lsls	r6, r0, #21
    949c:	0d76      	lsrs	r6, r6, #21
    949e:	2e01      	cmp	r6, #1
    94a0:	dc00      	bgt.n	94a4 <__aeabi_dsub+0x304>
    94a2:	e090      	b.n	95c6 <__aeabi_dsub+0x426>
    94a4:	4d1b      	ldr	r5, [pc, #108]	; (9514 <__aeabi_dsub+0x374>)
    94a6:	42a8      	cmp	r0, r5
    94a8:	d100      	bne.n	94ac <__aeabi_dsub+0x30c>
    94aa:	e0f5      	b.n	9698 <__aeabi_dsub+0x4f8>
    94ac:	465e      	mov	r6, fp
    94ae:	1932      	adds	r2, r6, r4
    94b0:	42a2      	cmp	r2, r4
    94b2:	41a4      	sbcs	r4, r4
    94b4:	4264      	negs	r4, r4
    94b6:	1859      	adds	r1, r3, r1
    94b8:	1909      	adds	r1, r1, r4
    94ba:	07cc      	lsls	r4, r1, #31
    94bc:	0852      	lsrs	r2, r2, #1
    94be:	4314      	orrs	r4, r2
    94c0:	0849      	lsrs	r1, r1, #1
    94c2:	1c05      	adds	r5, r0, #0
    94c4:	e69c      	b.n	9200 <__aeabi_dsub+0x60>
    94c6:	4813      	ldr	r0, [pc, #76]	; (9514 <__aeabi_dsub+0x374>)
    94c8:	4285      	cmp	r5, r0
    94ca:	d000      	beq.n	94ce <__aeabi_dsub+0x32e>
    94cc:	e6d9      	b.n	9282 <__aeabi_dsub+0xe2>
    94ce:	e697      	b.n	9200 <__aeabi_dsub+0x60>
    94d0:	1c2b      	adds	r3, r5, #0
    94d2:	3b1f      	subs	r3, #31
    94d4:	1c3e      	adds	r6, r7, #0
    94d6:	40de      	lsrs	r6, r3
    94d8:	1c33      	adds	r3, r6, #0
    94da:	2920      	cmp	r1, #32
    94dc:	d06f      	beq.n	95be <__aeabi_dsub+0x41e>
    94de:	223f      	movs	r2, #63	; 0x3f
    94e0:	1b55      	subs	r5, r2, r5
    94e2:	40af      	lsls	r7, r5
    94e4:	433c      	orrs	r4, r7
    94e6:	1e60      	subs	r0, r4, #1
    94e8:	4184      	sbcs	r4, r0
    94ea:	431c      	orrs	r4, r3
    94ec:	2100      	movs	r1, #0
    94ee:	2500      	movs	r5, #0
    94f0:	e686      	b.n	9200 <__aeabi_dsub+0x60>
    94f2:	1c38      	adds	r0, r7, #0
    94f4:	3820      	subs	r0, #32
    94f6:	1c1e      	adds	r6, r3, #0
    94f8:	40c6      	lsrs	r6, r0
    94fa:	1c30      	adds	r0, r6, #0
    94fc:	2f20      	cmp	r7, #32
    94fe:	d060      	beq.n	95c2 <__aeabi_dsub+0x422>
    9500:	2240      	movs	r2, #64	; 0x40
    9502:	1bd7      	subs	r7, r2, r7
    9504:	40bb      	lsls	r3, r7
    9506:	465a      	mov	r2, fp
    9508:	431a      	orrs	r2, r3
    950a:	1e53      	subs	r3, r2, #1
    950c:	419a      	sbcs	r2, r3
    950e:	4302      	orrs	r2, r0
    9510:	2700      	movs	r7, #0
    9512:	e6cd      	b.n	92b0 <__aeabi_dsub+0x110>
    9514:	000007ff 	.word	0x000007ff
    9518:	ff7fffff 	.word	0xff7fffff
    951c:	800fffff 	.word	0x800fffff
    9520:	2d00      	cmp	r5, #0
    9522:	d037      	beq.n	9594 <__aeabi_dsub+0x3f4>
    9524:	4db6      	ldr	r5, [pc, #728]	; (9800 <__aeabi_dsub+0x660>)
    9526:	42a8      	cmp	r0, r5
    9528:	d100      	bne.n	952c <__aeabi_dsub+0x38c>
    952a:	e08f      	b.n	964c <__aeabi_dsub+0x4ac>
    952c:	2580      	movs	r5, #128	; 0x80
    952e:	042d      	lsls	r5, r5, #16
    9530:	427f      	negs	r7, r7
    9532:	4329      	orrs	r1, r5
    9534:	2f38      	cmp	r7, #56	; 0x38
    9536:	dd00      	ble.n	953a <__aeabi_dsub+0x39a>
    9538:	e0a8      	b.n	968c <__aeabi_dsub+0x4ec>
    953a:	2f1f      	cmp	r7, #31
    953c:	dd00      	ble.n	9540 <__aeabi_dsub+0x3a0>
    953e:	e124      	b.n	978a <__aeabi_dsub+0x5ea>
    9540:	2520      	movs	r5, #32
    9542:	1bed      	subs	r5, r5, r7
    9544:	1c0e      	adds	r6, r1, #0
    9546:	40ae      	lsls	r6, r5
    9548:	46b0      	mov	r8, r6
    954a:	1c26      	adds	r6, r4, #0
    954c:	40fe      	lsrs	r6, r7
    954e:	4642      	mov	r2, r8
    9550:	40ac      	lsls	r4, r5
    9552:	4316      	orrs	r6, r2
    9554:	1e65      	subs	r5, r4, #1
    9556:	41ac      	sbcs	r4, r5
    9558:	4334      	orrs	r4, r6
    955a:	40f9      	lsrs	r1, r7
    955c:	465a      	mov	r2, fp
    955e:	1b14      	subs	r4, r2, r4
    9560:	45a3      	cmp	fp, r4
    9562:	4192      	sbcs	r2, r2
    9564:	1a5b      	subs	r3, r3, r1
    9566:	4252      	negs	r2, r2
    9568:	1a99      	subs	r1, r3, r2
    956a:	1c05      	adds	r5, r0, #0
    956c:	46e2      	mov	sl, ip
    956e:	e6a6      	b.n	92be <__aeabi_dsub+0x11e>
    9570:	1c13      	adds	r3, r2, #0
    9572:	433b      	orrs	r3, r7
    9574:	1c14      	adds	r4, r2, #0
    9576:	2b00      	cmp	r3, #0
    9578:	d000      	beq.n	957c <__aeabi_dsub+0x3dc>
    957a:	e6a4      	b.n	92c6 <__aeabi_dsub+0x126>
    957c:	2700      	movs	r7, #0
    957e:	2100      	movs	r1, #0
    9580:	2500      	movs	r5, #0
    9582:	2400      	movs	r4, #0
    9584:	e6cd      	b.n	9322 <__aeabi_dsub+0x182>
    9586:	465a      	mov	r2, fp
    9588:	431a      	orrs	r2, r3
    958a:	1e53      	subs	r3, r2, #1
    958c:	419a      	sbcs	r2, r3
    958e:	b2d2      	uxtb	r2, r2
    9590:	2300      	movs	r3, #0
    9592:	e700      	b.n	9396 <__aeabi_dsub+0x1f6>
    9594:	1c0d      	adds	r5, r1, #0
    9596:	4325      	orrs	r5, r4
    9598:	d058      	beq.n	964c <__aeabi_dsub+0x4ac>
    959a:	43ff      	mvns	r7, r7
    959c:	2f00      	cmp	r7, #0
    959e:	d151      	bne.n	9644 <__aeabi_dsub+0x4a4>
    95a0:	465a      	mov	r2, fp
    95a2:	1b14      	subs	r4, r2, r4
    95a4:	45a3      	cmp	fp, r4
    95a6:	4192      	sbcs	r2, r2
    95a8:	1a59      	subs	r1, r3, r1
    95aa:	4252      	negs	r2, r2
    95ac:	1a89      	subs	r1, r1, r2
    95ae:	1c05      	adds	r5, r0, #0
    95b0:	46e2      	mov	sl, ip
    95b2:	e684      	b.n	92be <__aeabi_dsub+0x11e>
    95b4:	4892      	ldr	r0, [pc, #584]	; (9800 <__aeabi_dsub+0x660>)
    95b6:	4285      	cmp	r5, r0
    95b8:	d000      	beq.n	95bc <__aeabi_dsub+0x41c>
    95ba:	e6d1      	b.n	9360 <__aeabi_dsub+0x1c0>
    95bc:	e620      	b.n	9200 <__aeabi_dsub+0x60>
    95be:	2700      	movs	r7, #0
    95c0:	e790      	b.n	94e4 <__aeabi_dsub+0x344>
    95c2:	2300      	movs	r3, #0
    95c4:	e79f      	b.n	9506 <__aeabi_dsub+0x366>
    95c6:	1c08      	adds	r0, r1, #0
    95c8:	4320      	orrs	r0, r4
    95ca:	2d00      	cmp	r5, #0
    95cc:	d000      	beq.n	95d0 <__aeabi_dsub+0x430>
    95ce:	e0c2      	b.n	9756 <__aeabi_dsub+0x5b6>
    95d0:	2800      	cmp	r0, #0
    95d2:	d100      	bne.n	95d6 <__aeabi_dsub+0x436>
    95d4:	e0ef      	b.n	97b6 <__aeabi_dsub+0x616>
    95d6:	4658      	mov	r0, fp
    95d8:	4318      	orrs	r0, r3
    95da:	d100      	bne.n	95de <__aeabi_dsub+0x43e>
    95dc:	e610      	b.n	9200 <__aeabi_dsub+0x60>
    95de:	4658      	mov	r0, fp
    95e0:	1902      	adds	r2, r0, r4
    95e2:	42a2      	cmp	r2, r4
    95e4:	41a4      	sbcs	r4, r4
    95e6:	4264      	negs	r4, r4
    95e8:	1859      	adds	r1, r3, r1
    95ea:	1909      	adds	r1, r1, r4
    95ec:	1c14      	adds	r4, r2, #0
    95ee:	020a      	lsls	r2, r1, #8
    95f0:	d400      	bmi.n	95f4 <__aeabi_dsub+0x454>
    95f2:	e605      	b.n	9200 <__aeabi_dsub+0x60>
    95f4:	4b83      	ldr	r3, [pc, #524]	; (9804 <__aeabi_dsub+0x664>)
    95f6:	2501      	movs	r5, #1
    95f8:	4019      	ands	r1, r3
    95fa:	e601      	b.n	9200 <__aeabi_dsub+0x60>
    95fc:	1c08      	adds	r0, r1, #0
    95fe:	4320      	orrs	r0, r4
    9600:	2d00      	cmp	r5, #0
    9602:	d138      	bne.n	9676 <__aeabi_dsub+0x4d6>
    9604:	2800      	cmp	r0, #0
    9606:	d16f      	bne.n	96e8 <__aeabi_dsub+0x548>
    9608:	4659      	mov	r1, fp
    960a:	4319      	orrs	r1, r3
    960c:	d003      	beq.n	9616 <__aeabi_dsub+0x476>
    960e:	1c19      	adds	r1, r3, #0
    9610:	465c      	mov	r4, fp
    9612:	46e2      	mov	sl, ip
    9614:	e5f4      	b.n	9200 <__aeabi_dsub+0x60>
    9616:	2700      	movs	r7, #0
    9618:	2100      	movs	r1, #0
    961a:	2400      	movs	r4, #0
    961c:	e681      	b.n	9322 <__aeabi_dsub+0x182>
    961e:	4660      	mov	r0, ip
    9620:	3820      	subs	r0, #32
    9622:	1c1a      	adds	r2, r3, #0
    9624:	40c2      	lsrs	r2, r0
    9626:	4666      	mov	r6, ip
    9628:	1c10      	adds	r0, r2, #0
    962a:	2e20      	cmp	r6, #32
    962c:	d100      	bne.n	9630 <__aeabi_dsub+0x490>
    962e:	e0aa      	b.n	9786 <__aeabi_dsub+0x5e6>
    9630:	2240      	movs	r2, #64	; 0x40
    9632:	1b92      	subs	r2, r2, r6
    9634:	4093      	lsls	r3, r2
    9636:	465a      	mov	r2, fp
    9638:	431a      	orrs	r2, r3
    963a:	1e53      	subs	r3, r2, #1
    963c:	419a      	sbcs	r2, r3
    963e:	4302      	orrs	r2, r0
    9640:	2300      	movs	r3, #0
    9642:	e6a8      	b.n	9396 <__aeabi_dsub+0x1f6>
    9644:	4d6e      	ldr	r5, [pc, #440]	; (9800 <__aeabi_dsub+0x660>)
    9646:	42a8      	cmp	r0, r5
    9648:	d000      	beq.n	964c <__aeabi_dsub+0x4ac>
    964a:	e773      	b.n	9534 <__aeabi_dsub+0x394>
    964c:	1c19      	adds	r1, r3, #0
    964e:	465c      	mov	r4, fp
    9650:	1c05      	adds	r5, r0, #0
    9652:	46e2      	mov	sl, ip
    9654:	e5d4      	b.n	9200 <__aeabi_dsub+0x60>
    9656:	2d00      	cmp	r5, #0
    9658:	d122      	bne.n	96a0 <__aeabi_dsub+0x500>
    965a:	1c0d      	adds	r5, r1, #0
    965c:	4325      	orrs	r5, r4
    965e:	d076      	beq.n	974e <__aeabi_dsub+0x5ae>
    9660:	43d5      	mvns	r5, r2
    9662:	2d00      	cmp	r5, #0
    9664:	d170      	bne.n	9748 <__aeabi_dsub+0x5a8>
    9666:	445c      	add	r4, fp
    9668:	455c      	cmp	r4, fp
    966a:	4192      	sbcs	r2, r2
    966c:	1859      	adds	r1, r3, r1
    966e:	4252      	negs	r2, r2
    9670:	1889      	adds	r1, r1, r2
    9672:	1c05      	adds	r5, r0, #0
    9674:	e696      	b.n	93a4 <__aeabi_dsub+0x204>
    9676:	2800      	cmp	r0, #0
    9678:	d14c      	bne.n	9714 <__aeabi_dsub+0x574>
    967a:	4659      	mov	r1, fp
    967c:	4319      	orrs	r1, r3
    967e:	d100      	bne.n	9682 <__aeabi_dsub+0x4e2>
    9680:	e64a      	b.n	9318 <__aeabi_dsub+0x178>
    9682:	1c19      	adds	r1, r3, #0
    9684:	465c      	mov	r4, fp
    9686:	46e2      	mov	sl, ip
    9688:	4d5d      	ldr	r5, [pc, #372]	; (9800 <__aeabi_dsub+0x660>)
    968a:	e5b9      	b.n	9200 <__aeabi_dsub+0x60>
    968c:	430c      	orrs	r4, r1
    968e:	1e61      	subs	r1, r4, #1
    9690:	418c      	sbcs	r4, r1
    9692:	b2e4      	uxtb	r4, r4
    9694:	2100      	movs	r1, #0
    9696:	e761      	b.n	955c <__aeabi_dsub+0x3bc>
    9698:	1c05      	adds	r5, r0, #0
    969a:	2100      	movs	r1, #0
    969c:	2400      	movs	r4, #0
    969e:	e640      	b.n	9322 <__aeabi_dsub+0x182>
    96a0:	4d57      	ldr	r5, [pc, #348]	; (9800 <__aeabi_dsub+0x660>)
    96a2:	42a8      	cmp	r0, r5
    96a4:	d053      	beq.n	974e <__aeabi_dsub+0x5ae>
    96a6:	4255      	negs	r5, r2
    96a8:	2280      	movs	r2, #128	; 0x80
    96aa:	0416      	lsls	r6, r2, #16
    96ac:	4331      	orrs	r1, r6
    96ae:	2d38      	cmp	r5, #56	; 0x38
    96b0:	dc7b      	bgt.n	97aa <__aeabi_dsub+0x60a>
    96b2:	2d1f      	cmp	r5, #31
    96b4:	dd00      	ble.n	96b8 <__aeabi_dsub+0x518>
    96b6:	e08c      	b.n	97d2 <__aeabi_dsub+0x632>
    96b8:	2220      	movs	r2, #32
    96ba:	1b56      	subs	r6, r2, r5
    96bc:	1c0a      	adds	r2, r1, #0
    96be:	46b4      	mov	ip, r6
    96c0:	40b2      	lsls	r2, r6
    96c2:	1c26      	adds	r6, r4, #0
    96c4:	40ee      	lsrs	r6, r5
    96c6:	4332      	orrs	r2, r6
    96c8:	4690      	mov	r8, r2
    96ca:	4662      	mov	r2, ip
    96cc:	4094      	lsls	r4, r2
    96ce:	1e66      	subs	r6, r4, #1
    96d0:	41b4      	sbcs	r4, r6
    96d2:	4642      	mov	r2, r8
    96d4:	4314      	orrs	r4, r2
    96d6:	40e9      	lsrs	r1, r5
    96d8:	445c      	add	r4, fp
    96da:	455c      	cmp	r4, fp
    96dc:	4192      	sbcs	r2, r2
    96de:	18cb      	adds	r3, r1, r3
    96e0:	4252      	negs	r2, r2
    96e2:	1899      	adds	r1, r3, r2
    96e4:	1c05      	adds	r5, r0, #0
    96e6:	e65d      	b.n	93a4 <__aeabi_dsub+0x204>
    96e8:	4658      	mov	r0, fp
    96ea:	4318      	orrs	r0, r3
    96ec:	d100      	bne.n	96f0 <__aeabi_dsub+0x550>
    96ee:	e587      	b.n	9200 <__aeabi_dsub+0x60>
    96f0:	465e      	mov	r6, fp
    96f2:	1ba7      	subs	r7, r4, r6
    96f4:	42bc      	cmp	r4, r7
    96f6:	4192      	sbcs	r2, r2
    96f8:	1ac8      	subs	r0, r1, r3
    96fa:	4252      	negs	r2, r2
    96fc:	1a80      	subs	r0, r0, r2
    96fe:	0206      	lsls	r6, r0, #8
    9700:	d560      	bpl.n	97c4 <__aeabi_dsub+0x624>
    9702:	4658      	mov	r0, fp
    9704:	1b04      	subs	r4, r0, r4
    9706:	45a3      	cmp	fp, r4
    9708:	4192      	sbcs	r2, r2
    970a:	1a59      	subs	r1, r3, r1
    970c:	4252      	negs	r2, r2
    970e:	1a89      	subs	r1, r1, r2
    9710:	46e2      	mov	sl, ip
    9712:	e575      	b.n	9200 <__aeabi_dsub+0x60>
    9714:	4658      	mov	r0, fp
    9716:	4318      	orrs	r0, r3
    9718:	d033      	beq.n	9782 <__aeabi_dsub+0x5e2>
    971a:	0748      	lsls	r0, r1, #29
    971c:	08e4      	lsrs	r4, r4, #3
    971e:	4304      	orrs	r4, r0
    9720:	2080      	movs	r0, #128	; 0x80
    9722:	08c9      	lsrs	r1, r1, #3
    9724:	0300      	lsls	r0, r0, #12
    9726:	4201      	tst	r1, r0
    9728:	d008      	beq.n	973c <__aeabi_dsub+0x59c>
    972a:	08dd      	lsrs	r5, r3, #3
    972c:	4205      	tst	r5, r0
    972e:	d105      	bne.n	973c <__aeabi_dsub+0x59c>
    9730:	4659      	mov	r1, fp
    9732:	08ca      	lsrs	r2, r1, #3
    9734:	075c      	lsls	r4, r3, #29
    9736:	4314      	orrs	r4, r2
    9738:	1c29      	adds	r1, r5, #0
    973a:	46e2      	mov	sl, ip
    973c:	0f63      	lsrs	r3, r4, #29
    973e:	00c9      	lsls	r1, r1, #3
    9740:	4319      	orrs	r1, r3
    9742:	00e4      	lsls	r4, r4, #3
    9744:	4d2e      	ldr	r5, [pc, #184]	; (9800 <__aeabi_dsub+0x660>)
    9746:	e55b      	b.n	9200 <__aeabi_dsub+0x60>
    9748:	4a2d      	ldr	r2, [pc, #180]	; (9800 <__aeabi_dsub+0x660>)
    974a:	4290      	cmp	r0, r2
    974c:	d1af      	bne.n	96ae <__aeabi_dsub+0x50e>
    974e:	1c19      	adds	r1, r3, #0
    9750:	465c      	mov	r4, fp
    9752:	1c05      	adds	r5, r0, #0
    9754:	e554      	b.n	9200 <__aeabi_dsub+0x60>
    9756:	2800      	cmp	r0, #0
    9758:	d030      	beq.n	97bc <__aeabi_dsub+0x61c>
    975a:	4658      	mov	r0, fp
    975c:	4318      	orrs	r0, r3
    975e:	d010      	beq.n	9782 <__aeabi_dsub+0x5e2>
    9760:	2580      	movs	r5, #128	; 0x80
    9762:	0748      	lsls	r0, r1, #29
    9764:	08e4      	lsrs	r4, r4, #3
    9766:	08c9      	lsrs	r1, r1, #3
    9768:	032d      	lsls	r5, r5, #12
    976a:	4304      	orrs	r4, r0
    976c:	4229      	tst	r1, r5
    976e:	d0e5      	beq.n	973c <__aeabi_dsub+0x59c>
    9770:	08d8      	lsrs	r0, r3, #3
    9772:	4228      	tst	r0, r5
    9774:	d1e2      	bne.n	973c <__aeabi_dsub+0x59c>
    9776:	465d      	mov	r5, fp
    9778:	08ea      	lsrs	r2, r5, #3
    977a:	075c      	lsls	r4, r3, #29
    977c:	4314      	orrs	r4, r2
    977e:	1c01      	adds	r1, r0, #0
    9780:	e7dc      	b.n	973c <__aeabi_dsub+0x59c>
    9782:	4d1f      	ldr	r5, [pc, #124]	; (9800 <__aeabi_dsub+0x660>)
    9784:	e53c      	b.n	9200 <__aeabi_dsub+0x60>
    9786:	2300      	movs	r3, #0
    9788:	e755      	b.n	9636 <__aeabi_dsub+0x496>
    978a:	1c3d      	adds	r5, r7, #0
    978c:	3d20      	subs	r5, #32
    978e:	1c0e      	adds	r6, r1, #0
    9790:	40ee      	lsrs	r6, r5
    9792:	1c35      	adds	r5, r6, #0
    9794:	2f20      	cmp	r7, #32
    9796:	d02e      	beq.n	97f6 <__aeabi_dsub+0x656>
    9798:	2640      	movs	r6, #64	; 0x40
    979a:	1bf7      	subs	r7, r6, r7
    979c:	40b9      	lsls	r1, r7
    979e:	430c      	orrs	r4, r1
    97a0:	1e61      	subs	r1, r4, #1
    97a2:	418c      	sbcs	r4, r1
    97a4:	432c      	orrs	r4, r5
    97a6:	2100      	movs	r1, #0
    97a8:	e6d8      	b.n	955c <__aeabi_dsub+0x3bc>
    97aa:	430c      	orrs	r4, r1
    97ac:	1e61      	subs	r1, r4, #1
    97ae:	418c      	sbcs	r4, r1
    97b0:	b2e4      	uxtb	r4, r4
    97b2:	2100      	movs	r1, #0
    97b4:	e790      	b.n	96d8 <__aeabi_dsub+0x538>
    97b6:	1c19      	adds	r1, r3, #0
    97b8:	465c      	mov	r4, fp
    97ba:	e521      	b.n	9200 <__aeabi_dsub+0x60>
    97bc:	1c19      	adds	r1, r3, #0
    97be:	465c      	mov	r4, fp
    97c0:	4d0f      	ldr	r5, [pc, #60]	; (9800 <__aeabi_dsub+0x660>)
    97c2:	e51d      	b.n	9200 <__aeabi_dsub+0x60>
    97c4:	1c03      	adds	r3, r0, #0
    97c6:	433b      	orrs	r3, r7
    97c8:	d100      	bne.n	97cc <__aeabi_dsub+0x62c>
    97ca:	e724      	b.n	9616 <__aeabi_dsub+0x476>
    97cc:	1c01      	adds	r1, r0, #0
    97ce:	1c3c      	adds	r4, r7, #0
    97d0:	e516      	b.n	9200 <__aeabi_dsub+0x60>
    97d2:	2620      	movs	r6, #32
    97d4:	4276      	negs	r6, r6
    97d6:	1976      	adds	r6, r6, r5
    97d8:	1c0a      	adds	r2, r1, #0
    97da:	40f2      	lsrs	r2, r6
    97dc:	4690      	mov	r8, r2
    97de:	2d20      	cmp	r5, #32
    97e0:	d00b      	beq.n	97fa <__aeabi_dsub+0x65a>
    97e2:	2640      	movs	r6, #64	; 0x40
    97e4:	1b75      	subs	r5, r6, r5
    97e6:	40a9      	lsls	r1, r5
    97e8:	430c      	orrs	r4, r1
    97ea:	1e61      	subs	r1, r4, #1
    97ec:	418c      	sbcs	r4, r1
    97ee:	4645      	mov	r5, r8
    97f0:	432c      	orrs	r4, r5
    97f2:	2100      	movs	r1, #0
    97f4:	e770      	b.n	96d8 <__aeabi_dsub+0x538>
    97f6:	2100      	movs	r1, #0
    97f8:	e7d1      	b.n	979e <__aeabi_dsub+0x5fe>
    97fa:	2100      	movs	r1, #0
    97fc:	e7f4      	b.n	97e8 <__aeabi_dsub+0x648>
    97fe:	46c0      	nop			; (mov r8, r8)
    9800:	000007ff 	.word	0x000007ff
    9804:	ff7fffff 	.word	0xff7fffff

00009808 <__aeabi_d2iz>:
    9808:	b570      	push	{r4, r5, r6, lr}
    980a:	1c0b      	adds	r3, r1, #0
    980c:	4c12      	ldr	r4, [pc, #72]	; (9858 <__aeabi_d2iz+0x50>)
    980e:	0309      	lsls	r1, r1, #12
    9810:	0b0e      	lsrs	r6, r1, #12
    9812:	0059      	lsls	r1, r3, #1
    9814:	1c02      	adds	r2, r0, #0
    9816:	0d49      	lsrs	r1, r1, #21
    9818:	0fdd      	lsrs	r5, r3, #31
    981a:	2000      	movs	r0, #0
    981c:	42a1      	cmp	r1, r4
    981e:	dd11      	ble.n	9844 <__aeabi_d2iz+0x3c>
    9820:	480e      	ldr	r0, [pc, #56]	; (985c <__aeabi_d2iz+0x54>)
    9822:	4281      	cmp	r1, r0
    9824:	dc0f      	bgt.n	9846 <__aeabi_d2iz+0x3e>
    9826:	2080      	movs	r0, #128	; 0x80
    9828:	0340      	lsls	r0, r0, #13
    982a:	4306      	orrs	r6, r0
    982c:	480c      	ldr	r0, [pc, #48]	; (9860 <__aeabi_d2iz+0x58>)
    982e:	1a40      	subs	r0, r0, r1
    9830:	281f      	cmp	r0, #31
    9832:	dd0b      	ble.n	984c <__aeabi_d2iz+0x44>
    9834:	4a0b      	ldr	r2, [pc, #44]	; (9864 <__aeabi_d2iz+0x5c>)
    9836:	1a52      	subs	r2, r2, r1
    9838:	40d6      	lsrs	r6, r2
    983a:	1c32      	adds	r2, r6, #0
    983c:	4250      	negs	r0, r2
    983e:	2d00      	cmp	r5, #0
    9840:	d100      	bne.n	9844 <__aeabi_d2iz+0x3c>
    9842:	1c10      	adds	r0, r2, #0
    9844:	bd70      	pop	{r4, r5, r6, pc}
    9846:	4b08      	ldr	r3, [pc, #32]	; (9868 <__aeabi_d2iz+0x60>)
    9848:	18e8      	adds	r0, r5, r3
    984a:	e7fb      	b.n	9844 <__aeabi_d2iz+0x3c>
    984c:	4b07      	ldr	r3, [pc, #28]	; (986c <__aeabi_d2iz+0x64>)
    984e:	40c2      	lsrs	r2, r0
    9850:	18c9      	adds	r1, r1, r3
    9852:	408e      	lsls	r6, r1
    9854:	4332      	orrs	r2, r6
    9856:	e7f1      	b.n	983c <__aeabi_d2iz+0x34>
    9858:	000003fe 	.word	0x000003fe
    985c:	0000041d 	.word	0x0000041d
    9860:	00000433 	.word	0x00000433
    9864:	00000413 	.word	0x00000413
    9868:	7fffffff 	.word	0x7fffffff
    986c:	fffffbed 	.word	0xfffffbed

00009870 <__aeabi_i2d>:
    9870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9872:	1e04      	subs	r4, r0, #0
    9874:	d031      	beq.n	98da <__aeabi_i2d+0x6a>
    9876:	0fc7      	lsrs	r7, r0, #31
    9878:	d000      	beq.n	987c <__aeabi_i2d+0xc>
    987a:	4244      	negs	r4, r0
    987c:	1c20      	adds	r0, r4, #0
    987e:	f000 f947 	bl	9b10 <__clzsi2>
    9882:	4d18      	ldr	r5, [pc, #96]	; (98e4 <__aeabi_i2d+0x74>)
    9884:	1a2d      	subs	r5, r5, r0
    9886:	280a      	cmp	r0, #10
    9888:	dd19      	ble.n	98be <__aeabi_i2d+0x4e>
    988a:	380b      	subs	r0, #11
    988c:	4084      	lsls	r4, r0
    988e:	0324      	lsls	r4, r4, #12
    9890:	056d      	lsls	r5, r5, #21
    9892:	0b24      	lsrs	r4, r4, #12
    9894:	0d6d      	lsrs	r5, r5, #21
    9896:	1c3a      	adds	r2, r7, #0
    9898:	2600      	movs	r6, #0
    989a:	2000      	movs	r0, #0
    989c:	2100      	movs	r1, #0
    989e:	0d0b      	lsrs	r3, r1, #20
    98a0:	0324      	lsls	r4, r4, #12
    98a2:	0b24      	lsrs	r4, r4, #12
    98a4:	051b      	lsls	r3, r3, #20
    98a6:	4323      	orrs	r3, r4
    98a8:	4c0f      	ldr	r4, [pc, #60]	; (98e8 <__aeabi_i2d+0x78>)
    98aa:	052d      	lsls	r5, r5, #20
    98ac:	401c      	ands	r4, r3
    98ae:	432c      	orrs	r4, r5
    98b0:	0064      	lsls	r4, r4, #1
    98b2:	0864      	lsrs	r4, r4, #1
    98b4:	07d3      	lsls	r3, r2, #31
    98b6:	1c21      	adds	r1, r4, #0
    98b8:	1c30      	adds	r0, r6, #0
    98ba:	4319      	orrs	r1, r3
    98bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98be:	1c06      	adds	r6, r0, #0
    98c0:	3615      	adds	r6, #21
    98c2:	1c23      	adds	r3, r4, #0
    98c4:	40b3      	lsls	r3, r6
    98c6:	1c1e      	adds	r6, r3, #0
    98c8:	230b      	movs	r3, #11
    98ca:	1a18      	subs	r0, r3, r0
    98cc:	40c4      	lsrs	r4, r0
    98ce:	0324      	lsls	r4, r4, #12
    98d0:	056d      	lsls	r5, r5, #21
    98d2:	0b24      	lsrs	r4, r4, #12
    98d4:	0d6d      	lsrs	r5, r5, #21
    98d6:	1c3a      	adds	r2, r7, #0
    98d8:	e7df      	b.n	989a <__aeabi_i2d+0x2a>
    98da:	2200      	movs	r2, #0
    98dc:	2500      	movs	r5, #0
    98de:	2400      	movs	r4, #0
    98e0:	2600      	movs	r6, #0
    98e2:	e7da      	b.n	989a <__aeabi_i2d+0x2a>
    98e4:	0000041e 	.word	0x0000041e
    98e8:	800fffff 	.word	0x800fffff

000098ec <__aeabi_ui2d>:
    98ec:	b510      	push	{r4, lr}
    98ee:	1e04      	subs	r4, r0, #0
    98f0:	d028      	beq.n	9944 <__aeabi_ui2d+0x58>
    98f2:	f000 f90d 	bl	9b10 <__clzsi2>
    98f6:	4a15      	ldr	r2, [pc, #84]	; (994c <__aeabi_ui2d+0x60>)
    98f8:	1a12      	subs	r2, r2, r0
    98fa:	280a      	cmp	r0, #10
    98fc:	dd15      	ble.n	992a <__aeabi_ui2d+0x3e>
    98fe:	380b      	subs	r0, #11
    9900:	4084      	lsls	r4, r0
    9902:	0324      	lsls	r4, r4, #12
    9904:	0552      	lsls	r2, r2, #21
    9906:	0b24      	lsrs	r4, r4, #12
    9908:	0d52      	lsrs	r2, r2, #21
    990a:	2300      	movs	r3, #0
    990c:	2000      	movs	r0, #0
    990e:	2100      	movs	r1, #0
    9910:	0324      	lsls	r4, r4, #12
    9912:	1c18      	adds	r0, r3, #0
    9914:	0d0b      	lsrs	r3, r1, #20
    9916:	0b24      	lsrs	r4, r4, #12
    9918:	051b      	lsls	r3, r3, #20
    991a:	4323      	orrs	r3, r4
    991c:	4c0c      	ldr	r4, [pc, #48]	; (9950 <__aeabi_ui2d+0x64>)
    991e:	0512      	lsls	r2, r2, #20
    9920:	401c      	ands	r4, r3
    9922:	4314      	orrs	r4, r2
    9924:	0064      	lsls	r4, r4, #1
    9926:	0861      	lsrs	r1, r4, #1
    9928:	bd10      	pop	{r4, pc}
    992a:	1c03      	adds	r3, r0, #0
    992c:	3315      	adds	r3, #21
    992e:	1c21      	adds	r1, r4, #0
    9930:	4099      	lsls	r1, r3
    9932:	1c0b      	adds	r3, r1, #0
    9934:	210b      	movs	r1, #11
    9936:	1a08      	subs	r0, r1, r0
    9938:	40c4      	lsrs	r4, r0
    993a:	0324      	lsls	r4, r4, #12
    993c:	0552      	lsls	r2, r2, #21
    993e:	0b24      	lsrs	r4, r4, #12
    9940:	0d52      	lsrs	r2, r2, #21
    9942:	e7e3      	b.n	990c <__aeabi_ui2d+0x20>
    9944:	2200      	movs	r2, #0
    9946:	2400      	movs	r4, #0
    9948:	2300      	movs	r3, #0
    994a:	e7df      	b.n	990c <__aeabi_ui2d+0x20>
    994c:	0000041e 	.word	0x0000041e
    9950:	800fffff 	.word	0x800fffff

00009954 <__aeabi_f2d>:
    9954:	0043      	lsls	r3, r0, #1
    9956:	0e1b      	lsrs	r3, r3, #24
    9958:	1c5a      	adds	r2, r3, #1
    995a:	0241      	lsls	r1, r0, #9
    995c:	b2d2      	uxtb	r2, r2
    995e:	b570      	push	{r4, r5, r6, lr}
    9960:	0a4c      	lsrs	r4, r1, #9
    9962:	0fc5      	lsrs	r5, r0, #31
    9964:	2a01      	cmp	r2, #1
    9966:	dd17      	ble.n	9998 <__aeabi_f2d+0x44>
    9968:	22e0      	movs	r2, #224	; 0xe0
    996a:	0092      	lsls	r2, r2, #2
    996c:	0764      	lsls	r4, r4, #29
    996e:	0b09      	lsrs	r1, r1, #12
    9970:	1898      	adds	r0, r3, r2
    9972:	2200      	movs	r2, #0
    9974:	2300      	movs	r3, #0
    9976:	0d1e      	lsrs	r6, r3, #20
    9978:	1c22      	adds	r2, r4, #0
    997a:	0534      	lsls	r4, r6, #20
    997c:	430c      	orrs	r4, r1
    997e:	491b      	ldr	r1, [pc, #108]	; (99ec <__aeabi_f2d+0x98>)
    9980:	0540      	lsls	r0, r0, #21
    9982:	0840      	lsrs	r0, r0, #1
    9984:	4021      	ands	r1, r4
    9986:	4301      	orrs	r1, r0
    9988:	0049      	lsls	r1, r1, #1
    998a:	0849      	lsrs	r1, r1, #1
    998c:	07ed      	lsls	r5, r5, #31
    998e:	1c0b      	adds	r3, r1, #0
    9990:	432b      	orrs	r3, r5
    9992:	1c10      	adds	r0, r2, #0
    9994:	1c19      	adds	r1, r3, #0
    9996:	bd70      	pop	{r4, r5, r6, pc}
    9998:	2b00      	cmp	r3, #0
    999a:	d115      	bne.n	99c8 <__aeabi_f2d+0x74>
    999c:	2c00      	cmp	r4, #0
    999e:	d01c      	beq.n	99da <__aeabi_f2d+0x86>
    99a0:	1c20      	adds	r0, r4, #0
    99a2:	f000 f8b5 	bl	9b10 <__clzsi2>
    99a6:	280a      	cmp	r0, #10
    99a8:	dc1a      	bgt.n	99e0 <__aeabi_f2d+0x8c>
    99aa:	210b      	movs	r1, #11
    99ac:	1a09      	subs	r1, r1, r0
    99ae:	1c23      	adds	r3, r4, #0
    99b0:	40cb      	lsrs	r3, r1
    99b2:	1c19      	adds	r1, r3, #0
    99b4:	1c03      	adds	r3, r0, #0
    99b6:	3315      	adds	r3, #21
    99b8:	409c      	lsls	r4, r3
    99ba:	4b0d      	ldr	r3, [pc, #52]	; (99f0 <__aeabi_f2d+0x9c>)
    99bc:	0309      	lsls	r1, r1, #12
    99be:	1a18      	subs	r0, r3, r0
    99c0:	0540      	lsls	r0, r0, #21
    99c2:	0b09      	lsrs	r1, r1, #12
    99c4:	0d40      	lsrs	r0, r0, #21
    99c6:	e7d4      	b.n	9972 <__aeabi_f2d+0x1e>
    99c8:	2c00      	cmp	r4, #0
    99ca:	d003      	beq.n	99d4 <__aeabi_f2d+0x80>
    99cc:	0764      	lsls	r4, r4, #29
    99ce:	0b09      	lsrs	r1, r1, #12
    99d0:	4808      	ldr	r0, [pc, #32]	; (99f4 <__aeabi_f2d+0xa0>)
    99d2:	e7ce      	b.n	9972 <__aeabi_f2d+0x1e>
    99d4:	4807      	ldr	r0, [pc, #28]	; (99f4 <__aeabi_f2d+0xa0>)
    99d6:	2100      	movs	r1, #0
    99d8:	e7cb      	b.n	9972 <__aeabi_f2d+0x1e>
    99da:	2000      	movs	r0, #0
    99dc:	2100      	movs	r1, #0
    99de:	e7c8      	b.n	9972 <__aeabi_f2d+0x1e>
    99e0:	1c01      	adds	r1, r0, #0
    99e2:	390b      	subs	r1, #11
    99e4:	408c      	lsls	r4, r1
    99e6:	1c21      	adds	r1, r4, #0
    99e8:	2400      	movs	r4, #0
    99ea:	e7e6      	b.n	99ba <__aeabi_f2d+0x66>
    99ec:	800fffff 	.word	0x800fffff
    99f0:	00000389 	.word	0x00000389
    99f4:	000007ff 	.word	0x000007ff

000099f8 <__aeabi_d2f>:
    99f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    99fa:	004b      	lsls	r3, r1, #1
    99fc:	030d      	lsls	r5, r1, #12
    99fe:	0f42      	lsrs	r2, r0, #29
    9a00:	0d5b      	lsrs	r3, r3, #21
    9a02:	0a6d      	lsrs	r5, r5, #9
    9a04:	4315      	orrs	r5, r2
    9a06:	1c5a      	adds	r2, r3, #1
    9a08:	0552      	lsls	r2, r2, #21
    9a0a:	0fcc      	lsrs	r4, r1, #31
    9a0c:	00c6      	lsls	r6, r0, #3
    9a0e:	0d52      	lsrs	r2, r2, #21
    9a10:	2a01      	cmp	r2, #1
    9a12:	dd27      	ble.n	9a64 <__aeabi_d2f+0x6c>
    9a14:	4f39      	ldr	r7, [pc, #228]	; (9afc <__aeabi_d2f+0x104>)
    9a16:	19da      	adds	r2, r3, r7
    9a18:	2afe      	cmp	r2, #254	; 0xfe
    9a1a:	dc1a      	bgt.n	9a52 <__aeabi_d2f+0x5a>
    9a1c:	2a00      	cmp	r2, #0
    9a1e:	dd35      	ble.n	9a8c <__aeabi_d2f+0x94>
    9a20:	0180      	lsls	r0, r0, #6
    9a22:	00ed      	lsls	r5, r5, #3
    9a24:	1e43      	subs	r3, r0, #1
    9a26:	4198      	sbcs	r0, r3
    9a28:	4328      	orrs	r0, r5
    9a2a:	0f76      	lsrs	r6, r6, #29
    9a2c:	4330      	orrs	r0, r6
    9a2e:	0743      	lsls	r3, r0, #29
    9a30:	d004      	beq.n	9a3c <__aeabi_d2f+0x44>
    9a32:	230f      	movs	r3, #15
    9a34:	4003      	ands	r3, r0
    9a36:	2b04      	cmp	r3, #4
    9a38:	d000      	beq.n	9a3c <__aeabi_d2f+0x44>
    9a3a:	3004      	adds	r0, #4
    9a3c:	2180      	movs	r1, #128	; 0x80
    9a3e:	04c9      	lsls	r1, r1, #19
    9a40:	4001      	ands	r1, r0
    9a42:	d027      	beq.n	9a94 <__aeabi_d2f+0x9c>
    9a44:	3201      	adds	r2, #1
    9a46:	2aff      	cmp	r2, #255	; 0xff
    9a48:	d01d      	beq.n	9a86 <__aeabi_d2f+0x8e>
    9a4a:	0183      	lsls	r3, r0, #6
    9a4c:	0a5b      	lsrs	r3, r3, #9
    9a4e:	b2d1      	uxtb	r1, r2
    9a50:	e001      	b.n	9a56 <__aeabi_d2f+0x5e>
    9a52:	21ff      	movs	r1, #255	; 0xff
    9a54:	2300      	movs	r3, #0
    9a56:	0258      	lsls	r0, r3, #9
    9a58:	05c9      	lsls	r1, r1, #23
    9a5a:	0a40      	lsrs	r0, r0, #9
    9a5c:	07e4      	lsls	r4, r4, #31
    9a5e:	4308      	orrs	r0, r1
    9a60:	4320      	orrs	r0, r4
    9a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a64:	2b00      	cmp	r3, #0
    9a66:	d106      	bne.n	9a76 <__aeabi_d2f+0x7e>
    9a68:	4335      	orrs	r5, r6
    9a6a:	d111      	bne.n	9a90 <__aeabi_d2f+0x98>
    9a6c:	2100      	movs	r1, #0
    9a6e:	2000      	movs	r0, #0
    9a70:	0243      	lsls	r3, r0, #9
    9a72:	0a5b      	lsrs	r3, r3, #9
    9a74:	e7ef      	b.n	9a56 <__aeabi_d2f+0x5e>
    9a76:	432e      	orrs	r6, r5
    9a78:	d0eb      	beq.n	9a52 <__aeabi_d2f+0x5a>
    9a7a:	2080      	movs	r0, #128	; 0x80
    9a7c:	00ed      	lsls	r5, r5, #3
    9a7e:	0480      	lsls	r0, r0, #18
    9a80:	4328      	orrs	r0, r5
    9a82:	22ff      	movs	r2, #255	; 0xff
    9a84:	e7d3      	b.n	9a2e <__aeabi_d2f+0x36>
    9a86:	21ff      	movs	r1, #255	; 0xff
    9a88:	2300      	movs	r3, #0
    9a8a:	e7e4      	b.n	9a56 <__aeabi_d2f+0x5e>
    9a8c:	3217      	adds	r2, #23
    9a8e:	da0d      	bge.n	9aac <__aeabi_d2f+0xb4>
    9a90:	2005      	movs	r0, #5
    9a92:	2200      	movs	r2, #0
    9a94:	08c0      	lsrs	r0, r0, #3
    9a96:	b2d1      	uxtb	r1, r2
    9a98:	2aff      	cmp	r2, #255	; 0xff
    9a9a:	d1e9      	bne.n	9a70 <__aeabi_d2f+0x78>
    9a9c:	2800      	cmp	r0, #0
    9a9e:	d0d9      	beq.n	9a54 <__aeabi_d2f+0x5c>
    9aa0:	2380      	movs	r3, #128	; 0x80
    9aa2:	03db      	lsls	r3, r3, #15
    9aa4:	4303      	orrs	r3, r0
    9aa6:	025b      	lsls	r3, r3, #9
    9aa8:	0a5b      	lsrs	r3, r3, #9
    9aaa:	e7d4      	b.n	9a56 <__aeabi_d2f+0x5e>
    9aac:	2280      	movs	r2, #128	; 0x80
    9aae:	4914      	ldr	r1, [pc, #80]	; (9b00 <__aeabi_d2f+0x108>)
    9ab0:	0412      	lsls	r2, r2, #16
    9ab2:	4315      	orrs	r5, r2
    9ab4:	1ac9      	subs	r1, r1, r3
    9ab6:	291f      	cmp	r1, #31
    9ab8:	dc0d      	bgt.n	9ad6 <__aeabi_d2f+0xde>
    9aba:	4a12      	ldr	r2, [pc, #72]	; (9b04 <__aeabi_d2f+0x10c>)
    9abc:	1c37      	adds	r7, r6, #0
    9abe:	189b      	adds	r3, r3, r2
    9ac0:	1c28      	adds	r0, r5, #0
    9ac2:	409f      	lsls	r7, r3
    9ac4:	4098      	lsls	r0, r3
    9ac6:	1c3b      	adds	r3, r7, #0
    9ac8:	1e5a      	subs	r2, r3, #1
    9aca:	4193      	sbcs	r3, r2
    9acc:	4318      	orrs	r0, r3
    9ace:	40ce      	lsrs	r6, r1
    9ad0:	4330      	orrs	r0, r6
    9ad2:	2200      	movs	r2, #0
    9ad4:	e7ab      	b.n	9a2e <__aeabi_d2f+0x36>
    9ad6:	4f0c      	ldr	r7, [pc, #48]	; (9b08 <__aeabi_d2f+0x110>)
    9ad8:	1c2a      	adds	r2, r5, #0
    9ada:	1aff      	subs	r7, r7, r3
    9adc:	40fa      	lsrs	r2, r7
    9ade:	1c17      	adds	r7, r2, #0
    9ae0:	2920      	cmp	r1, #32
    9ae2:	d009      	beq.n	9af8 <__aeabi_d2f+0x100>
    9ae4:	4a09      	ldr	r2, [pc, #36]	; (9b0c <__aeabi_d2f+0x114>)
    9ae6:	1898      	adds	r0, r3, r2
    9ae8:	4085      	lsls	r5, r0
    9aea:	1c28      	adds	r0, r5, #0
    9aec:	4330      	orrs	r0, r6
    9aee:	1e46      	subs	r6, r0, #1
    9af0:	41b0      	sbcs	r0, r6
    9af2:	4338      	orrs	r0, r7
    9af4:	2200      	movs	r2, #0
    9af6:	e79a      	b.n	9a2e <__aeabi_d2f+0x36>
    9af8:	2000      	movs	r0, #0
    9afa:	e7f7      	b.n	9aec <__aeabi_d2f+0xf4>
    9afc:	fffffc80 	.word	0xfffffc80
    9b00:	0000039e 	.word	0x0000039e
    9b04:	fffffc82 	.word	0xfffffc82
    9b08:	0000037e 	.word	0x0000037e
    9b0c:	fffffca2 	.word	0xfffffca2

00009b10 <__clzsi2>:
    9b10:	211c      	movs	r1, #28
    9b12:	2301      	movs	r3, #1
    9b14:	041b      	lsls	r3, r3, #16
    9b16:	4298      	cmp	r0, r3
    9b18:	d301      	bcc.n	9b1e <__clzsi2+0xe>
    9b1a:	0c00      	lsrs	r0, r0, #16
    9b1c:	3910      	subs	r1, #16
    9b1e:	0a1b      	lsrs	r3, r3, #8
    9b20:	4298      	cmp	r0, r3
    9b22:	d301      	bcc.n	9b28 <__clzsi2+0x18>
    9b24:	0a00      	lsrs	r0, r0, #8
    9b26:	3908      	subs	r1, #8
    9b28:	091b      	lsrs	r3, r3, #4
    9b2a:	4298      	cmp	r0, r3
    9b2c:	d301      	bcc.n	9b32 <__clzsi2+0x22>
    9b2e:	0900      	lsrs	r0, r0, #4
    9b30:	3904      	subs	r1, #4
    9b32:	a202      	add	r2, pc, #8	; (adr r2, 9b3c <__clzsi2+0x2c>)
    9b34:	5c10      	ldrb	r0, [r2, r0]
    9b36:	1840      	adds	r0, r0, r1
    9b38:	4770      	bx	lr
    9b3a:	46c0      	nop			; (mov r8, r8)
    9b3c:	02020304 	.word	0x02020304
    9b40:	01010101 	.word	0x01010101
	...
    9b4c:	65480d0a 	.word	0x65480d0a
    9b50:	206f6c6c 	.word	0x206f6c6c
    9b54:	20646e61 	.word	0x20646e61
    9b58:	636c6577 	.word	0x636c6577
    9b5c:	20656d6f 	.word	0x20656d6f
    9b60:	74206f74 	.word	0x74206f74
    9b64:	67206568 	.word	0x67206568
    9b68:	72656e65 	.word	0x72656e65
    9b6c:	61206369 	.word	0x61206369
    9b70:	65636363 	.word	0x65636363
    9b74:	6f72656c 	.word	0x6f72656c
    9b78:	6574656d 	.word	0x6574656d
    9b7c:	61632072 	.word	0x61632072
    9b80:	7262696c 	.word	0x7262696c
    9b84:	6f697461 	.word	0x6f697461
    9b88:	6f72206e 	.word	0x6f72206e
    9b8c:	6e697475 	.word	0x6e697475
    9b90:	0d0a2165 	.word	0x0d0a2165
    9b94:	00000000 	.word	0x00000000
    9b98:	77206557 	.word	0x77206557
    9b9c:	206c6c69 	.word	0x206c6c69
    9ba0:	69676562 	.word	0x69676562
    9ba4:	6977206e 	.word	0x6977206e
    9ba8:	74206874 	.word	0x74206874
    9bac:	58206568 	.word	0x58206568
    9bb0:	69786120 	.word	0x69786120
    9bb4:	70202c73 	.word	0x70202c73
    9bb8:	7361656c 	.word	0x7361656c
    9bbc:	6c702065 	.word	0x6c702065
    9bc0:	20656361 	.word	0x20656361
    9bc4:	20656874 	.word	0x20656874
    9bc8:	736e6573 	.word	0x736e6573
    9bcc:	6620726f 	.word	0x6620726f
    9bd0:	2074616c 	.word	0x2074616c
    9bd4:	68746977 	.word	0x68746977
    9bd8:	70205820 	.word	0x70205820
    9bdc:	746e696f 	.word	0x746e696f
    9be0:	20676e69 	.word	0x20676e69
    9be4:	0a2e7075 	.word	0x0a2e7075
    9be8:	0000000d 	.word	0x0000000d
    9bec:	20776f4e 	.word	0x20776f4e
    9bf0:	61656c70 	.word	0x61656c70
    9bf4:	70206573 	.word	0x70206573
    9bf8:	6563616c 	.word	0x6563616c
    9bfc:	65687420 	.word	0x65687420
    9c00:	6e657320 	.word	0x6e657320
    9c04:	20726f73 	.word	0x20726f73
    9c08:	74616c66 	.word	0x74616c66
    9c0c:	74697720 	.word	0x74697720
    9c10:	20792068 	.word	0x20792068
    9c14:	6e696f70 	.word	0x6e696f70
    9c18:	676e6974 	.word	0x676e6974
    9c1c:	2e707520 	.word	0x2e707520
    9c20:	00000d0a 	.word	0x00000d0a
    9c24:	20646e41 	.word	0x20646e41
    9c28:	7473616c 	.word	0x7473616c
    9c2c:	7020796c 	.word	0x7020796c
    9c30:	7361656c 	.word	0x7361656c
    9c34:	6c702065 	.word	0x6c702065
    9c38:	20656361 	.word	0x20656361
    9c3c:	20656874 	.word	0x20656874
    9c40:	736e6573 	.word	0x736e6573
    9c44:	6620726f 	.word	0x6620726f
    9c48:	2074616c 	.word	0x2074616c
    9c4c:	68746977 	.word	0x68746977
    9c50:	70205a20 	.word	0x70205a20
    9c54:	746e696f 	.word	0x746e696f
    9c58:	20676e69 	.word	0x20676e69
    9c5c:	0a2e7075 	.word	0x0a2e7075
    9c60:	0000000d 	.word	0x0000000d
    9c64:	736e6553 	.word	0x736e6553
    9c68:	6320726f 	.word	0x6320726f
    9c6c:	62696c61 	.word	0x62696c61
    9c70:	65746172 	.word	0x65746172
    9c74:	58202164 	.word	0x58202164
    9c78:	3a473020 	.word	0x3a473020
    9c7c:	332e2520 	.word	0x332e2520
    9c80:	47312066 	.word	0x47312066
    9c84:	2e25203a 	.word	0x2e25203a
    9c88:	20206633 	.word	0x20206633
    9c8c:	47302059 	.word	0x47302059
    9c90:	2e25203a 	.word	0x2e25203a
    9c94:	31206633 	.word	0x31206633
    9c98:	25203a47 	.word	0x25203a47
    9c9c:	2066332e 	.word	0x2066332e
    9ca0:	30205a20 	.word	0x30205a20
    9ca4:	25203a47 	.word	0x25203a47
    9ca8:	2066332e 	.word	0x2066332e
    9cac:	203a4731 	.word	0x203a4731
    9cb0:	66332e25 	.word	0x66332e25
    9cb4:	000d0a20 	.word	0x000d0a20
    9cb8:	736e6553 	.word	0x736e6553
    9cbc:	6320726f 	.word	0x6320726f
    9cc0:	62696c61 	.word	0x62696c61
    9cc4:	65746172 	.word	0x65746172
    9cc8:	69772064 	.word	0x69772064
    9ccc:	73206874 	.word	0x73206874
    9cd0:	64657661 	.word	0x64657661
    9cd4:	6c617620 	.word	0x6c617620
    9cd8:	21736575 	.word	0x21736575
    9cdc:	65725020 	.word	0x65725020
    9ce0:	62207373 	.word	0x62207373
    9ce4:	6f747475 	.word	0x6f747475
    9ce8:	7564206e 	.word	0x7564206e
    9cec:	676e6972 	.word	0x676e6972
    9cf0:	61747320 	.word	0x61747320
    9cf4:	74207472 	.word	0x74207472
    9cf8:	6572206f 	.word	0x6572206f
    9cfc:	696c6163 	.word	0x696c6163
    9d00:	74617262 	.word	0x74617262
    9d04:	58202165 	.word	0x58202165
    9d08:	3a473020 	.word	0x3a473020
    9d0c:	332e2520 	.word	0x332e2520
    9d10:	47312066 	.word	0x47312066
    9d14:	2e25203a 	.word	0x2e25203a
    9d18:	20206633 	.word	0x20206633
    9d1c:	47302059 	.word	0x47302059
    9d20:	2e25203a 	.word	0x2e25203a
    9d24:	31206633 	.word	0x31206633
    9d28:	25203a47 	.word	0x25203a47
    9d2c:	2066332e 	.word	0x2066332e
    9d30:	30205a20 	.word	0x30205a20
    9d34:	25203a47 	.word	0x25203a47
    9d38:	2066332e 	.word	0x2066332e
    9d3c:	203a4731 	.word	0x203a4731
    9d40:	66332e25 	.word	0x66332e25
    9d44:	000d0a20 	.word	0x000d0a20

00009d48 <inputs.13623>:
    9d48:	06050400 25203a58 2066332e 25203a59     ....X: %.3f Y: %
    9d58:	2066332e 25203a5a 0066332e 00000dda     .3f Z: %.3f.....
    9d68:	00000dd2 00000de2 00000dea 00000df4     ................
    9d78:	00000dfe                                ....

00009d7c <DISPLAY1.13644>:
    9d7c:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

00009d88 <tc_interrupt_vectors.13573>:
    9d88:	00141312 0000161e 00001868 00001868     ........h...h...
    9d98:	00001868 00001868 00001868 00001868     h...h...h...h...
    9da8:	00001868 00001868 00001868 00001868     h...h...h...h...
    9db8:	00001868 00001868 00001868 00001868     h...h...h...h...
    9dc8:	00001868 00001606 00001868 00001868     h.......h...h...
    9dd8:	00001868 00001868 00001868 00001868     h...h...h...h...
    9de8:	00001868 00001868 00001868 00001868     h...h...h...h...
    9df8:	00001868 00001868 00001868 00001868     h...h...h...h...
    9e08:	00001868 00001616 00001868 00001868     h.......h...h...
    9e18:	00001868 00001868 00001868 00001868     h...h...h...h...
    9e28:	00001868 00001868 00001868 00001868     h...h...h...h...
    9e38:	00001868 00001868 00001868 00001868     h...h...h...h...
    9e48:	00001868 0000160e 000015ee 00001626     h...........&...
    9e58:	000015fe 000015f6 00000002 00000003     ................
    9e68:	0000ffff 0000ffff 00000004 00000005     ................
    9e78:	00000006 00000007 0000ffff 0000ffff     ................
    9e88:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    9e98:	0000ffff 0000ffff 00000008 00000009     ................
    9ea8:	0000000a 0000000b 00001abe 00001abe     ................
    9eb8:	00001a9a 00001abe 00001a9a 00001a86     ................
    9ec8:	00001a86 00001abe 00001abe 00001abe     ................
    9ed8:	00001abe 00001abe 00001abe 00001abe     ................
    9ee8:	00001abe 00001abe 00001abe 00001abe     ................
    9ef8:	00001abe 00001abe 00001abe 00001abe     ................
    9f08:	00001abe 00001abe 00001abe 00001abe     ................
    9f18:	00001abe 00001abe 00001abe 00001abe     ................
    9f28:	00001abe 00001abe 00001abe 00001abe     ................
    9f38:	00001abe 00001abe 00001abe 00001abe     ................
    9f48:	00001abe 00001abe 00001abe 00001abe     ................
    9f58:	00001abe 00001abe 00001abe 00001abe     ................
    9f68:	00001abe 00001abe 00001abe 00001abe     ................
    9f78:	00001abe 00001abe 00001abe 00001abe     ................
    9f88:	00001abe 00001abe 00001abe 00001abe     ................
    9f98:	00001abe 00001abe 00001abe 00001abe     ................
    9fa8:	00001abe 00001abe 00001a9a 00001a9a     ................
    9fb8:	00001aa2 00001aa2 00001aa2 00001aa2     ................
    9fc8:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    9fd8:	0c0b0a09 00002bd8 00002c34 00002c34     .....+..4,..4,..
    9fe8:	00002bd2 00002bd2 00002bee 00002bde     .+...+...+...+..
    9ff8:	00002bf4 00002c22 00002d3c 00002da8     .+..",..<-...-..
    a008:	00002da8 00002d1c 00002d2e 00002d4a     .-...-...-..J-..
    a018:	00002d20 00002d58 00002d98 42002c00      -..X-...-...,.B
    a028:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    a038:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE
    a048:	61550d0a 20307472 74696e69 000d0a21     ..Uart0 init!...

0000a058 <atanlo>:
    a058:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    a068:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

0000a078 <atanhi>:
    a078:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    a088:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    a098:	74727173 00000000 00000043              sqrt....C...

0000a0a4 <_global_impure_ptr>:
    a0a4:	20000010 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    a0b4:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    a0c4:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    a0d4:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    a0e4:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    a0f4:	614e0079 0000004e                       y.NaN...

0000a0fc <__sf_fake_stdin>:
	...

0000a11c <__sf_fake_stdout>:
	...

0000a13c <__sf_fake_stderr>:
	...
    a15c:	49534f50 002e0058 00000000              POSIX.......

0000a168 <__mprec_tens>:
    a168:	00000000 3ff00000 00000000 40240000     .......?......$@
    a178:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    a188:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    a198:	00000000 412e8480 00000000 416312d0     .......A......cA
    a1a8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    a1b8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    a1c8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    a1d8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    a1e8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    a1f8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    a208:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    a218:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    a228:	79d99db4 44ea7843                       ...yCx.D

0000a230 <__mprec_bigtens>:
    a230:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    a240:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    a250:	7f73bf3c 75154fdd                       <.s..O.u

0000a258 <p05.5281>:
    a258:	00000005 00000019 0000007d 00007414     ........}....t..
    a268:	000073c6 000073f4 0000734e 000073f4     .s...s..Ns...s..
    a278:	000073ea 000073f4 0000734e 000073c6     .s...s..Ns...s..
    a288:	000073c6 000073ea 0000734e 00007346     .s...s..Ns..Fs..
    a298:	00007346 00007346 000073fa 000077b8     Fs..Fs...s...w..
    a2a8:	000077b2 000077b2 000077a8 00007708     .w...w...w...w..
    a2b8:	00007708 0000779e 000077a8 00007708     .w...w...w...w..
    a2c8:	0000779e 00007708 000077a8 00007706     .w...w...w...w..
    a2d8:	00007706 00007706 00007840 00008594     .w...w..@x......
    a2e8:	00008530 00008578 0000845e 00008578     0...x...^...x...
    a2f8:	0000856c 00008578 0000845e 00008530     l...x...^...0...
    a308:	00008530 0000856c 0000845e 00008454     0...l...^...T...
    a318:	00008454 00008454 000087b8 00008e64     T...T.......d...
    a328:	00009052 00009052 00008e44 00008d2e     R...R...D.......
    a338:	00008d2e 00008e36 00008e44 00008d2e     ....6...D.......
    a348:	00008e36 00008d2e 00008e44 00008d2c     6.......D...,...
    a358:	00008d2c 00008d2c 0000905a              ,...,...Z...

0000a364 <_init>:
    a364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a366:	46c0      	nop			; (mov r8, r8)
    a368:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a36a:	bc08      	pop	{r3}
    a36c:	469e      	mov	lr, r3
    a36e:	4770      	bx	lr

0000a370 <__init_array_start>:
    a370:	000000d9 	.word	0x000000d9

0000a374 <_fini>:
    a374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a376:	46c0      	nop			; (mov r8, r8)
    a378:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a37a:	bc08      	pop	{r3}
    a37c:	469e      	mov	lr, r3
    a37e:	4770      	bx	lr

0000a380 <__fini_array_start>:
    a380:	000000b1 	.word	0x000000b1
